

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 21:58:56 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  38353|  151921|  38353|  151921|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min  |   max  |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |- Loop 1         |  38352|  151920| 2397 ~ 9495 |          -|          -|       16|    no    |
        | + Loop 1.1      |   2394|    9492|  171 ~ 339  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    168|     336|           12|          -|          -| 14 ~ 28 |    no    |
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 20 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 21 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 22 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [48 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 23 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [48 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 24 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [48 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 25 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 26 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i7 %sext_ln41_2 to i14" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 27 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i7 %sext_ln41_2 to i12" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 28 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i7 %sext_ln41_2 to i10" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 29 'zext' 'zext_ln103_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 30 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln103_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 31 'zext' 'zext_ln103_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_60 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 33 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 35 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %add_ln20_3, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 36 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i9 [ 0, %0 ], [ %add_ln20, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 37 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln20 = add i9 %phi_mul5, %zext_ln103_3" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 38 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln20_3 = add i9 %phi_mul2, %zext_ln103_1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 39 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 42 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %2, label %.preheader3.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %phi_mul2 to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 44 'zext' 'zext_ln41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (4.35ns)   --->   "%mul_ln41 = mul i14 %zext_ln103, %zext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 45 'mul' 'mul_ln41' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i5 %out_d_0 to i2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 46 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln47 = add i14 1, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 48 'add' 'add_ln47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.56ns)   --->   "%add_ln47_1 = add i2 1, %trunc_ln41" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 49 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln53 = add i14 2, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 50 'add' 'add_ln53' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln53 = xor i2 %trunc_ln41, -2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 51 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.56ns)   --->   "%add_ln60 = add i2 -1, %trunc_ln41" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 52 'add' 'add_ln60' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader3" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader3.preheader ], [ %out_h, %.preheader3.loopexit ]"   --->   Operation 54 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader3.loopexit ]" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 55 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, %zext_ln103_4" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 56 'add' 'next_mul' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 57 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_h_0, %empty_60" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 58 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 59 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 61 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln79_1 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 62 'add' 'add_ln79_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.82ns)   --->   "%tmp = add i9 %zext_ln41_1, %phi_mul5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 63 'add' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.35>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i10 %phi_mul to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 65 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %out_h to i12" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 66 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.74ns)   --->   "%mul_ln60 = mul i12 %zext_ln103_2, %zext_ln60" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 67 'mul' 'mul_ln60' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i12 %mul_ln60 to i14" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 68 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %add_ln79_1 to i12" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 69 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.74ns)   --->   "%mul_ln79 = mul i12 %zext_ln103_2, %zext_ln79" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 70 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i12 %mul_ln79 to i14" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 71 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 72 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (4.35ns)   --->   "%tmp10 = mul i14 %zext_ln103_1_cast, %tmp_cast" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 73 'mul' 'tmp10' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.81>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 76 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 77 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 78 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader3.loopexit, label %1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i5 %out_w_0 to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 80 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln41 = add i14 %zext_ln41_3, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 81 'add' 'add_ln41' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln47_2 = add i14 %zext_ln41_3, %add_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 82 'add' 'add_ln47_2' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln53_1 = add i14 %zext_ln41_3, %add_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 83 'add' 'add_ln53_1' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.81ns)   --->   "%add_ln103 = add i14 %zext_ln41_3, %tmp10" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 84 'add' 'add_ln103' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 85 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln41_1 = add i14 %zext_ln41_2, %add_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 86 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln47_3 = add i14 %zext_ln41_2, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 87 'add' 'add_ln47_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i14 %add_ln41_1 to i64" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 88 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln41_4" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 89 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 90 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i14 %add_ln47_3 to i64" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 91 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 92 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 93 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln53_2 = add i14 %zext_ln41_2, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 94 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.81ns)   --->   "%add_ln60_2 = add i14 %zext_ln60_1, %add_ln41" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 95 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 96 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 97 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 98 'load' 'kernel1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 99 [2/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 99 'load' 'kernel2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 100 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 100 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %add_ln53_2 to i64" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 101 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 102 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 103 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i14 %add_ln60_2 to i64" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 104 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln60_2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 105 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 106 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 107 [1/1] (1.81ns)   --->   "%add_ln66 = add i14 %zext_ln60_1, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 107 'add' 'add_ln66' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.81ns)   --->   "%add_ln72 = add i14 %zext_ln60_1, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 108 'add' 'add_ln72' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln79 = add i14 %zext_ln79_2, %add_ln41" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 109 'add' 'add_ln79' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln85 = add i14 %zext_ln79_2, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 110 'add' 'add_ln85' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.81ns)   --->   "%add_ln91 = add i14 %zext_ln79_2, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 111 'add' 'add_ln91' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 112 [1/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 112 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 113 [1/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 113 'load' 'kernel1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 114 [1/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 114 'load' 'kernel2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 115 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 115 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 116 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 116 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i14 %add_ln66 to i64" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 117 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln66" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 118 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 119 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i14 %add_ln72 to i64" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 120 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln72" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 121 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 122 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 123 [1/1] (1.77ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln41)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 123 'mux' 'tmp_s' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (1.77ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln47_1)" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 124 'mux' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (1.77ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln53)" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 125 'mux' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.77ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln60)" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 126 'mux' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 127 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 128 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 128 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i14 %add_ln79 to i64" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 129 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln79_1" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 130 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 131 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i14 %add_ln85 to i64" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 132 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln85" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 133 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 134 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 135 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 136 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i30 %sext_ln41_1, %sext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 137 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i16 %input_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 138 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i16 %tmp_1 to i30" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 139 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln47 = mul i30 %sext_ln47_1, %sext_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 140 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %input_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 141 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln66 = mul i30 %sext_ln41_1, %sext_ln66" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 142 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %input_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 143 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln72 = mul i30 %sext_ln47_1, %sext_ln72" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 144 'mul' 'mul_ln72' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 145 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 145 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 146 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 146 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i14 %add_ln91 to i64" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 147 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln91" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 148 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 149 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i16 %input_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 150 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i16 %tmp_2 to i30" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 151 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln53 = mul i30 %sext_ln53_1, %sext_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 152 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i16 %input_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 153 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i16 %tmp_3 to i30" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 154 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln60_1 = mul i30 %sext_ln60_1, %sext_ln60" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 155 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i16 %input_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 156 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i30 %sext_ln53_1, %sext_ln79" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 157 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 158 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln85 = mul i30 %sext_ln60_1, %sext_ln85" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 159 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 160 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 160 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln47, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:92]   --->   Operation 161 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln92_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln41_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:92]   --->   Operation 162 'partselect' 'trunc_ln92_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln66, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:95]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln72, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:98]   --->   Operation 164 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (2.07ns)   --->   "%add_ln103_1 = add i16 %trunc_ln92_3, %trunc_ln7" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 165 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (2.07ns)   --->   "%add_ln103_5 = add i16 %trunc_ln1, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 166 'add' 'add_ln103_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 167 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln91 = mul i30 %sext_ln41_1, %sext_ln91" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 168 'mul' 'mul_ln91' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln53, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:93]   --->   Operation 169 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln60_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:97]   --->   Operation 170 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln79_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:94]   --->   Operation 171 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln85, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:101]   --->   Operation 172 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i16 %trunc_ln9, %trunc_ln8" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 173 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_4 = add i16 %add_ln103_1, %add_ln103_2" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 174 'add' 'add_ln103_4' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln91, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:101]   --->   Operation 175 'partselect' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_6 = add i16 %trunc_ln101_3, %trunc_ln3" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 176 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 177 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_7 = add i16 %trunc_ln2, %add_ln103_6" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 177 'add' 'add_ln103_7' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_8 = add i16 %add_ln103_5, %add_ln103_7" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 178 'add' 'add_ln103_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_3 = add i16 %add_ln103_4, %add_ln103_8" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 179 'add' 'add_ln103_3' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i14 %add_ln103 to i64" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 180 'zext' 'zext_ln103_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln103_5" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 181 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (3.25ns)   --->   "store i16 %add_ln103_3, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 000000000000000000]
output_height_read (read             ) [ 000000000000000000]
input_width_read   (read             ) [ 000000000000000000]
input_height_read  (read             ) [ 000000000000000000]
sext_ln41_2        (sext             ) [ 000000000000000000]
kernel_addr        (getelementptr    ) [ 001111111111111111]
kernel1_addr       (getelementptr    ) [ 001111111111111111]
kernel2_addr       (getelementptr    ) [ 001111111111111111]
zext_ln103_1       (zext             ) [ 001111111111111111]
zext_ln103         (zext             ) [ 001111111111111111]
zext_ln103_2       (zext             ) [ 001111111111111111]
zext_ln103_4       (zext             ) [ 001111111111111111]
zext_ln103_3       (zext             ) [ 001111111111111111]
zext_ln103_1_cast  (zext             ) [ 001111111111111111]
empty              (trunc            ) [ 001111111111111111]
empty_60           (trunc            ) [ 001111111111111111]
br_ln20            (br               ) [ 011111111111111111]
out_d_0            (phi              ) [ 001000000000000000]
phi_mul2           (phi              ) [ 001000000000000000]
phi_mul5           (phi              ) [ 001111111111111111]
add_ln20           (add              ) [ 011111111111111111]
add_ln20_3         (add              ) [ 011111111111111111]
icmp_ln20          (icmp             ) [ 001111111111111111]
empty_61           (speclooptripcount) [ 000000000000000000]
out_d              (add              ) [ 011111111111111111]
br_ln20            (br               ) [ 000000000000000000]
zext_ln41          (zext             ) [ 000000000000000000]
mul_ln41           (mul              ) [ 000111111111111111]
trunc_ln41         (trunc            ) [ 000111111111111111]
ret_ln0            (ret              ) [ 000000000000000000]
add_ln47           (add              ) [ 000011111111111111]
add_ln47_1         (add              ) [ 000011111111111111]
add_ln53           (add              ) [ 000011111111111111]
xor_ln53           (xor              ) [ 000011111111111111]
add_ln60           (add              ) [ 000011111111111111]
br_ln21            (br               ) [ 001111111111111111]
out_h_0            (phi              ) [ 000010000000000000]
phi_mul            (phi              ) [ 000011000000000000]
next_mul           (add              ) [ 001111111111111111]
empty_62           (speclooptripcount) [ 000000000000000000]
icmp_ln21          (icmp             ) [ 001111111111111111]
out_h              (add              ) [ 001111111111111111]
br_ln21            (br               ) [ 000000000000000000]
zext_ln41_1        (zext             ) [ 000000000000000000]
add_ln79_1         (add              ) [ 000001000000000000]
tmp                (add              ) [ 000001000000000000]
br_ln0             (br               ) [ 011111111111111111]
zext_ln41_2        (zext             ) [ 000000111111111111]
zext_ln60          (zext             ) [ 000000000000000000]
mul_ln60           (mul              ) [ 000000000000000000]
zext_ln60_1        (zext             ) [ 000000111111111111]
zext_ln79          (zext             ) [ 000000000000000000]
mul_ln79           (mul              ) [ 000000000000000000]
zext_ln79_2        (zext             ) [ 000000111111111111]
tmp_cast           (zext             ) [ 000000000000000000]
tmp10              (mul              ) [ 000000111111111111]
br_ln22            (br               ) [ 001111111111111111]
out_w_0            (phi              ) [ 000000100000000000]
empty_63           (speclooptripcount) [ 000000000000000000]
icmp_ln22          (icmp             ) [ 001111111111111111]
out_w              (add              ) [ 001111111111111111]
br_ln22            (br               ) [ 000000000000000000]
zext_ln41_3        (zext             ) [ 000000000000000000]
add_ln41           (add              ) [ 000000011100000000]
add_ln47_2         (add              ) [ 000000011100000000]
add_ln53_1         (add              ) [ 000000011100000000]
add_ln103          (add              ) [ 000000011111111111]
br_ln0             (br               ) [ 001111111111111111]
add_ln41_1         (add              ) [ 000000001000000000]
add_ln47_3         (add              ) [ 000000001000000000]
zext_ln41_4        (zext             ) [ 000000000000000000]
input_addr         (getelementptr    ) [ 000000000100000000]
zext_ln47          (zext             ) [ 000000000000000000]
input_addr_1       (getelementptr    ) [ 000000000100000000]
add_ln53_2         (add              ) [ 000000000100000000]
add_ln60_2         (add              ) [ 000000000100000000]
input_load         (load             ) [ 000000000011100000]
input_load_1       (load             ) [ 000000000011100000]
zext_ln53          (zext             ) [ 000000000000000000]
input_addr_2       (getelementptr    ) [ 000000000010000000]
zext_ln60_2        (zext             ) [ 000000000000000000]
input_addr_3       (getelementptr    ) [ 000000000010000000]
add_ln66           (add              ) [ 000000000010000000]
add_ln72           (add              ) [ 000000000010000000]
add_ln79           (add              ) [ 000000000011000000]
add_ln85           (add              ) [ 000000000011000000]
add_ln91           (add              ) [ 000000000011100000]
kernel_load        (load             ) [ 000000000001000000]
kernel1_load       (load             ) [ 000000000001000000]
kernel2_load       (load             ) [ 000000000001000000]
input_load_2       (load             ) [ 000000000001110000]
input_load_3       (load             ) [ 000000000001110000]
zext_ln66          (zext             ) [ 000000000000000000]
input_addr_4       (getelementptr    ) [ 000000000001000000]
zext_ln72          (zext             ) [ 000000000000000000]
input_addr_5       (getelementptr    ) [ 000000000001000000]
tmp_s              (mux              ) [ 000000000000100000]
tmp_1              (mux              ) [ 000000000000100000]
tmp_2              (mux              ) [ 000000000000110000]
tmp_3              (mux              ) [ 000000000000110000]
input_load_4       (load             ) [ 000000000000100000]
input_load_5       (load             ) [ 000000000000100000]
zext_ln79_1        (zext             ) [ 000000000000000000]
input_addr_6       (getelementptr    ) [ 000000000000100000]
zext_ln85          (zext             ) [ 000000000000000000]
input_addr_7       (getelementptr    ) [ 000000000000100000]
sext_ln41          (sext             ) [ 000000000000000000]
sext_ln41_1        (sext             ) [ 000000000000011000]
mul_ln41_1         (mul              ) [ 000000000000010000]
sext_ln47          (sext             ) [ 000000000000000000]
sext_ln47_1        (sext             ) [ 000000000000000000]
mul_ln47           (mul              ) [ 000000000000010000]
sext_ln66          (sext             ) [ 000000000000000000]
mul_ln66           (mul              ) [ 000000000000010000]
sext_ln72          (sext             ) [ 000000000000000000]
mul_ln72           (mul              ) [ 000000000000010000]
input_load_6       (load             ) [ 000000000000010000]
input_load_7       (load             ) [ 000000000000010000]
zext_ln91          (zext             ) [ 000000000000000000]
input_addr_8       (getelementptr    ) [ 000000000000010000]
sext_ln53          (sext             ) [ 000000000000000000]
sext_ln53_1        (sext             ) [ 000000000000000000]
mul_ln53           (mul              ) [ 000000000000001000]
sext_ln60          (sext             ) [ 000000000000000000]
sext_ln60_1        (sext             ) [ 000000000000000000]
mul_ln60_1         (mul              ) [ 000000000000001000]
sext_ln79          (sext             ) [ 000000000000000000]
mul_ln79_1         (mul              ) [ 000000000000001000]
sext_ln85          (sext             ) [ 000000000000000000]
mul_ln85           (mul              ) [ 000000000000001000]
input_load_8       (load             ) [ 000000000000001000]
trunc_ln7          (partselect       ) [ 000000000000000000]
trunc_ln92_3       (partselect       ) [ 000000000000000000]
trunc_ln           (partselect       ) [ 000000000000000000]
trunc_ln1          (partselect       ) [ 000000000000000000]
add_ln103_1        (add              ) [ 000000000000001000]
add_ln103_5        (add              ) [ 000000000000001110]
sext_ln91          (sext             ) [ 000000000000000000]
mul_ln91           (mul              ) [ 000000000000000100]
trunc_ln8          (partselect       ) [ 000000000000000000]
trunc_ln9          (partselect       ) [ 000000000000000000]
trunc_ln2          (partselect       ) [ 000000000000000100]
trunc_ln3          (partselect       ) [ 000000000000000100]
add_ln103_2        (add              ) [ 000000000000000000]
add_ln103_4        (add              ) [ 000000000000000110]
trunc_ln101_3      (partselect       ) [ 000000000000000000]
add_ln103_6        (add              ) [ 000000000000000000]
add_ln103_7        (add              ) [ 000000000000000010]
add_ln103_8        (add              ) [ 000000000000000000]
add_ln103_3        (add              ) [ 000000000000000001]
zext_ln103_5       (zext             ) [ 000000000000000000]
output_addr        (getelementptr    ) [ 000000000000000000]
store_ln103        (store            ) [ 000000000000000000]
br_ln22            (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="output_width_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="kernel1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel2_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
<pin id="133" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 input_load_1/8 input_load_2/9 input_load_3/9 input_load_4/10 input_load_5/10 input_load_6/11 input_load_7/11 input_load_8/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="8"/>
<pin id="137" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="8"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel1_load/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="8"/>
<pin id="147" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel2_load/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_addr_5_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="14" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_addr_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_addr_7_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="14" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_addr_8_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="14" slack="0"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/12 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/17 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln103_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/17 "/>
</bind>
</comp>

<comp id="219" class="1005" name="out_d_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="out_d_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="phi_mul2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="phi_mul2_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="phi_mul5_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="1"/>
<pin id="243" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="phi_mul5_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="out_h_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="out_h_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="phi_mul_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="phi_mul_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_w_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_w_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_6 input_load_8 "/>
</bind>
</comp>

<comp id="291" class="1005" name="reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln41_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln103_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln103_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln103_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln103_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_4/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln103_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_3/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln103_1_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1_cast/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="empty_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_60_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln20_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="1"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln20_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="1"/>
<pin id="339" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln20_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="out_d_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln41_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mul_ln41_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln41_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln47_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="14" slack="1"/>
<pin id="369" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln47_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="1"/>
<pin id="374" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln53_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="1"/>
<pin id="379" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln53_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln60_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="1"/>
<pin id="389" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="next_mul_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="3"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln21_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="3"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="out_h_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln41_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln79_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="2"/>
<pin id="420" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln41_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="1"/>
<pin id="425" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln60_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="1"/>
<pin id="429" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln60_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="4"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln60_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln79_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="1"/>
<pin id="441" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln79_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="4"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln79_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="1"/>
<pin id="453" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="4"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln22_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="5"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="out_w_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln41_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln41_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="14" slack="4"/>
<pin id="477" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln47_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="14" slack="3"/>
<pin id="482" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln53_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="3"/>
<pin id="487" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln103_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="14" slack="1"/>
<pin id="492" dir="1" index="2" bw="14" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln41_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="2"/>
<pin id="496" dir="0" index="1" bw="14" slack="1"/>
<pin id="497" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln47_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="2"/>
<pin id="500" dir="0" index="1" bw="14" slack="1"/>
<pin id="501" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_3/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln41_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln47_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="14" slack="1"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln53_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="3"/>
<pin id="512" dir="0" index="1" bw="14" slack="2"/>
<pin id="513" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln60_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="3"/>
<pin id="516" dir="0" index="1" bw="14" slack="2"/>
<pin id="517" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln53_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="14" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln60_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln66_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="4"/>
<pin id="528" dir="0" index="1" bw="14" slack="3"/>
<pin id="529" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln72_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="4"/>
<pin id="532" dir="0" index="1" bw="14" slack="3"/>
<pin id="533" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln79_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="4"/>
<pin id="536" dir="0" index="1" bw="14" slack="3"/>
<pin id="537" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln85_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="4"/>
<pin id="540" dir="0" index="1" bw="14" slack="3"/>
<pin id="541" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln91_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="4"/>
<pin id="544" dir="0" index="1" bw="14" slack="3"/>
<pin id="545" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln66_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln72_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_s_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="1"/>
<pin id="557" dir="0" index="2" bw="16" slack="1"/>
<pin id="558" dir="0" index="3" bw="16" slack="1"/>
<pin id="559" dir="0" index="4" bw="2" slack="9"/>
<pin id="560" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="1"/>
<pin id="565" dir="0" index="2" bw="16" slack="1"/>
<pin id="566" dir="0" index="3" bw="16" slack="1"/>
<pin id="567" dir="0" index="4" bw="2" slack="8"/>
<pin id="568" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="1"/>
<pin id="573" dir="0" index="2" bw="16" slack="1"/>
<pin id="574" dir="0" index="3" bw="16" slack="1"/>
<pin id="575" dir="0" index="4" bw="2" slack="8"/>
<pin id="576" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="1"/>
<pin id="581" dir="0" index="2" bw="16" slack="1"/>
<pin id="582" dir="0" index="3" bw="16" slack="1"/>
<pin id="583" dir="0" index="4" bw="2" slack="8"/>
<pin id="584" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln79_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="2"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln85_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="2"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln41_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="3"/>
<pin id="596" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/12 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln41_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="1"/>
<pin id="600" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln47_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="3"/>
<pin id="603" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln47_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="1"/>
<pin id="607" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln66_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln72_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="1"/>
<pin id="613" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln91_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="3"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln53_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="3"/>
<pin id="620" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln53_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="2"/>
<pin id="623" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln60_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="3"/>
<pin id="626" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln60_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="2"/>
<pin id="629" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln79_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln85_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/13 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="0" index="1" bw="30" slack="1"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/13 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln92_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="30" slack="1"/>
<pin id="650" dir="0" index="2" bw="5" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln92_3/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="0" index="1" bw="30" slack="1"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="30" slack="1"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="6" slack="0"/>
<pin id="670" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln103_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln103_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="0" index="1" bw="16" slack="0"/>
<pin id="683" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_5/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln91_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln8_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="0" index="1" bw="30" slack="1"/>
<pin id="693" dir="0" index="2" bw="5" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln9_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="30" slack="1"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="30" slack="1"/>
<pin id="711" dir="0" index="2" bw="5" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="0" index="1" bw="30" slack="1"/>
<pin id="720" dir="0" index="2" bw="5" slack="0"/>
<pin id="721" dir="0" index="3" bw="6" slack="0"/>
<pin id="722" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln103_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="0"/>
<pin id="729" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/14 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln103_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_4/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln101_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="0" index="1" bw="30" slack="1"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln101_3/15 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln103_6_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="1"/>
<pin id="749" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_6/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln103_7_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_7/15 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln103_8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="3"/>
<pin id="758" dir="0" index="1" bw="16" slack="1"/>
<pin id="759" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_8/16 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln103_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="2"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_3/16 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln103_5_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="11"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_5/17 "/>
</bind>
</comp>

<comp id="769" class="1007" name="mul_ln41_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/12 "/>
</bind>
</comp>

<comp id="775" class="1007" name="mul_ln47_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/12 "/>
</bind>
</comp>

<comp id="781" class="1007" name="mul_ln66_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/12 "/>
</bind>
</comp>

<comp id="787" class="1007" name="mul_ln72_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/12 "/>
</bind>
</comp>

<comp id="793" class="1007" name="mul_ln53_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/13 "/>
</bind>
</comp>

<comp id="799" class="1007" name="mul_ln60_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/13 "/>
</bind>
</comp>

<comp id="805" class="1007" name="mul_ln79_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_1/13 "/>
</bind>
</comp>

<comp id="811" class="1007" name="mul_ln85_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln85/13 "/>
</bind>
</comp>

<comp id="817" class="1007" name="mul_ln91_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="2"/>
<pin id="819" dir="0" index="1" bw="16" slack="0"/>
<pin id="820" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91/14 "/>
</bind>
</comp>

<comp id="822" class="1005" name="kernel_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="8"/>
<pin id="824" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="kernel1_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="8"/>
<pin id="829" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="kernel1_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="kernel2_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="8"/>
<pin id="834" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="kernel2_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln103_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="1"/>
<pin id="839" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="zext_ln103_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="1"/>
<pin id="844" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln103_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="4"/>
<pin id="849" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln103_2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="zext_ln103_4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="3"/>
<pin id="855" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln103_4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="zext_ln103_3_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="1"/>
<pin id="860" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_3 "/>
</bind>
</comp>

<comp id="863" class="1005" name="zext_ln103_1_cast_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="4"/>
<pin id="865" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln103_1_cast "/>
</bind>
</comp>

<comp id="868" class="1005" name="empty_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="5"/>
<pin id="870" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="873" class="1005" name="empty_60_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="3"/>
<pin id="875" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln20_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln20_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="9" slack="0"/>
<pin id="885" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_3 "/>
</bind>
</comp>

<comp id="891" class="1005" name="out_d_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="0"/>
<pin id="893" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="896" class="1005" name="mul_ln41_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="1"/>
<pin id="898" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln41_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="1"/>
<pin id="905" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln47_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="14" slack="3"/>
<pin id="913" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln47_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="8"/>
<pin id="918" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln53_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="14" slack="3"/>
<pin id="923" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="926" class="1005" name="xor_ln53_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="8"/>
<pin id="928" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="xor_ln53 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln60_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="8"/>
<pin id="933" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="936" class="1005" name="next_mul_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="0"/>
<pin id="938" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="944" class="1005" name="out_h_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="0"/>
<pin id="946" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="950" class="1005" name="add_ln79_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="1"/>
<pin id="952" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="1"/>
<pin id="957" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln41_2_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="14" slack="2"/>
<pin id="962" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="zext_ln60_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="14" slack="3"/>
<pin id="969" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln60_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="zext_ln79_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="14" slack="4"/>
<pin id="976" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln79_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp10_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="14" slack="1"/>
<pin id="983" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="989" class="1005" name="out_w_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="0"/>
<pin id="991" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln41_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="14" slack="1"/>
<pin id="996" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="add_ln47_2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="14" slack="1"/>
<pin id="1003" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln53_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="14" slack="2"/>
<pin id="1010" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="add_ln103_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="14" slack="11"/>
<pin id="1017" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="add_ln41_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="14" slack="1"/>
<pin id="1022" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln47_3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="14" slack="1"/>
<pin id="1027" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="input_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="14" slack="1"/>
<pin id="1032" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1035" class="1005" name="input_addr_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="14" slack="1"/>
<pin id="1037" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln53_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="14" slack="1"/>
<pin id="1042" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln60_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="14" slack="1"/>
<pin id="1047" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="input_addr_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="14" slack="1"/>
<pin id="1052" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="input_addr_3_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="14" slack="1"/>
<pin id="1057" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln66_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="1"/>
<pin id="1062" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln72_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="14" slack="1"/>
<pin id="1067" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="add_ln79_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="14" slack="2"/>
<pin id="1072" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln85_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="14" slack="2"/>
<pin id="1077" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add_ln91_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="14" slack="3"/>
<pin id="1082" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="kernel_load_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="1"/>
<pin id="1087" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1093" class="1005" name="kernel1_load_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="1"/>
<pin id="1095" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel1_load "/>
</bind>
</comp>

<comp id="1101" class="1005" name="kernel2_load_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="1"/>
<pin id="1103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel2_load "/>
</bind>
</comp>

<comp id="1109" class="1005" name="input_load_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="3"/>
<pin id="1111" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="input_load_3_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="3"/>
<pin id="1116" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="input_addr_4_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="14" slack="1"/>
<pin id="1121" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="input_addr_5_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="14" slack="1"/>
<pin id="1126" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_s_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="1"/>
<pin id="1131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="1"/>
<pin id="1136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="2"/>
<pin id="1141" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_3_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="2"/>
<pin id="1146" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="input_load_4_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="1"/>
<pin id="1151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="input_load_5_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="input_addr_6_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="14" slack="1"/>
<pin id="1161" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="input_addr_7_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="14" slack="1"/>
<pin id="1166" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="sext_ln41_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="30" slack="2"/>
<pin id="1171" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln41_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="mul_ln41_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="30" slack="1"/>
<pin id="1176" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="mul_ln47_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="30" slack="1"/>
<pin id="1181" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="mul_ln66_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="30" slack="1"/>
<pin id="1186" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln66 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="mul_ln72_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="30" slack="1"/>
<pin id="1191" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln72 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="input_addr_8_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="14" slack="1"/>
<pin id="1196" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="mul_ln53_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="30" slack="1"/>
<pin id="1201" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="mul_ln60_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="30" slack="1"/>
<pin id="1206" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="mul_ln79_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="30" slack="1"/>
<pin id="1211" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln79_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="mul_ln85_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="30" slack="1"/>
<pin id="1216" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln85 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="add_ln103_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="1"/>
<pin id="1221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln103_5_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="3"/>
<pin id="1226" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln103_5 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="mul_ln91_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="30" slack="1"/>
<pin id="1231" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln91 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="trunc_ln2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="1"/>
<pin id="1236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="trunc_ln3_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="1"/>
<pin id="1241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="add_ln103_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="2"/>
<pin id="1246" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln103_4 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln103_7_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="1"/>
<pin id="1251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_7 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="add_ln103_3_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="16" slack="1"/>
<pin id="1256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="117" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="117" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="74" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="80" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="295" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="295" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="295" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="68" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="62" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="62" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="68" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="245" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="234" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="223" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="223" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="234" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="223" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="268" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="257" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="257" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="257" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="257" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="407" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="241" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="264" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="280" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="280" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="280" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="470" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="470" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="470" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="561"><net_src comp="54" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="597"><net_src comp="287" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="291" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="633"><net_src comp="287" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="291" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="58" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="56" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="655"><net_src comp="60" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="58" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="56" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="60" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="647" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="638" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="665" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="656" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="287" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="56" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="698"><net_src comp="60" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="705"><net_src comp="56" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="58" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="707"><net_src comp="60" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="714"><net_src comp="56" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="58" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="716"><net_src comp="60" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="56" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="58" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="60" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="699" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="690" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="56" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="58" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="745"><net_src comp="60" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="750"><net_src comp="737" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="765" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="773"><net_src comp="598" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="594" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="605" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="601" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="598" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="608" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="605" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="611" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="621" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="618" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="627" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="624" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="621" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="630" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="627" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="634" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="686" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="86" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="830"><net_src comp="94" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="835"><net_src comp="102" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="840"><net_src comp="299" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="845"><net_src comp="303" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="850"><net_src comp="307" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="856"><net_src comp="311" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="861"><net_src comp="315" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="866"><net_src comp="319" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="871"><net_src comp="323" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="876"><net_src comp="327" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="881"><net_src comp="331" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="886"><net_src comp="336" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="894"><net_src comp="347" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="899"><net_src comp="357" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="906"><net_src comp="362" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="554" pin=4"/></net>

<net id="914"><net_src comp="366" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="919"><net_src comp="371" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="924"><net_src comp="376" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="929"><net_src comp="381" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="570" pin=4"/></net>

<net id="934"><net_src comp="386" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="578" pin=4"/></net>

<net id="939"><net_src comp="391" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="947"><net_src comp="401" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="953"><net_src comp="411" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="958"><net_src comp="417" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="963"><net_src comp="423" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="970"><net_src comp="435" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="977"><net_src comp="447" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="984"><net_src comp="454" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="992"><net_src comp="464" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="997"><net_src comp="474" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1004"><net_src comp="479" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="1011"><net_src comp="484" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1014"><net_src comp="1008" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1018"><net_src comp="489" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1023"><net_src comp="494" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1028"><net_src comp="498" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1033"><net_src comp="110" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1038"><net_src comp="123" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1043"><net_src comp="510" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1048"><net_src comp="514" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1053"><net_src comp="150" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1058"><net_src comp="158" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1063"><net_src comp="526" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1068"><net_src comp="530" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1073"><net_src comp="534" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1078"><net_src comp="538" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1083"><net_src comp="542" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1088"><net_src comp="135" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1092"><net_src comp="1085" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1096"><net_src comp="140" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1100"><net_src comp="1093" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1104"><net_src comp="145" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="554" pin=3"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="562" pin=3"/></net>

<net id="1107"><net_src comp="1101" pin="1"/><net_sink comp="570" pin=3"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="578" pin=3"/></net>

<net id="1112"><net_src comp="117" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1117"><net_src comp="117" pin="7"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1122"><net_src comp="166" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1127"><net_src comp="174" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1132"><net_src comp="554" pin="5"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1137"><net_src comp="562" pin="5"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1142"><net_src comp="570" pin="5"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1147"><net_src comp="578" pin="5"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1152"><net_src comp="117" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1157"><net_src comp="117" pin="7"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1162"><net_src comp="182" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1167"><net_src comp="190" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1172"><net_src comp="598" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1177"><net_src comp="769" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1182"><net_src comp="775" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1187"><net_src comp="781" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1192"><net_src comp="787" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1197"><net_src comp="198" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1202"><net_src comp="793" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1207"><net_src comp="799" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1212"><net_src comp="805" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1217"><net_src comp="811" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1222"><net_src comp="674" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1227"><net_src comp="680" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1232"><net_src comp="817" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1237"><net_src comp="708" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1242"><net_src comp="717" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1247"><net_src comp="732" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1252"><net_src comp="751" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1257"><net_src comp="760" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {17 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {8 9 10 11 12 13 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : kernel | {9 10 }
	Port: depthwise_conv2d_fix.2 : kernel1 | {9 10 }
	Port: depthwise_conv2d_fix.2 : kernel2 | {9 10 }
  - Chain level:
	State 1
		zext_ln103 : 1
		zext_ln103_2 : 1
		zext_ln103_4 : 1
	State 2
		add_ln20 : 1
		add_ln20_3 : 1
		icmp_ln20 : 1
		out_d : 1
		br_ln20 : 2
		zext_ln41 : 1
		mul_ln41 : 2
		trunc_ln41 : 1
	State 3
	State 4
		next_mul : 1
		icmp_ln21 : 1
		out_h : 1
		br_ln21 : 2
		zext_ln41_1 : 1
		add_ln79_1 : 1
		tmp : 2
	State 5
		mul_ln60 : 1
		zext_ln60_1 : 2
		mul_ln79 : 1
		zext_ln79_2 : 2
		tmp10 : 1
	State 6
		icmp_ln22 : 1
		out_w : 1
		br_ln22 : 2
		zext_ln41_3 : 1
		add_ln41 : 2
		add_ln47_2 : 2
		add_ln53_1 : 2
		add_ln103 : 2
	State 7
	State 8
		input_addr : 1
		input_load : 2
		input_addr_1 : 1
		input_load_1 : 2
	State 9
		input_addr_2 : 1
		input_load_2 : 2
		input_addr_3 : 1
		input_load_3 : 2
	State 10
		input_addr_4 : 1
		input_load_4 : 2
		input_addr_5 : 1
		input_load_5 : 2
	State 11
		input_addr_6 : 1
		input_load_6 : 2
		input_addr_7 : 1
		input_load_7 : 2
	State 12
		mul_ln41_1 : 1
		mul_ln47 : 1
		mul_ln66 : 1
		mul_ln72 : 1
		input_addr_8 : 1
		input_load_8 : 2
	State 13
		mul_ln53 : 1
		mul_ln60_1 : 1
		mul_ln79_1 : 1
		mul_ln85 : 1
		add_ln103_1 : 1
		add_ln103_5 : 1
	State 14
		mul_ln91 : 1
		add_ln103_2 : 1
		add_ln103_4 : 2
	State 15
		add_ln103_6 : 1
		add_ln103_7 : 2
	State 16
		add_ln103_3 : 1
	State 17
		output_addr : 1
		store_ln103 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln20_fu_331        |    0    |    0    |    15   |
|          |       add_ln20_3_fu_336       |    0    |    0    |    15   |
|          |          out_d_fu_347         |    0    |    0    |    15   |
|          |        add_ln47_fu_366        |    0    |    0    |    19   |
|          |       add_ln47_1_fu_371       |    0    |    0    |    10   |
|          |        add_ln53_fu_376        |    0    |    0    |    19   |
|          |        add_ln60_fu_386        |    0    |    0    |    10   |
|          |        next_mul_fu_391        |    0    |    0    |    14   |
|          |          out_h_fu_401         |    0    |    0    |    15   |
|          |       add_ln79_1_fu_411       |    0    |    0    |    15   |
|          |           tmp_fu_417          |    0    |    0    |    15   |
|          |          out_w_fu_464         |    0    |    0    |    15   |
|          |        add_ln41_fu_474        |    0    |    0    |    19   |
|          |       add_ln47_2_fu_479       |    0    |    0    |    19   |
|          |       add_ln53_1_fu_484       |    0    |    0    |    19   |
|          |        add_ln103_fu_489       |    0    |    0    |    19   |
|    add   |       add_ln41_1_fu_494       |    0    |    0    |    19   |
|          |       add_ln47_3_fu_498       |    0    |    0    |    19   |
|          |       add_ln53_2_fu_510       |    0    |    0    |    19   |
|          |       add_ln60_2_fu_514       |    0    |    0    |    19   |
|          |        add_ln66_fu_526        |    0    |    0    |    19   |
|          |        add_ln72_fu_530        |    0    |    0    |    19   |
|          |        add_ln79_fu_534        |    0    |    0    |    19   |
|          |        add_ln85_fu_538        |    0    |    0    |    19   |
|          |        add_ln91_fu_542        |    0    |    0    |    19   |
|          |       add_ln103_1_fu_674      |    0    |    0    |    23   |
|          |       add_ln103_5_fu_680      |    0    |    0    |    23   |
|          |       add_ln103_2_fu_726      |    0    |    0    |    16   |
|          |       add_ln103_4_fu_732      |    0    |    0    |    16   |
|          |       add_ln103_6_fu_746      |    0    |    0    |    16   |
|          |       add_ln103_7_fu_751      |    0    |    0    |    16   |
|          |       add_ln103_8_fu_756      |    0    |    0    |    16   |
|          |       add_ln103_3_fu_760      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        mul_ln41_fu_357        |    0    |    0    |    51   |
|          |        mul_ln60_fu_430        |    0    |    0    |    33   |
|          |        mul_ln79_fu_442        |    0    |    0    |    33   |
|          |          tmp10_fu_454         |    0    |    0    |    51   |
|          |       mul_ln41_1_fu_769       |    1    |    0    |    0    |
|          |        mul_ln47_fu_775        |    1    |    0    |    0    |
|    mul   |        mul_ln66_fu_781        |    1    |    0    |    0    |
|          |        mul_ln72_fu_787        |    1    |    0    |    0    |
|          |        mul_ln53_fu_793        |    1    |    0    |    0    |
|          |       mul_ln60_1_fu_799       |    1    |    0    |    0    |
|          |       mul_ln79_1_fu_805       |    1    |    0    |    0    |
|          |        mul_ln85_fu_811        |    1    |    0    |    0    |
|          |        mul_ln91_fu_817        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_554         |    0    |    0    |    15   |
|    mux   |          tmp_1_fu_562         |    0    |    0    |    15   |
|          |          tmp_2_fu_570         |    0    |    0    |    15   |
|          |          tmp_3_fu_578         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln20_fu_341       |    0    |    0    |    11   |
|   icmp   |        icmp_ln21_fu_396       |    0    |    0    |    11   |
|          |        icmp_ln22_fu_459       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln53_fu_381        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_62 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_68 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_74  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_80 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln41_2_fu_295      |    0    |    0    |    0    |
|          |        sext_ln41_fu_594       |    0    |    0    |    0    |
|          |       sext_ln41_1_fu_598      |    0    |    0    |    0    |
|          |        sext_ln47_fu_601       |    0    |    0    |    0    |
|          |       sext_ln47_1_fu_605      |    0    |    0    |    0    |
|          |        sext_ln66_fu_608       |    0    |    0    |    0    |
|   sext   |        sext_ln72_fu_611       |    0    |    0    |    0    |
|          |        sext_ln53_fu_618       |    0    |    0    |    0    |
|          |       sext_ln53_1_fu_621      |    0    |    0    |    0    |
|          |        sext_ln60_fu_624       |    0    |    0    |    0    |
|          |       sext_ln60_1_fu_627      |    0    |    0    |    0    |
|          |        sext_ln79_fu_630       |    0    |    0    |    0    |
|          |        sext_ln85_fu_634       |    0    |    0    |    0    |
|          |        sext_ln91_fu_686       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      zext_ln103_1_fu_299      |    0    |    0    |    0    |
|          |       zext_ln103_fu_303       |    0    |    0    |    0    |
|          |      zext_ln103_2_fu_307      |    0    |    0    |    0    |
|          |      zext_ln103_4_fu_311      |    0    |    0    |    0    |
|          |      zext_ln103_3_fu_315      |    0    |    0    |    0    |
|          |    zext_ln103_1_cast_fu_319   |    0    |    0    |    0    |
|          |        zext_ln41_fu_353       |    0    |    0    |    0    |
|          |       zext_ln41_1_fu_407      |    0    |    0    |    0    |
|          |       zext_ln41_2_fu_423      |    0    |    0    |    0    |
|          |        zext_ln60_fu_427       |    0    |    0    |    0    |
|          |       zext_ln60_1_fu_435      |    0    |    0    |    0    |
|          |        zext_ln79_fu_439       |    0    |    0    |    0    |
|   zext   |       zext_ln79_2_fu_447      |    0    |    0    |    0    |
|          |        tmp_cast_fu_451        |    0    |    0    |    0    |
|          |       zext_ln41_3_fu_470      |    0    |    0    |    0    |
|          |       zext_ln41_4_fu_502      |    0    |    0    |    0    |
|          |        zext_ln47_fu_506       |    0    |    0    |    0    |
|          |        zext_ln53_fu_518       |    0    |    0    |    0    |
|          |       zext_ln60_2_fu_522      |    0    |    0    |    0    |
|          |        zext_ln66_fu_546       |    0    |    0    |    0    |
|          |        zext_ln72_fu_550       |    0    |    0    |    0    |
|          |       zext_ln79_1_fu_586      |    0    |    0    |    0    |
|          |        zext_ln85_fu_590       |    0    |    0    |    0    |
|          |        zext_ln91_fu_614       |    0    |    0    |    0    |
|          |      zext_ln103_5_fu_765      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_323         |    0    |    0    |    0    |
|   trunc  |        empty_60_fu_327        |    0    |    0    |    0    |
|          |       trunc_ln41_fu_362       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln7_fu_638       |    0    |    0    |    0    |
|          |      trunc_ln92_3_fu_647      |    0    |    0    |    0    |
|          |        trunc_ln_fu_656        |    0    |    0    |    0    |
|          |        trunc_ln1_fu_665       |    0    |    0    |    0    |
|partselect|        trunc_ln8_fu_690       |    0    |    0    |    0    |
|          |        trunc_ln9_fu_699       |    0    |    0    |    0    |
|          |        trunc_ln2_fu_708       |    0    |    0    |    0    |
|          |        trunc_ln3_fu_717       |    0    |    0    |    0    |
|          |      trunc_ln101_3_fu_737     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   829   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln103_1_reg_1219  |   16   |
|   add_ln103_3_reg_1254  |   16   |
|   add_ln103_4_reg_1244  |   16   |
|   add_ln103_5_reg_1224  |   16   |
|   add_ln103_7_reg_1249  |   16   |
|    add_ln103_reg_1015   |   14   |
|    add_ln20_3_reg_883   |    9   |
|     add_ln20_reg_878    |    9   |
|   add_ln41_1_reg_1020   |   14   |
|     add_ln41_reg_994    |   14   |
|    add_ln47_1_reg_916   |    2   |
|   add_ln47_2_reg_1001   |   14   |
|   add_ln47_3_reg_1025   |   14   |
|     add_ln47_reg_911    |   14   |
|   add_ln53_1_reg_1008   |   14   |
|   add_ln53_2_reg_1040   |   14   |
|     add_ln53_reg_921    |   14   |
|   add_ln60_2_reg_1045   |   14   |
|     add_ln60_reg_931    |    2   |
|    add_ln66_reg_1060    |   14   |
|    add_ln72_reg_1065    |   14   |
|    add_ln79_1_reg_950   |    5   |
|    add_ln79_reg_1070    |   14   |
|    add_ln85_reg_1075    |   14   |
|    add_ln91_reg_1080    |   14   |
|     empty_60_reg_873    |    5   |
|      empty_reg_868      |    5   |
|  input_addr_1_reg_1035  |   14   |
|  input_addr_2_reg_1050  |   14   |
|  input_addr_3_reg_1055  |   14   |
|  input_addr_4_reg_1119  |   14   |
|  input_addr_5_reg_1124  |   14   |
|  input_addr_6_reg_1159  |   14   |
|  input_addr_7_reg_1164  |   14   |
|  input_addr_8_reg_1194  |   14   |
|   input_addr_reg_1030   |   14   |
|  input_load_2_reg_1109  |   16   |
|  input_load_3_reg_1114  |   16   |
|  input_load_4_reg_1149  |   16   |
|  input_load_5_reg_1154  |   16   |
|   kernel1_addr_reg_827  |    6   |
|  kernel1_load_reg_1093  |   16   |
|   kernel2_addr_reg_832  |    6   |
|  kernel2_load_reg_1101  |   16   |
|   kernel_addr_reg_822   |    6   |
|   kernel_load_reg_1085  |   16   |
|   mul_ln41_1_reg_1174   |   30   |
|     mul_ln41_reg_896    |   14   |
|    mul_ln47_reg_1179    |   30   |
|    mul_ln53_reg_1199    |   30   |
|   mul_ln60_1_reg_1204   |   30   |
|    mul_ln66_reg_1184    |   30   |
|    mul_ln72_reg_1189    |   30   |
|   mul_ln79_1_reg_1209   |   30   |
|    mul_ln85_reg_1214    |   30   |
|    mul_ln91_reg_1229    |   30   |
|     next_mul_reg_936    |   10   |
|     out_d_0_reg_219     |    5   |
|      out_d_reg_891      |    5   |
|     out_h_0_reg_253     |    5   |
|      out_h_reg_944      |    5   |
|     out_w_0_reg_276     |    5   |
|      out_w_reg_989      |    5   |
|     phi_mul2_reg_230    |    9   |
|     phi_mul5_reg_241    |    9   |
|     phi_mul_reg_264     |   10   |
|         reg_287         |   16   |
|         reg_291         |   16   |
|   sext_ln41_1_reg_1169  |   30   |
|      tmp10_reg_981      |   14   |
|      tmp_1_reg_1134     |   16   |
|      tmp_2_reg_1139     |   16   |
|      tmp_3_reg_1144     |   16   |
|       tmp_reg_955       |    9   |
|      tmp_s_reg_1129     |   16   |
|    trunc_ln2_reg_1234   |   16   |
|    trunc_ln3_reg_1239   |   16   |
|    trunc_ln41_reg_903   |    2   |
|     xor_ln53_reg_926    |    2   |
|zext_ln103_1_cast_reg_863|   14   |
|   zext_ln103_1_reg_837  |    9   |
|   zext_ln103_2_reg_847  |   12   |
|   zext_ln103_3_reg_858  |    9   |
|   zext_ln103_4_reg_853  |   10   |
|    zext_ln103_reg_842   |   14   |
|   zext_ln41_2_reg_960   |   14   |
|   zext_ln60_1_reg_967   |   14   |
|   zext_ln79_2_reg_974   |   14   |
+-------------------------+--------+
|          Total          |  1230  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |  10  |  14  |   140  ||    47   |
| grp_access_fu_117 |  p2  |   8  |   0  |    0   ||    41   |
|  phi_mul5_reg_241 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul_reg_264  |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   178  ||  7.5902 ||   106   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   829  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   106  |
|  Register |    -   |    -   |  1230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    7   |  1230  |   935  |
+-----------+--------+--------+--------+--------+
