```verilog
module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min
);

    // Intermediate wires to hold the results of comparing two numbers
    wire [7:0] min_ab;
    wire [7:0] min_cd;

    // Compare a and b, assign the smaller to min_ab
    assign min_ab = (a < b) ? a : b;

    // Compare c and d, assign the smaller to min_cd
    assign min_cd = (c < d) ? c : d;

    // Compare min_ab and min_cd, assign the smaller to min
    assign min = (min_ab < min_cd) ? min_ab : min_cd;

endmodule
```