{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541371368659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541371368667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 16:42:48 2018 " "Processing started: Sun Nov 04 16:42:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541371368667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371368667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off streetRacing -c streetRacing " "Command: quartus_map --read_settings_files=on --write_settings_files=off streetRacing -c streetRacing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371368667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541371369741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541371369742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "VGA/System.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/System.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "VGA/Interface.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/Interface.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generador.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Generador " "Found entity 1: Generador" {  } { { "VGA/Generador.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/Generador.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384028 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divisorFrecuencia.sv(15) " "Verilog HDL information at divisorFrecuencia.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "VGA/divisorFrecuencia.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/divisorFrecuencia.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541371384036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/divisorfrecuencia.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/divisorfrecuencia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrecuencia " "Found entity 1: divisorFrecuencia" {  } { { "VGA/divisorFrecuencia.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/divisorFrecuencia.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "VGA/ControladorVGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/ControladorVGA.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrojugador.sv 1 1 " "Found 1 design units, including 1 entities, in source file carrojugador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carro " "Found entity 1: carro" {  } { { "carroJugador.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/carroJugador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541371384079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541371384211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrecuencia divisorFrecuencia:clk25MHz " "Elaborating entity \"divisorFrecuencia\" for hierarchy \"divisorFrecuencia:clk25MHz\"" {  } { { "VGA/System.sv" "clk25MHz" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/System.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541371384292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:controladorVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:controladorVGA\"" {  } { { "VGA/System.sv" "controladorVGA" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/System.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541371384352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generador Generador:generador " "Elaborating entity \"Generador\" for hierarchy \"Generador:generador\"" {  } { { "VGA/System.sv" "generador" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/System.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541371384429 ""}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "refresh Generador.sv(18) " "Verilog HDL error at Generador.sv(18): expression in variable declaration assignment to refresh must be constant" {  } { { "VGA/Generador.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/Generador.sv" 18 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1541371384432 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Generador:generador " "Can't elaborate user hierarchy \"Generador:generador\"" {  } { { "VGA/System.sv" "generador" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/VGA/System.sv" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541371384434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/output_files/streetRacing.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/TEC/Taller-Digitales/Proyecto/output_files/streetRacing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541371384848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 04 16:43:04 2018 " "Processing ended: Sun Nov 04 16:43:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541371384848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541371384848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541371384848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541371384848 ""}
