<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
                       "http://www.w3.org/TR/html4/transitional.dtd">
<!-- Generated by TclDoc @@VERSION@@ -->
<html>
<head>
  <title>mapping.tcl annotations</title>
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <link rel="stylesheet" type="text/css" href="default.css">
</head>
<body class="src-html">
<div class="index-selector">
<!-- index for tcl source files -->
	Index by: 
	<a href="index_main.html#mapping.tcl">file name</a> | 
	<a href="index_main.html#byprocname">procedure name</a> | 
	<a href="index_main.html#bycall">procedure call</a> | 
	<a href="index_annot_full.html">annotation</a>

</div>
<hr>

<h2><a href="mapping.tcl.html">mapping.tcl</a> Annotations</h2>
Created from <strong><code>/root/automation/Lib/mapping.tcl</strong></code>
<hr>

<table class="proc-summary">
<tr>
<!-- -------------------- PROCEDURE SUMMARY -------------------- -->
<th><a name="proc_summary">Procedure Summary</a></th>
</tr>
<tr><td><code><a href="#::::ixCheckLinkState">::::ixCheckLinkState</a> { PortArray {message messageOn} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixCheckOwnership">::::ixCheckOwnership</a> { txRxList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixCheckPortTransmitDone">::::ixCheckPortTransmitDone</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixCheckTransmitDone">::::ixCheckTransmitDone</a> { PortArray }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixClearOwnership">::::ixClearOwnership</a> { {txRxList {}} {takeType {}} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixClearPortStats">::::ixClearPortStats</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixClearStats">::::ixClearStats</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixConnectToChassis">::::ixConnectToChassis</a> { chassisList {cableLength cable3feet} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixConnectToTclServer">::::ixConnectToTclServer</a> { serverName }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixDisableArpResponse">::::ixDisableArpResponse</a> { PortMap }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixDisablePortArpResponse">::::ixDisablePortArpResponse</a> { chassis lm port {write write} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixDisablePortArpResponse">::::ixDisablePortArpResponse</a> { chassis lm port {write write} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixDisconnectFromChassis">::::ixDisconnectFromChassis</a> { args }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixDisconnectTclServer">::::ixDisconnectTclServer</a> { {serverName {}} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixEnableArpResponse">::::ixEnableArpResponse</a> { mapType PortMap }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixEnablePortArpResponse">::::ixEnablePortArpResponse</a> { mapType chassis lm port {write write} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixGetChassisID">::::ixGetChassisID</a> { chassisName }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixInitialize">::::ixInitialize</a> { serverName }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixLogin">::::ixLogin</a> { userName }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixLogout">::::ixLogout</a> {  }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixPortClearOwnership">::::ixPortClearOwnership</a> { chassis lm port {takeType {}} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixPortTakeOwnership">::::ixPortTakeOwnership</a> { chassis lm port {takeType {}} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixputs">::::ixputs</a> { args }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixRequestStats">::::ixRequestStats</a> { TxRxArray }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixServer_read">::::ixServer_read</a> { channel }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixSetPacketStreamMode">::::ixSetPacketStreamMode</a> { TxRxArray {write nowrite} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixSetPortPacketStreamMode">::::ixSetPortPacketStreamMode</a> { chassis lm port {write nowrite} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStartCapture">::::ixStartCapture</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStartPortCapture">::::ixStartPortCapture</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStartPortTransmit">::::ixStartPortTransmit</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStartTransmit">::::ixStartTransmit</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStopCapture">::::ixStopCapture</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStopPortCapture">::::ixStopPortCapture</a> { chassis lm port {groupId 710} {create create} {destroy destroy} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStopPortTransmit">::::ixStopPortTransmit</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixStopTransmit">::::ixStopTransmit</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixTakeOwnership">::::ixTakeOwnership</a> { txRxList {takeType {}} }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixTransmitArpRequest">::::ixTransmitArpRequest</a> { TxRxArray }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixTransmitPortArpRequest">::::ixTransmitPortArpRequest</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixTransmitPortArpRequest">::::ixTransmitPortArpRequest</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixWriteConfigToHardware">::::ixWriteConfigToHardware</a> { PortArray args }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::ixWritePortsToHardware">::::ixWritePortsToHardware</a> { PortArray args }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::startPortCapture">::::startPortCapture</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::startTx">::::startTx</a> { PortList }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::stopPortCapture">::::stopPortCapture</a> { chassis lm port }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::writeConfigToHardware">::::writeConfigToHardware</a> { PortArray args }</code><p class="summary"></p></td></tr>
<tr><td><code><a href="#::::zeroPortStats">::::zeroPortStats</a> { chassis lm port }</code><p class="summary"></p></td></tr>
</table>
<p>
<!-- -------------------- PROCEDURE DETAIL -------------------- -->
<table class="proc-details">
<tr>
  <th><a name="proc_detail">Procedure Detail</a></th>
</tr>
</table>
<h3  class="details-header"><a name="::::ixCheckLinkState">::::ixCheckLinkState</a></h3>
<pre class="details-procdef">proc  ::::ixCheckLinkState { PortArray {message messageOn} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixCheckLinkState_160">mapping.tcl, line 160</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixCheckOwnership">::::ixCheckOwnership</a></h3>
<pre class="details-procdef">proc  ::::ixCheckOwnership { txRxList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixCheckOwnership_79">mapping.tcl, line 79</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixCheckPortTransmitDone">::::ixCheckPortTransmitDone</a></h3>
<pre class="details-procdef">proc  ::::ixCheckPortTransmitDone { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixCheckPortTransmitDone_157">mapping.tcl, line 157</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixCheckTransmitDone">::::ixCheckTransmitDone</a></h3>
<pre class="details-procdef">proc  ::::ixCheckTransmitDone { PortArray }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixCheckTransmitDone_154">mapping.tcl, line 154</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixClearOwnership">::::ixClearOwnership</a></h3>
<pre class="details-procdef">proc  ::::ixClearOwnership { {txRxList {}} {takeType {}} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixClearOwnership_73">mapping.tcl, line 73</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixClearPortStats">::::ixClearPortStats</a></h3>
<pre class="details-procdef">proc  ::::ixClearPortStats { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixClearPortStats_127">mapping.tcl, line 127</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixClearStats">::::ixClearStats</a></h3>
<pre class="details-procdef">proc  ::::ixClearStats { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixClearStats_124">mapping.tcl, line 124</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixConnectToChassis">::::ixConnectToChassis</a></h3>
<pre class="details-procdef">proc  ::::ixConnectToChassis { chassisList {cableLength cable3feet} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixConnectToChassis_82">mapping.tcl, line 82</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixConnectToTclServer">::::ixConnectToTclServer</a></h3>
<pre class="details-procdef">proc  ::::ixConnectToTclServer { serverName }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixConnectToTclServer_58">mapping.tcl, line 58</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixDisableArpResponse">::::ixDisableArpResponse</a></h3>
<pre class="details-procdef">proc  ::::ixDisableArpResponse { PortMap }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixDisableArpResponse_172">mapping.tcl, line 172</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixDisablePortArpResponse">::::ixDisablePortArpResponse</a></h3>
<pre class="details-procdef">proc  ::::ixDisablePortArpResponse { chassis lm port {write write} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixDisablePortArpResponse_178">mapping.tcl, line 178</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixDisablePortArpResponse">::::ixDisablePortArpResponse</a></h3>
<pre class="details-procdef">proc  ::::ixDisablePortArpResponse { chassis lm port {write write} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixDisablePortArpResponse_178">mapping.tcl, line 178</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixDisconnectFromChassis">::::ixDisconnectFromChassis</a></h3>
<pre class="details-procdef">proc  ::::ixDisconnectFromChassis { args }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixDisconnectFromChassis_88">mapping.tcl, line 88</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixDisconnectTclServer">::::ixDisconnectTclServer</a></h3>
<pre class="details-procdef">proc  ::::ixDisconnectTclServer { {serverName {}} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixDisconnectTclServer_52">mapping.tcl, line 52</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixEnableArpResponse">::::ixEnableArpResponse</a></h3>
<pre class="details-procdef">proc  ::::ixEnableArpResponse { mapType PortMap }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixEnableArpResponse_166">mapping.tcl, line 166</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixEnablePortArpResponse">::::ixEnablePortArpResponse</a></h3>
<pre class="details-procdef">proc  ::::ixEnablePortArpResponse { mapType chassis lm port {write write} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixEnablePortArpResponse_169">mapping.tcl, line 169</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixGetChassisID">::::ixGetChassisID</a></h3>
<pre class="details-procdef">proc  ::::ixGetChassisID { chassisName }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixGetChassisID_85">mapping.tcl, line 85</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixInitialize">::::ixInitialize</a></h3>
<pre class="details-procdef">proc  ::::ixInitialize { serverName }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixInitialize_55">mapping.tcl, line 55</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixLogin">::::ixLogin</a></h3>
<pre class="details-procdef">proc  ::::ixLogin { userName }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixLogin_61">mapping.tcl, line 61</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixLogout">::::ixLogout</a></h3>
<pre class="details-procdef">proc  ::::ixLogout {  }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixLogout_64">mapping.tcl, line 64</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixPortClearOwnership">::::ixPortClearOwnership</a></h3>
<pre class="details-procdef">proc  ::::ixPortClearOwnership { chassis lm port {takeType {}} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixPortClearOwnership_76">mapping.tcl, line 76</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixPortTakeOwnership">::::ixPortTakeOwnership</a></h3>
<pre class="details-procdef">proc  ::::ixPortTakeOwnership { chassis lm port {takeType {}} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixPortTakeOwnership_70">mapping.tcl, line 70</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixputs">::::ixputs</a></h3>
<pre class="details-procdef">proc  ::::ixputs { args }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixputs_46">mapping.tcl, line 46</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixRequestStats">::::ixRequestStats</a></h3>
<pre class="details-procdef">proc  ::::ixRequestStats { TxRxArray }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixRequestStats_163">mapping.tcl, line 163</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixServer_read">::::ixServer_read</a></h3>
<pre class="details-procdef">proc  ::::ixServer_read { channel }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixServer_read_49">mapping.tcl, line 49</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixSetPacketStreamMode">::::ixSetPacketStreamMode</a></h3>
<pre class="details-procdef">proc  ::::ixSetPacketStreamMode { TxRxArray {write nowrite} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixSetPacketStreamMode_139">mapping.tcl, line 139</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixSetPortPacketStreamMode">::::ixSetPortPacketStreamMode</a></h3>
<pre class="details-procdef">proc  ::::ixSetPortPacketStreamMode { chassis lm port {write nowrite} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixSetPortPacketStreamMode_142">mapping.tcl, line 142</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStartCapture">::::ixStartCapture</a></h3>
<pre class="details-procdef">proc  ::::ixStartCapture { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStartCapture_106">mapping.tcl, line 106</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStartPortCapture">::::ixStartPortCapture</a></h3>
<pre class="details-procdef">proc  ::::ixStartPortCapture { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStartPortCapture_112">mapping.tcl, line 112</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStartPortTransmit">::::ixStartPortTransmit</a></h3>
<pre class="details-procdef">proc  ::::ixStartPortTransmit { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStartPortTransmit_97">mapping.tcl, line 97</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStartTransmit">::::ixStartTransmit</a></h3>
<pre class="details-procdef">proc  ::::ixStartTransmit { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStartTransmit_91">mapping.tcl, line 91</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStopCapture">::::ixStopCapture</a></h3>
<pre class="details-procdef">proc  ::::ixStopCapture { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStopCapture_109">mapping.tcl, line 109</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStopPortCapture">::::ixStopPortCapture</a></h3>
<pre class="details-procdef">proc  ::::ixStopPortCapture { chassis lm port {groupId 710} {create create} {destroy destroy} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStopPortCapture_121">mapping.tcl, line 121</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStopPortTransmit">::::ixStopPortTransmit</a></h3>
<pre class="details-procdef">proc  ::::ixStopPortTransmit { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStopPortTransmit_103">mapping.tcl, line 103</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixStopTransmit">::::ixStopTransmit</a></h3>
<pre class="details-procdef">proc  ::::ixStopTransmit { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixStopTransmit_100">mapping.tcl, line 100</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixTakeOwnership">::::ixTakeOwnership</a></h3>
<pre class="details-procdef">proc  ::::ixTakeOwnership { txRxList {takeType {}} }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixTakeOwnership_67">mapping.tcl, line 67</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixTransmitArpRequest">::::ixTransmitArpRequest</a></h3>
<pre class="details-procdef">proc  ::::ixTransmitArpRequest { TxRxArray }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixTransmitArpRequest_175">mapping.tcl, line 175</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixTransmitPortArpRequest">::::ixTransmitPortArpRequest</a></h3>
<pre class="details-procdef">proc  ::::ixTransmitPortArpRequest { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixTransmitPortArpRequest_181">mapping.tcl, line 181</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixTransmitPortArpRequest">::::ixTransmitPortArpRequest</a></h3>
<pre class="details-procdef">proc  ::::ixTransmitPortArpRequest { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixTransmitPortArpRequest_181">mapping.tcl, line 181</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixWriteConfigToHardware">::::ixWriteConfigToHardware</a></h3>
<pre class="details-procdef">proc  ::::ixWriteConfigToHardware { PortArray args }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixWriteConfigToHardware_151">mapping.tcl, line 151</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::ixWritePortsToHardware">::::ixWritePortsToHardware</a></h3>
<pre class="details-procdef">proc  ::::ixWritePortsToHardware { PortArray args }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::ixWritePortsToHardware_145">mapping.tcl, line 145</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::startPortCapture">::::startPortCapture</a></h3>
<pre class="details-procdef">proc  ::::startPortCapture { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::startPortCapture_118">mapping.tcl, line 118</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::startTx">::::startTx</a></h3>
<pre class="details-procdef">proc  ::::startTx { PortList }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::startTx_94">mapping.tcl, line 94</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::stopPortCapture">::::stopPortCapture</a></h3>
<pre class="details-procdef">proc  ::::stopPortCapture { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::stopPortCapture_115">mapping.tcl, line 115</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::writeConfigToHardware">::::writeConfigToHardware</a></h3>
<pre class="details-procdef">proc  ::::writeConfigToHardware { PortArray args }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::writeConfigToHardware_148">mapping.tcl, line 148</a></dd>
</dl></dd>
</dl>


<h3  class="details-header"><a name="::::zeroPortStats">::::zeroPortStats</a></h3>
<pre class="details-procdef">proc  ::::zeroPortStats { chassis lm port }</pre>
<dl  class="details-desc">
<dd>
  <dl  class="props" id="proc-props">
<dt>Defined in:</dt>
<dd><a href="mapping.tcl.html#::::zeroPortStats_130">mapping.tcl, line 130</a></dd>
</dl></dd>
</dl>

<hr>
<div class="index-selector">
	<a href="index_main.html#byfilename">file name</a> 
 | 
	<a href="index_main.html#byprocname">procedure name</a> 
 | 
	<a href="index_main.html#bycall">procedure call</a> 
 | 
	<a href="index_annot_full.html">annotation</a> 

<br>
<cite>File generated 2018-06-14 at 17:09.</cite>
</div>

</body>
</html>
