-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto1 is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 18;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    DataInStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    DataInStream_TVALID : IN STD_LOGIC;
    DataInStream_TREADY : OUT STD_LOGIC;
    DataInStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    DataInStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    DataInStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    DataOutStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataOutStream_TVALID : OUT STD_LOGIC;
    DataOutStream_TREADY : IN STD_LOGIC;
    DataOutStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    DataOutStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    DataOutStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Crypto1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Crypto1_Crypto1,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.108920,HLS_SYN_LAT=154651,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=0,HLS_SYN_FF=34765,HLS_SYN_LUT=52131,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (81 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (81 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (81 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (81 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (81 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (81 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (81 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (81 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (81 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (81 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv42_40 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000001000000";
    constant ap_const_lv42_80 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000010000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv12_40 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal RAMSel : STD_LOGIC_VECTOR (31 downto 0);
    signal RAMSel1 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP : STD_LOGIC_VECTOR (31 downto 0);
    signal OP_read_read_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP_read_reg_3651 : STD_LOGIC_VECTOR (31 downto 0);
    signal RAMSel_read_reg_3655 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln267_fu_1456_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln267_reg_3663 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln268_fu_1487_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln268_reg_3669 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln230_fu_1518_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln230_reg_3675 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln231_fu_1549_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln231_reg_3681 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln188_fu_1580_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln188_reg_3687 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln189_fu_1611_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln189_reg_3693 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln99_fu_1642_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln99_reg_3699 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln80_fu_1673_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln80_reg_3705 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln372_fu_1702_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln372_reg_3732 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln375_fu_1712_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln375_reg_3739 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln375_1_fu_1718_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln375_1_reg_3746 : STD_LOGIC_VECTOR (41 downto 0);
    signal sub_ln300_fu_1761_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln300_reg_3774 : STD_LOGIC_VECTOR (40 downto 0);
    signal add_ln302_fu_1771_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln302_reg_3781 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln302_1_fu_1777_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln302_1_reg_3788 : STD_LOGIC_VECTOR (41 downto 0);
    signal icmp_ln366_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln366_reg_3801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln363_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_3_fu_1839_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln363_3_reg_3806 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_2_fu_1857_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_2_reg_3813 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_fu_1898_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln363_reg_3841 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln363_5_fu_1904_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln363_5_reg_3846 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln363_fu_1924_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_reg_3852 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_1_fu_1938_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln363_1_reg_3857 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln363_1_fu_1942_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln363_1_reg_3862 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln363_2_fu_1957_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln363_2_reg_3867 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln366_fu_1965_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln366_reg_3872 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_fu_1973_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_reg_3879 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln395_fu_1985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_reg_3885 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln369_fu_2009_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_reg_3890 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln404_fu_2042_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln404_reg_3895 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln4_reg_3900 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln366_fu_2063_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln366_reg_3905 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal TwiddleFactor_1_fu_2077_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_1_reg_3931 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln366_1_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln366_1_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln363_1_fu_2094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_4_fu_2132_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln363_4_reg_3947 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_7_fu_2150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_7_reg_3954 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_5_fu_2191_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln363_5_reg_3982 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln363_9_fu_2197_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln363_9_reg_3987 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln363_3_fu_2217_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_3_reg_3993 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_4_fu_2231_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln363_4_reg_3998 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln363_3_fu_2235_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln363_3_reg_4003 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln363_5_fu_2250_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln363_5_reg_4008 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln366_1_fu_2258_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln366_1_reg_4013 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_1_fu_2266_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_1_reg_4020 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln395_2_fu_2278_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_2_reg_4026 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln369_1_fu_2302_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_1_reg_4031 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add_ln404_1_fu_2335_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln404_1_reg_4036 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln404_1_reg_4041 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln366_2_fu_2356_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln366_2_reg_4046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal TwiddleFactor_3_fu_2376_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_3_reg_4072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln366_2_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln366_2_reg_4083 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal icmp_ln363_2_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_5_fu_2431_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln363_5_reg_4088 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_11_fu_2449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_11_reg_4095 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln363_9_fu_2475_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln363_9_reg_4102 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal add_ln363_11_fu_2481_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln363_11_reg_4107 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln363_6_fu_2501_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_6_reg_4113 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln363_7_fu_2515_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln363_7_reg_4118 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln363_5_fu_2519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln363_5_reg_4123 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln363_8_fu_2534_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln363_8_reg_4128 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln366_2_fu_2542_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln366_2_reg_4133 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_2_fu_2550_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_2_reg_4140 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln395_4_fu_2562_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_4_reg_4146 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln369_2_fu_2586_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_2_reg_4151 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal add_ln404_2_fu_2619_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln404_2_reg_4156 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln404_2_reg_4161 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln366_4_fu_2640_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln366_4_reg_4166 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal TwiddleFactor_5_fu_2660_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_5_reg_4192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal j_5_fu_2695_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_5_reg_4206 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal icmp_ln291_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_reg_4212 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_fu_2727_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln291_reg_4242 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal select_ln291_1_fu_2743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_1_reg_4247 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln291_fu_2772_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln291_reg_4254 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln291_3_fu_2776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln291_3_reg_4259 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_fu_2788_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_reg_4266 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln291_1_fu_2803_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln291_1_reg_4271 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln293_fu_2807_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln293_reg_4276 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_fu_2815_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_reg_4284 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_fu_2840_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln296_reg_4290 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal shl_ln291_1_fu_2848_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln291_1_reg_4295 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal add_ln293_3_fu_2867_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln293_3_reg_4300 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln319_fu_2890_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln319_reg_4306 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln327_fu_2907_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln327_reg_4311 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_4316 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal TwiddleFactor_fu_2944_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_reg_4341 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal j_11_fu_2979_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_11_reg_4355 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal icmp_ln291_1_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_1_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_1_reg_4361 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_5_fu_3011_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln291_5_reg_4391 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal select_ln291_6_fu_3027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_6_reg_4396 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln291_3_fu_3056_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln291_3_reg_4403 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln291_8_fu_3060_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln291_8_reg_4408 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_2_fu_3072_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_2_reg_4415 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln291_4_fu_3087_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln291_4_reg_4420 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln293_1_fu_3091_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln293_1_reg_4425 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_1_fu_3099_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_1_reg_4433 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_1_fu_3124_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln296_1_reg_4439 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal shl_ln291_3_fu_3132_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln291_3_reg_4444 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal add_ln293_4_fu_3151_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln293_4_reg_4449 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln319_1_fu_3174_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln319_1_reg_4455 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln327_1_fu_3191_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln327_1_reg_4460 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln327_1_reg_4465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal TwiddleFactor_2_fu_3234_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_2_reg_4490 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal j_16_fu_3269_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_16_reg_4504 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal icmp_ln291_2_fu_3251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_2_fu_3275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln293_2_reg_4510 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_10_fu_3286_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln291_10_reg_4519 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal select_ln291_11_fu_3302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_11_reg_4524 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln291_6_fu_3331_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln291_6_reg_4531 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln291_13_fu_3335_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln291_13_reg_4536 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_4_fu_3347_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln291_4_reg_4543 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln291_7_fu_3362_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln291_7_reg_4548 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln293_2_fu_3366_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln293_2_reg_4553 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_2_fu_3374_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr546_2_reg_4561 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_2_fu_3399_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln296_2_reg_4567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal shl_ln291_5_fu_3407_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln291_5_reg_4572 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal add_ln293_5_fu_3426_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln293_5_reg_4577 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln319_2_fu_3449_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln319_2_reg_4583 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln327_2_fu_3466_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln327_2_reg_4588 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln327_2_reg_4593 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal TwiddleFactor_4_fu_3509_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal TwiddleFactor_4_reg_4618 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal sext_ln267_fu_3523_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln267_reg_4623 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal add_ln267_fu_3526_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln267_reg_4628 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln268_fu_3533_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln268_reg_4633 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln268_fu_3536_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln268_reg_4638 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln230_fu_3543_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln230_reg_4643 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln230_fu_3546_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln230_reg_4648 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln231_fu_3553_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln231_reg_4653 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln231_fu_3556_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln231_reg_4658 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln188_fu_3563_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln188_reg_4663 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln188_fu_3566_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln188_reg_4668 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln189_fu_3573_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln189_reg_4673 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln189_fu_3576_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln189_reg_4678 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln267_1_fu_3583_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln267_1_reg_4683 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal add_ln268_1_fu_3589_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln268_1_reg_4688 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln230_1_fu_3595_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln230_1_reg_4693 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln231_1_fu_3601_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln231_1_reg_4698 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln188_1_fu_3607_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln188_1_reg_4703 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln189_1_fu_3613_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln189_1_reg_4708 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln99_fu_3619_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln99_reg_4713 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal add_ln99_fu_3622_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln99_reg_4718 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln80_fu_3629_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln80_reg_4723 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln80_fu_3632_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln80_reg_4728 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln99_1_fu_3639_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln99_1_reg_4733 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal add_ln80_1_fu_3645_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln80_1_reg_4738 : STD_LOGIC_VECTOR (41 downto 0);
    signal DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_ce0 : STD_LOGIC;
    signal DataRAM_we0 : STD_LOGIC;
    signal DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_ce1 : STD_LOGIC;
    signal DataRAM_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_1_ce0 : STD_LOGIC;
    signal DataRAM_1_we0 : STD_LOGIC;
    signal DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_1_ce1 : STD_LOGIC;
    signal DataRAM_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_2_ce0 : STD_LOGIC;
    signal DataRAM_2_we0 : STD_LOGIC;
    signal DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_2_ce1 : STD_LOGIC;
    signal DataRAM_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_3_ce0 : STD_LOGIC;
    signal DataRAM_3_we0 : STD_LOGIC;
    signal DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_3_ce1 : STD_LOGIC;
    signal DataRAM_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_4_ce0 : STD_LOGIC;
    signal DataRAM_4_we0 : STD_LOGIC;
    signal DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_4_ce1 : STD_LOGIC;
    signal DataRAM_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_5_ce0 : STD_LOGIC;
    signal DataRAM_5_we0 : STD_LOGIC;
    signal DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_5_ce1 : STD_LOGIC;
    signal DataRAM_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_6_ce0 : STD_LOGIC;
    signal DataRAM_6_we0 : STD_LOGIC;
    signal DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_6_ce1 : STD_LOGIC;
    signal DataRAM_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_7_ce0 : STD_LOGIC;
    signal DataRAM_7_we0 : STD_LOGIC;
    signal DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_7_ce1 : STD_LOGIC;
    signal DataRAM_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal NTTTWiddleRAM_0_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal NTTTWiddleRAM_0_1_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_1_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal NTTTWiddleRAM_0_2_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_2_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_0_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal NTTTWiddleRAM_0_3_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_3_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal INTTTWiddleRAM_0_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal INTTTWiddleRAM_0_1_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_1_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal INTTTWiddleRAM_0_2_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_2_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_0_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal INTTTWiddleRAM_0_3_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_3_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal ReadAddr_ce0 : STD_LOGIC;
    signal ReadAddr_we0 : STD_LOGIC;
    signal ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ReadAddr_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ReadData_ce0 : STD_LOGIC;
    signal ReadData_we0 : STD_LOGIC;
    signal ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ReadData_1_ce0 : STD_LOGIC;
    signal ReadData_1_we0 : STD_LOGIC;
    signal ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ReadData_2_ce0 : STD_LOGIC;
    signal ReadData_2_we0 : STD_LOGIC;
    signal ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ReadData_3_ce0 : STD_LOGIC;
    signal ReadData_3_we0 : STD_LOGIC;
    signal ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ReadData_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal InputIndex_ce0 : STD_LOGIC;
    signal InputIndex_we0 : STD_LOGIC;
    signal InputIndex_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal InputIndex_ce1 : STD_LOGIC;
    signal InputIndex_we1 : STD_LOGIC;
    signal OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutputIndex_ce0 : STD_LOGIC;
    signal OutputIndex_we0 : STD_LOGIC;
    signal OutputIndex_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutputIndex_ce1 : STD_LOGIC;
    signal OutputIndex_we1 : STD_LOGIC;
    signal PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal PermuteData_ce0 : STD_LOGIC;
    signal PermuteData_we0 : STD_LOGIC;
    signal PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal PermuteData_1_ce0 : STD_LOGIC;
    signal PermuteData_1_we0 : STD_LOGIC;
    signal PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal PermuteData_2_ce0 : STD_LOGIC;
    signal PermuteData_2_we0 : STD_LOGIC;
    signal PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal PermuteData_3_ce0 : STD_LOGIC;
    signal PermuteData_3_we0 : STD_LOGIC;
    signal PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PermuteData_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal NTTData_ce0 : STD_LOGIC;
    signal NTTData_we0 : STD_LOGIC;
    signal NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal NTTData_1_ce0 : STD_LOGIC;
    signal NTTData_1_we0 : STD_LOGIC;
    signal NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal NTTData_2_ce0 : STD_LOGIC;
    signal NTTData_2_we0 : STD_LOGIC;
    signal NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal NTTData_3_ce0 : STD_LOGIC;
    signal NTTData_3_we0 : STD_LOGIC;
    signal NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTData_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generate_input_index_fu_853_ap_start : STD_LOGIC;
    signal grp_generate_input_index_fu_853_ap_done : STD_LOGIC;
    signal grp_generate_input_index_fu_853_ap_idle : STD_LOGIC;
    signal grp_generate_input_index_fu_853_ap_ready : STD_LOGIC;
    signal grp_generate_input_index_fu_853_stage : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generate_input_index_fu_853_address : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_input_index_fu_853_output_indices_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_input_index_fu_853_output_indices_ce0 : STD_LOGIC;
    signal grp_generate_input_index_fu_853_output_indices_we0 : STD_LOGIC;
    signal grp_generate_input_index_fu_853_output_indices_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_input_index_fu_853_output_indices_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_input_index_fu_853_output_indices_ce1 : STD_LOGIC;
    signal grp_generate_input_index_fu_853_output_indices_we1 : STD_LOGIC;
    signal grp_generate_input_index_fu_853_output_indices_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_output_index_fu_860_ap_start : STD_LOGIC;
    signal grp_generate_output_index_fu_860_ap_done : STD_LOGIC;
    signal grp_generate_output_index_fu_860_ap_idle : STD_LOGIC;
    signal grp_generate_output_index_fu_860_ap_ready : STD_LOGIC;
    signal grp_generate_output_index_fu_860_stage : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_generate_output_index_fu_860_address : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_output_index_fu_860_output_indices_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_output_index_fu_860_output_indices_ce0 : STD_LOGIC;
    signal grp_generate_output_index_fu_860_output_indices_we0 : STD_LOGIC;
    signal grp_generate_output_index_fu_860_output_indices_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_output_index_fu_860_output_indices_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_generate_output_index_fu_860_output_indices_ce1 : STD_LOGIC;
    signal grp_generate_output_index_fu_860_output_indices_we1 : STD_LOGIC;
    signal grp_generate_output_index_fu_860_output_indices_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID : STD_LOGIC;
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_idle : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY : STD_LOGIC;
    signal grp_Configurable_PE_2_fu_4743_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4743_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4743_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_2_fu_4743_op : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Configurable_PE_2_fu_4743_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4743_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4751_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4751_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4751_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_2_fu_4751_op : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Configurable_PE_2_fu_4751_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_2_fu_4751_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4759_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4759_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4759_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4759_op : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4759_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4766_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4766_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4766_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4766_op : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4766_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4773_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4773_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Configurable_PE_fu_4773_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4773_op : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Configurable_PE_fu_4773_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_generate_input_index_fu_853_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_generate_output_index_fu_860_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln404_fu_2070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln404_1_fu_2368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln404_2_fu_2652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln327_fu_2937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln327_1_fu_3226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln327_2_fu_3501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_1_fu_384 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_4_fu_1989_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_1_fu_388 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_4_fu_1865_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten48_fu_392 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln363_1_fu_1807_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_fu_396 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln293_fu_2821_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_fu_400 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten41_fu_404 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln291_1_fu_2683_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_3_fu_408 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_7_fu_2282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_6_fu_412 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_8_fu_2158_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten145_fu_416 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln363_6_fu_2100_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_6_fu_420 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_8_fu_2566_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_12_fu_424 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln363_12_fu_2457_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten152_fu_428 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln363_7_fu_2399_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_2_fu_432 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln293_1_fu_3105_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_4_fu_436 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten128_fu_440 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln291_5_fu_2967_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_5_fu_444 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln293_2_fu_3380_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_10_fu_448 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten138_fu_452 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln291_7_fu_3257_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_83_fu_1432_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_84_fu_1444_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln267_fu_1440_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln267_4_fu_1452_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_85_fu_1463_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_86_fu_1475_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln268_fu_1471_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln268_4_fu_1483_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_79_fu_1494_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_80_fu_1506_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln230_fu_1502_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln230_4_fu_1514_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_81_fu_1525_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_82_fu_1537_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln231_fu_1533_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln231_4_fu_1545_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_75_fu_1556_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_76_fu_1568_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln188_fu_1564_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln188_4_fu_1576_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_77_fu_1587_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_78_fu_1599_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln189_fu_1595_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln189_4_fu_1607_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_73_fu_1618_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_74_fu_1630_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln99_fu_1626_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln99_3_fu_1638_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_s_fu_1649_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_72_fu_1661_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln80_fu_1657_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln80_3_fu_1669_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_89_fu_1680_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_90_fu_1691_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln372_fu_1687_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln372_1_fu_1698_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln375_fu_1708_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_87_fu_1739_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_88_fu_1750_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln300_fu_1746_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln300_1_fu_1757_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln302_fu_1767_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln363_3_fu_1831_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_7_fu_1819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp748_mid1_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp74852_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_fu_1909_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363_fu_1914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln363_fu_1918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln363_fu_1928_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln363_fu_1932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln363_fu_1948_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363cast_fu_1969_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln366_fu_1961_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln363_1_fu_1953_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul820_fu_1979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln369_fu_2009_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_cast47_cast_fu_2003_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln395_fu_2014_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_1_fu_2020_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_3_fu_2024_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln363_1_fu_2000_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln395_4_fu_2030_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_fu_2036_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln372_fu_2057_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln372_2_fu_2060_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln363_6_fu_2124_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_13_fu_2112_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp748_1_mid1_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp748_193_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_1_fu_2202_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363_2_fu_2207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln363_2_fu_2211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln363_2_fu_2221_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln363_1_fu_2225_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln363_2_fu_2241_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363_2cast_fu_2262_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln366_1_fu_2254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln363_3_fu_2246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul820_1_fu_2272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln369_1_fu_2302_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_1_cast53_cast_fu_2296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln395_1_fu_2307_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_3_fu_2313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_5_fu_2317_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln363_3_fu_2293_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln395_6_fu_2323_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_1_fu_2329_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln372_1_fu_2350_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln372_3_fu_2353_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln404_3_fu_2363_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln363_10_fu_2423_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_17_fu_2411_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp748_2_mid1_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp748_2100_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln363_2_fu_2486_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363_4_fu_2491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln363_4_fu_2495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln363_4_fu_2505_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln363_2_fu_2509_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln363_4_fu_2525_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln363_4cast_fu_2546_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln366_2_fu_2538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln363_5_fu_2530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul820_2_fu_2556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln369_2_fu_2586_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal shr769_2_cast58_cast_fu_2580_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln395_2_fu_2591_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln395_5_fu_2597_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_7_fu_2601_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln363_5_fu_2577_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln395_8_fu_2607_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln395_2_fu_2613_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln372_2_fu_2634_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln372_4_fu_2637_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln404_fu_2647_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp540_mid1_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54046_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_2_fu_2750_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln291_fu_2757_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln291_fu_2762_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln291_fu_2766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln291_4_fu_2781_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln291_2_fu_2793_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln291_fu_2797_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln291cast_fu_2811_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_fu_2840_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln291_fu_2845_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln302_fu_2861_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln302_fu_2864_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_6_cast_cast_fu_2874_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln291_1_fu_2854_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl616_fu_2880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr546_cast42_cast_fu_2877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_fu_2886_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_1_fu_2897_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_4_fu_2901_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln291_2_fu_2857_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_3_fu_2916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln291_1_fu_2913_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln319_fu_2921_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal cmp540_1_mid1_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp540_181_fu_3022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_7_fu_3034_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln291_1_fu_3041_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln291_2_fu_3046_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln291_2_fu_3050_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln291_9_fu_3065_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln291_5_fu_3077_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln291_1_fu_3081_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln291_2cast_fu_3095_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_1_fu_3124_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln291_3_fu_3129_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln302_1_fu_3145_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln302_1_fu_3148_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_13_cast_cast_fu_3158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln291_3_fu_3138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl616_1_fu_3164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr546_1_cast50_cast_fu_3161_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_2_fu_3170_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_3_fu_3181_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_6_fu_3185_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln291_5_fu_3141_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_5_fu_3200_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln291_4_fu_3197_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln319_1_fu_3205_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln327_3_fu_3221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp540_2_mid1_fu_3292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp540_287_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln291_12_fu_3309_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln291_2_fu_3316_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln291_4_fu_3321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln291_4_fu_3325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln291_14_fu_3340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln291_8_fu_3352_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln291_2_fu_3356_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln291_4cast_fu_3370_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln296_2_fu_3399_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln291_6_fu_3404_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln302_2_fu_3420_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln302_2_fu_3423_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_20_cast_cast_fu_3433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln291_5_fu_3413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl616_2_fu_3439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr546_2_cast55_cast_fu_3436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_4_fu_3445_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln319_5_fu_3456_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_8_fu_3460_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln291_8_fu_3416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln319_7_fu_3475_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln291_7_fu_3472_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln319_2_fu_3480_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln327_fu_3496_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal regslice_both_DataOutStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (81 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_block_state29_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_block_state40_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_block_state51_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_block_state62_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_block_state69_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_block_state71_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_block_state73_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_block_state75_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_block_state78_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_block_state81_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal regslice_both_DataInStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal DataInStream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal DataInStream_TVALID_int_regslice : STD_LOGIC;
    signal DataInStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_DataInStream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_DataInStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal DataInStream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_DataInStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataInStream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_DataInStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal DataInStream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_DataInStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataInStream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_DataInStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal DataInStream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_DataInStream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataInStream_V_last_V_U_ack_in : STD_LOGIC;
    signal DataOutStream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal DataOutStream_TVALID_int_regslice : STD_LOGIC;
    signal DataOutStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_DataOutStream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataOutStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal DataOutStream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_DataOutStream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_DataOutStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataOutStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal DataOutStream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_DataOutStream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_DataOutStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataOutStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal DataOutStream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_DataOutStream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_DataOutStream_V_last_V_U_vld_out : STD_LOGIC;
    signal mul_ln296_1_fu_3124_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln296_2_fu_3399_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln296_fu_2840_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_1_fu_2302_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_2_fu_2586_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln369_fu_2009_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln267 : IN STD_LOGIC_VECTOR (40 downto 0);
        sub_ln268 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln230 : IN STD_LOGIC_VECTOR (40 downto 0);
        sub_ln231 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln188 : IN STD_LOGIC_VECTOR (40 downto 0);
        sub_ln189 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NTTTWiddleRAM_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        NTTTWiddleRAM_0_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        NTTTWiddleRAM_0_1_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_1_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        NTTTWiddleRAM_0_2_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_2_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_0_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        NTTTWiddleRAM_0_3_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_3_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        INTTTWiddleRAM_0_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        INTTTWiddleRAM_0_1_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_1_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        INTTTWiddleRAM_0_2_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_2_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_0_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        INTTTWiddleRAM_0_3_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_3_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        NTTTwiddleIn_ce0 : OUT STD_LOGIC;
        NTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        INTTTwiddleIn_ce0 : OUT STD_LOGIC;
        INTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataOutStream_TREADY : IN STD_LOGIC;
        sub_ln99 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TVALID : OUT STD_LOGIC;
        DataOutStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataInStream_TVALID : IN STD_LOGIC;
        sub_ln80 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TREADY : OUT STD_LOGIC;
        DataInStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_264 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln17 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl765_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln369 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sub_ln372 : IN STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component Crypto1_generate_input_index IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage : IN STD_LOGIC_VECTOR (3 downto 0);
        address : IN STD_LOGIC_VECTOR (5 downto 0);
        output_indices_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_ce0 : OUT STD_LOGIC;
        output_indices_we0 : OUT STD_LOGIC;
        output_indices_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_ce1 : OUT STD_LOGIC;
        output_indices_we1 : OUT STD_LOGIC;
        output_indices_d1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component Crypto1_generate_output_index IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage : IN STD_LOGIC_VECTOR (3 downto 0);
        address : IN STD_LOGIC_VECTOR (5 downto 0);
        output_indices_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_ce0 : OUT STD_LOGIC;
        output_indices_we0 : OUT STD_LOGIC;
        output_indices_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_indices_ce1 : OUT STD_LOGIC;
        output_indices_we1 : OUT STD_LOGIC;
        output_indices_d1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_264 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        sub_ln372 : IN STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln366_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl765_1_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln369_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        add_ln375 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_283 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_8 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        add_ln375 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_283 : IN STD_LOGIC_VECTOR (9 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_8 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln366_2 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl765_2_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln369_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        add_ln375_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_307 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_14 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        add_ln375_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_307 : IN STD_LOGIC_VECTOR (9 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln363_14 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln16 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln296 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sub_ln300 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_263 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        sub_ln300 : IN STD_LOGIC_VECTOR (40 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_263 : IN STD_LOGIC_VECTOR (9 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_281 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln293_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl_1_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln296_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        add_ln302 : IN STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_281 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        add_ln302 : IN STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_305 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_we0 : OUT STD_LOGIC;
        ReadData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_we0 : OUT STD_LOGIC;
        ReadData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_we0 : OUT STD_LOGIC;
        ReadData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_we0 : OUT STD_LOGIC;
        ReadData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_11 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln293_2 : IN STD_LOGIC_VECTOR (5 downto 0);
        shl_2_cast_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        mul_ln296_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_we0 : OUT STD_LOGIC;
        ReadAddr_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        add_ln302_1 : IN STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        InputIndex_ce0 : OUT STD_LOGIC;
        InputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ReadData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_ce0 : OUT STD_LOGIC;
        ReadData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_1_ce0 : OUT STD_LOGIC;
        ReadData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_2_ce0 : OUT STD_LOGIC;
        ReadData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ReadData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ReadData_3_ce0 : OUT STD_LOGIC;
        ReadData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_we0 : OUT STD_LOGIC;
        PermuteData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_we0 : OUT STD_LOGIC;
        PermuteData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_we0 : OUT STD_LOGIC;
        PermuteData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_we0 : OUT STD_LOGIC;
        PermuteData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TwiddleFactor_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_ce0 : OUT STD_LOGIC;
        PermuteData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_2_ce0 : OUT STD_LOGIC;
        PermuteData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_1_ce0 : OUT STD_LOGIC;
        PermuteData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        PermuteData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        PermuteData_3_ce0 : OUT STD_LOGIC;
        PermuteData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_we0 : OUT STD_LOGIC;
        NTTData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_we0 : OUT STD_LOGIC;
        NTTData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_we0 : OUT STD_LOGIC;
        NTTData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_we0 : OUT STD_LOGIC;
        NTTData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4743_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4743_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_2_fu_4751_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_2_fu_4751_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_305 : IN STD_LOGIC_VECTOR (9 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OutputIndex_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutputIndex_ce0 : OUT STD_LOGIC;
        OutputIndex_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        NTTData_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_ce0 : OUT STD_LOGIC;
        NTTData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_1_ce0 : OUT STD_LOGIC;
        NTTData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_2_ce0 : OUT STD_LOGIC;
        NTTData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTData_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        NTTData_3_ce0 : OUT STD_LOGIC;
        NTTData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln291_11 : IN STD_LOGIC_VECTOR (0 downto 0);
        ReadAddr_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ReadAddr_ce0 : OUT STD_LOGIC;
        ReadAddr_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        add_ln302_1 : IN STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln267 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln268 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln230 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln231 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln188 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln189 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln267_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln268_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4759_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4759_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln230_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln231_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4766_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4766_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln188_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        add_ln189_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_Configurable_PE_fu_4773_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_din4 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_Configurable_PE_fu_4773_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataOutStream_TREADY : IN STD_LOGIC;
        add_ln99 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TVALID : OUT STD_LOGIC;
        DataOutStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataInStream_TVALID : IN STD_LOGIC;
        add_ln80 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TREADY : OUT STD_LOGIC;
        DataInStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataOutStream_TREADY : IN STD_LOGIC;
        add_ln99_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataOutStream_TVALID : OUT STD_LOGIC;
        DataOutStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        DataOutStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataInStream_TVALID : IN STD_LOGIC;
        add_ln80_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        DataInStream_TREADY : OUT STD_LOGIC;
        DataInStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        DataInStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto1_Configurable_PE_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        twiddle_factor_val2 : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        op : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_Configurable_PE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        op : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_mul_6ns_10s_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Crypto1_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_DataRAM_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_ReadAddr_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Crypto1_ReadData_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto1_InputIndex_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component Crypto1_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        RAMSel : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OP : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        NTTTwiddleIn_ce0 : IN STD_LOGIC;
        NTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        INTTTwiddleIn_ce0 : IN STD_LOGIC;
        INTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component Crypto1_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    DataRAM_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_address0,
        ce0 => DataRAM_ce0,
        we0 => DataRAM_we0,
        d0 => DataRAM_d0,
        q0 => DataRAM_q0,
        address1 => DataRAM_address1,
        ce1 => DataRAM_ce1,
        q1 => DataRAM_q1);

    DataRAM_1_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_1_address0,
        ce0 => DataRAM_1_ce0,
        we0 => DataRAM_1_we0,
        d0 => DataRAM_1_d0,
        q0 => DataRAM_1_q0,
        address1 => DataRAM_1_address1,
        ce1 => DataRAM_1_ce1,
        q1 => DataRAM_1_q1);

    DataRAM_2_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_2_address0,
        ce0 => DataRAM_2_ce0,
        we0 => DataRAM_2_we0,
        d0 => DataRAM_2_d0,
        q0 => DataRAM_2_q0,
        address1 => DataRAM_2_address1,
        ce1 => DataRAM_2_ce1,
        q1 => DataRAM_2_q1);

    DataRAM_3_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_3_address0,
        ce0 => DataRAM_3_ce0,
        we0 => DataRAM_3_we0,
        d0 => DataRAM_3_d0,
        q0 => DataRAM_3_q0,
        address1 => DataRAM_3_address1,
        ce1 => DataRAM_3_ce1,
        q1 => DataRAM_3_q1);

    DataRAM_4_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_4_address0,
        ce0 => DataRAM_4_ce0,
        we0 => DataRAM_4_we0,
        d0 => DataRAM_4_d0,
        q0 => DataRAM_4_q0,
        address1 => DataRAM_4_address1,
        ce1 => DataRAM_4_ce1,
        q1 => DataRAM_4_q1);

    DataRAM_5_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_5_address0,
        ce0 => DataRAM_5_ce0,
        we0 => DataRAM_5_we0,
        d0 => DataRAM_5_d0,
        q0 => DataRAM_5_q0,
        address1 => DataRAM_5_address1,
        ce1 => DataRAM_5_ce1,
        q1 => DataRAM_5_q1);

    DataRAM_6_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_6_address0,
        ce0 => DataRAM_6_ce0,
        we0 => DataRAM_6_we0,
        d0 => DataRAM_6_d0,
        q0 => DataRAM_6_q0,
        address1 => DataRAM_6_address1,
        ce1 => DataRAM_6_ce1,
        q1 => DataRAM_6_q1);

    DataRAM_7_U : component Crypto1_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_7_address0,
        ce0 => DataRAM_7_ce0,
        we0 => DataRAM_7_we0,
        d0 => DataRAM_7_d0,
        q0 => DataRAM_7_q0,
        address1 => DataRAM_7_address1,
        ce1 => DataRAM_7_ce1,
        q1 => DataRAM_7_q1);

    NTTTWiddleRAM_0_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_0_address0,
        ce0 => NTTTWiddleRAM_0_ce0,
        we0 => NTTTWiddleRAM_0_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0,
        q0 => NTTTWiddleRAM_0_q0);

    NTTTWiddleRAM_0_1_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_0_1_address0,
        ce0 => NTTTWiddleRAM_0_1_ce0,
        we0 => NTTTWiddleRAM_0_1_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0,
        q0 => NTTTWiddleRAM_0_1_q0);

    NTTTWiddleRAM_0_2_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_0_2_address0,
        ce0 => NTTTWiddleRAM_0_2_ce0,
        we0 => NTTTWiddleRAM_0_2_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0,
        q0 => NTTTWiddleRAM_0_2_q0);

    NTTTWiddleRAM_0_3_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_0_3_address0,
        ce0 => NTTTWiddleRAM_0_3_ce0,
        we0 => NTTTWiddleRAM_0_3_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0,
        q0 => NTTTWiddleRAM_0_3_q0);

    INTTTWiddleRAM_0_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_0_address0,
        ce0 => INTTTWiddleRAM_0_ce0,
        we0 => INTTTWiddleRAM_0_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0,
        q0 => INTTTWiddleRAM_0_q0);

    INTTTWiddleRAM_0_1_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_0_1_address0,
        ce0 => INTTTWiddleRAM_0_1_ce0,
        we0 => INTTTWiddleRAM_0_1_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0,
        q0 => INTTTWiddleRAM_0_1_q0);

    INTTTWiddleRAM_0_2_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_0_2_address0,
        ce0 => INTTTWiddleRAM_0_2_ce0,
        we0 => INTTTWiddleRAM_0_2_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0,
        q0 => INTTTWiddleRAM_0_2_q0);

    INTTTWiddleRAM_0_3_U : component Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_0_3_address0,
        ce0 => INTTTWiddleRAM_0_3_ce0,
        we0 => INTTTWiddleRAM_0_3_we0,
        d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0,
        q0 => INTTTWiddleRAM_0_3_q0);

    ReadAddr_U : component Crypto1_ReadAddr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ReadAddr_address0,
        ce0 => ReadAddr_ce0,
        we0 => ReadAddr_we0,
        d0 => ReadAddr_d0,
        q0 => ReadAddr_q0);

    ReadData_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ReadData_address0,
        ce0 => ReadData_ce0,
        we0 => ReadData_we0,
        d0 => ReadData_d0,
        q0 => ReadData_q0);

    ReadData_1_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ReadData_1_address0,
        ce0 => ReadData_1_ce0,
        we0 => ReadData_1_we0,
        d0 => ReadData_1_d0,
        q0 => ReadData_1_q0);

    ReadData_2_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ReadData_2_address0,
        ce0 => ReadData_2_ce0,
        we0 => ReadData_2_we0,
        d0 => ReadData_2_d0,
        q0 => ReadData_2_q0);

    ReadData_3_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ReadData_3_address0,
        ce0 => ReadData_3_ce0,
        we0 => ReadData_3_we0,
        d0 => ReadData_3_d0,
        q0 => ReadData_3_q0);

    InputIndex_U : component Crypto1_InputIndex_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => InputIndex_address0,
        ce0 => InputIndex_ce0,
        we0 => InputIndex_we0,
        d0 => grp_generate_input_index_fu_853_output_indices_d0,
        q0 => InputIndex_q0,
        address1 => grp_generate_input_index_fu_853_output_indices_address1,
        ce1 => InputIndex_ce1,
        we1 => InputIndex_we1,
        d1 => grp_generate_input_index_fu_853_output_indices_d1);

    OutputIndex_U : component Crypto1_InputIndex_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => OutputIndex_address0,
        ce0 => OutputIndex_ce0,
        we0 => OutputIndex_we0,
        d0 => grp_generate_output_index_fu_860_output_indices_d0,
        q0 => OutputIndex_q0,
        address1 => grp_generate_output_index_fu_860_output_indices_address1,
        ce1 => OutputIndex_ce1,
        we1 => OutputIndex_we1,
        d1 => grp_generate_output_index_fu_860_output_indices_d1);

    PermuteData_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => PermuteData_address0,
        ce0 => PermuteData_ce0,
        we0 => PermuteData_we0,
        d0 => PermuteData_d0,
        q0 => PermuteData_q0);

    PermuteData_1_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => PermuteData_1_address0,
        ce0 => PermuteData_1_ce0,
        we0 => PermuteData_1_we0,
        d0 => PermuteData_1_d0,
        q0 => PermuteData_1_q0);

    PermuteData_2_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => PermuteData_2_address0,
        ce0 => PermuteData_2_ce0,
        we0 => PermuteData_2_we0,
        d0 => PermuteData_2_d0,
        q0 => PermuteData_2_q0);

    PermuteData_3_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => PermuteData_3_address0,
        ce0 => PermuteData_3_ce0,
        we0 => PermuteData_3_we0,
        d0 => PermuteData_3_d0,
        q0 => PermuteData_3_q0);

    NTTData_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTData_address0,
        ce0 => NTTData_ce0,
        we0 => NTTData_we0,
        d0 => NTTData_d0,
        q0 => NTTData_q0);

    NTTData_1_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTData_1_address0,
        ce0 => NTTData_1_ce0,
        we0 => NTTData_1_we0,
        d0 => NTTData_1_d0,
        q0 => NTTData_1_q0);

    NTTData_2_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTData_2_address0,
        ce0 => NTTData_2_ce0,
        we0 => NTTData_2_we0,
        d0 => NTTData_2_d0,
        q0 => NTTData_2_q0);

    NTTData_3_U : component Crypto1_ReadData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTData_3_address0,
        ce0 => NTTData_3_ce0,
        we0 => NTTData_3_we0,
        d0 => NTTData_3_d0,
        q0 => NTTData_3_q0);

    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682 : component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready,
        sub_ln267 => sub_ln267_reg_3663,
        sub_ln268 => sub_ln268_reg_3669,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4759_p_din1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1,
        grp_Configurable_PE_fu_4759_p_din2 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2,
        grp_Configurable_PE_fu_4759_p_din3 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3,
        grp_Configurable_PE_fu_4759_p_din4 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4,
        grp_Configurable_PE_fu_4759_p_dout0 => grp_Configurable_PE_fu_4759_ap_return);

    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704 : component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready,
        sub_ln230 => sub_ln230_reg_3675,
        sub_ln231 => sub_ln231_reg_3681,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4766_p_din1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1,
        grp_Configurable_PE_fu_4766_p_din2 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2,
        grp_Configurable_PE_fu_4766_p_din3 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3,
        grp_Configurable_PE_fu_4766_p_din4 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4,
        grp_Configurable_PE_fu_4766_p_dout0 => grp_Configurable_PE_fu_4766_ap_return);

    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726 : component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready,
        sub_ln188 => sub_ln188_reg_3687,
        sub_ln189 => sub_ln189_reg_3693,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4773_p_din1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1,
        grp_Configurable_PE_fu_4773_p_din2 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2,
        grp_Configurable_PE_fu_4773_p_din3 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3,
        grp_Configurable_PE_fu_4773_p_din4 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4,
        grp_Configurable_PE_fu_4773_p_dout0 => grp_Configurable_PE_fu_4773_ap_return);

    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748 : component Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start,
        ap_done => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done,
        ap_idle => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready,
        NTTTWiddleRAM_0_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0,
        NTTTWiddleRAM_0_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0,
        NTTTWiddleRAM_0_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0,
        NTTTWiddleRAM_0_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0,
        NTTTWiddleRAM_0_1_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0,
        NTTTWiddleRAM_0_1_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0,
        NTTTWiddleRAM_0_1_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0,
        NTTTWiddleRAM_0_1_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0,
        NTTTWiddleRAM_0_2_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0,
        NTTTWiddleRAM_0_2_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0,
        NTTTWiddleRAM_0_2_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0,
        NTTTWiddleRAM_0_2_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0,
        NTTTWiddleRAM_0_3_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0,
        NTTTWiddleRAM_0_3_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0,
        NTTTWiddleRAM_0_3_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0,
        NTTTWiddleRAM_0_3_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0,
        INTTTWiddleRAM_0_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0,
        INTTTWiddleRAM_0_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0,
        INTTTWiddleRAM_0_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0,
        INTTTWiddleRAM_0_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0,
        INTTTWiddleRAM_0_1_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0,
        INTTTWiddleRAM_0_1_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0,
        INTTTWiddleRAM_0_1_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0,
        INTTTWiddleRAM_0_1_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0,
        INTTTWiddleRAM_0_2_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0,
        INTTTWiddleRAM_0_2_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0,
        INTTTWiddleRAM_0_2_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0,
        INTTTWiddleRAM_0_2_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0,
        INTTTWiddleRAM_0_3_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0,
        INTTTWiddleRAM_0_3_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0,
        INTTTWiddleRAM_0_3_we0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0,
        INTTTWiddleRAM_0_3_d0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0,
        NTTTwiddleIn_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0);

    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772 : component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start,
        ap_done => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done,
        ap_idle => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready,
        DataOutStream_TREADY => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY,
        sub_ln99 => sub_ln99_reg_3699,
        DataRAM_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataOutStream_TDATA => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA,
        DataOutStream_TVALID => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID,
        DataOutStream_TKEEP => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP,
        DataOutStream_TSTRB => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB,
        DataOutStream_TLAST => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST);

    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801 : component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start,
        ap_done => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done,
        ap_idle => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready,
        DataInStream_TVALID => DataInStream_TVALID_int_regslice,
        sub_ln80 => sub_ln80_reg_3705,
        DataRAM_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0,
        DataInStream_TDATA => DataInStream_TDATA_int_regslice,
        DataInStream_TREADY => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY,
        DataInStream_TKEEP => DataInStream_TKEEP_int_regslice,
        DataInStream_TSTRB => DataInStream_TSTRB_int_regslice,
        DataInStream_TLAST => DataInStream_TLAST_int_regslice);

    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830 : component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start,
        ap_done => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done,
        ap_idle => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready,
        tmp_264 => add_ln366_reg_3905,
        DataRAM_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0,
        select_ln363_2 => select_ln363_2_reg_3813,
        trunc_ln17 => trunc_ln366_reg_3872,
        shl765_cast_mid2 => trunc_ln363_reg_3852,
        mul_ln369 => mul_ln369_reg_3890,
        ReadAddr_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0,
        sub_ln372 => sub_ln372_reg_3732);

    grp_generate_input_index_fu_853 : component Crypto1_generate_input_index
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generate_input_index_fu_853_ap_start,
        ap_done => grp_generate_input_index_fu_853_ap_done,
        ap_idle => grp_generate_input_index_fu_853_ap_idle,
        ap_ready => grp_generate_input_index_fu_853_ap_ready,
        stage => grp_generate_input_index_fu_853_stage,
        address => grp_generate_input_index_fu_853_address,
        output_indices_address0 => grp_generate_input_index_fu_853_output_indices_address0,
        output_indices_ce0 => grp_generate_input_index_fu_853_output_indices_ce0,
        output_indices_we0 => grp_generate_input_index_fu_853_output_indices_we0,
        output_indices_d0 => grp_generate_input_index_fu_853_output_indices_d0,
        output_indices_address1 => grp_generate_input_index_fu_853_output_indices_address1,
        output_indices_ce1 => grp_generate_input_index_fu_853_output_indices_ce1,
        output_indices_we1 => grp_generate_input_index_fu_853_output_indices_we1,
        output_indices_d1 => grp_generate_input_index_fu_853_output_indices_d1);

    grp_generate_output_index_fu_860 : component Crypto1_generate_output_index
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generate_output_index_fu_860_ap_start,
        ap_done => grp_generate_output_index_fu_860_ap_done,
        ap_idle => grp_generate_output_index_fu_860_ap_idle,
        ap_ready => grp_generate_output_index_fu_860_ap_ready,
        stage => grp_generate_output_index_fu_860_stage,
        address => grp_generate_output_index_fu_860_address,
        output_indices_address0 => grp_generate_output_index_fu_860_output_indices_address0,
        output_indices_ce0 => grp_generate_output_index_fu_860_output_indices_ce0,
        output_indices_we0 => grp_generate_output_index_fu_860_output_indices_we0,
        output_indices_d0 => grp_generate_output_index_fu_860_output_indices_d0,
        output_indices_address1 => grp_generate_output_index_fu_860_output_indices_address1,
        output_indices_ce1 => grp_generate_output_index_fu_860_output_indices_ce1,
        output_indices_we1 => grp_generate_output_index_fu_860_output_indices_we1,
        output_indices_d1 => grp_generate_output_index_fu_860_output_indices_d1);

    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready,
        TwiddleFactor_1 => TwiddleFactor_1_reg_3931,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready,
        tmp_264 => add_ln366_reg_3905,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln363_2 => select_ln363_2_reg_3813,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        sub_ln372 => sub_ln372_reg_3732);

    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914 : component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start,
        ap_done => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done,
        ap_idle => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready,
        trunc_ln366_1 => trunc_ln366_1_reg_4013,
        shl765_1_cast_mid2 => trunc_ln363_3_reg_3993,
        mul_ln369_1 => mul_ln369_1_reg_4031,
        ReadAddr_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0,
        add_ln375 => add_ln375_reg_3739,
        DataRAM_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        tmp_283 => add_ln366_2_reg_4046,
        ReadData_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0,
        select_ln363_8 => select_ln363_7_reg_3954);

    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready,
        TwiddleFactor_3 => TwiddleFactor_3_reg_4072,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        add_ln375 => add_ln375_reg_3739,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0,
        tmp_283 => add_ln366_2_reg_4046,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln363_8 => select_ln363_7_reg_3954);

    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984 : component Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start,
        ap_done => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done,
        ap_idle => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready,
        trunc_ln366_2 => trunc_ln366_2_reg_4133,
        shl765_2_cast_mid2 => trunc_ln363_6_reg_4113,
        mul_ln369_2 => mul_ln369_2_reg_4151,
        ReadAddr_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0,
        add_ln375_1 => add_ln375_1_reg_3746,
        DataRAM_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        tmp_307 => add_ln366_4_reg_4166,
        ReadData_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0,
        select_ln363_14 => select_ln363_11_reg_4095);

    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready,
        TwiddleFactor_5 => TwiddleFactor_5_reg_4192,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        add_ln375_1 => add_ln375_1_reg_3746,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0,
        tmp_307 => add_ln366_4_reg_4166,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln363_14 => select_ln363_11_reg_4095);

    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054 : component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start,
        ap_done => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done,
        ap_idle => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready,
        trunc_ln16 => trunc_ln293_reg_4276,
        shl_cast_mid2 => trunc_ln291_reg_4254,
        mul_ln296 => mul_ln296_reg_4290,
        ReadAddr_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0,
        sub_ln300 => sub_ln300_reg_3774,
        DataRAM_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        tmp_263 => add_ln293_3_reg_4300,
        ReadData_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0,
        select_ln291_1 => select_ln291_1_reg_4247);

    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready,
        TwiddleFactor => TwiddleFactor_reg_4341,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        sub_ln300 => sub_ln300_reg_3774,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0,
        tmp_263 => add_ln293_3_reg_4300,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln291_1 => select_ln291_1_reg_4247);

    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124 : component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start,
        ap_done => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done,
        ap_idle => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready,
        tmp_281 => add_ln293_4_reg_4449,
        DataRAM_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0,
        select_ln291_6 => select_ln291_6_reg_4396,
        trunc_ln293_1 => trunc_ln293_1_reg_4425,
        shl_1_cast_mid2 => trunc_ln291_3_reg_4403,
        mul_ln296_1 => mul_ln296_1_reg_4439,
        ReadAddr_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0,
        add_ln302 => add_ln302_reg_3781);

    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready,
        TwiddleFactor_2 => TwiddleFactor_2_reg_4490,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready,
        tmp_281 => add_ln293_4_reg_4449,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln291_6 => select_ln291_6_reg_4396,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        add_ln302 => add_ln302_reg_3781);

    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194 : component Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start,
        ap_done => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done,
        ap_idle => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready,
        tmp_305 => add_ln293_5_reg_4577,
        DataRAM_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0,
        ReadData_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0,
        ReadData_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0,
        ReadData_1_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0,
        ReadData_1_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0,
        ReadData_2_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0,
        ReadData_2_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0,
        ReadData_3_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0,
        ReadData_3_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0,
        select_ln291_11 => select_ln291_11_reg_4524,
        trunc_ln293_2 => trunc_ln293_2_reg_4553,
        shl_2_cast_mid2 => trunc_ln291_6_reg_4531,
        mul_ln296_2 => mul_ln296_2_reg_4567,
        ReadAddr_address0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0,
        ReadAddr_we0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0,
        ReadAddr_d0 => grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0,
        add_ln302_1 => add_ln302_1_reg_3788);

    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready,
        InputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0,
        InputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0,
        InputIndex_q0 => InputIndex_q0,
        ReadData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0,
        ReadData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0,
        ReadData_q0 => ReadData_q0,
        ReadData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0,
        ReadData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0,
        ReadData_1_q0 => ReadData_1_q0,
        ReadData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0,
        ReadData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0,
        ReadData_2_q0 => ReadData_2_q0,
        ReadData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0,
        ReadData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0,
        ReadData_3_q0 => ReadData_3_q0,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0,
        PermuteData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0,
        PermuteData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0,
        PermuteData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0,
        PermuteData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0,
        PermuteData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0,
        PermuteData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0,
        PermuteData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0,
        PermuteData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0);

    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready,
        TwiddleFactor_4 => TwiddleFactor_4_reg_4618,
        PermuteData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0,
        PermuteData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0,
        PermuteData_q0 => PermuteData_q0,
        PermuteData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0,
        PermuteData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0,
        PermuteData_2_q0 => PermuteData_2_q0,
        PermuteData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0,
        PermuteData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0,
        PermuteData_1_q0 => PermuteData_1_q0,
        PermuteData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0,
        PermuteData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0,
        PermuteData_3_q0 => PermuteData_3_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0,
        NTTData_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0,
        NTTData_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0,
        NTTData_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0,
        NTTData_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0,
        NTTData_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0,
        NTTData_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0,
        NTTData_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0,
        NTTData_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1 => grp_Configurable_PE_2_fu_4743_ap_return_1,
        grp_Configurable_PE_2_fu_4751_p_din1 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5 => grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243 : component Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start,
        ap_done => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done,
        ap_idle => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready,
        tmp_305 => add_ln293_5_reg_4577,
        DataRAM_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0,
        OutputIndex_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0,
        OutputIndex_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0,
        OutputIndex_q0 => OutputIndex_q0,
        NTTData_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0,
        NTTData_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0,
        NTTData_q0 => NTTData_q0,
        NTTData_1_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0,
        NTTData_1_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0,
        NTTData_1_q0 => NTTData_1_q0,
        NTTData_2_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0,
        NTTData_2_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0,
        NTTData_2_q0 => NTTData_2_q0,
        NTTData_3_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0,
        NTTData_3_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0,
        NTTData_3_q0 => NTTData_3_q0,
        select_ln291_11 => select_ln291_11_reg_4524,
        ReadAddr_address0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0,
        ReadAddr_ce0 => grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0,
        ReadAddr_q0 => ReadAddr_q0,
        add_ln302_1 => add_ln302_1_reg_3788);

    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264 : component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready,
        add_ln267 => add_ln267_reg_4628,
        add_ln268 => add_ln268_reg_4638,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4759_p_din1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1,
        grp_Configurable_PE_fu_4759_p_din2 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2,
        grp_Configurable_PE_fu_4759_p_din3 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3,
        grp_Configurable_PE_fu_4759_p_din4 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4,
        grp_Configurable_PE_fu_4759_p_dout0 => grp_Configurable_PE_fu_4759_ap_return);

    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278 : component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready,
        add_ln230 => add_ln230_reg_4648,
        add_ln231 => add_ln231_reg_4658,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4766_p_din1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1,
        grp_Configurable_PE_fu_4766_p_din2 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2,
        grp_Configurable_PE_fu_4766_p_din3 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3,
        grp_Configurable_PE_fu_4766_p_din4 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4,
        grp_Configurable_PE_fu_4766_p_dout0 => grp_Configurable_PE_fu_4766_ap_return);

    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292 : component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready,
        add_ln188 => add_ln188_reg_4668,
        add_ln189 => add_ln189_reg_4678,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4773_p_din1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1,
        grp_Configurable_PE_fu_4773_p_din2 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2,
        grp_Configurable_PE_fu_4773_p_din3 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3,
        grp_Configurable_PE_fu_4773_p_din4 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4,
        grp_Configurable_PE_fu_4773_p_dout0 => grp_Configurable_PE_fu_4773_ap_return);

    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306 : component Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready,
        add_ln267_1 => add_ln267_1_reg_4683,
        add_ln268_1 => add_ln268_1_reg_4688,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4759_p_din1 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1,
        grp_Configurable_PE_fu_4759_p_din2 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2,
        grp_Configurable_PE_fu_4759_p_din3 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3,
        grp_Configurable_PE_fu_4759_p_din4 => grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4,
        grp_Configurable_PE_fu_4759_p_dout0 => grp_Configurable_PE_fu_4759_ap_return);

    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320 : component Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready,
        add_ln230_1 => add_ln230_1_reg_4693,
        add_ln231_1 => add_ln231_1_reg_4698,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4766_p_din1 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1,
        grp_Configurable_PE_fu_4766_p_din2 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2,
        grp_Configurable_PE_fu_4766_p_din3 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3,
        grp_Configurable_PE_fu_4766_p_din4 => grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4,
        grp_Configurable_PE_fu_4766_p_dout0 => grp_Configurable_PE_fu_4766_ap_return);

    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334 : component Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start,
        ap_done => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done,
        ap_idle => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready,
        add_ln188_1 => add_ln188_1_reg_4703,
        add_ln189_1 => add_ln189_1_reg_4708,
        DataRAM_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        grp_Configurable_PE_fu_4773_p_din1 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1,
        grp_Configurable_PE_fu_4773_p_din2 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2,
        grp_Configurable_PE_fu_4773_p_din3 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3,
        grp_Configurable_PE_fu_4773_p_din4 => grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4,
        grp_Configurable_PE_fu_4773_p_dout0 => grp_Configurable_PE_fu_4773_ap_return);

    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348 : component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start,
        ap_done => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done,
        ap_idle => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready,
        DataOutStream_TREADY => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY,
        add_ln99 => add_ln99_reg_4718,
        DataRAM_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataOutStream_TDATA => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA,
        DataOutStream_TVALID => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID,
        DataOutStream_TKEEP => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP,
        DataOutStream_TSTRB => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB,
        DataOutStream_TLAST => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST);

    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369 : component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start,
        ap_done => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done,
        ap_idle => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready,
        DataInStream_TVALID => DataInStream_TVALID_int_regslice,
        add_ln80 => add_ln80_reg_4728,
        DataRAM_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0,
        DataInStream_TDATA => DataInStream_TDATA_int_regslice,
        DataInStream_TREADY => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY,
        DataInStream_TKEEP => DataInStream_TKEEP_int_regslice,
        DataInStream_TSTRB => DataInStream_TSTRB_int_regslice,
        DataInStream_TLAST => DataInStream_TLAST_int_regslice);

    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390 : component Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start,
        ap_done => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done,
        ap_idle => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready,
        DataOutStream_TREADY => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY,
        add_ln99_1 => add_ln99_1_reg_4733,
        DataRAM_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataOutStream_TDATA => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA,
        DataOutStream_TVALID => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID,
        DataOutStream_TKEEP => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP,
        DataOutStream_TSTRB => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB,
        DataOutStream_TLAST => grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST);

    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411 : component Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start,
        ap_done => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done,
        ap_idle => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_idle,
        ap_ready => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready,
        DataInStream_TVALID => DataInStream_TVALID_int_regslice,
        add_ln80_1 => add_ln80_1_reg_4738,
        DataRAM_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0,
        DataRAM_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0,
        DataInStream_TDATA => DataInStream_TDATA_int_regslice,
        DataInStream_TREADY => grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY,
        DataInStream_TKEEP => DataInStream_TKEEP_int_regslice,
        DataInStream_TSTRB => DataInStream_TSTRB_int_regslice,
        DataInStream_TLAST => DataInStream_TLAST_int_regslice);

    grp_Configurable_PE_2_fu_4743 : component Crypto1_Configurable_PE_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_Configurable_PE_2_fu_4743_input1_val,
        input2_val => grp_Configurable_PE_2_fu_4743_input2_val,
        twiddle_factor_val2 => grp_Configurable_PE_2_fu_4743_twiddle_factor_val2,
        MOD_INDEX => grp_Configurable_PE_2_fu_4743_MOD_INDEX,
        op => grp_Configurable_PE_2_fu_4743_op,
        ap_return_0 => grp_Configurable_PE_2_fu_4743_ap_return_0,
        ap_return_1 => grp_Configurable_PE_2_fu_4743_ap_return_1);

    grp_Configurable_PE_2_fu_4751 : component Crypto1_Configurable_PE_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_Configurable_PE_2_fu_4751_input1_val,
        input2_val => grp_Configurable_PE_2_fu_4751_input2_val,
        twiddle_factor_val2 => grp_Configurable_PE_2_fu_4751_twiddle_factor_val2,
        MOD_INDEX => grp_Configurable_PE_2_fu_4751_MOD_INDEX,
        op => grp_Configurable_PE_2_fu_4751_op,
        ap_return_0 => grp_Configurable_PE_2_fu_4751_ap_return_0,
        ap_return_1 => grp_Configurable_PE_2_fu_4751_ap_return_1);

    grp_Configurable_PE_fu_4759 : component Crypto1_Configurable_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_Configurable_PE_fu_4759_input1_val,
        input2_val => grp_Configurable_PE_fu_4759_input2_val,
        MOD_INDEX => grp_Configurable_PE_fu_4759_MOD_INDEX,
        op => grp_Configurable_PE_fu_4759_op,
        ap_return => grp_Configurable_PE_fu_4759_ap_return);

    grp_Configurable_PE_fu_4766 : component Crypto1_Configurable_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_Configurable_PE_fu_4766_input1_val,
        input2_val => grp_Configurable_PE_fu_4766_input2_val,
        MOD_INDEX => grp_Configurable_PE_fu_4766_MOD_INDEX,
        op => grp_Configurable_PE_fu_4766_op,
        ap_return => grp_Configurable_PE_fu_4766_ap_return);

    grp_Configurable_PE_fu_4773 : component Crypto1_Configurable_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_Configurable_PE_fu_4773_input1_val,
        input2_val => grp_Configurable_PE_fu_4773_input2_val,
        MOD_INDEX => grp_Configurable_PE_fu_4773_MOD_INDEX,
        op => grp_Configurable_PE_fu_4773_op,
        ap_return => grp_Configurable_PE_fu_4773_ap_return);

    control_s_axi_U : component Crypto1_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        RAMSel => RAMSel,
        RAMSel1 => RAMSel1,
        OP => OP,
        NTTTwiddleIn_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mul_6ns_10s_10_1_1_U596 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln369_fu_2009_p0,
        din1 => trunc_ln363_1_reg_3857,
        dout => mul_ln369_fu_2009_p2);

    mux_4_2_32_1_1_U597 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => INTTTWiddleRAM_0_q0,
        din1 => INTTTWiddleRAM_0_1_q0,
        din2 => INTTTWiddleRAM_0_2_q0,
        din3 => INTTTWiddleRAM_0_3_q0,
        din4 => add_ln404_reg_3895,
        dout => TwiddleFactor_1_fu_2077_p6);

    mul_6ns_10s_10_1_1_U598 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln369_1_fu_2302_p0,
        din1 => trunc_ln363_4_reg_3998,
        dout => mul_ln369_1_fu_2302_p2);

    mux_4_2_32_1_1_U599 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => INTTTWiddleRAM_0_q0,
        din1 => INTTTWiddleRAM_0_1_q0,
        din2 => INTTTWiddleRAM_0_2_q0,
        din3 => INTTTWiddleRAM_0_3_q0,
        din4 => add_ln404_1_reg_4036,
        dout => TwiddleFactor_3_fu_2376_p6);

    mul_6ns_10s_10_1_1_U600 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln369_2_fu_2586_p0,
        din1 => trunc_ln363_7_reg_4118,
        dout => mul_ln369_2_fu_2586_p2);

    mux_4_2_32_1_1_U601 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => INTTTWiddleRAM_0_q0,
        din1 => INTTTWiddleRAM_0_1_q0,
        din2 => INTTTWiddleRAM_0_2_q0,
        din3 => INTTTWiddleRAM_0_3_q0,
        din4 => add_ln404_2_reg_4156,
        dout => TwiddleFactor_5_fu_2660_p6);

    mul_6ns_10s_10_1_1_U602 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln296_fu_2840_p0,
        din1 => trunc_ln291_1_reg_4271,
        dout => mul_ln296_fu_2840_p2);

    mux_4_2_32_1_1_U603 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => NTTTWiddleRAM_0_q0,
        din1 => NTTTWiddleRAM_0_1_q0,
        din2 => NTTTWiddleRAM_0_2_q0,
        din3 => NTTTWiddleRAM_0_3_q0,
        din4 => add_ln327_reg_4311,
        dout => TwiddleFactor_fu_2944_p6);

    mul_6ns_10s_10_1_1_U604 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln296_1_fu_3124_p0,
        din1 => trunc_ln291_4_reg_4420,
        dout => mul_ln296_1_fu_3124_p2);

    mux_4_2_32_1_1_U605 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => NTTTWiddleRAM_0_q0,
        din1 => NTTTWiddleRAM_0_1_q0,
        din2 => NTTTWiddleRAM_0_2_q0,
        din3 => NTTTWiddleRAM_0_3_q0,
        din4 => add_ln327_1_reg_4460,
        dout => TwiddleFactor_2_fu_3234_p6);

    mul_6ns_10s_10_1_1_U606 : component Crypto1_mul_6ns_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln296_2_fu_3399_p0,
        din1 => trunc_ln291_7_reg_4548,
        dout => mul_ln296_2_fu_3399_p2);

    mux_4_2_32_1_1_U607 : component Crypto1_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => NTTTWiddleRAM_0_q0,
        din1 => NTTTWiddleRAM_0_1_q0,
        din2 => NTTTWiddleRAM_0_2_q0,
        din3 => NTTTWiddleRAM_0_3_q0,
        din4 => add_ln327_2_reg_4588,
        dout => TwiddleFactor_4_fu_3509_p6);

    regslice_both_DataInStream_V_data_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataInStream_TDATA,
        vld_in => DataInStream_TVALID,
        ack_in => regslice_both_DataInStream_V_data_V_U_ack_in,
        data_out => DataInStream_TDATA_int_regslice,
        vld_out => DataInStream_TVALID_int_regslice,
        ack_out => DataInStream_TREADY_int_regslice,
        apdone_blk => regslice_both_DataInStream_V_data_V_U_apdone_blk);

    regslice_both_DataInStream_V_keep_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataInStream_TKEEP,
        vld_in => DataInStream_TVALID,
        ack_in => regslice_both_DataInStream_V_keep_V_U_ack_in,
        data_out => DataInStream_TKEEP_int_regslice,
        vld_out => regslice_both_DataInStream_V_keep_V_U_vld_out,
        ack_out => DataInStream_TREADY_int_regslice,
        apdone_blk => regslice_both_DataInStream_V_keep_V_U_apdone_blk);

    regslice_both_DataInStream_V_strb_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataInStream_TSTRB,
        vld_in => DataInStream_TVALID,
        ack_in => regslice_both_DataInStream_V_strb_V_U_ack_in,
        data_out => DataInStream_TSTRB_int_regslice,
        vld_out => regslice_both_DataInStream_V_strb_V_U_vld_out,
        ack_out => DataInStream_TREADY_int_regslice,
        apdone_blk => regslice_both_DataInStream_V_strb_V_U_apdone_blk);

    regslice_both_DataInStream_V_last_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataInStream_TLAST,
        vld_in => DataInStream_TVALID,
        ack_in => regslice_both_DataInStream_V_last_V_U_ack_in,
        data_out => DataInStream_TLAST_int_regslice,
        vld_out => regslice_both_DataInStream_V_last_V_U_vld_out,
        ack_out => DataInStream_TREADY_int_regslice,
        apdone_blk => regslice_both_DataInStream_V_last_V_U_apdone_blk);

    regslice_both_DataOutStream_V_data_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataOutStream_TDATA_int_regslice,
        vld_in => DataOutStream_TVALID_int_regslice,
        ack_in => DataOutStream_TREADY_int_regslice,
        data_out => DataOutStream_TDATA,
        vld_out => regslice_both_DataOutStream_V_data_V_U_vld_out,
        ack_out => DataOutStream_TREADY,
        apdone_blk => regslice_both_DataOutStream_V_data_V_U_apdone_blk);

    regslice_both_DataOutStream_V_keep_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataOutStream_TKEEP_int_regslice,
        vld_in => DataOutStream_TVALID_int_regslice,
        ack_in => regslice_both_DataOutStream_V_keep_V_U_ack_in_dummy,
        data_out => DataOutStream_TKEEP,
        vld_out => regslice_both_DataOutStream_V_keep_V_U_vld_out,
        ack_out => DataOutStream_TREADY,
        apdone_blk => regslice_both_DataOutStream_V_keep_V_U_apdone_blk);

    regslice_both_DataOutStream_V_strb_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataOutStream_TSTRB_int_regslice,
        vld_in => DataOutStream_TVALID_int_regslice,
        ack_in => regslice_both_DataOutStream_V_strb_V_U_ack_in_dummy,
        data_out => DataOutStream_TSTRB,
        vld_out => regslice_both_DataOutStream_V_strb_V_U_vld_out,
        ack_out => DataOutStream_TREADY,
        apdone_blk => regslice_both_DataOutStream_V_strb_V_U_apdone_blk);

    regslice_both_DataOutStream_V_last_V_U : component Crypto1_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => DataOutStream_TLAST_int_regslice,
        vld_in => DataOutStream_TVALID_int_regslice,
        ack_in => regslice_both_DataOutStream_V_last_V_U_ack_in_dummy,
        data_out => DataOutStream_TLAST,
        vld_out => regslice_both_DataOutStream_V_last_V_U_vld_out,
        ack_out => DataOutStream_TREADY,
        apdone_blk => regslice_both_DataOutStream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_0 = OP_read_read_fu_456_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state72) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_2 = OP_read_read_fu_456_p2))) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state72) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_1 = OP_read_read_fu_456_p2))) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_6 = OP_read_read_fu_456_p2))) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_5 = OP_read_read_fu_456_p2))) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv32_7 = OP_read_read_fu_456_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generate_input_index_fu_853_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generate_input_index_fu_853_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_generate_input_index_fu_853_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generate_input_index_fu_853_ap_ready = ap_const_logic_1)) then 
                    grp_generate_input_index_fu_853_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generate_output_index_fu_860_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generate_output_index_fu_860_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_generate_output_index_fu_860_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generate_output_index_fu_860_ap_ready = ap_const_logic_1)) then 
                    grp_generate_output_index_fu_860_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten128_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_fu_2677_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                indvar_flatten128_fu_440 <= ap_const_lv10_0;
            elsif (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                indvar_flatten128_fu_440 <= add_ln291_5_fu_2967_p2;
            end if; 
        end if;
    end process;

    indvar_flatten138_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                indvar_flatten138_fu_452 <= ap_const_lv10_0;
            elsif (((icmp_ln291_2_fu_3251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                indvar_flatten138_fu_452 <= add_ln291_7_fu_3257_p2;
            end if; 
        end if;
    end process;

    indvar_flatten145_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_1))) then 
                indvar_flatten145_fu_416 <= ap_const_lv10_0;
            elsif (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                indvar_flatten145_fu_416 <= add_ln363_6_fu_2100_p2;
            end if; 
        end if;
    end process;

    indvar_flatten152_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                indvar_flatten152_fu_428 <= ap_const_lv10_0;
            elsif (((icmp_ln363_2_fu_2393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                indvar_flatten152_fu_428 <= add_ln363_7_fu_2399_p2;
            end if; 
        end if;
    end process;

    indvar_flatten41_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_3651))) then 
                indvar_flatten41_fu_404 <= ap_const_lv10_0;
            elsif (((icmp_ln291_fu_2677_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                indvar_flatten41_fu_404 <= add_ln291_1_fu_2683_p2;
            end if; 
        end if;
    end process;

    indvar_flatten48_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_3651))) then 
                indvar_flatten48_fu_392 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_0))) then 
                indvar_flatten48_fu_392 <= add_ln363_1_fu_1807_p2;
            end if; 
        end if;
    end process;

    j_10_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                j_10_fu_448 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                j_10_fu_448 <= select_ln291_13_fu_3335_p3;
            end if; 
        end if;
    end process;

    j_12_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j_12_fu_424 <= ap_const_lv4_0;
            elsif (((icmp_ln363_2_fu_2393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                j_12_fu_424 <= select_ln363_12_fu_2457_p3;
            end if; 
        end if;
    end process;

    j_1_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_3651))) then 
                j_1_fu_388 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_0))) then 
                j_1_fu_388 <= select_ln363_4_fu_1865_p3;
            end if; 
        end if;
    end process;

    j_4_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_fu_2677_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                j_4_fu_436 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                j_4_fu_436 <= select_ln291_8_fu_3060_p3;
            end if; 
        end if;
    end process;

    j_6_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_1))) then 
                j_6_fu_412 <= ap_const_lv4_0;
            elsif (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j_6_fu_412 <= select_ln363_8_fu_2158_p3;
            end if; 
        end if;
    end process;

    j_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_3651))) then 
                j_fu_400 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                j_fu_400 <= select_ln291_3_fu_2776_p3;
            end if; 
        end if;
    end process;

    k_1_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_3651))) then 
                k_1_fu_384 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                k_1_fu_384 <= k_4_fu_1989_p2;
            end if; 
        end if;
    end process;

    k_2_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_fu_2677_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                k_2_fu_432 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                k_2_fu_432 <= add_ln293_1_fu_3105_p2;
            end if; 
        end if;
    end process;

    k_3_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_1))) then 
                k_3_fu_408 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                k_3_fu_408 <= k_7_fu_2282_p2;
            end if; 
        end if;
    end process;

    k_5_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                k_5_fu_444 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                k_5_fu_444 <= add_ln293_2_fu_3380_p2;
            end if; 
        end if;
    end process;

    k_6_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                k_6_fu_420 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                k_6_fu_420 <= k_8_fu_2566_p2;
            end if; 
        end if;
    end process;

    k_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_3651))) then 
                k_fu_396 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                k_fu_396 <= add_ln293_fu_2821_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                OP_read_reg_3651 <= OP;
                RAMSel_read_reg_3655 <= RAMSel;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                TwiddleFactor_1_reg_3931 <= TwiddleFactor_1_fu_2077_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                TwiddleFactor_2_reg_4490 <= TwiddleFactor_2_fu_3234_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                TwiddleFactor_3_reg_4072 <= TwiddleFactor_3_fu_2376_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                TwiddleFactor_4_reg_4618 <= TwiddleFactor_4_fu_3509_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                TwiddleFactor_5_reg_4192 <= TwiddleFactor_5_fu_2660_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                TwiddleFactor_reg_4341 <= TwiddleFactor_fu_2944_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    add_ln188_1_reg_4703(41 downto 6) <= add_ln188_1_fu_3607_p2(41 downto 6);
                    add_ln189_1_reg_4708(41 downto 6) <= add_ln189_1_fu_3613_p2(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    add_ln188_reg_4668(41 downto 6) <= add_ln188_fu_3566_p2(41 downto 6);
                    add_ln189_reg_4678(41 downto 6) <= add_ln189_fu_3576_p2(41 downto 6);
                    sext_ln188_reg_4663(41 downto 6) <= sext_ln188_fu_3563_p1(41 downto 6);
                    sext_ln189_reg_4673(41 downto 6) <= sext_ln189_fu_3573_p1(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state72) and (ap_const_lv32_1 = OP_read_reg_3651))) then
                    add_ln230_1_reg_4693(41 downto 6) <= add_ln230_1_fu_3595_p2(41 downto 6);
                    add_ln231_1_reg_4698(41 downto 6) <= add_ln231_1_fu_3601_p2(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_lv32_1 = OP_read_reg_3651))) then
                    add_ln230_reg_4648(41 downto 6) <= add_ln230_fu_3546_p2(41 downto 6);
                    add_ln231_reg_4658(41 downto 6) <= add_ln231_fu_3556_p2(41 downto 6);
                    sext_ln230_reg_4643(41 downto 6) <= sext_ln230_fu_3543_p1(41 downto 6);
                    sext_ln231_reg_4653(41 downto 6) <= sext_ln231_fu_3553_p1(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state72) and (ap_const_lv32_2 = OP_read_reg_3651))) then
                    add_ln267_1_reg_4683(41 downto 6) <= add_ln267_1_fu_3583_p2(41 downto 6);
                    add_ln268_1_reg_4688(41 downto 6) <= add_ln268_1_fu_3589_p2(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_lv32_2 = OP_read_reg_3651))) then
                    add_ln267_reg_4628(41 downto 6) <= add_ln267_fu_3526_p2(41 downto 6);
                    add_ln268_reg_4638(41 downto 6) <= add_ln268_fu_3536_p2(41 downto 6);
                    sext_ln267_reg_4623(41 downto 6) <= sext_ln267_fu_3523_p1(41 downto 6);
                    sext_ln268_reg_4633(41 downto 6) <= sext_ln268_fu_3533_p1(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                add_ln291_2_reg_4415 <= add_ln291_2_fu_3072_p2;
                select_ln291_5_reg_4391 <= select_ln291_5_fu_3011_p3;
                select_ln291_6_reg_4396 <= select_ln291_6_fu_3027_p3;
                select_ln291_8_reg_4408 <= select_ln291_8_fu_3060_p3;
                shr546_1_reg_4433 <= shr546_1_fu_3099_p2;
                trunc_ln291_3_reg_4403 <= trunc_ln291_3_fu_3056_p1;
                trunc_ln291_4_reg_4420 <= trunc_ln291_4_fu_3087_p1;
                trunc_ln293_1_reg_4425 <= trunc_ln293_1_fu_3091_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                add_ln291_4_reg_4543 <= add_ln291_4_fu_3347_p2;
                select_ln291_10_reg_4519 <= select_ln291_10_fu_3286_p3;
                select_ln291_11_reg_4524 <= select_ln291_11_fu_3302_p3;
                select_ln291_13_reg_4536 <= select_ln291_13_fu_3335_p3;
                shr546_2_reg_4561 <= shr546_2_fu_3374_p2;
                trunc_ln291_6_reg_4531 <= trunc_ln291_6_fu_3331_p1;
                trunc_ln291_7_reg_4548 <= trunc_ln291_7_fu_3362_p1;
                trunc_ln293_2_reg_4553 <= trunc_ln293_2_fu_3366_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                add_ln291_reg_4266 <= add_ln291_fu_2788_p2;
                select_ln291_1_reg_4247 <= select_ln291_1_fu_2743_p3;
                select_ln291_3_reg_4259 <= select_ln291_3_fu_2776_p3;
                select_ln291_reg_4242 <= select_ln291_fu_2727_p3;
                shr546_reg_4284 <= shr546_fu_2815_p2;
                trunc_ln291_1_reg_4271 <= trunc_ln291_1_fu_2803_p1;
                trunc_ln291_reg_4254 <= trunc_ln291_fu_2772_p1;
                trunc_ln293_reg_4276 <= trunc_ln293_fu_2807_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                add_ln293_3_reg_4300 <= add_ln293_3_fu_2867_p2;
                add_ln327_reg_4311 <= add_ln327_fu_2907_p2;
                select_ln319_reg_4306 <= select_ln319_fu_2890_p3;
                shl_ln291_1_reg_4295 <= shl_ln291_1_fu_2848_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                add_ln293_4_reg_4449 <= add_ln293_4_fu_3151_p2;
                add_ln327_1_reg_4460 <= add_ln327_1_fu_3191_p2;
                select_ln319_1_reg_4455 <= select_ln319_1_fu_3174_p3;
                shl_ln291_3_reg_4444 <= shl_ln291_3_fu_3132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                add_ln293_5_reg_4577 <= add_ln293_5_fu_3426_p2;
                add_ln327_2_reg_4588 <= add_ln327_2_fu_3466_p2;
                select_ln319_2_reg_4583 <= select_ln319_2_fu_3449_p3;
                shl_ln291_5_reg_4572 <= shl_ln291_5_fu_3407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_3651))) then
                    add_ln302_1_reg_3788(41 downto 6) <= add_ln302_1_fu_1777_p2(41 downto 6);
                    add_ln302_reg_3781(41 downto 6) <= add_ln302_fu_1771_p2(41 downto 6);
                    sub_ln300_reg_3774(40 downto 6) <= sub_ln300_fu_1761_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln363_11_reg_4107 <= add_ln363_11_fu_2481_p2;
                select_ln363_9_reg_4102 <= select_ln363_9_fu_2475_p3;
                shl_ln363_5_reg_4123 <= shl_ln363_5_fu_2519_p2;
                shr769_2_reg_4140 <= shr769_2_fu_2550_p2;
                trunc_ln363_6_reg_4113 <= trunc_ln363_6_fu_2501_p1;
                trunc_ln363_7_reg_4118 <= trunc_ln363_7_fu_2515_p1;
                trunc_ln363_8_reg_4128 <= trunc_ln363_8_fu_2534_p1;
                trunc_ln366_2_reg_4133 <= trunc_ln366_2_fu_2542_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln363_5_reg_3846 <= add_ln363_5_fu_1904_p2;
                select_ln363_reg_3841 <= select_ln363_fu_1898_p3;
                shl_ln363_1_reg_3862 <= shl_ln363_1_fu_1942_p2;
                shr769_reg_3879 <= shr769_fu_1973_p2;
                trunc_ln363_1_reg_3857 <= trunc_ln363_1_fu_1938_p1;
                trunc_ln363_2_reg_3867 <= trunc_ln363_2_fu_1957_p1;
                trunc_ln363_reg_3852 <= trunc_ln363_fu_1924_p1;
                trunc_ln366_reg_3872 <= trunc_ln366_fu_1965_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln363_9_reg_3987 <= add_ln363_9_fu_2197_p2;
                select_ln363_5_reg_3982 <= select_ln363_5_fu_2191_p3;
                shl_ln363_3_reg_4003 <= shl_ln363_3_fu_2235_p2;
                shr769_1_reg_4020 <= shr769_1_fu_2266_p2;
                trunc_ln363_3_reg_3993 <= trunc_ln363_3_fu_2217_p1;
                trunc_ln363_4_reg_3998 <= trunc_ln363_4_fu_2231_p1;
                trunc_ln363_5_reg_4008 <= trunc_ln363_5_fu_2250_p1;
                trunc_ln366_1_reg_4013 <= trunc_ln366_1_fu_2258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add_ln366_2_reg_4046 <= add_ln366_2_fu_2356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln366_4_reg_4166 <= add_ln366_4_fu_2640_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln366_reg_3905 <= add_ln366_fu_2063_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_3651))) then
                    add_ln375_1_reg_3746(41 downto 6) <= add_ln375_1_fu_1718_p2(41 downto 6);
                    add_ln375_reg_3739(41 downto 6) <= add_ln375_fu_1712_p2(41 downto 6);
                    sub_ln372_reg_3732(40 downto 6) <= sub_ln372_fu_1702_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln404_1_reg_4036 <= add_ln404_1_fu_2335_p2;
                lshr_ln404_1_reg_4041 <= add_ln395_1_fu_2329_p2(13 downto 2);
                mul_ln369_1_reg_4031 <= mul_ln369_1_fu_2302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                add_ln404_2_reg_4156 <= add_ln404_2_fu_2619_p2;
                lshr_ln404_2_reg_4161 <= add_ln395_2_fu_2613_p2(13 downto 2);
                mul_ln369_2_reg_4151 <= mul_ln369_2_fu_2586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln404_reg_3895 <= add_ln404_fu_2042_p2;
                lshr_ln4_reg_3900 <= add_ln395_fu_2036_p2(13 downto 2);
                mul_ln369_reg_3890 <= mul_ln369_fu_2009_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state80) and (ap_const_lv32_5 = OP_read_reg_3651))) then
                    add_ln80_1_reg_4738(41 downto 6) <= add_ln80_1_fu_3645_p2(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_lv32_5 = OP_read_reg_3651))) then
                    add_ln80_reg_4728(41 downto 6) <= add_ln80_fu_3632_p2(41 downto 6);
                    sext_ln80_reg_4723(41 downto 6) <= sext_ln80_fu_3629_p1(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state80) and (ap_const_lv32_6 = OP_read_reg_3651))) then
                    add_ln99_1_reg_4733(41 downto 6) <= add_ln99_1_fu_3639_p2(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_lv32_6 = OP_read_reg_3651))) then
                    add_ln99_reg_4718(41 downto 6) <= add_ln99_fu_3622_p2(41 downto 6);
                    sext_ln99_reg_4713(41 downto 6) <= sext_ln99_fu_3619_p1(41 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                icmp_ln293_1_reg_4361 <= icmp_ln293_1_fu_2985_p2;
                j_11_reg_4355 <= j_11_fu_2979_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_2_fu_3251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                icmp_ln293_2_reg_4510 <= icmp_ln293_2_fu_3275_p2;
                j_16_reg_4504 <= j_16_fu_3269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln291_fu_2677_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                icmp_ln293_reg_4212 <= icmp_ln293_fu_2701_p2;
                j_5_reg_4206 <= j_5_fu_2695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                icmp_ln366_1_reg_3942 <= icmp_ln366_1_fu_2118_p2;
                select_ln363_7_reg_3954 <= select_ln363_7_fu_2150_p3;
                sub_ln363_4_reg_3947 <= sub_ln363_4_fu_2132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln363_2_fu_2393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                icmp_ln366_2_reg_4083 <= icmp_ln366_2_fu_2417_p2;
                select_ln363_11_reg_4095 <= select_ln363_11_fu_2449_p3;
                sub_ln363_5_reg_4088 <= sub_ln363_5_fu_2431_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_0))) then
                icmp_ln366_reg_3801 <= icmp_ln366_fu_1825_p2;
                select_ln363_2_reg_3813 <= select_ln363_2_fu_1857_p3;
                sub_ln363_3_reg_3806 <= sub_ln363_3_fu_1839_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                lshr_ln1_reg_4316 <= add_ln319_fu_2921_p2(13 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                lshr_ln327_1_reg_4465 <= add_ln319_1_fu_3205_p2(13 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                lshr_ln327_2_reg_4593 <= add_ln319_2_fu_3480_p2(13 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                mul_ln296_1_reg_4439 <= mul_ln296_1_fu_3124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                mul_ln296_2_reg_4567 <= mul_ln296_2_fu_3399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                mul_ln296_reg_4290 <= mul_ln296_fu_2840_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv32_0 = OP_read_read_fu_456_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    sub_ln188_reg_3687(40 downto 6) <= sub_ln188_fu_1580_p2(40 downto 6);
                    sub_ln189_reg_3693(40 downto 6) <= sub_ln189_fu_1611_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_1 = OP_read_read_fu_456_p2))) then
                    sub_ln230_reg_3675(40 downto 6) <= sub_ln230_fu_1518_p2(40 downto 6);
                    sub_ln231_reg_3681(40 downto 6) <= sub_ln231_fu_1549_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_2 = OP_read_read_fu_456_p2))) then
                    sub_ln267_reg_3663(40 downto 6) <= sub_ln267_fu_1456_p2(40 downto 6);
                    sub_ln268_reg_3669(40 downto 6) <= sub_ln268_fu_1487_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_5 = OP_read_read_fu_456_p2))) then
                    sub_ln80_reg_3705(40 downto 6) <= sub_ln80_fu_1673_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_6 = OP_read_read_fu_456_p2))) then
                    sub_ln99_reg_3699(40 downto 6) <= sub_ln99_fu_1642_p2(40 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln363_7_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                trunc_ln395_2_reg_4026 <= trunc_ln395_2_fu_2278_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln363_11_reg_4095 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                trunc_ln395_4_reg_4146 <= trunc_ln395_4_fu_2562_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln363_2_reg_3813 = ap_const_lv1_1))) then
                trunc_ln395_reg_3885 <= trunc_ln395_fu_1985_p1;
            end if;
        end if;
    end process;
    sub_ln267_reg_3663(5 downto 0) <= "000000";
    sub_ln268_reg_3669(5 downto 0) <= "000000";
    sub_ln230_reg_3675(5 downto 0) <= "000000";
    sub_ln231_reg_3681(5 downto 0) <= "000000";
    sub_ln188_reg_3687(5 downto 0) <= "000000";
    sub_ln189_reg_3693(5 downto 0) <= "000000";
    sub_ln99_reg_3699(5 downto 0) <= "000000";
    sub_ln80_reg_3705(5 downto 0) <= "000000";
    sub_ln372_reg_3732(5 downto 0) <= "000000";
    add_ln375_reg_3739(5 downto 0) <= "000000";
    add_ln375_1_reg_3746(5 downto 0) <= "000000";
    sub_ln300_reg_3774(5 downto 0) <= "000000";
    add_ln302_reg_3781(5 downto 0) <= "000000";
    add_ln302_1_reg_3788(5 downto 0) <= "000000";
    sext_ln267_reg_4623(5 downto 0) <= "000000";
    add_ln267_reg_4628(5 downto 0) <= "000000";
    sext_ln268_reg_4633(5 downto 0) <= "000000";
    add_ln268_reg_4638(5 downto 0) <= "000000";
    sext_ln230_reg_4643(5 downto 0) <= "000000";
    add_ln230_reg_4648(5 downto 0) <= "000000";
    sext_ln231_reg_4653(5 downto 0) <= "000000";
    add_ln231_reg_4658(5 downto 0) <= "000000";
    sext_ln188_reg_4663(5 downto 0) <= "000000";
    add_ln188_reg_4668(5 downto 0) <= "000000";
    sext_ln189_reg_4673(5 downto 0) <= "000000";
    add_ln189_reg_4678(5 downto 0) <= "000000";
    add_ln267_1_reg_4683(5 downto 0) <= "000000";
    add_ln268_1_reg_4688(5 downto 0) <= "000000";
    add_ln230_1_reg_4693(5 downto 0) <= "000000";
    add_ln231_1_reg_4698(5 downto 0) <= "000000";
    add_ln188_1_reg_4703(5 downto 0) <= "000000";
    add_ln189_1_reg_4708(5 downto 0) <= "000000";
    sext_ln99_reg_4713(5 downto 0) <= "000000";
    add_ln99_reg_4718(5 downto 0) <= "000000";
    sext_ln80_reg_4723(5 downto 0) <= "000000";
    add_ln80_reg_4728(5 downto 0) <= "000000";
    add_ln99_1_reg_4733(5 downto 0) <= "000000";
    add_ln80_1_reg_4738(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, OP_read_read_fu_456_p2, OP_read_reg_3651, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln363_fu_1801_p2, ap_CS_fsm_state9, ap_CS_fsm_state14, icmp_ln363_1_fu_2094_p2, ap_CS_fsm_state20, ap_CS_fsm_state25, icmp_ln363_2_fu_2393_p2, ap_CS_fsm_state31, ap_CS_fsm_state36, icmp_ln291_fu_2677_p2, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state47, icmp_ln291_1_fu_2961_p2, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state58, icmp_ln291_2_fu_3251_p2, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done, ap_CS_fsm_state69, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81, ap_CS_fsm_state82, regslice_both_DataOutStream_V_data_V_U_apdone_blk, ap_block_state7_on_subcall_done, ap_block_state18_on_subcall_done, ap_block_state29_on_subcall_done, ap_block_state40_on_subcall_done, ap_block_state51_on_subcall_done, ap_block_state62_on_subcall_done, ap_block_state69_on_subcall_done, ap_block_state71_on_subcall_done, ap_block_state73_on_subcall_done, ap_block_state75_on_subcall_done, ap_block_state78_on_subcall_done, ap_block_state81_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not((ap_const_lv32_3 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_4 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_7 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_5 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_6 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_0 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_1 = OP_read_read_fu_456_p2)) and not((ap_const_lv32_2 = OP_read_read_fu_456_p2)) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv32_5 = OP_read_read_fu_456_p2) or (ap_const_lv32_6 = OP_read_read_fu_456_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_lv32_7 = OP_read_read_fu_456_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv32_0 = OP_read_read_fu_456_p2) or ((ap_const_lv32_1 = OP_read_read_fu_456_p2) or (ap_const_lv32_2 = OP_read_read_fu_456_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv32_3 = OP_read_read_fu_456_p2) or (ap_const_lv32_4 = OP_read_read_fu_456_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_3651))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln363_fu_1801_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln363_1_fu_2094_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((icmp_ln363_2_fu_2393_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_boolean_0 = ap_block_state29_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((icmp_ln291_fu_2677_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_boolean_0 = ap_block_state40_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if (((icmp_ln291_1_fu_2961_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_boolean_0 = ap_block_state51_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((icmp_ln291_2_fu_3251_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                if (((ap_const_boolean_0 = ap_block_state62_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                if (((ap_const_boolean_0 = ap_block_state69_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state69) and ((ap_const_lv32_0 = OP_read_reg_3651) or ((ap_const_lv32_1 = OP_read_reg_3651) or (ap_const_lv32_2 = OP_read_reg_3651))))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((ap_const_boolean_0 = ap_block_state71_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state71) and ((ap_const_lv32_0 = OP_read_reg_3651) or ((ap_const_lv32_1 = OP_read_reg_3651) or (ap_const_lv32_2 = OP_read_reg_3651))))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((ap_const_boolean_0 = ap_block_state73_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state73) and ((ap_const_lv32_0 = OP_read_reg_3651) or ((ap_const_lv32_1 = OP_read_reg_3651) or (ap_const_lv32_2 = OP_read_reg_3651))))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((ap_const_boolean_0 = ap_block_state75_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state75) and ((ap_const_lv32_5 = OP_read_reg_3651) or (ap_const_lv32_6 = OP_read_reg_3651)))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((ap_const_boolean_0 = ap_block_state78_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state78) and ((ap_const_lv32_5 = OP_read_reg_3651) or (ap_const_lv32_6 = OP_read_reg_3651)))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if (((ap_const_boolean_0 = ap_block_state81_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state81) and ((ap_const_lv32_5 = OP_read_reg_3651) or (ap_const_lv32_6 = OP_read_reg_3651)))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    DataInStream_TREADY <= regslice_both_DataInStream_V_data_V_U_ack_in;

    DataInStream_TREADY_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_5 = OP_read_reg_3651)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                DataInStream_TREADY_int_regslice <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                DataInStream_TREADY_int_regslice <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                DataInStream_TREADY_int_regslice <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY;
            else 
                DataInStream_TREADY_int_regslice <= ap_const_logic_0;
            end if;
        else 
            DataInStream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    DataOutStream_TDATA_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_3651)) then
            if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                DataOutStream_TDATA_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA;
            elsif (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                DataOutStream_TDATA_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID = ap_const_logic_1))) then 
                DataOutStream_TDATA_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA;
            else 
                DataOutStream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            DataOutStream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataOutStream_TKEEP_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_3651)) then
            if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                DataOutStream_TKEEP_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP;
            elsif (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                DataOutStream_TKEEP_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID = ap_const_logic_1))) then 
                DataOutStream_TKEEP_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP;
            else 
                DataOutStream_TKEEP_int_regslice <= "XXXX";
            end if;
        else 
            DataOutStream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    DataOutStream_TLAST_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_3651)) then
            if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                DataOutStream_TLAST_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST;
            elsif (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                DataOutStream_TLAST_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID = ap_const_logic_1))) then 
                DataOutStream_TLAST_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST;
            else 
                DataOutStream_TLAST_int_regslice <= "X";
            end if;
        else 
            DataOutStream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    DataOutStream_TSTRB_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_3651)) then
            if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                DataOutStream_TSTRB_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB;
            elsif (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                DataOutStream_TSTRB_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID = ap_const_logic_1))) then 
                DataOutStream_TSTRB_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB;
            else 
                DataOutStream_TSTRB_int_regslice <= "XXXX";
            end if;
        else 
            DataOutStream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;

    DataOutStream_TVALID <= regslice_both_DataOutStream_V_data_V_U_vld_out;

    DataOutStream_TVALID_int_regslice_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if ((ap_const_lv32_6 = OP_read_reg_3651)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                DataOutStream_TVALID_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                DataOutStream_TVALID_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                DataOutStream_TVALID_int_regslice <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID;
            else 
                DataOutStream_TVALID_int_regslice <= ap_const_logic_0;
            end if;
        else 
            DataOutStream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0;
        else 
            DataRAM_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1;
        else 
            DataRAM_1_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0;
        else 
            DataRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1;
        else 
            DataRAM_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0;
        else 
            DataRAM_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_1_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0;
        else 
            DataRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0;
        else 
            DataRAM_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1;
        else 
            DataRAM_2_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0;
        else 
            DataRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1;
        else 
            DataRAM_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0;
        else 
            DataRAM_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_2_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0;
        else 
            DataRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0;
        else 
            DataRAM_3_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1;
        else 
            DataRAM_3_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0;
        else 
            DataRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1;
        else 
            DataRAM_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0;
        else 
            DataRAM_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_3_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0;
        else 
            DataRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0;
        else 
            DataRAM_4_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1;
        else 
            DataRAM_4_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0;
        else 
            DataRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1;
        else 
            DataRAM_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0;
        else 
            DataRAM_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_4_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0;
        else 
            DataRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0;
        else 
            DataRAM_5_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1;
        else 
            DataRAM_5_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0;
        else 
            DataRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1;
        else 
            DataRAM_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0;
        else 
            DataRAM_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_5_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0;
        else 
            DataRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0;
        else 
            DataRAM_6_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1;
        else 
            DataRAM_6_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0;
        else 
            DataRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1;
        else 
            DataRAM_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0;
        else 
            DataRAM_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_6_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0;
        else 
            DataRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0;
        else 
            DataRAM_7_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1;
        else 
            DataRAM_7_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0;
        else 
            DataRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1;
        else 
            DataRAM_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0;
        else 
            DataRAM_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_7_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0;
        else 
            DataRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_address0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0;
        else 
            DataRAM_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_address1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_address1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1;
        else 
            DataRAM_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_ce0_assign_proc : process(OP_read_reg_3651, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_6 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0;
        else 
            DataRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_ce1_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_ce1 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1;
        else 
            DataRAM_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_d0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_d0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0;
        else 
            DataRAM_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_we0_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0, ap_CS_fsm_state69, ap_CS_fsm_state75, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68, ap_CS_fsm_state71, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_lv32_5 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_3651) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_1 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state69) and (ap_const_lv32_2 = OP_read_reg_3651))) then 
            DataRAM_we0 <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0;
        else 
            DataRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_1_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0, ap_CS_fsm_state74, zext_ln404_fu_2070_p1, zext_ln404_1_fu_2368_p1, zext_ln404_2_fu_2652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            INTTTWiddleRAM_0_1_address0 <= zext_ln404_2_fu_2652_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            INTTTWiddleRAM_0_1_address0 <= zext_ln404_1_fu_2368_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            INTTTWiddleRAM_0_1_address0 <= zext_ln404_fu_2070_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_1_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0;
        else 
            INTTTWiddleRAM_0_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_0_1_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done, ap_CS_fsm_state74)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_1)))) then 
            INTTTWiddleRAM_0_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_1_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0;
        else 
            INTTTWiddleRAM_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_1_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_1_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0;
        else 
            INTTTWiddleRAM_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_2_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0, ap_CS_fsm_state74, zext_ln404_fu_2070_p1, zext_ln404_1_fu_2368_p1, zext_ln404_2_fu_2652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            INTTTWiddleRAM_0_2_address0 <= zext_ln404_2_fu_2652_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            INTTTWiddleRAM_0_2_address0 <= zext_ln404_1_fu_2368_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            INTTTWiddleRAM_0_2_address0 <= zext_ln404_fu_2070_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_2_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0;
        else 
            INTTTWiddleRAM_0_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_0_2_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done, ap_CS_fsm_state74)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_1)))) then 
            INTTTWiddleRAM_0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_2_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0;
        else 
            INTTTWiddleRAM_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_2_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_2_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0;
        else 
            INTTTWiddleRAM_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_3_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0, ap_CS_fsm_state74, zext_ln404_fu_2070_p1, zext_ln404_1_fu_2368_p1, zext_ln404_2_fu_2652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            INTTTWiddleRAM_0_3_address0 <= zext_ln404_2_fu_2652_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            INTTTWiddleRAM_0_3_address0 <= zext_ln404_1_fu_2368_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            INTTTWiddleRAM_0_3_address0 <= zext_ln404_fu_2070_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_3_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0;
        else 
            INTTTWiddleRAM_0_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_0_3_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done, ap_CS_fsm_state74)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_1)))) then 
            INTTTWiddleRAM_0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_3_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0;
        else 
            INTTTWiddleRAM_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_3_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_3_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0;
        else 
            INTTTWiddleRAM_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0, ap_CS_fsm_state74, zext_ln404_fu_2070_p1, zext_ln404_1_fu_2368_p1, zext_ln404_2_fu_2652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            INTTTWiddleRAM_0_address0 <= zext_ln404_2_fu_2652_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            INTTTWiddleRAM_0_address0 <= zext_ln404_1_fu_2368_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            INTTTWiddleRAM_0_address0 <= zext_ln404_fu_2070_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0;
        else 
            INTTTWiddleRAM_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_0_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done, ap_CS_fsm_state74)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_1)))) then 
            INTTTWiddleRAM_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0;
        else 
            INTTTWiddleRAM_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_0_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            INTTTWiddleRAM_0_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0;
        else 
            INTTTWiddleRAM_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    InputIndex_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_generate_input_index_fu_853_output_indices_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            InputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            InputIndex_address0 <= grp_generate_input_index_fu_853_output_indices_address0;
        else 
            InputIndex_address0 <= "XXXXXX";
        end if; 
    end process;


    InputIndex_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_generate_input_index_fu_853_output_indices_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            InputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            InputIndex_ce0 <= grp_generate_input_index_fu_853_output_indices_ce0;
        else 
            InputIndex_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    InputIndex_ce1_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_input_index_fu_853_output_indices_ce1, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            InputIndex_ce1 <= grp_generate_input_index_fu_853_output_indices_ce1;
        else 
            InputIndex_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    InputIndex_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_input_index_fu_853_output_indices_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            InputIndex_we0 <= grp_generate_input_index_fu_853_output_indices_we0;
        else 
            InputIndex_we0 <= ap_const_logic_0;
        end if; 
    end process;


    InputIndex_we1_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_input_index_fu_853_output_indices_we1, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            InputIndex_we1 <= grp_generate_input_index_fu_853_output_indices_we1;
        else 
            InputIndex_we1 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_1_address0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0;
        else 
            NTTData_1_address0 <= "XXXX";
        end if; 
    end process;


    NTTData_1_ce0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0;
        else 
            NTTData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_1_d0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0;
        else 
            NTTData_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NTTData_1_we0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0;
        else 
            NTTData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_2_address0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0;
        else 
            NTTData_2_address0 <= "XXXX";
        end if; 
    end process;


    NTTData_2_ce0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0;
        else 
            NTTData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_2_d0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0;
        else 
            NTTData_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NTTData_2_we0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0;
        else 
            NTTData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_3_address0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0;
        else 
            NTTData_3_address0 <= "XXXX";
        end if; 
    end process;


    NTTData_3_ce0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0;
        else 
            NTTData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_3_d0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0;
        else 
            NTTData_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NTTData_3_we0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0;
        else 
            NTTData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_address0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0;
        else 
            NTTData_address0 <= "XXXX";
        end if; 
    end process;


    NTTData_ce0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0;
        else 
            NTTData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTData_d0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0;
        else 
            NTTData_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NTTData_we0_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NTTData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0;
        else 
            NTTData_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_1_address0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0, ap_CS_fsm_state74, zext_ln327_fu_2937_p1, zext_ln327_1_fu_3226_p1, zext_ln327_2_fu_3501_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            NTTTWiddleRAM_0_1_address0 <= zext_ln327_2_fu_3501_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            NTTTWiddleRAM_0_1_address0 <= zext_ln327_1_fu_3226_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            NTTTWiddleRAM_0_1_address0 <= zext_ln327_fu_2937_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_1_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0;
        else 
            NTTTWiddleRAM_0_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_0_1_ce0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done, ap_CS_fsm_state74)
    begin
        if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            NTTTWiddleRAM_0_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_1_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0;
        else 
            NTTTWiddleRAM_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_1_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_1_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0;
        else 
            NTTTWiddleRAM_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_2_address0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0, ap_CS_fsm_state74, zext_ln327_fu_2937_p1, zext_ln327_1_fu_3226_p1, zext_ln327_2_fu_3501_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            NTTTWiddleRAM_0_2_address0 <= zext_ln327_2_fu_3501_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            NTTTWiddleRAM_0_2_address0 <= zext_ln327_1_fu_3226_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            NTTTWiddleRAM_0_2_address0 <= zext_ln327_fu_2937_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_2_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0;
        else 
            NTTTWiddleRAM_0_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_0_2_ce0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done, ap_CS_fsm_state74)
    begin
        if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            NTTTWiddleRAM_0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_2_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0;
        else 
            NTTTWiddleRAM_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_2_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_2_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0;
        else 
            NTTTWiddleRAM_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_3_address0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0, ap_CS_fsm_state74, zext_ln327_fu_2937_p1, zext_ln327_1_fu_3226_p1, zext_ln327_2_fu_3501_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            NTTTWiddleRAM_0_3_address0 <= zext_ln327_2_fu_3501_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            NTTTWiddleRAM_0_3_address0 <= zext_ln327_1_fu_3226_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            NTTTWiddleRAM_0_3_address0 <= zext_ln327_fu_2937_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_3_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0;
        else 
            NTTTWiddleRAM_0_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_0_3_ce0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done, ap_CS_fsm_state74)
    begin
        if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            NTTTWiddleRAM_0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_3_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0;
        else 
            NTTTWiddleRAM_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_3_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_3_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0;
        else 
            NTTTWiddleRAM_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_address0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0, ap_CS_fsm_state74, zext_ln327_fu_2937_p1, zext_ln327_1_fu_3226_p1, zext_ln327_2_fu_3501_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            NTTTWiddleRAM_0_address0 <= zext_ln327_2_fu_3501_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            NTTTWiddleRAM_0_address0 <= zext_ln327_1_fu_3226_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            NTTTWiddleRAM_0_address0 <= zext_ln327_fu_2937_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_address0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0;
        else 
            NTTTWiddleRAM_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_0_ce0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done, ap_CS_fsm_state74)
    begin
        if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            NTTTWiddleRAM_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_ce0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0;
        else 
            NTTTWiddleRAM_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_0_we0_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            NTTTWiddleRAM_0_we0 <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0;
        else 
            NTTTWiddleRAM_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    OP_read_read_fu_456_p2 <= OP;

    OutputIndex_address0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_output_index_fu_860_output_indices_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            OutputIndex_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            OutputIndex_address0 <= grp_generate_output_index_fu_860_output_indices_address0;
        else 
            OutputIndex_address0 <= "XXXXXX";
        end if; 
    end process;


    OutputIndex_ce0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_output_index_fu_860_output_indices_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            OutputIndex_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            OutputIndex_ce0 <= grp_generate_output_index_fu_860_output_indices_ce0;
        else 
            OutputIndex_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutputIndex_ce1_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_output_index_fu_860_output_indices_ce1, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            OutputIndex_ce1 <= grp_generate_output_index_fu_860_output_indices_ce1;
        else 
            OutputIndex_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutputIndex_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_output_index_fu_860_output_indices_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            OutputIndex_we0 <= grp_generate_output_index_fu_860_output_indices_we0;
        else 
            OutputIndex_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutputIndex_we1_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_generate_output_index_fu_860_output_indices_we1, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            OutputIndex_we1 <= grp_generate_output_index_fu_860_output_indices_we1;
        else 
            OutputIndex_we1 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_1_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0;
        else 
            PermuteData_1_address0 <= "XXXX";
        end if; 
    end process;


    PermuteData_1_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0;
        else 
            PermuteData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_1_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_1_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0;
        else 
            PermuteData_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    PermuteData_1_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_1_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0;
        else 
            PermuteData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_2_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0;
        else 
            PermuteData_2_address0 <= "XXXX";
        end if; 
    end process;


    PermuteData_2_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0;
        else 
            PermuteData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_2_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_2_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0;
        else 
            PermuteData_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    PermuteData_2_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_2_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0;
        else 
            PermuteData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_3_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0;
        else 
            PermuteData_3_address0 <= "XXXX";
        end if; 
    end process;


    PermuteData_3_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0;
        else 
            PermuteData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_3_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_3_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0;
        else 
            PermuteData_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    PermuteData_3_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_3_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0;
        else 
            PermuteData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0;
        else 
            PermuteData_address0 <= "XXXX";
        end if; 
    end process;


    PermuteData_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0;
        else 
            PermuteData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PermuteData_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_d0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0;
        else 
            PermuteData_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    PermuteData_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state42, ap_CS_fsm_state53, ap_CS_fsm_state64, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            PermuteData_we0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0;
        else 
            PermuteData_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadAddr_address0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadAddr_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0;
        else 
            ReadAddr_address0 <= "XXXXXX";
        end if; 
    end process;


    ReadAddr_ce0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state35, ap_CS_fsm_state46, ap_CS_fsm_state57, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadAddr_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0;
        else 
            ReadAddr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadAddr_d0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadAddr_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0;
        else 
            ReadAddr_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    ReadAddr_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadAddr_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0;
        else 
            ReadAddr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_1_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_1_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0;
        else 
            ReadData_1_address0 <= "XXXX";
        end if; 
    end process;


    ReadData_1_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_1_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0;
        else 
            ReadData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_1_d0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_1_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0;
        else 
            ReadData_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ReadData_1_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_1_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0;
        else 
            ReadData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_2_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_2_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0;
        else 
            ReadData_2_address0 <= "XXXX";
        end if; 
    end process;


    ReadData_2_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_2_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0;
        else 
            ReadData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_2_d0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_2_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0;
        else 
            ReadData_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ReadData_2_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_2_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0;
        else 
            ReadData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_3_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_3_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0;
        else 
            ReadData_3_address0 <= "XXXX";
        end if; 
    end process;


    ReadData_3_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_3_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0;
        else 
            ReadData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_3_d0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_3_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0;
        else 
            ReadData_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ReadData_3_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_3_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0;
        else 
            ReadData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_address0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0;
        else 
            ReadData_address0 <= "XXXX";
        end if; 
    end process;


    ReadData_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state20, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state51, ap_CS_fsm_state53, ap_CS_fsm_state62, ap_CS_fsm_state64, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0, grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_ce0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0;
        else 
            ReadData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ReadData_d0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_d0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0;
        else 
            ReadData_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ReadData_we0_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state62, grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ReadData_we0 <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0;
        else 
            ReadData_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln188_1_fu_3607_p2 <= std_logic_vector(signed(sext_ln188_reg_4663) + signed(ap_const_lv42_80));
    add_ln188_fu_3566_p2 <= std_logic_vector(signed(sext_ln188_fu_3563_p1) + signed(ap_const_lv42_40));
    add_ln189_1_fu_3613_p2 <= std_logic_vector(signed(sext_ln189_reg_4673) + signed(ap_const_lv42_80));
    add_ln189_fu_3576_p2 <= std_logic_vector(signed(sext_ln189_fu_3573_p1) + signed(ap_const_lv42_40));
    add_ln230_1_fu_3595_p2 <= std_logic_vector(signed(sext_ln230_reg_4643) + signed(ap_const_lv42_80));
    add_ln230_fu_3546_p2 <= std_logic_vector(signed(sext_ln230_fu_3543_p1) + signed(ap_const_lv42_40));
    add_ln231_1_fu_3601_p2 <= std_logic_vector(signed(sext_ln231_reg_4653) + signed(ap_const_lv42_80));
    add_ln231_fu_3556_p2 <= std_logic_vector(signed(sext_ln231_fu_3553_p1) + signed(ap_const_lv42_40));
    add_ln267_1_fu_3583_p2 <= std_logic_vector(signed(sext_ln267_reg_4623) + signed(ap_const_lv42_80));
    add_ln267_fu_3526_p2 <= std_logic_vector(signed(sext_ln267_fu_3523_p1) + signed(ap_const_lv42_40));
    add_ln268_1_fu_3589_p2 <= std_logic_vector(signed(sext_ln268_reg_4633) + signed(ap_const_lv42_80));
    add_ln268_fu_3536_p2 <= std_logic_vector(signed(sext_ln268_fu_3533_p1) + signed(ap_const_lv42_40));
    add_ln291_1_fu_2683_p2 <= std_logic_vector(unsigned(indvar_flatten41_fu_404) + unsigned(ap_const_lv10_1));
    add_ln291_2_fu_3072_p2 <= std_logic_vector(unsigned(j_4_fu_436) + unsigned(select_ln291_9_fu_3065_p3));
    add_ln291_4_fu_3347_p2 <= std_logic_vector(unsigned(j_10_fu_448) + unsigned(select_ln291_14_fu_3340_p3));
    add_ln291_5_fu_2967_p2 <= std_logic_vector(unsigned(indvar_flatten128_fu_440) + unsigned(ap_const_lv10_1));
    add_ln291_7_fu_3257_p2 <= std_logic_vector(unsigned(indvar_flatten138_fu_452) + unsigned(ap_const_lv10_1));
    add_ln291_fu_2788_p2 <= std_logic_vector(unsigned(j_fu_400) + unsigned(select_ln291_4_fu_2781_p3));
    add_ln293_1_fu_3105_p2 <= std_logic_vector(unsigned(select_ln291_5_fu_3011_p3) + unsigned(ap_const_lv7_1));
    add_ln293_2_fu_3380_p2 <= std_logic_vector(unsigned(select_ln291_10_fu_3286_p3) + unsigned(ap_const_lv7_1));
    add_ln293_3_fu_2867_p2 <= std_logic_vector(unsigned(trunc_ln302_fu_2861_p1) + unsigned(zext_ln302_fu_2864_p1));
    add_ln293_4_fu_3151_p2 <= std_logic_vector(unsigned(trunc_ln302_1_fu_3145_p1) + unsigned(zext_ln302_1_fu_3148_p1));
    add_ln293_5_fu_3426_p2 <= std_logic_vector(unsigned(trunc_ln302_2_fu_3420_p1) + unsigned(zext_ln302_2_fu_3423_p1));
    add_ln293_fu_2821_p2 <= std_logic_vector(unsigned(select_ln291_fu_2727_p3) + unsigned(ap_const_lv7_1));
    add_ln302_1_fu_1777_p2 <= std_logic_vector(signed(sext_ln302_fu_1767_p1) + signed(ap_const_lv42_80));
    add_ln302_fu_1771_p2 <= std_logic_vector(signed(sext_ln302_fu_1767_p1) + signed(ap_const_lv42_40));
    add_ln319_1_fu_3205_p2 <= std_logic_vector(unsigned(add_ln319_5_fu_3200_p2) + unsigned(zext_ln291_4_fu_3197_p1));
    add_ln319_2_fu_3480_p2 <= std_logic_vector(unsigned(add_ln319_7_fu_3475_p2) + unsigned(zext_ln291_7_fu_3472_p1));
    add_ln319_3_fu_2916_p2 <= std_logic_vector(unsigned(select_ln319_reg_4306) + unsigned(ap_const_lv14_3FFF));
    add_ln319_4_fu_2901_p2 <= std_logic_vector(unsigned(trunc_ln319_1_fu_2897_p1) + unsigned(ap_const_lv2_3));
    add_ln319_5_fu_3200_p2 <= std_logic_vector(unsigned(select_ln319_1_reg_4455) + unsigned(ap_const_lv14_3FFF));
    add_ln319_6_fu_3185_p2 <= std_logic_vector(unsigned(trunc_ln319_3_fu_3181_p1) + unsigned(ap_const_lv2_3));
    add_ln319_7_fu_3475_p2 <= std_logic_vector(unsigned(select_ln319_2_reg_4583) + unsigned(ap_const_lv14_3FFF));
    add_ln319_8_fu_3460_p2 <= std_logic_vector(unsigned(trunc_ln319_5_fu_3456_p1) + unsigned(ap_const_lv2_3));
    add_ln319_fu_2921_p2 <= std_logic_vector(unsigned(add_ln319_3_fu_2916_p2) + unsigned(zext_ln291_1_fu_2913_p1));
    add_ln327_1_fu_3191_p2 <= std_logic_vector(unsigned(add_ln319_6_fu_3185_p2) + unsigned(trunc_ln291_5_fu_3141_p1));
    add_ln327_2_fu_3466_p2 <= std_logic_vector(unsigned(add_ln319_8_fu_3460_p2) + unsigned(trunc_ln291_8_fu_3416_p1));
    add_ln327_3_fu_3221_p2 <= std_logic_vector(unsigned(lshr_ln327_1_reg_4465) + unsigned(ap_const_lv12_400));
    add_ln327_fu_2907_p2 <= std_logic_vector(unsigned(add_ln319_4_fu_2901_p2) + unsigned(trunc_ln291_2_fu_2857_p1));
    add_ln363_11_fu_2481_p2 <= std_logic_vector(unsigned(sub_ln363_5_reg_4088) + unsigned(ap_const_lv4_F));
    add_ln363_1_fu_1807_p2 <= std_logic_vector(unsigned(indvar_flatten48_fu_392) + unsigned(ap_const_lv10_1));
    add_ln363_2_fu_2241_p2 <= std_logic_vector(unsigned(sub_ln363_4_reg_3947) + unsigned(ap_const_lv4_9));
    add_ln363_4_fu_2525_p2 <= std_logic_vector(unsigned(sub_ln363_5_reg_4088) + unsigned(ap_const_lv4_9));
    add_ln363_5_fu_1904_p2 <= std_logic_vector(unsigned(sub_ln363_3_reg_3806) + unsigned(ap_const_lv4_F));
    add_ln363_6_fu_2100_p2 <= std_logic_vector(unsigned(indvar_flatten145_fu_416) + unsigned(ap_const_lv10_1));
    add_ln363_7_fu_2399_p2 <= std_logic_vector(unsigned(indvar_flatten152_fu_428) + unsigned(ap_const_lv10_1));
    add_ln363_9_fu_2197_p2 <= std_logic_vector(unsigned(sub_ln363_4_reg_3947) + unsigned(ap_const_lv4_F));
    add_ln363_fu_1948_p2 <= std_logic_vector(unsigned(sub_ln363_3_reg_3806) + unsigned(ap_const_lv4_9));
    add_ln366_2_fu_2356_p2 <= std_logic_vector(unsigned(trunc_ln372_1_fu_2350_p1) + unsigned(zext_ln372_3_fu_2353_p1));
    add_ln366_4_fu_2640_p2 <= std_logic_vector(unsigned(trunc_ln372_2_fu_2634_p1) + unsigned(zext_ln372_4_fu_2637_p1));
    add_ln366_fu_2063_p2 <= std_logic_vector(unsigned(trunc_ln372_fu_2057_p1) + unsigned(zext_ln372_2_fu_2060_p1));
    add_ln375_1_fu_1718_p2 <= std_logic_vector(signed(sext_ln375_fu_1708_p1) + signed(ap_const_lv42_80));
    add_ln375_fu_1712_p2 <= std_logic_vector(signed(sext_ln375_fu_1708_p1) + signed(ap_const_lv42_40));
    add_ln395_1_fu_2329_p2 <= std_logic_vector(unsigned(add_ln395_5_fu_2317_p2) + unsigned(zext_ln363_3_fu_2293_p1));
    add_ln395_2_fu_2613_p2 <= std_logic_vector(unsigned(add_ln395_7_fu_2601_p2) + unsigned(zext_ln363_5_fu_2577_p1));
    add_ln395_3_fu_2024_p2 <= std_logic_vector(unsigned(select_ln395_fu_2014_p3) + unsigned(ap_const_lv14_3FFF));
    add_ln395_4_fu_2030_p2 <= std_logic_vector(unsigned(trunc_ln395_1_fu_2020_p1) + unsigned(ap_const_lv2_3));
    add_ln395_5_fu_2317_p2 <= std_logic_vector(unsigned(select_ln395_1_fu_2307_p3) + unsigned(ap_const_lv14_3FFF));
    add_ln395_6_fu_2323_p2 <= std_logic_vector(unsigned(trunc_ln395_3_fu_2313_p1) + unsigned(ap_const_lv2_3));
    add_ln395_7_fu_2601_p2 <= std_logic_vector(unsigned(select_ln395_2_fu_2591_p3) + unsigned(ap_const_lv14_3FFF));
    add_ln395_8_fu_2607_p2 <= std_logic_vector(unsigned(trunc_ln395_5_fu_2597_p1) + unsigned(ap_const_lv2_3));
    add_ln395_fu_2036_p2 <= std_logic_vector(unsigned(add_ln395_3_fu_2024_p2) + unsigned(zext_ln363_1_fu_2000_p1));
    add_ln404_1_fu_2335_p2 <= std_logic_vector(unsigned(add_ln395_6_fu_2323_p2) + unsigned(trunc_ln363_5_reg_4008));
    add_ln404_2_fu_2619_p2 <= std_logic_vector(unsigned(add_ln395_8_fu_2607_p2) + unsigned(trunc_ln363_8_reg_4128));
    add_ln404_3_fu_2363_p2 <= std_logic_vector(unsigned(lshr_ln404_1_reg_4041) + unsigned(ap_const_lv12_400));
    add_ln404_fu_2042_p2 <= std_logic_vector(unsigned(add_ln395_4_fu_2030_p2) + unsigned(trunc_ln363_2_reg_3867));
    add_ln80_1_fu_3645_p2 <= std_logic_vector(signed(sext_ln80_reg_4723) + signed(ap_const_lv42_80));
    add_ln80_fu_3632_p2 <= std_logic_vector(signed(sext_ln80_fu_3629_p1) + signed(ap_const_lv42_40));
    add_ln99_1_fu_3639_p2 <= std_logic_vector(signed(sext_ln99_reg_4713) + signed(ap_const_lv42_80));
    add_ln99_fu_3622_p2 <= std_logic_vector(signed(sext_ln99_fu_3619_p1) + signed(ap_const_lv42_40));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(ap_block_state18_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state18_on_subcall_done)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(ap_block_state29_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state29_on_subcall_done)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(ap_block_state40_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state40_on_subcall_done)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(ap_block_state51_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state51_on_subcall_done)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;

    ap_ST_fsm_state62_blk_assign_proc : process(ap_block_state62_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state62_on_subcall_done)) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state63_blk <= ap_const_logic_0;

    ap_ST_fsm_state64_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;

    ap_ST_fsm_state68_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state69_blk_assign_proc : process(ap_block_state69_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state69_on_subcall_done)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(ap_block_state71_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state71_on_subcall_done)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state72_blk <= ap_const_logic_0;

    ap_ST_fsm_state73_blk_assign_proc : process(ap_block_state73_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state73_on_subcall_done)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state74_blk_assign_proc : process(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(ap_block_state75_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state75_on_subcall_done)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(ap_block_state78_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state78_on_subcall_done)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state80_blk <= ap_const_logic_0;

    ap_ST_fsm_state81_blk_assign_proc : process(ap_block_state81_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state81_on_subcall_done)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state82_blk_assign_proc : process(regslice_both_DataOutStream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_DataOutStream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state82_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state82_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done)
    begin
        if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state18_on_subcall_done_assign_proc : process(grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done, grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done)
    begin
                ap_block_state18_on_subcall_done <= ((grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done = ap_const_logic_0) or (grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0));
    end process;


    ap_block_state29_on_subcall_done_assign_proc : process(grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done, grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done)
    begin
                ap_block_state29_on_subcall_done <= ((grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done = ap_const_logic_0) or (grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0));
    end process;


    ap_block_state40_on_subcall_done_assign_proc : process(grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done, grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done)
    begin
                ap_block_state40_on_subcall_done <= ((grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done = ap_const_logic_0) or (grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0));
    end process;


    ap_block_state51_on_subcall_done_assign_proc : process(grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done, grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done)
    begin
                ap_block_state51_on_subcall_done <= ((grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done = ap_const_logic_0) or (grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0));
    end process;


    ap_block_state62_on_subcall_done_assign_proc : process(grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done, grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done)
    begin
                ap_block_state62_on_subcall_done <= ((grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done = ap_const_logic_0) or (grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0));
    end process;


    ap_block_state69_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done)
    begin
                ap_block_state69_on_subcall_done <= (((ap_const_lv32_0 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done = ap_const_logic_0)) or ((ap_const_lv32_1 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done = ap_const_logic_0)) or ((ap_const_lv32_2 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state71_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done)
    begin
                ap_block_state71_on_subcall_done <= (((ap_const_lv32_0 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done = ap_const_logic_0)) or ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done = ap_const_logic_0) and (ap_const_lv32_1 = OP_read_reg_3651)) or ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = OP_read_reg_3651)));
    end process;


    ap_block_state73_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done)
    begin
                ap_block_state73_on_subcall_done <= (((ap_const_lv32_0 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done = ap_const_logic_0)) or ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done = ap_const_logic_0) and (ap_const_lv32_1 = OP_read_reg_3651)) or ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = OP_read_reg_3651)));
    end process;


    ap_block_state75_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done)
    begin
                ap_block_state75_on_subcall_done <= (((ap_const_lv32_5 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done = ap_const_logic_0)) or ((ap_const_lv32_6 = OP_read_reg_3651) and (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state78_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done)
    begin
                ap_block_state78_on_subcall_done <= (((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done = ap_const_logic_0) and (ap_const_lv32_5 = OP_read_reg_3651)) or ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done = ap_const_logic_0) and (ap_const_lv32_6 = OP_read_reg_3651)));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done, grp_generate_input_index_fu_853_ap_done, grp_generate_output_index_fu_860_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_generate_output_index_fu_860_ap_done = ap_const_logic_0) or (grp_generate_input_index_fu_853_ap_done = ap_const_logic_0) or (grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done = ap_const_logic_0));
    end process;


    ap_block_state81_on_subcall_done_assign_proc : process(OP_read_reg_3651, grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done, grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done)
    begin
                ap_block_state81_on_subcall_done <= (((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done = ap_const_logic_0) and (ap_const_lv32_5 = OP_read_reg_3651)) or ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done = ap_const_logic_0) and (ap_const_lv32_6 = OP_read_reg_3651)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state82, regslice_both_DataOutStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state82, regslice_both_DataOutStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp54046_fu_2738_p2 <= "1" when (unsigned(j_fu_400) < unsigned(ap_const_lv4_6)) else "0";
    cmp540_181_fu_3022_p2 <= "1" when (unsigned(j_4_fu_436) < unsigned(ap_const_lv4_6)) else "0";
    cmp540_1_mid1_fu_3017_p2 <= "1" when (unsigned(j_11_reg_4355) < unsigned(ap_const_lv4_6)) else "0";
    cmp540_287_fu_3297_p2 <= "1" when (unsigned(j_10_fu_448) < unsigned(ap_const_lv4_6)) else "0";
    cmp540_2_mid1_fu_3292_p2 <= "1" when (unsigned(j_16_reg_4504) < unsigned(ap_const_lv4_6)) else "0";
    cmp540_mid1_fu_2733_p2 <= "1" when (unsigned(j_5_reg_4206) < unsigned(ap_const_lv4_6)) else "0";
    cmp74852_fu_1851_p2 <= "1" when (unsigned(j_1_fu_388) < unsigned(ap_const_lv4_6)) else "0";
    cmp748_193_fu_2144_p2 <= "1" when (unsigned(j_6_fu_412) < unsigned(ap_const_lv4_6)) else "0";
    cmp748_1_mid1_fu_2138_p2 <= "1" when (unsigned(j_13_fu_2112_p2) < unsigned(ap_const_lv4_6)) else "0";
    cmp748_2100_fu_2443_p2 <= "1" when (unsigned(j_12_fu_424) < unsigned(ap_const_lv4_6)) else "0";
    cmp748_2_mid1_fu_2437_p2 <= "1" when (unsigned(j_17_fu_2411_p2) < unsigned(ap_const_lv4_6)) else "0";
    cmp748_mid1_fu_1845_p2 <= "1" when (unsigned(j_7_fu_1819_p2) < unsigned(ap_const_lv4_6)) else "0";

    grp_Configurable_PE_2_fu_4743_MOD_INDEX_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4;
        else 
            grp_Configurable_PE_2_fu_4743_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4743_input1_val_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4743_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1;
        else 
            grp_Configurable_PE_2_fu_4743_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4743_input2_val_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4743_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2;
        else 
            grp_Configurable_PE_2_fu_4743_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4743_op_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4743_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5;
        else 
            grp_Configurable_PE_2_fu_4743_op <= "XXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4743_twiddle_factor_val2_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3;
        else 
            grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4751_MOD_INDEX_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4;
        else 
            grp_Configurable_PE_2_fu_4751_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4751_input1_val_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4751_input1_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1;
        else 
            grp_Configurable_PE_2_fu_4751_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4751_input2_val_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4751_input2_val <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2;
        else 
            grp_Configurable_PE_2_fu_4751_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4751_op_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4751_op <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5;
        else 
            grp_Configurable_PE_2_fu_4751_op <= "XXX";
        end if; 
    end process;


    grp_Configurable_PE_2_fu_4751_twiddle_factor_val2_assign_proc : process(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3, grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state33, ap_CS_fsm_state44, ap_CS_fsm_state55, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3;
        else 
            grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4759_MOD_INDEX_assign_proc : process(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4759_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4759_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4759_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3;
        else 
            grp_Configurable_PE_fu_4759_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4759_input1_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4759_input1_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4759_input1_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4759_input1_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1;
        else 
            grp_Configurable_PE_fu_4759_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4759_input2_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4759_input2_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4759_input2_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4759_input2_val <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2;
        else 
            grp_Configurable_PE_fu_4759_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4759_op_assign_proc : process(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4, grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4759_op <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4759_op <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4759_op <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4;
        else 
            grp_Configurable_PE_fu_4759_op <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4766_MOD_INDEX_assign_proc : process(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4766_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4766_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4766_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3;
        else 
            grp_Configurable_PE_fu_4766_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4766_input1_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4766_input1_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4766_input1_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4766_input1_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1;
        else 
            grp_Configurable_PE_fu_4766_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4766_input2_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4766_input2_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4766_input2_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4766_input2_val <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2;
        else 
            grp_Configurable_PE_fu_4766_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4766_op_assign_proc : process(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4, grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4766_op <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4766_op <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4766_op <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4;
        else 
            grp_Configurable_PE_fu_4766_op <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4773_MOD_INDEX_assign_proc : process(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4773_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4773_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4773_MOD_INDEX <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3;
        else 
            grp_Configurable_PE_fu_4773_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4773_input1_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4773_input1_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4773_input1_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4773_input1_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1;
        else 
            grp_Configurable_PE_fu_4773_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4773_input2_val_assign_proc : process(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4773_input2_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4773_input2_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4773_input2_val <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2;
        else 
            grp_Configurable_PE_fu_4773_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Configurable_PE_fu_4773_op_assign_proc : process(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4, grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4, ap_CS_fsm_state69, ap_CS_fsm_state71, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            grp_Configurable_PE_fu_4773_op <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_Configurable_PE_fu_4773_op <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            grp_Configurable_PE_fu_4773_op <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4;
        else 
            grp_Configurable_PE_fu_4773_op <= "XX";
        end if; 
    end process;

    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start <= grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg;
    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start <= grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg;
    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start <= grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg;
    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start <= grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg;
    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start <= grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg;
    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start <= grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start <= grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start <= grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg;
    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start <= grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg;
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY <= (ap_CS_fsm_state78 and DataOutStream_TREADY_int_regslice);
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg;
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY <= (ap_CS_fsm_state81 and DataOutStream_TREADY_int_regslice);
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg;
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY <= (ap_CS_fsm_state75 and DataOutStream_TREADY_int_regslice);
    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start <= grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg;
    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start <= grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg;
    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg;
    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg;
    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start <= grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg;
    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start <= grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg;

    grp_generate_input_index_fu_853_address_assign_proc : process(trunc_ln366_reg_3872, trunc_ln366_1_reg_4013, trunc_ln366_2_reg_4133, trunc_ln293_reg_4276, ap_CS_fsm_state40, trunc_ln293_1_reg_4425, ap_CS_fsm_state51, trunc_ln293_2_reg_4553, ap_CS_fsm_state62, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln293_2_reg_4553;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln293_1_reg_4425;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln293_reg_4276;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln366_2_reg_4133;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln366_1_reg_4013;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_generate_input_index_fu_853_address <= trunc_ln366_reg_3872;
        else 
            grp_generate_input_index_fu_853_address <= "XXXXXX";
        end if; 
    end process;

    grp_generate_input_index_fu_853_ap_start <= grp_generate_input_index_fu_853_ap_start_reg;

    grp_generate_input_index_fu_853_stage_assign_proc : process(add_ln363_5_reg_3846, add_ln363_9_reg_3987, add_ln363_11_reg_4107, select_ln291_3_reg_4259, ap_CS_fsm_state40, select_ln291_8_reg_4408, ap_CS_fsm_state51, select_ln291_13_reg_4536, ap_CS_fsm_state62, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_generate_input_index_fu_853_stage <= select_ln291_13_reg_4536;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_generate_input_index_fu_853_stage <= select_ln291_8_reg_4408;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_generate_input_index_fu_853_stage <= select_ln291_3_reg_4259;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_generate_input_index_fu_853_stage <= add_ln363_11_reg_4107;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_generate_input_index_fu_853_stage <= add_ln363_9_reg_3987;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_generate_input_index_fu_853_stage <= add_ln363_5_reg_3846;
        else 
            grp_generate_input_index_fu_853_stage <= "XXXX";
        end if; 
    end process;


    grp_generate_output_index_fu_860_address_assign_proc : process(trunc_ln366_reg_3872, trunc_ln366_1_reg_4013, trunc_ln366_2_reg_4133, trunc_ln293_reg_4276, ap_CS_fsm_state40, trunc_ln293_1_reg_4425, ap_CS_fsm_state51, trunc_ln293_2_reg_4553, ap_CS_fsm_state62, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln293_2_reg_4553;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln293_1_reg_4425;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln293_reg_4276;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln366_2_reg_4133;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln366_1_reg_4013;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_generate_output_index_fu_860_address <= trunc_ln366_reg_3872;
        else 
            grp_generate_output_index_fu_860_address <= "XXXXXX";
        end if; 
    end process;

    grp_generate_output_index_fu_860_ap_start <= grp_generate_output_index_fu_860_ap_start_reg;

    grp_generate_output_index_fu_860_stage_assign_proc : process(add_ln363_5_reg_3846, add_ln363_9_reg_3987, add_ln363_11_reg_4107, select_ln291_3_reg_4259, ap_CS_fsm_state40, select_ln291_8_reg_4408, ap_CS_fsm_state51, select_ln291_13_reg_4536, ap_CS_fsm_state62, ap_CS_fsm_state7, ap_CS_fsm_state18, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_generate_output_index_fu_860_stage <= select_ln291_13_reg_4536;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_generate_output_index_fu_860_stage <= select_ln291_8_reg_4408;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_generate_output_index_fu_860_stage <= select_ln291_3_reg_4259;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_generate_output_index_fu_860_stage <= add_ln363_11_reg_4107;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_generate_output_index_fu_860_stage <= add_ln363_9_reg_3987;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_generate_output_index_fu_860_stage <= add_ln363_5_reg_3846;
        else 
            grp_generate_output_index_fu_860_stage <= "XXXX";
        end if; 
    end process;

    icmp_ln291_1_fu_2961_p2 <= "1" when (indvar_flatten128_fu_440 = ap_const_lv10_300) else "0";
    icmp_ln291_2_fu_3251_p2 <= "1" when (indvar_flatten138_fu_452 = ap_const_lv10_300) else "0";
    icmp_ln291_fu_2677_p2 <= "1" when (indvar_flatten41_fu_404 = ap_const_lv10_300) else "0";
    icmp_ln293_1_fu_2985_p2 <= "1" when (k_2_fu_432 = ap_const_lv7_40) else "0";
    icmp_ln293_2_fu_3275_p2 <= "1" when (k_5_fu_444 = ap_const_lv7_40) else "0";
    icmp_ln293_fu_2701_p2 <= "1" when (k_fu_396 = ap_const_lv7_40) else "0";
    icmp_ln363_1_fu_2094_p2 <= "1" when (indvar_flatten145_fu_416 = ap_const_lv10_300) else "0";
    icmp_ln363_2_fu_2393_p2 <= "1" when (indvar_flatten152_fu_428 = ap_const_lv10_300) else "0";
    icmp_ln363_fu_1801_p2 <= "1" when (indvar_flatten48_fu_392 = ap_const_lv10_300) else "0";
    icmp_ln366_1_fu_2118_p2 <= "1" when (k_3_fu_408 = ap_const_lv7_40) else "0";
    icmp_ln366_2_fu_2417_p2 <= "1" when (k_6_fu_420 = ap_const_lv7_40) else "0";
    icmp_ln366_fu_1825_p2 <= "1" when (k_1_fu_384 = ap_const_lv7_40) else "0";
    j_11_fu_2979_p2 <= std_logic_vector(unsigned(j_4_fu_436) + unsigned(ap_const_lv4_1));
    j_13_fu_2112_p2 <= std_logic_vector(unsigned(j_6_fu_412) + unsigned(ap_const_lv4_1));
    j_16_fu_3269_p2 <= std_logic_vector(unsigned(j_10_fu_448) + unsigned(ap_const_lv4_1));
    j_17_fu_2411_p2 <= std_logic_vector(unsigned(j_12_fu_424) + unsigned(ap_const_lv4_1));
    j_5_fu_2695_p2 <= std_logic_vector(unsigned(j_fu_400) + unsigned(ap_const_lv4_1));
    j_7_fu_1819_p2 <= std_logic_vector(unsigned(j_1_fu_388) + unsigned(ap_const_lv4_1));
    k_13_cast_cast_fu_3158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln293_1_reg_4425),32));
    k_20_cast_cast_fu_3433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln293_2_reg_4553),32));
    k_4_fu_1989_p2 <= std_logic_vector(unsigned(select_ln363_fu_1898_p3) + unsigned(ap_const_lv7_1));
    k_6_cast_cast_fu_2874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln293_reg_4276),32));
    k_7_fu_2282_p2 <= std_logic_vector(unsigned(select_ln363_5_fu_2191_p3) + unsigned(ap_const_lv7_1));
    k_8_fu_2566_p2 <= std_logic_vector(unsigned(select_ln363_9_fu_2475_p3) + unsigned(ap_const_lv7_1));
    lshr_ln291_1_fu_3081_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv13_40),to_integer(unsigned('0' & zext_ln291_5_fu_3077_p1(13-1 downto 0)))));
    lshr_ln291_2_fu_3356_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv13_40),to_integer(unsigned('0' & zext_ln291_8_fu_3352_p1(13-1 downto 0)))));
    lshr_ln291_fu_2797_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv13_40),to_integer(unsigned('0' & zext_ln291_2_fu_2793_p1(13-1 downto 0)))));
    lshr_ln363_1_fu_2225_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv12_40),to_integer(unsigned('0' & zext_ln363_2_fu_2221_p1(12-1 downto 0)))));
    lshr_ln363_2_fu_2509_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv12_40),to_integer(unsigned('0' & zext_ln363_4_fu_2505_p1(12-1 downto 0)))));
    lshr_ln363_fu_1932_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv12_40),to_integer(unsigned('0' & zext_ln363_fu_1928_p1(12-1 downto 0)))));
    mul820_1_fu_2272_p2 <= std_logic_vector(shift_left(unsigned(zext_ln366_1_fu_2254_p1),to_integer(unsigned('0' & sext_ln363_3_fu_2246_p1(31-1 downto 0)))));
    mul820_2_fu_2556_p2 <= std_logic_vector(shift_left(unsigned(zext_ln366_2_fu_2538_p1),to_integer(unsigned('0' & sext_ln363_5_fu_2530_p1(31-1 downto 0)))));
    mul820_fu_1979_p2 <= std_logic_vector(shift_left(unsigned(zext_ln366_fu_1961_p1),to_integer(unsigned('0' & sext_ln363_1_fu_1953_p1(31-1 downto 0)))));
    mul_ln296_1_fu_3124_p0 <= mul_ln296_1_fu_3124_p00(6 - 1 downto 0);
    mul_ln296_1_fu_3124_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_1_reg_4433),10));
    mul_ln296_2_fu_3399_p0 <= mul_ln296_2_fu_3399_p00(6 - 1 downto 0);
    mul_ln296_2_fu_3399_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_2_reg_4561),10));
    mul_ln296_fu_2840_p0 <= mul_ln296_fu_2840_p00(6 - 1 downto 0);
    mul_ln296_fu_2840_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_reg_4284),10));
    mul_ln369_1_fu_2302_p0 <= mul_ln369_1_fu_2302_p00(6 - 1 downto 0);
    mul_ln369_1_fu_2302_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_1_reg_4020),10));
    mul_ln369_2_fu_2586_p0 <= mul_ln369_2_fu_2586_p00(6 - 1 downto 0);
    mul_ln369_2_fu_2586_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_2_reg_4140),10));
    mul_ln369_fu_2009_p0 <= mul_ln369_fu_2009_p00(6 - 1 downto 0);
    mul_ln369_fu_2009_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_reg_3879),10));
    select_ln291_10_fu_3286_p3 <= 
        ap_const_lv7_0 when (icmp_ln293_2_reg_4510(0) = '1') else 
        k_5_fu_444;
    select_ln291_11_fu_3302_p3 <= 
        cmp540_2_mid1_fu_3292_p2 when (icmp_ln293_2_reg_4510(0) = '1') else 
        cmp540_287_fu_3297_p2;
    select_ln291_12_fu_3309_p3 <= 
        ap_const_lv4_5 when (icmp_ln293_2_reg_4510(0) = '1') else 
        ap_const_lv4_6;
    select_ln291_13_fu_3335_p3 <= 
        j_16_reg_4504 when (icmp_ln293_2_reg_4510(0) = '1') else 
        j_10_fu_448;
    select_ln291_14_fu_3340_p3 <= 
        ap_const_lv4_B when (icmp_ln293_2_reg_4510(0) = '1') else 
        ap_const_lv4_A;
    select_ln291_1_fu_2743_p3 <= 
        cmp540_mid1_fu_2733_p2 when (icmp_ln293_reg_4212(0) = '1') else 
        cmp54046_fu_2738_p2;
    select_ln291_2_fu_2750_p3 <= 
        ap_const_lv4_5 when (icmp_ln293_reg_4212(0) = '1') else 
        ap_const_lv4_6;
    select_ln291_3_fu_2776_p3 <= 
        j_5_reg_4206 when (icmp_ln293_reg_4212(0) = '1') else 
        j_fu_400;
    select_ln291_4_fu_2781_p3 <= 
        ap_const_lv4_B when (icmp_ln293_reg_4212(0) = '1') else 
        ap_const_lv4_A;
    select_ln291_5_fu_3011_p3 <= 
        ap_const_lv7_0 when (icmp_ln293_1_reg_4361(0) = '1') else 
        k_2_fu_432;
    select_ln291_6_fu_3027_p3 <= 
        cmp540_1_mid1_fu_3017_p2 when (icmp_ln293_1_reg_4361(0) = '1') else 
        cmp540_181_fu_3022_p2;
    select_ln291_7_fu_3034_p3 <= 
        ap_const_lv4_5 when (icmp_ln293_1_reg_4361(0) = '1') else 
        ap_const_lv4_6;
    select_ln291_8_fu_3060_p3 <= 
        j_11_reg_4355 when (icmp_ln293_1_reg_4361(0) = '1') else 
        j_4_fu_436;
    select_ln291_9_fu_3065_p3 <= 
        ap_const_lv4_B when (icmp_ln293_1_reg_4361(0) = '1') else 
        ap_const_lv4_A;
    select_ln291_fu_2727_p3 <= 
        ap_const_lv7_0 when (icmp_ln293_reg_4212(0) = '1') else 
        k_fu_396;
    select_ln319_1_fu_3174_p3 <= 
        shr546_1_cast50_cast_fu_3161_p1 when (select_ln291_6_reg_4396(0) = '1') else 
        trunc_ln319_2_fu_3170_p1;
    select_ln319_2_fu_3449_p3 <= 
        shr546_2_cast55_cast_fu_3436_p1 when (select_ln291_11_reg_4524(0) = '1') else 
        trunc_ln319_4_fu_3445_p1;
    select_ln319_fu_2890_p3 <= 
        shr546_cast42_cast_fu_2877_p1 when (select_ln291_1_reg_4247(0) = '1') else 
        trunc_ln319_fu_2886_p1;
    select_ln363_10_fu_2423_p3 <= 
        ap_const_lv4_B when (icmp_ln366_2_fu_2417_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln363_11_fu_2449_p3 <= 
        cmp748_2_mid1_fu_2437_p2 when (icmp_ln366_2_fu_2417_p2(0) = '1') else 
        cmp748_2100_fu_2443_p2;
    select_ln363_12_fu_2457_p3 <= 
        j_17_fu_2411_p2 when (icmp_ln366_2_fu_2417_p2(0) = '1') else 
        j_12_fu_424;
    select_ln363_2_fu_1857_p3 <= 
        cmp748_mid1_fu_1845_p2 when (icmp_ln366_fu_1825_p2(0) = '1') else 
        cmp74852_fu_1851_p2;
    select_ln363_3_fu_1831_p3 <= 
        ap_const_lv4_B when (icmp_ln366_fu_1825_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln363_4_fu_1865_p3 <= 
        j_7_fu_1819_p2 when (icmp_ln366_fu_1825_p2(0) = '1') else 
        j_1_fu_388;
    select_ln363_5_fu_2191_p3 <= 
        ap_const_lv7_0 when (icmp_ln366_1_reg_3942(0) = '1') else 
        k_3_fu_408;
    select_ln363_6_fu_2124_p3 <= 
        ap_const_lv4_B when (icmp_ln366_1_fu_2118_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln363_7_fu_2150_p3 <= 
        cmp748_1_mid1_fu_2138_p2 when (icmp_ln366_1_fu_2118_p2(0) = '1') else 
        cmp748_193_fu_2144_p2;
    select_ln363_8_fu_2158_p3 <= 
        j_13_fu_2112_p2 when (icmp_ln366_1_fu_2118_p2(0) = '1') else 
        j_6_fu_412;
    select_ln363_9_fu_2475_p3 <= 
        ap_const_lv7_0 when (icmp_ln366_2_reg_4083(0) = '1') else 
        k_6_fu_420;
    select_ln363_fu_1898_p3 <= 
        ap_const_lv7_0 when (icmp_ln366_reg_3801(0) = '1') else 
        k_1_fu_384;
    select_ln395_1_fu_2307_p3 <= 
        trunc_ln395_2_reg_4026 when (select_ln363_7_reg_3954(0) = '1') else 
        shr769_1_cast53_cast_fu_2296_p1;
    select_ln395_2_fu_2591_p3 <= 
        trunc_ln395_4_reg_4146 when (select_ln363_11_reg_4095(0) = '1') else 
        shr769_2_cast58_cast_fu_2580_p1;
    select_ln395_fu_2014_p3 <= 
        trunc_ln395_reg_3885 when (select_ln363_2_reg_3813(0) = '1') else 
        shr769_cast47_cast_fu_2003_p1;
        sext_ln188_fu_3563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln188_reg_3687),42));

        sext_ln189_fu_3573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln189_reg_3693),42));

        sext_ln230_fu_3543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln230_reg_3675),42));

        sext_ln231_fu_3553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln231_reg_3681),42));

        sext_ln267_fu_3523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln267_reg_3663),42));

        sext_ln268_fu_3533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln268_reg_3669),42));

        sext_ln291_1_fu_2854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln291_reg_4266),32));

        sext_ln291_2_fu_3046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln291_1_fu_3041_p2),32));

    sext_ln291_2cast_fu_3095_p1 <= sext_ln291_2_fu_3046_p1(6 - 1 downto 0);
        sext_ln291_3_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln291_2_reg_4415),32));

        sext_ln291_4_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln291_2_fu_3316_p2),32));

    sext_ln291_4cast_fu_3370_p1 <= sext_ln291_4_fu_3321_p1(6 - 1 downto 0);
        sext_ln291_5_fu_3413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln291_4_reg_4543),32));

        sext_ln291_fu_2762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln291_fu_2757_p2),32));

    sext_ln291cast_fu_2811_p1 <= sext_ln291_fu_2762_p1(6 - 1 downto 0);
        sext_ln302_fu_1767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln300_fu_1761_p2),42));

        sext_ln363_1_fu_1953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln363_fu_1948_p2),32));

        sext_ln363_2_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln363_1_fu_2202_p2),32));

    sext_ln363_2cast_fu_2262_p1 <= sext_ln363_2_fu_2207_p1(6 - 1 downto 0);
        sext_ln363_3_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln363_2_fu_2241_p2),32));

        sext_ln363_4_fu_2491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln363_2_fu_2486_p2),32));

    sext_ln363_4cast_fu_2546_p1 <= sext_ln363_4_fu_2491_p1(6 - 1 downto 0);
        sext_ln363_5_fu_2530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln363_4_fu_2525_p2),32));

        sext_ln363_fu_1914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln363_fu_1909_p2),32));

    sext_ln363cast_fu_1969_p1 <= sext_ln363_fu_1914_p1(6 - 1 downto 0);
        sext_ln375_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln372_fu_1702_p2),42));

        sext_ln80_fu_3629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln80_reg_3705),42));

        sext_ln99_fu_3619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln99_reg_3699),42));

    shl616_1_fu_3164_p2 <= std_logic_vector(shift_left(unsigned(k_13_cast_cast_fu_3158_p1),to_integer(unsigned('0' & sext_ln291_3_fu_3138_p1(31-1 downto 0)))));
    shl616_2_fu_3439_p2 <= std_logic_vector(shift_left(unsigned(k_20_cast_cast_fu_3433_p1),to_integer(unsigned('0' & sext_ln291_5_fu_3413_p1(31-1 downto 0)))));
    shl616_fu_2880_p2 <= std_logic_vector(shift_left(unsigned(k_6_cast_cast_fu_2874_p1),to_integer(unsigned('0' & sext_ln291_1_fu_2854_p1(31-1 downto 0)))));
    shl_ln291_1_fu_2848_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln291_fu_2845_p1(12-1 downto 0)))));
    shl_ln291_2_fu_3050_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln291_2_fu_3046_p1(31-1 downto 0)))));
    shl_ln291_3_fu_3132_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln291_3_fu_3129_p1(12-1 downto 0)))));
    shl_ln291_4_fu_3325_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln291_4_fu_3321_p1(31-1 downto 0)))));
    shl_ln291_5_fu_3407_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln291_6_fu_3404_p1(12-1 downto 0)))));
    shl_ln291_fu_2766_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln291_fu_2762_p1(31-1 downto 0)))));
    shl_ln363_1_fu_1942_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln363_fu_1928_p1(12-1 downto 0)))));
    shl_ln363_2_fu_2211_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln363_2_fu_2207_p1(31-1 downto 0)))));
    shl_ln363_3_fu_2235_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln363_2_fu_2221_p1(12-1 downto 0)))));
    shl_ln363_4_fu_2495_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln363_4_fu_2491_p1(31-1 downto 0)))));
    shl_ln363_5_fu_2519_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv12_1),to_integer(unsigned('0' & zext_ln363_4_fu_2505_p1(12-1 downto 0)))));
    shl_ln363_fu_1918_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln363_fu_1914_p1(31-1 downto 0)))));
    shr546_1_cast50_cast_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_1_reg_4433),14));
    shr546_1_fu_3099_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln293_1_fu_3091_p1),to_integer(unsigned('0' & sext_ln291_2cast_fu_3095_p1(6-1 downto 0)))));
    shr546_2_cast55_cast_fu_3436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_2_reg_4561),14));
    shr546_2_fu_3374_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln293_2_fu_3366_p1),to_integer(unsigned('0' & sext_ln291_4cast_fu_3370_p1(6-1 downto 0)))));
    shr546_cast42_cast_fu_2877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr546_reg_4284),14));
    shr546_fu_2815_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln293_fu_2807_p1),to_integer(unsigned('0' & sext_ln291cast_fu_2811_p1(6-1 downto 0)))));
    shr769_1_cast53_cast_fu_2296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_1_reg_4020),14));
    shr769_1_fu_2266_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln366_1_fu_2258_p1),to_integer(unsigned('0' & sext_ln363_2cast_fu_2262_p1(6-1 downto 0)))));
    shr769_2_cast58_cast_fu_2580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_2_reg_4140),14));
    shr769_2_fu_2550_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln366_2_fu_2542_p1),to_integer(unsigned('0' & sext_ln363_4cast_fu_2546_p1(6-1 downto 0)))));
    shr769_cast47_cast_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shr769_reg_3879),14));
    shr769_fu_1973_p2 <= std_logic_vector(shift_right(unsigned(trunc_ln366_fu_1965_p1),to_integer(unsigned('0' & sext_ln363cast_fu_1969_p1(6-1 downto 0)))));
    sub_ln188_fu_1580_p2 <= std_logic_vector(unsigned(zext_ln188_fu_1564_p1) - unsigned(zext_ln188_4_fu_1576_p1));
    sub_ln189_fu_1611_p2 <= std_logic_vector(unsigned(zext_ln189_fu_1595_p1) - unsigned(zext_ln189_4_fu_1607_p1));
    sub_ln230_fu_1518_p2 <= std_logic_vector(unsigned(zext_ln230_fu_1502_p1) - unsigned(zext_ln230_4_fu_1514_p1));
    sub_ln231_fu_1549_p2 <= std_logic_vector(unsigned(zext_ln231_fu_1533_p1) - unsigned(zext_ln231_4_fu_1545_p1));
    sub_ln267_fu_1456_p2 <= std_logic_vector(unsigned(zext_ln267_fu_1440_p1) - unsigned(zext_ln267_4_fu_1452_p1));
    sub_ln268_fu_1487_p2 <= std_logic_vector(unsigned(zext_ln268_fu_1471_p1) - unsigned(zext_ln268_4_fu_1483_p1));
    sub_ln291_1_fu_3041_p2 <= std_logic_vector(unsigned(select_ln291_7_fu_3034_p3) - unsigned(j_4_fu_436));
    sub_ln291_2_fu_3316_p2 <= std_logic_vector(unsigned(select_ln291_12_fu_3309_p3) - unsigned(j_10_fu_448));
    sub_ln291_fu_2757_p2 <= std_logic_vector(unsigned(select_ln291_2_fu_2750_p3) - unsigned(j_fu_400));
    sub_ln300_fu_1761_p2 <= std_logic_vector(unsigned(zext_ln300_fu_1746_p1) - unsigned(zext_ln300_1_fu_1757_p1));
    sub_ln363_1_fu_2202_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(sub_ln363_4_reg_3947));
    sub_ln363_2_fu_2486_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(sub_ln363_5_reg_4088));
    sub_ln363_3_fu_1839_p2 <= std_logic_vector(unsigned(select_ln363_3_fu_1831_p3) - unsigned(j_1_fu_388));
    sub_ln363_4_fu_2132_p2 <= std_logic_vector(unsigned(select_ln363_6_fu_2124_p3) - unsigned(j_6_fu_412));
    sub_ln363_5_fu_2431_p2 <= std_logic_vector(unsigned(select_ln363_10_fu_2423_p3) - unsigned(j_12_fu_424));
    sub_ln363_fu_1909_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(sub_ln363_3_reg_3806));
    sub_ln372_fu_1702_p2 <= std_logic_vector(unsigned(zext_ln372_fu_1687_p1) - unsigned(zext_ln372_1_fu_1698_p1));
    sub_ln80_fu_1673_p2 <= std_logic_vector(unsigned(zext_ln80_fu_1657_p1) - unsigned(zext_ln80_3_fu_1669_p1));
    sub_ln99_fu_1642_p2 <= std_logic_vector(unsigned(zext_ln99_fu_1626_p1) - unsigned(zext_ln99_3_fu_1638_p1));
    tmp_72_fu_1661_p3 <= (RAMSel & ap_const_lv6_0);
    tmp_73_fu_1618_p3 <= (RAMSel & ap_const_lv8_0);
    tmp_74_fu_1630_p3 <= (RAMSel & ap_const_lv6_0);
    tmp_75_fu_1556_p3 <= (RAMSel & ap_const_lv8_0);
    tmp_76_fu_1568_p3 <= (RAMSel & ap_const_lv6_0);
    tmp_77_fu_1587_p3 <= (RAMSel1 & ap_const_lv8_0);
    tmp_78_fu_1599_p3 <= (RAMSel1 & ap_const_lv6_0);
    tmp_79_fu_1494_p3 <= (RAMSel & ap_const_lv8_0);
    tmp_80_fu_1506_p3 <= (RAMSel & ap_const_lv6_0);
    tmp_81_fu_1525_p3 <= (RAMSel1 & ap_const_lv8_0);
    tmp_82_fu_1537_p3 <= (RAMSel1 & ap_const_lv6_0);
    tmp_83_fu_1432_p3 <= (RAMSel & ap_const_lv8_0);
    tmp_84_fu_1444_p3 <= (RAMSel & ap_const_lv6_0);
    tmp_85_fu_1463_p3 <= (RAMSel1 & ap_const_lv8_0);
    tmp_86_fu_1475_p3 <= (RAMSel1 & ap_const_lv6_0);
    tmp_87_fu_1739_p3 <= (RAMSel_read_reg_3655 & ap_const_lv8_0);
    tmp_88_fu_1750_p3 <= (RAMSel_read_reg_3655 & ap_const_lv6_0);
    tmp_89_fu_1680_p3 <= (RAMSel_read_reg_3655 & ap_const_lv8_0);
    tmp_90_fu_1691_p3 <= (RAMSel_read_reg_3655 & ap_const_lv6_0);
    tmp_s_fu_1649_p3 <= (RAMSel & ap_const_lv8_0);
    trunc_ln291_1_fu_2803_p1 <= lshr_ln291_fu_2797_p2(10 - 1 downto 0);
    trunc_ln291_2_fu_2857_p1 <= shl_ln291_1_fu_2848_p2(2 - 1 downto 0);
    trunc_ln291_3_fu_3056_p1 <= shl_ln291_2_fu_3050_p2(6 - 1 downto 0);
    trunc_ln291_4_fu_3087_p1 <= lshr_ln291_1_fu_3081_p2(10 - 1 downto 0);
    trunc_ln291_5_fu_3141_p1 <= shl_ln291_3_fu_3132_p2(2 - 1 downto 0);
    trunc_ln291_6_fu_3331_p1 <= shl_ln291_4_fu_3325_p2(6 - 1 downto 0);
    trunc_ln291_7_fu_3362_p1 <= lshr_ln291_2_fu_3356_p2(10 - 1 downto 0);
    trunc_ln291_8_fu_3416_p1 <= shl_ln291_5_fu_3407_p2(2 - 1 downto 0);
    trunc_ln291_fu_2772_p1 <= shl_ln291_fu_2766_p2(6 - 1 downto 0);
    trunc_ln293_1_fu_3091_p1 <= select_ln291_5_fu_3011_p3(6 - 1 downto 0);
    trunc_ln293_2_fu_3366_p1 <= select_ln291_10_fu_3286_p3(6 - 1 downto 0);
    trunc_ln293_fu_2807_p1 <= select_ln291_fu_2727_p3(6 - 1 downto 0);
    trunc_ln302_1_fu_3145_p1 <= add_ln302_reg_3781(10 - 1 downto 0);
    trunc_ln302_2_fu_3420_p1 <= add_ln302_1_reg_3788(10 - 1 downto 0);
    trunc_ln302_fu_2861_p1 <= sub_ln300_reg_3774(10 - 1 downto 0);
    trunc_ln319_1_fu_2897_p1 <= select_ln319_fu_2890_p3(2 - 1 downto 0);
    trunc_ln319_2_fu_3170_p1 <= shl616_1_fu_3164_p2(14 - 1 downto 0);
    trunc_ln319_3_fu_3181_p1 <= select_ln319_1_fu_3174_p3(2 - 1 downto 0);
    trunc_ln319_4_fu_3445_p1 <= shl616_2_fu_3439_p2(14 - 1 downto 0);
    trunc_ln319_5_fu_3456_p1 <= select_ln319_2_fu_3449_p3(2 - 1 downto 0);
    trunc_ln319_fu_2886_p1 <= shl616_fu_2880_p2(14 - 1 downto 0);
    trunc_ln363_1_fu_1938_p1 <= lshr_ln363_fu_1932_p2(10 - 1 downto 0);
    trunc_ln363_2_fu_1957_p1 <= shl_ln363_1_fu_1942_p2(2 - 1 downto 0);
    trunc_ln363_3_fu_2217_p1 <= shl_ln363_2_fu_2211_p2(6 - 1 downto 0);
    trunc_ln363_4_fu_2231_p1 <= lshr_ln363_1_fu_2225_p2(10 - 1 downto 0);
    trunc_ln363_5_fu_2250_p1 <= shl_ln363_3_fu_2235_p2(2 - 1 downto 0);
    trunc_ln363_6_fu_2501_p1 <= shl_ln363_4_fu_2495_p2(6 - 1 downto 0);
    trunc_ln363_7_fu_2515_p1 <= lshr_ln363_2_fu_2509_p2(10 - 1 downto 0);
    trunc_ln363_8_fu_2534_p1 <= shl_ln363_5_fu_2519_p2(2 - 1 downto 0);
    trunc_ln363_fu_1924_p1 <= shl_ln363_fu_1918_p2(6 - 1 downto 0);
    trunc_ln366_1_fu_2258_p1 <= select_ln363_5_fu_2191_p3(6 - 1 downto 0);
    trunc_ln366_2_fu_2542_p1 <= select_ln363_9_fu_2475_p3(6 - 1 downto 0);
    trunc_ln366_fu_1965_p1 <= select_ln363_fu_1898_p3(6 - 1 downto 0);
    trunc_ln372_1_fu_2350_p1 <= add_ln375_reg_3739(10 - 1 downto 0);
    trunc_ln372_2_fu_2634_p1 <= add_ln375_1_reg_3746(10 - 1 downto 0);
    trunc_ln372_fu_2057_p1 <= sub_ln372_reg_3732(10 - 1 downto 0);
    trunc_ln395_1_fu_2020_p1 <= select_ln395_fu_2014_p3(2 - 1 downto 0);
    trunc_ln395_2_fu_2278_p1 <= mul820_1_fu_2272_p2(14 - 1 downto 0);
    trunc_ln395_3_fu_2313_p1 <= select_ln395_1_fu_2307_p3(2 - 1 downto 0);
    trunc_ln395_4_fu_2562_p1 <= mul820_2_fu_2556_p2(14 - 1 downto 0);
    trunc_ln395_5_fu_2597_p1 <= select_ln395_2_fu_2591_p3(2 - 1 downto 0);
    trunc_ln395_fu_1985_p1 <= mul820_fu_1979_p2(14 - 1 downto 0);
    xor_ln327_fu_3496_p2 <= (lshr_ln327_2_reg_4593 xor ap_const_lv12_800);
    xor_ln404_fu_2647_p2 <= (lshr_ln404_2_reg_4161 xor ap_const_lv12_800);
    zext_ln188_4_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1568_p3),41));
    zext_ln188_fu_1564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_1556_p3),41));
    zext_ln189_4_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_fu_1599_p3),41));
    zext_ln189_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_1587_p3),41));
    zext_ln230_4_fu_1514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_fu_1506_p3),41));
    zext_ln230_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_1494_p3),41));
    zext_ln231_4_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_1537_p3),41));
    zext_ln231_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_fu_1525_p3),41));
    zext_ln267_4_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_1444_p3),41));
    zext_ln267_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_fu_1432_p3),41));
    zext_ln268_4_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_fu_1475_p3),41));
    zext_ln268_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_1463_p3),41));
    zext_ln291_1_fu_2913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln291_1_reg_4295),14));
    zext_ln291_2_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_3_fu_2776_p3),13));
    zext_ln291_3_fu_3129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_8_reg_4408),12));
    zext_ln291_4_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln291_3_reg_4444),14));
    zext_ln291_5_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_8_fu_3060_p3),13));
    zext_ln291_6_fu_3404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_13_reg_4536),12));
    zext_ln291_7_fu_3472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln291_5_reg_4572),14));
    zext_ln291_8_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_13_fu_3335_p3),13));
    zext_ln291_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_3_reg_4259),12));
    zext_ln300_1_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_88_fu_1750_p3),41));
    zext_ln300_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_87_fu_1739_p3),41));
    zext_ln302_1_fu_3148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_5_reg_4391),10));
    zext_ln302_2_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_10_reg_4519),10));
    zext_ln302_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln291_reg_4242),10));
    zext_ln327_1_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln327_3_fu_3221_p2),64));
    zext_ln327_2_fu_3501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln327_fu_3496_p2),64));
    zext_ln327_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_4316),64));
    zext_ln363_1_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln363_1_reg_3862),14));
    zext_ln363_2_fu_2221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln363_9_fu_2197_p2),12));
    zext_ln363_3_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln363_3_reg_4003),14));
    zext_ln363_4_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln363_11_fu_2481_p2),12));
    zext_ln363_5_fu_2577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln363_5_reg_4123),14));
    zext_ln363_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln363_5_fu_1904_p2),12));
    zext_ln366_1_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_5_fu_2191_p3),32));
    zext_ln366_2_fu_2538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_9_fu_2475_p3),32));
    zext_ln366_fu_1961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_fu_1898_p3),32));
    zext_ln372_1_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_fu_1691_p3),41));
    zext_ln372_2_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_reg_3841),10));
    zext_ln372_3_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_5_reg_3982),10));
    zext_ln372_4_fu_2637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln363_9_reg_4102),10));
    zext_ln372_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_1680_p3),41));
    zext_ln404_1_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln404_3_fu_2363_p2),64));
    zext_ln404_2_fu_2652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln404_fu_2647_p2),64));
    zext_ln404_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_reg_3900),64));
    zext_ln80_3_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_1661_p3),41));
    zext_ln80_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1649_p3),41));
    zext_ln99_3_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_1630_p3),41));
    zext_ln99_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_1618_p3),41));
end behav;
