$date
	Sun Oct 23 06:43:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#94111
b110 !
1"
#94114
b110 &
b110 %
1$
#94115
0"
#94118
b11 &
b11 %
#94122
b1010 &
b1010 %
#94126
b101 &
b101 %
#94130
b10000 &
b10000 %
#94134
b1000 &
b1000 %
#94138
b100 &
b100 %
#94142
b10 &
b10 %
#94146
b1 &
b1 %
1#
#94150
b0 &
0#
b0 %
0$
#1085789
b10010 !
1"
#1085790
b10010 &
b10010 %
1$
#1085791
0"
#1085794
b1001 &
b1001 %
#1085798
b11100 &
b11100 %
#1085802
b1110 &
b1110 %
#1085806
b111 &
b111 %
#1085810
b10110 &
b10110 %
#1085814
b1011 &
b1011 %
#1085818
b100010 &
b100010 %
#1085822
b10001 &
b10001 %
#1085826
b110100 &
b110100 %
#1085830
b11010 &
b11010 %
#1085834
b1101 &
b1101 %
#1085838
b101000 &
b101000 %
#1085842
b10100 &
b10100 %
#1085846
b1010 &
b1010 %
#1085850
b101 &
b101 %
#1085854
b10000 &
b10000 %
#1085858
b1000 &
b1000 %
#1085862
b100 &
b100 %
#1085866
b10 &
b10 %
#1085870
b1 &
1#
b1 %
#1085874
b0 &
b0 %
0#
0$
#2083685
b1 !
1"
#2083686
b1 &
b1 %
1$
#2083687
0"
#2083690
1#
#2083694
b0 &
0#
b0 %
0$
#4500012
