---
permalink: /publication/
classes: wide
title: null
---

# Publications

## Book Chapters:

[b1] **Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, “**SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption**”, *VLSI-SoC: Design Trends*, Springer, 2021. [[paper]](https://link.springer.com/chapter/10.1007/978-3-030-81641-4_12)

## Conference Papers: 

[c8] Y. Zhang, **Y. Hu**, P. Nuzzo, P. A. Beerel, “**TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks**”, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Mar. 2022. [[paper]](https://arxiv.org/abs/2201.05943)

[c7] **Y. Hu**, Y. Zhang, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, “**Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption**”, *IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, Dec. 2021. [[paper]](https://arxiv.org/abs/2108.04892) [[code]](https://github.com/descyphy/Fun-SAT)

[c6] S. Dutta Chowdhury, G. Zhang, **Y. Hu**, P. Nuzzo, “**Enhancing SAT-Attack Resiliency and Cost-Effectiveness of Reconfigurable-Logic-Based Circuit Obfuscation**”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, May. 2021. [[paper]](https://ieeexplore.ieee.org/abstract/document/9401458)

[c5] **Y. Hu**, K. Yang, S. Dutta Chowdhury, P. Nuzzo, “**Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking**”, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Feb. 2021. [[paper]](https://ieeexplore.ieee.org/abstract/document/9473956)

[c4] **Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, “**SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme**”, *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*, Oct. 2020. [[paper]](https://ieeexplore.ieee.org/document/9344079)

[c3] **Y. Hu**, V. Venugopalan, A. Schmidt, J. Monson, M. French, P. Nuzzo, “**Security-driven Metrics and Models for Efficient Evaluation of Logic Encryption Schemes**”, *ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)*, Oct. 2019. [[paper]](https://dl.acm.org/doi/abs/10.1145/3359986.3361207)

[c2] V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation**”, *IEEE Secure Development Conference (SecDev)*, Sept. 2019. [[paper]](https://ieeexplore.ieee.org/abstract/document/8901558)

[c1] V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**Quantifying Security and Overheads for Obfuscation of Integrated Circuits**”, *GOMACTech (2019)*, March 2019. [[paper]](https://apps.dtic.mil/sti/citations/AD1075410)
