INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sources_1/new/notgate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sim_1/new/notgate_2_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'notgate_2' [C:/Users/yanha/Desktop/Vivado project/input_output_ports_2_notgate/input_output_ports_2_notgate.srcs/sim_1/new/notgate_2_sim.v:24]
