ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** 
  62:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f0xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f0xx_hal_msp.c ****   */
  66:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c **** /**
  83:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f0xx_hal_msp.c **** */
  88:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 40
 104 0004 0400     		movs	r4, r0
  90:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 90 3 is_stmt 1 view .LVU16
 106              		.loc 1 90 20 is_stmt 0 view .LVU17
 107 0006 1422     		movs	r2, #20
 108 0008 0021     		movs	r1, #0
 109 000a 03A8     		add	r0, sp, #12
 110              	.LVL1:
 111              		.loc 1 90 20 view .LVU18
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL2:
  91:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 91 3 is_stmt 1 view .LVU19
 115              		.loc 1 91 10 is_stmt 0 view .LVU20
 116 0010 2268     		ldr	r2, [r4]
 117              		.loc 1 91 5 view .LVU21
 118 0012 114B     		ldr	r3, .L7
 119 0014 9A42     		cmp	r2, r3
 120 0016 01D0     		beq	.L6
 121              	.L4:
  92:Core/Src/stm32f0xx_hal_msp.c ****   {
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c **** 
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 102:Core/Src/stm32f0xx_hal_msp.c ****     */
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c ****   }
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 113 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 113 1 view .LVU23
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 97 5 is_stmt 1 view .LVU24
 131              	.LBB4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 97 5 view .LVU25
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 97 5 view .LVU26
 134 001c 0F4B     		ldr	r3, .L7+4
 135 001e 9969     		ldr	r1, [r3, #24]
 136 0020 8020     		movs	r0, #128
 137 0022 8000     		lsls	r0, r0, #2
 138 0024 0143     		orrs	r1, r0
 139 0026 9961     		str	r1, [r3, #24]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 97 5 view .LVU27
 141 0028 9A69     		ldr	r2, [r3, #24]
 142 002a 0240     		ands	r2, r0
 143 002c 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 144              		.loc 1 97 5 view .LVU28
 145 002e 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU29
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 148              		.loc 1 99 5 view .LVU30
 149              	.LBB5:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 150              		.loc 1 99 5 view .LVU31
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 151              		.loc 1 99 5 view .LVU32
 152 0030 5A69     		ldr	r2, [r3, #20]
 153 0032 8021     		movs	r1, #128
 154 0034 8902     		lsls	r1, r1, #10
 155 0036 0A43     		orrs	r2, r1
 156 0038 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 157              		.loc 1 99 5 view .LVU33
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 0B40     		ands	r3, r1
 160 003e 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 161              		.loc 1 99 5 view .LVU34
 162 0040 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 6


 164              		.loc 1 99 5 view .LVU35
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 103 25 is_stmt 0 view .LVU37
 167 0042 0123     		movs	r3, #1
 168 0044 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 104 26 is_stmt 0 view .LVU39
 171 0046 0233     		adds	r3, r3, #2
 172 0048 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 105 5 is_stmt 1 view .LVU40
 106:Core/Src/stm32f0xx_hal_msp.c **** 
 174              		.loc 1 106 5 view .LVU41
 175 004a 7138     		subs	r0, r0, #113
 176 004c FF38     		subs	r0, r0, #255
 177 004e 03A9     		add	r1, sp, #12
 178 0050 C005     		lsls	r0, r0, #23
 179 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 181              		.loc 1 113 1 is_stmt 0 view .LVU42
 182 0056 DFE7     		b	.L4
 183              	.L8:
 184              		.align	2
 185              	.L7:
 186 0058 00240140 		.word	1073816576
 187 005c 00100240 		.word	1073876992
 188              		.cfi_endproc
 189              	.LFE41:
 191              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_ADC_MspDeInit
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_ADC_MspDeInit:
 200              	.LVL6:
 201              	.LFB42:
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 115:Core/Src/stm32f0xx_hal_msp.c **** /**
 116:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 117:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 119:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f0xx_hal_msp.c **** */
 121:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 122:Core/Src/stm32f0xx_hal_msp.c **** {
 202              		.loc 1 122 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 122 1 is_stmt 0 view .LVU44
 207 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 7


 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 4, -8
 211              		.cfi_offset 14, -4
 123:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 212              		.loc 1 123 3 is_stmt 1 view .LVU45
 213              		.loc 1 123 10 is_stmt 0 view .LVU46
 214 0002 0268     		ldr	r2, [r0]
 215              		.loc 1 123 5 view .LVU47
 216 0004 074B     		ldr	r3, .L12
 217 0006 9A42     		cmp	r2, r3
 218 0008 00D0     		beq	.L11
 219              	.LVL7:
 220              	.L9:
 124:Core/Src/stm32f0xx_hal_msp.c ****   {
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 126:Core/Src/stm32f0xx_hal_msp.c **** 
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 128:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 130:Core/Src/stm32f0xx_hal_msp.c **** 
 131:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 132:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 133:Core/Src/stm32f0xx_hal_msp.c ****     */
 134:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 135:Core/Src/stm32f0xx_hal_msp.c **** 
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 138:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 139:Core/Src/stm32f0xx_hal_msp.c ****   }
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c **** }
 221              		.loc 1 141 1 view .LVU48
 222              		@ sp needed
 223 000a 10BD     		pop	{r4, pc}
 224              	.LVL8:
 225              	.L11:
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 226              		.loc 1 129 5 is_stmt 1 view .LVU49
 227 000c 064A     		ldr	r2, .L12+4
 228 000e 9369     		ldr	r3, [r2, #24]
 229 0010 0649     		ldr	r1, .L12+8
 230 0012 0B40     		ands	r3, r1
 231 0014 9361     		str	r3, [r2, #24]
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 232              		.loc 1 134 5 view .LVU50
 233 0016 9020     		movs	r0, #144
 234              	.LVL9:
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 235              		.loc 1 134 5 is_stmt 0 view .LVU51
 236 0018 0121     		movs	r1, #1
 237 001a C005     		lsls	r0, r0, #23
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL10:
 240              		.loc 1 141 1 view .LVU52
 241 0020 F3E7     		b	.L9
 242              	.L13:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 8


 243 0022 C046     		.align	2
 244              	.L12:
 245 0024 00240140 		.word	1073816576
 246 0028 00100240 		.word	1073876992
 247 002c FFFDFFFF 		.word	-513
 248              		.cfi_endproc
 249              	.LFE42:
 251              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 252              		.align	1
 253              		.global	HAL_I2C_MspInit
 254              		.syntax unified
 255              		.code	16
 256              		.thumb_func
 257              		.fpu softvfp
 259              	HAL_I2C_MspInit:
 260              	.LVL11:
 261              	.LFB43:
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c **** /**
 144:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
 145:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 146:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 147:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f0xx_hal_msp.c **** */
 149:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 150:Core/Src/stm32f0xx_hal_msp.c **** {
 262              		.loc 1 150 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 32
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		.loc 1 150 1 is_stmt 0 view .LVU54
 267 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 268              	.LCFI4:
 269              		.cfi_def_cfa_offset 20
 270              		.cfi_offset 4, -20
 271              		.cfi_offset 5, -16
 272              		.cfi_offset 6, -12
 273              		.cfi_offset 7, -8
 274              		.cfi_offset 14, -4
 275 0002 C646     		mov	lr, r8
 276 0004 00B5     		push	{lr}
 277              	.LCFI5:
 278              		.cfi_def_cfa_offset 24
 279              		.cfi_offset 8, -24
 280 0006 88B0     		sub	sp, sp, #32
 281              	.LCFI6:
 282              		.cfi_def_cfa_offset 56
 283 0008 0400     		movs	r4, r0
 151:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 284              		.loc 1 151 3 is_stmt 1 view .LVU55
 285              		.loc 1 151 20 is_stmt 0 view .LVU56
 286 000a 1422     		movs	r2, #20
 287 000c 0021     		movs	r1, #0
 288 000e 03A8     		add	r0, sp, #12
 289              	.LVL12:
 290              		.loc 1 151 20 view .LVU57
 291 0010 FFF7FEFF 		bl	memset
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 9


 292              	.LVL13:
 152:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 293              		.loc 1 152 3 is_stmt 1 view .LVU58
 294              		.loc 1 152 10 is_stmt 0 view .LVU59
 295 0014 2268     		ldr	r2, [r4]
 296              		.loc 1 152 5 view .LVU60
 297 0016 1A4B     		ldr	r3, .L17
 298 0018 9A42     		cmp	r2, r3
 299 001a 03D0     		beq	.L16
 300              	.LVL14:
 301              	.L14:
 153:Core/Src/stm32f0xx_hal_msp.c ****   {
 154:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 155:Core/Src/stm32f0xx_hal_msp.c **** 
 156:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 157:Core/Src/stm32f0xx_hal_msp.c **** 
 158:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 161:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 162:Core/Src/stm32f0xx_hal_msp.c ****     */
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 165:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 167:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 168:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 173:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 175:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176:Core/Src/stm32f0xx_hal_msp.c **** 
 177:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 178:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 179:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 181:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 182:Core/Src/stm32f0xx_hal_msp.c ****   }
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c **** }
 302              		.loc 1 184 1 view .LVU61
 303 001c 08B0     		add	sp, sp, #32
 304              		@ sp needed
 305 001e 80BC     		pop	{r7}
 306 0020 B846     		mov	r8, r7
 307 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 308              	.LVL15:
 309              	.L16:
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 310              		.loc 1 158 5 is_stmt 1 view .LVU62
 311              	.LBB6:
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 312              		.loc 1 158 5 view .LVU63
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 10


 313              		.loc 1 158 5 view .LVU64
 314 0024 174C     		ldr	r4, .L17+4
 315              	.LVL16:
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 316              		.loc 1 158 5 is_stmt 0 view .LVU65
 317 0026 6269     		ldr	r2, [r4, #20]
 318 0028 8021     		movs	r1, #128
 319 002a C902     		lsls	r1, r1, #11
 320 002c 0A43     		orrs	r2, r1
 321 002e 6261     		str	r2, [r4, #20]
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 322              		.loc 1 158 5 is_stmt 1 view .LVU66
 323 0030 6369     		ldr	r3, [r4, #20]
 324 0032 0B40     		ands	r3, r1
 325 0034 0193     		str	r3, [sp, #4]
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 326              		.loc 1 158 5 view .LVU67
 327 0036 019B     		ldr	r3, [sp, #4]
 328              	.LBE6:
 158:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 329              		.loc 1 158 5 view .LVU68
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 330              		.loc 1 163 5 view .LVU69
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 331              		.loc 1 163 25 is_stmt 0 view .LVU70
 332 0038 4023     		movs	r3, #64
 333 003a 0393     		str	r3, [sp, #12]
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 164 5 is_stmt 1 view .LVU71
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 164 26 is_stmt 0 view .LVU72
 336 003c 2E3B     		subs	r3, r3, #46
 337 003e 9846     		mov	r8, r3
 338 0040 0493     		str	r3, [sp, #16]
 165:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 339              		.loc 1 165 5 is_stmt 1 view .LVU73
 166:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 340              		.loc 1 166 5 view .LVU74
 166:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 341              		.loc 1 166 27 is_stmt 0 view .LVU75
 342 0042 0327     		movs	r7, #3
 343 0044 0697     		str	r7, [sp, #24]
 167:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 344              		.loc 1 167 5 is_stmt 1 view .LVU76
 167:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 167 31 is_stmt 0 view .LVU77
 346 0046 0125     		movs	r5, #1
 347 0048 0795     		str	r5, [sp, #28]
 168:Core/Src/stm32f0xx_hal_msp.c **** 
 348              		.loc 1 168 5 is_stmt 1 view .LVU78
 349 004a 0F4E     		ldr	r6, .L17+8
 350 004c 03A9     		add	r1, sp, #12
 351 004e 3000     		movs	r0, r6
 352 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.LVL17:
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 354              		.loc 1 170 5 view .LVU79
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 11


 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 355              		.loc 1 170 25 is_stmt 0 view .LVU80
 356 0054 8023     		movs	r3, #128
 357 0056 0393     		str	r3, [sp, #12]
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 358              		.loc 1 171 5 is_stmt 1 view .LVU81
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 359              		.loc 1 171 26 is_stmt 0 view .LVU82
 360 0058 4346     		mov	r3, r8
 361 005a 0493     		str	r3, [sp, #16]
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 362              		.loc 1 172 5 is_stmt 1 view .LVU83
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 363              		.loc 1 172 26 is_stmt 0 view .LVU84
 364 005c 0595     		str	r5, [sp, #20]
 173:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 365              		.loc 1 173 5 is_stmt 1 view .LVU85
 173:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 366              		.loc 1 173 27 is_stmt 0 view .LVU86
 367 005e 0697     		str	r7, [sp, #24]
 174:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 368              		.loc 1 174 5 is_stmt 1 view .LVU87
 174:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 369              		.loc 1 174 31 is_stmt 0 view .LVU88
 370 0060 0795     		str	r5, [sp, #28]
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 371              		.loc 1 175 5 is_stmt 1 view .LVU89
 372 0062 03A9     		add	r1, sp, #12
 373 0064 3000     		movs	r0, r6
 374 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 375              	.LVL18:
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 376              		.loc 1 178 5 view .LVU90
 377              	.LBB7:
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 378              		.loc 1 178 5 view .LVU91
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 379              		.loc 1 178 5 view .LVU92
 380 006a E269     		ldr	r2, [r4, #28]
 381 006c 8021     		movs	r1, #128
 382 006e 8903     		lsls	r1, r1, #14
 383 0070 0A43     		orrs	r2, r1
 384 0072 E261     		str	r2, [r4, #28]
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 385              		.loc 1 178 5 view .LVU93
 386 0074 E369     		ldr	r3, [r4, #28]
 387 0076 0B40     		ands	r3, r1
 388 0078 0293     		str	r3, [sp, #8]
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 389              		.loc 1 178 5 view .LVU94
 390 007a 029B     		ldr	r3, [sp, #8]
 391              	.LBE7:
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 392              		.loc 1 178 5 view .LVU95
 393              		.loc 1 184 1 is_stmt 0 view .LVU96
 394 007c CEE7     		b	.L14
 395              	.L18:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 12


 396 007e C046     		.align	2
 397              	.L17:
 398 0080 00540040 		.word	1073763328
 399 0084 00100240 		.word	1073876992
 400 0088 00040048 		.word	1207960576
 401              		.cfi_endproc
 402              	.LFE43:
 404              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 405              		.align	1
 406              		.global	HAL_I2C_MspDeInit
 407              		.syntax unified
 408              		.code	16
 409              		.thumb_func
 410              		.fpu softvfp
 412              	HAL_I2C_MspDeInit:
 413              	.LVL19:
 414              	.LFB44:
 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c **** /**
 187:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 188:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 189:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 190:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 191:Core/Src/stm32f0xx_hal_msp.c **** */
 192:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 193:Core/Src/stm32f0xx_hal_msp.c **** {
 415              		.loc 1 193 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		.loc 1 193 1 is_stmt 0 view .LVU98
 420 0000 10B5     		push	{r4, lr}
 421              	.LCFI7:
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 194:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 425              		.loc 1 194 3 is_stmt 1 view .LVU99
 426              		.loc 1 194 10 is_stmt 0 view .LVU100
 427 0002 0268     		ldr	r2, [r0]
 428              		.loc 1 194 5 view .LVU101
 429 0004 094B     		ldr	r3, .L22
 430 0006 9A42     		cmp	r2, r3
 431 0008 00D0     		beq	.L21
 432              	.LVL20:
 433              	.L19:
 195:Core/Src/stm32f0xx_hal_msp.c ****   {
 196:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 198:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 199:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 200:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 201:Core/Src/stm32f0xx_hal_msp.c **** 
 202:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 203:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 204:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 205:Core/Src/stm32f0xx_hal_msp.c ****     */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 13


 206:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 209:Core/Src/stm32f0xx_hal_msp.c **** 
 210:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 212:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 213:Core/Src/stm32f0xx_hal_msp.c ****   }
 214:Core/Src/stm32f0xx_hal_msp.c **** 
 215:Core/Src/stm32f0xx_hal_msp.c **** }
 434              		.loc 1 215 1 view .LVU102
 435              		@ sp needed
 436 000a 10BD     		pop	{r4, pc}
 437              	.LVL21:
 438              	.L21:
 200:Core/Src/stm32f0xx_hal_msp.c **** 
 439              		.loc 1 200 5 is_stmt 1 view .LVU103
 440 000c 084A     		ldr	r2, .L22+4
 441 000e D369     		ldr	r3, [r2, #28]
 442 0010 0849     		ldr	r1, .L22+8
 443 0012 0B40     		ands	r3, r1
 444 0014 D361     		str	r3, [r2, #28]
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 445              		.loc 1 206 5 view .LVU104
 446 0016 084C     		ldr	r4, .L22+12
 447 0018 4021     		movs	r1, #64
 448 001a 2000     		movs	r0, r4
 449              	.LVL22:
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 450              		.loc 1 206 5 is_stmt 0 view .LVU105
 451 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 452              	.LVL23:
 208:Core/Src/stm32f0xx_hal_msp.c **** 
 453              		.loc 1 208 5 is_stmt 1 view .LVU106
 454 0020 8021     		movs	r1, #128
 455 0022 2000     		movs	r0, r4
 456 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 457              	.LVL24:
 458              		.loc 1 215 1 is_stmt 0 view .LVU107
 459 0028 EFE7     		b	.L19
 460              	.L23:
 461 002a C046     		.align	2
 462              	.L22:
 463 002c 00540040 		.word	1073763328
 464 0030 00100240 		.word	1073876992
 465 0034 FFFFDFFF 		.word	-2097153
 466 0038 00040048 		.word	1207960576
 467              		.cfi_endproc
 468              	.LFE44:
 470              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 471              		.align	1
 472              		.global	HAL_TIM_Base_MspInit
 473              		.syntax unified
 474              		.code	16
 475              		.thumb_func
 476              		.fpu softvfp
 478              	HAL_TIM_Base_MspInit:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 14


 479              	.LVL25:
 480              	.LFB45:
 216:Core/Src/stm32f0xx_hal_msp.c **** 
 217:Core/Src/stm32f0xx_hal_msp.c **** /**
 218:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 219:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 220:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 221:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 222:Core/Src/stm32f0xx_hal_msp.c **** */
 223:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 224:Core/Src/stm32f0xx_hal_msp.c **** {
 481              		.loc 1 224 1 is_stmt 1 view -0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 24
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		.loc 1 224 1 is_stmt 0 view .LVU109
 486 0000 00B5     		push	{lr}
 487              	.LCFI8:
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 14, -4
 490 0002 87B0     		sub	sp, sp, #28
 491              	.LCFI9:
 492              		.cfi_def_cfa_offset 32
 225:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 493              		.loc 1 225 3 is_stmt 1 view .LVU110
 494              		.loc 1 225 15 is_stmt 0 view .LVU111
 495 0004 0368     		ldr	r3, [r0]
 496              		.loc 1 225 5 view .LVU112
 497 0006 2B4A     		ldr	r2, .L34
 498 0008 9342     		cmp	r3, r2
 499 000a 1ED0     		beq	.L30
 226:Core/Src/stm32f0xx_hal_msp.c ****   {
 227:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 228:Core/Src/stm32f0xx_hal_msp.c **** 
 229:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 230:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 231:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 232:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 233:Core/Src/stm32f0xx_hal_msp.c **** 
 234:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 235:Core/Src/stm32f0xx_hal_msp.c ****   }
 236:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 500              		.loc 1 236 8 is_stmt 1 view .LVU113
 501              		.loc 1 236 10 is_stmt 0 view .LVU114
 502 000c 2A4A     		ldr	r2, .L34+4
 503 000e 9342     		cmp	r3, r2
 504 0010 27D0     		beq	.L31
 237:Core/Src/stm32f0xx_hal_msp.c ****   {
 238:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 239:Core/Src/stm32f0xx_hal_msp.c **** 
 240:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 241:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 242:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 243:Core/Src/stm32f0xx_hal_msp.c **** 
 244:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 245:Core/Src/stm32f0xx_hal_msp.c **** 
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 15


 247:Core/Src/stm32f0xx_hal_msp.c ****   }
 248:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 505              		.loc 1 248 8 is_stmt 1 view .LVU115
 506              		.loc 1 248 10 is_stmt 0 view .LVU116
 507 0012 2A4A     		ldr	r2, .L34+8
 508 0014 9342     		cmp	r3, r2
 509 0016 2ED0     		beq	.L32
 249:Core/Src/stm32f0xx_hal_msp.c ****   {
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 253:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 254:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 255:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 257:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 258:Core/Src/stm32f0xx_hal_msp.c ****   }
 259:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 510              		.loc 1 259 8 is_stmt 1 view .LVU117
 511              		.loc 1 259 10 is_stmt 0 view .LVU118
 512 0018 294A     		ldr	r2, .L34+12
 513 001a 9342     		cmp	r3, r2
 514 001c 36D0     		beq	.L33
 260:Core/Src/stm32f0xx_hal_msp.c ****   {
 261:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 262:Core/Src/stm32f0xx_hal_msp.c **** 
 263:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 264:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 265:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 266:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 267:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 268:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 269:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 270:Core/Src/stm32f0xx_hal_msp.c **** 
 271:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 272:Core/Src/stm32f0xx_hal_msp.c ****   }
 273:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 515              		.loc 1 273 8 is_stmt 1 view .LVU119
 516              		.loc 1 273 10 is_stmt 0 view .LVU120
 517 001e 294A     		ldr	r2, .L34+16
 518 0020 9342     		cmp	r3, r2
 519 0022 1CD1     		bne	.L24
 274:Core/Src/stm32f0xx_hal_msp.c ****   {
 275:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 276:Core/Src/stm32f0xx_hal_msp.c **** 
 277:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 278:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 279:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 520              		.loc 1 279 5 is_stmt 1 view .LVU121
 521              	.LBB8:
 522              		.loc 1 279 5 view .LVU122
 523              		.loc 1 279 5 view .LVU123
 524 0024 284A     		ldr	r2, .L34+20
 525 0026 9169     		ldr	r1, [r2, #24]
 526 0028 8020     		movs	r0, #128
 527              	.LVL26:
 528              		.loc 1 279 5 is_stmt 0 view .LVU124
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 16


 529 002a C002     		lsls	r0, r0, #11
 530 002c 0143     		orrs	r1, r0
 531 002e 9161     		str	r1, [r2, #24]
 532              		.loc 1 279 5 is_stmt 1 view .LVU125
 533 0030 9369     		ldr	r3, [r2, #24]
 534 0032 0340     		ands	r3, r0
 535 0034 0593     		str	r3, [sp, #20]
 536              		.loc 1 279 5 view .LVU126
 537 0036 059B     		ldr	r3, [sp, #20]
 538              	.LBE8:
 539              		.loc 1 279 5 view .LVU127
 280:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 281:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 3, 0);
 540              		.loc 1 281 5 view .LVU128
 541 0038 0022     		movs	r2, #0
 542 003a 0321     		movs	r1, #3
 543 003c 1620     		movs	r0, #22
 544 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 545              	.LVL27:
 282:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 546              		.loc 1 282 5 view .LVU129
 547 0042 1620     		movs	r0, #22
 548 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 549              	.LVL28:
 283:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 284:Core/Src/stm32f0xx_hal_msp.c **** 
 285:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 286:Core/Src/stm32f0xx_hal_msp.c ****   }
 287:Core/Src/stm32f0xx_hal_msp.c **** 
 288:Core/Src/stm32f0xx_hal_msp.c **** }
 550              		.loc 1 288 1 is_stmt 0 view .LVU130
 551 0048 09E0     		b	.L24
 552              	.LVL29:
 553              	.L30:
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 554              		.loc 1 231 5 is_stmt 1 view .LVU131
 555              	.LBB9:
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 556              		.loc 1 231 5 view .LVU132
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 557              		.loc 1 231 5 view .LVU133
 558 004a 1F4A     		ldr	r2, .L34+20
 559 004c 9169     		ldr	r1, [r2, #24]
 560 004e 8020     		movs	r0, #128
 561              	.LVL30:
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 562              		.loc 1 231 5 is_stmt 0 view .LVU134
 563 0050 0001     		lsls	r0, r0, #4
 564 0052 0143     		orrs	r1, r0
 565 0054 9161     		str	r1, [r2, #24]
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 566              		.loc 1 231 5 is_stmt 1 view .LVU135
 567 0056 9369     		ldr	r3, [r2, #24]
 568 0058 0340     		ands	r3, r0
 569 005a 0193     		str	r3, [sp, #4]
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 570              		.loc 1 231 5 view .LVU136
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 17


 571 005c 019B     		ldr	r3, [sp, #4]
 572              	.LBE9:
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 573              		.loc 1 231 5 view .LVU137
 574              	.L24:
 575              		.loc 1 288 1 is_stmt 0 view .LVU138
 576 005e 07B0     		add	sp, sp, #28
 577              		@ sp needed
 578 0060 00BD     		pop	{pc}
 579              	.LVL31:
 580              	.L31:
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 581              		.loc 1 242 5 is_stmt 1 view .LVU139
 582              	.LBB10:
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 583              		.loc 1 242 5 view .LVU140
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 584              		.loc 1 242 5 view .LVU141
 585 0062 194A     		ldr	r2, .L34+20
 586 0064 D169     		ldr	r1, [r2, #28]
 587 0066 0223     		movs	r3, #2
 588 0068 1943     		orrs	r1, r3
 589 006a D161     		str	r1, [r2, #28]
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 590              		.loc 1 242 5 view .LVU142
 591 006c D269     		ldr	r2, [r2, #28]
 592 006e 1340     		ands	r3, r2
 593 0070 0293     		str	r3, [sp, #8]
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 594              		.loc 1 242 5 view .LVU143
 595 0072 029B     		ldr	r3, [sp, #8]
 596              	.LBE10:
 242:Core/Src/stm32f0xx_hal_msp.c **** 
 597              		.loc 1 242 5 view .LVU144
 598 0074 F3E7     		b	.L24
 599              	.L32:
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 600              		.loc 1 254 5 view .LVU145
 601              	.LBB11:
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 602              		.loc 1 254 5 view .LVU146
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 603              		.loc 1 254 5 view .LVU147
 604 0076 144A     		ldr	r2, .L34+20
 605 0078 D169     		ldr	r1, [r2, #28]
 606 007a 8020     		movs	r0, #128
 607              	.LVL32:
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 608              		.loc 1 254 5 is_stmt 0 view .LVU148
 609 007c 4000     		lsls	r0, r0, #1
 610 007e 0143     		orrs	r1, r0
 611 0080 D161     		str	r1, [r2, #28]
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 612              		.loc 1 254 5 is_stmt 1 view .LVU149
 613 0082 D369     		ldr	r3, [r2, #28]
 614 0084 0340     		ands	r3, r0
 615 0086 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 18


 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 616              		.loc 1 254 5 view .LVU150
 617 0088 039B     		ldr	r3, [sp, #12]
 618              	.LBE11:
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 619              		.loc 1 254 5 view .LVU151
 620 008a E8E7     		b	.L24
 621              	.LVL33:
 622              	.L33:
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 623              		.loc 1 265 5 view .LVU152
 624              	.LBB12:
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 625              		.loc 1 265 5 view .LVU153
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 626              		.loc 1 265 5 view .LVU154
 627 008c 0E4A     		ldr	r2, .L34+20
 628 008e 9169     		ldr	r1, [r2, #24]
 629 0090 8020     		movs	r0, #128
 630              	.LVL34:
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 631              		.loc 1 265 5 is_stmt 0 view .LVU155
 632 0092 8002     		lsls	r0, r0, #10
 633 0094 0143     		orrs	r1, r0
 634 0096 9161     		str	r1, [r2, #24]
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 635              		.loc 1 265 5 is_stmt 1 view .LVU156
 636 0098 9369     		ldr	r3, [r2, #24]
 637 009a 0340     		ands	r3, r0
 638 009c 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 639              		.loc 1 265 5 view .LVU157
 640 009e 049B     		ldr	r3, [sp, #16]
 641              	.LBE12:
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 642              		.loc 1 265 5 view .LVU158
 267:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 643              		.loc 1 267 5 view .LVU159
 644 00a0 0022     		movs	r2, #0
 645 00a2 0121     		movs	r1, #1
 646 00a4 1520     		movs	r0, #21
 647 00a6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 648              	.LVL35:
 268:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 649              		.loc 1 268 5 view .LVU160
 650 00aa 1520     		movs	r0, #21
 651 00ac FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 652              	.LVL36:
 653 00b0 D5E7     		b	.L24
 654              	.L35:
 655 00b2 C046     		.align	2
 656              	.L34:
 657 00b4 002C0140 		.word	1073818624
 658 00b8 00040040 		.word	1073742848
 659 00bc 00200040 		.word	1073750016
 660 00c0 00440140 		.word	1073824768
 661 00c4 00480140 		.word	1073825792
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 19


 662 00c8 00100240 		.word	1073876992
 663              		.cfi_endproc
 664              	.LFE45:
 666              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 667              		.align	1
 668              		.global	HAL_TIM_MspPostInit
 669              		.syntax unified
 670              		.code	16
 671              		.thumb_func
 672              		.fpu softvfp
 674              	HAL_TIM_MspPostInit:
 675              	.LVL37:
 676              	.LFB46:
 289:Core/Src/stm32f0xx_hal_msp.c **** 
 290:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 291:Core/Src/stm32f0xx_hal_msp.c **** {
 677              		.loc 1 291 1 view -0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 32
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681              		.loc 1 291 1 is_stmt 0 view .LVU162
 682 0000 10B5     		push	{r4, lr}
 683              	.LCFI10:
 684              		.cfi_def_cfa_offset 8
 685              		.cfi_offset 4, -8
 686              		.cfi_offset 14, -4
 687 0002 88B0     		sub	sp, sp, #32
 688              	.LCFI11:
 689              		.cfi_def_cfa_offset 40
 690 0004 0400     		movs	r4, r0
 292:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 691              		.loc 1 292 3 is_stmt 1 view .LVU163
 692              		.loc 1 292 20 is_stmt 0 view .LVU164
 693 0006 1422     		movs	r2, #20
 694 0008 0021     		movs	r1, #0
 695 000a 03A8     		add	r0, sp, #12
 696              	.LVL38:
 697              		.loc 1 292 20 view .LVU165
 698 000c FFF7FEFF 		bl	memset
 699              	.LVL39:
 293:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM1)
 700              		.loc 1 293 3 is_stmt 1 view .LVU166
 701              		.loc 1 293 10 is_stmt 0 view .LVU167
 702 0010 2368     		ldr	r3, [r4]
 703              		.loc 1 293 5 view .LVU168
 704 0012 264A     		ldr	r2, .L43
 705 0014 9342     		cmp	r3, r2
 706 0016 07D0     		beq	.L40
 294:Core/Src/stm32f0xx_hal_msp.c ****   {
 295:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 296:Core/Src/stm32f0xx_hal_msp.c **** 
 297:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 298:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 299:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 300:Core/Src/stm32f0xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 301:Core/Src/stm32f0xx_hal_msp.c ****     */
 302:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 20


 303:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 305:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 306:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 307:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 308:Core/Src/stm32f0xx_hal_msp.c **** 
 309:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 310:Core/Src/stm32f0xx_hal_msp.c **** 
 311:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 312:Core/Src/stm32f0xx_hal_msp.c ****   }
 313:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 707              		.loc 1 313 8 is_stmt 1 view .LVU169
 708              		.loc 1 313 10 is_stmt 0 view .LVU170
 709 0018 254A     		ldr	r2, .L43+4
 710 001a 9342     		cmp	r3, r2
 711 001c 19D0     		beq	.L41
 314:Core/Src/stm32f0xx_hal_msp.c ****   {
 315:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 316:Core/Src/stm32f0xx_hal_msp.c **** 
 317:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 318:Core/Src/stm32f0xx_hal_msp.c **** 
 319:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 320:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 321:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 322:Core/Src/stm32f0xx_hal_msp.c ****     */
 323:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 324:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 326:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 327:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 328:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 329:Core/Src/stm32f0xx_hal_msp.c **** 
 330:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 331:Core/Src/stm32f0xx_hal_msp.c **** 
 332:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 333:Core/Src/stm32f0xx_hal_msp.c ****   }
 334:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM14)
 712              		.loc 1 334 8 is_stmt 1 view .LVU171
 713              		.loc 1 334 10 is_stmt 0 view .LVU172
 714 001e 254A     		ldr	r2, .L43+8
 715 0020 9342     		cmp	r3, r2
 716 0022 2CD0     		beq	.L42
 717              	.L36:
 335:Core/Src/stm32f0xx_hal_msp.c ****   {
 336:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspPostInit 0 */
 337:Core/Src/stm32f0xx_hal_msp.c **** 
 338:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspPostInit 0 */
 339:Core/Src/stm32f0xx_hal_msp.c **** 
 340:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 341:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 342:Core/Src/stm32f0xx_hal_msp.c ****     PA4     ------> TIM14_CH1
 343:Core/Src/stm32f0xx_hal_msp.c ****     */
 344:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 345:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 348:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 21


 349:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 350:Core/Src/stm32f0xx_hal_msp.c **** 
 351:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspPostInit 1 */
 352:Core/Src/stm32f0xx_hal_msp.c **** 
 353:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspPostInit 1 */
 354:Core/Src/stm32f0xx_hal_msp.c ****   }
 355:Core/Src/stm32f0xx_hal_msp.c **** 
 356:Core/Src/stm32f0xx_hal_msp.c **** }
 718              		.loc 1 356 1 view .LVU173
 719 0024 08B0     		add	sp, sp, #32
 720              		@ sp needed
 721              	.LVL40:
 722              		.loc 1 356 1 view .LVU174
 723 0026 10BD     		pop	{r4, pc}
 724              	.LVL41:
 725              	.L40:
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 726              		.loc 1 298 5 is_stmt 1 view .LVU175
 727              	.LBB13:
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 728              		.loc 1 298 5 view .LVU176
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 729              		.loc 1 298 5 view .LVU177
 730 0028 234A     		ldr	r2, .L43+12
 731 002a 5169     		ldr	r1, [r2, #20]
 732 002c 8020     		movs	r0, #128
 733 002e C002     		lsls	r0, r0, #11
 734 0030 0143     		orrs	r1, r0
 735 0032 5161     		str	r1, [r2, #20]
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 736              		.loc 1 298 5 view .LVU178
 737 0034 5369     		ldr	r3, [r2, #20]
 738 0036 0340     		ands	r3, r0
 739 0038 0093     		str	r3, [sp]
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 740              		.loc 1 298 5 view .LVU179
 741 003a 009B     		ldr	r3, [sp]
 742              	.LBE13:
 298:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 743              		.loc 1 298 5 view .LVU180
 302:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 302 5 view .LVU181
 302:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 745              		.loc 1 302 25 is_stmt 0 view .LVU182
 746 003c 8023     		movs	r3, #128
 747 003e 1B02     		lsls	r3, r3, #8
 748 0040 0393     		str	r3, [sp, #12]
 303:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 749              		.loc 1 303 5 is_stmt 1 view .LVU183
 303:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 750              		.loc 1 303 26 is_stmt 0 view .LVU184
 751 0042 0223     		movs	r3, #2
 752 0044 0493     		str	r3, [sp, #16]
 304:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 753              		.loc 1 304 5 is_stmt 1 view .LVU185
 305:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 754              		.loc 1 305 5 view .LVU186
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 22


 306:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 755              		.loc 1 306 5 view .LVU187
 306:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 756              		.loc 1 306 31 is_stmt 0 view .LVU188
 757 0046 0793     		str	r3, [sp, #28]
 307:Core/Src/stm32f0xx_hal_msp.c **** 
 758              		.loc 1 307 5 is_stmt 1 view .LVU189
 759 0048 03A9     		add	r1, sp, #12
 760 004a 1C48     		ldr	r0, .L43+16
 761 004c FFF7FEFF 		bl	HAL_GPIO_Init
 762              	.LVL42:
 763 0050 E8E7     		b	.L36
 764              	.L41:
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 765              		.loc 1 319 5 view .LVU190
 766              	.LBB14:
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 767              		.loc 1 319 5 view .LVU191
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 768              		.loc 1 319 5 view .LVU192
 769 0052 194A     		ldr	r2, .L43+12
 770 0054 5169     		ldr	r1, [r2, #20]
 771 0056 8020     		movs	r0, #128
 772 0058 8002     		lsls	r0, r0, #10
 773 005a 0143     		orrs	r1, r0
 774 005c 5161     		str	r1, [r2, #20]
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 775              		.loc 1 319 5 view .LVU193
 776 005e 5369     		ldr	r3, [r2, #20]
 777 0060 0340     		ands	r3, r0
 778 0062 0193     		str	r3, [sp, #4]
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 779              		.loc 1 319 5 view .LVU194
 780 0064 019B     		ldr	r3, [sp, #4]
 781              	.LBE14:
 319:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 782              		.loc 1 319 5 view .LVU195
 323:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 783              		.loc 1 323 5 view .LVU196
 323:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 784              		.loc 1 323 25 is_stmt 0 view .LVU197
 785 0066 4023     		movs	r3, #64
 786 0068 0393     		str	r3, [sp, #12]
 324:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 787              		.loc 1 324 5 is_stmt 1 view .LVU198
 324:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 788              		.loc 1 324 26 is_stmt 0 view .LVU199
 789 006a 3E3B     		subs	r3, r3, #62
 790 006c 0493     		str	r3, [sp, #16]
 325:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 791              		.loc 1 325 5 is_stmt 1 view .LVU200
 326:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 792              		.loc 1 326 5 view .LVU201
 327:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 793              		.loc 1 327 5 view .LVU202
 327:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 794              		.loc 1 327 31 is_stmt 0 view .LVU203
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 23


 795 006e 013B     		subs	r3, r3, #1
 796 0070 0793     		str	r3, [sp, #28]
 328:Core/Src/stm32f0xx_hal_msp.c **** 
 797              		.loc 1 328 5 is_stmt 1 view .LVU204
 798 0072 9020     		movs	r0, #144
 799 0074 03A9     		add	r1, sp, #12
 800 0076 C005     		lsls	r0, r0, #23
 801 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 802              	.LVL43:
 803 007c D2E7     		b	.L36
 804              	.L42:
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 805              		.loc 1 340 5 view .LVU205
 806              	.LBB15:
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 807              		.loc 1 340 5 view .LVU206
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 808              		.loc 1 340 5 view .LVU207
 809 007e 0E4A     		ldr	r2, .L43+12
 810 0080 5169     		ldr	r1, [r2, #20]
 811 0082 8020     		movs	r0, #128
 812 0084 8002     		lsls	r0, r0, #10
 813 0086 0143     		orrs	r1, r0
 814 0088 5161     		str	r1, [r2, #20]
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 815              		.loc 1 340 5 view .LVU208
 816 008a 5369     		ldr	r3, [r2, #20]
 817 008c 0340     		ands	r3, r0
 818 008e 0293     		str	r3, [sp, #8]
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 819              		.loc 1 340 5 view .LVU209
 820 0090 029B     		ldr	r3, [sp, #8]
 821              	.LBE15:
 340:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 822              		.loc 1 340 5 view .LVU210
 344:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 823              		.loc 1 344 5 view .LVU211
 344:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 824              		.loc 1 344 25 is_stmt 0 view .LVU212
 825 0092 1023     		movs	r3, #16
 826 0094 0393     		str	r3, [sp, #12]
 345:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 827              		.loc 1 345 5 is_stmt 1 view .LVU213
 345:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 828              		.loc 1 345 26 is_stmt 0 view .LVU214
 829 0096 0E3B     		subs	r3, r3, #14
 830 0098 0493     		str	r3, [sp, #16]
 346:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 831              		.loc 1 346 5 is_stmt 1 view .LVU215
 347:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 832              		.loc 1 347 5 view .LVU216
 348:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 833              		.loc 1 348 5 view .LVU217
 348:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 834              		.loc 1 348 31 is_stmt 0 view .LVU218
 835 009a 0233     		adds	r3, r3, #2
 836 009c 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 24


 349:Core/Src/stm32f0xx_hal_msp.c **** 
 837              		.loc 1 349 5 is_stmt 1 view .LVU219
 838 009e 9020     		movs	r0, #144
 839 00a0 03A9     		add	r1, sp, #12
 840 00a2 C005     		lsls	r0, r0, #23
 841 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 842              	.LVL44:
 843              		.loc 1 356 1 is_stmt 0 view .LVU220
 844 00a8 BCE7     		b	.L36
 845              	.L44:
 846 00aa C046     		.align	2
 847              	.L43:
 848 00ac 002C0140 		.word	1073818624
 849 00b0 00040040 		.word	1073742848
 850 00b4 00200040 		.word	1073750016
 851 00b8 00100240 		.word	1073876992
 852 00bc 00040048 		.word	1207960576
 853              		.cfi_endproc
 854              	.LFE46:
 856              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 857              		.align	1
 858              		.global	HAL_TIM_Base_MspDeInit
 859              		.syntax unified
 860              		.code	16
 861              		.thumb_func
 862              		.fpu softvfp
 864              	HAL_TIM_Base_MspDeInit:
 865              	.LVL45:
 866              	.LFB47:
 357:Core/Src/stm32f0xx_hal_msp.c **** /**
 358:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 359:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 360:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 361:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 362:Core/Src/stm32f0xx_hal_msp.c **** */
 363:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 364:Core/Src/stm32f0xx_hal_msp.c **** {
 867              		.loc 1 364 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		.loc 1 364 1 is_stmt 0 view .LVU222
 872 0000 10B5     		push	{r4, lr}
 873              	.LCFI12:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 4, -8
 876              		.cfi_offset 14, -4
 365:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 877              		.loc 1 365 3 is_stmt 1 view .LVU223
 878              		.loc 1 365 15 is_stmt 0 view .LVU224
 879 0002 0368     		ldr	r3, [r0]
 880              		.loc 1 365 5 view .LVU225
 881 0004 194A     		ldr	r2, .L55
 882 0006 9342     		cmp	r3, r2
 883 0008 14D0     		beq	.L51
 366:Core/Src/stm32f0xx_hal_msp.c ****   {
 367:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 25


 368:Core/Src/stm32f0xx_hal_msp.c **** 
 369:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 370:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 371:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 373:Core/Src/stm32f0xx_hal_msp.c **** 
 374:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 375:Core/Src/stm32f0xx_hal_msp.c ****   }
 376:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 884              		.loc 1 376 8 is_stmt 1 view .LVU226
 885              		.loc 1 376 10 is_stmt 0 view .LVU227
 886 000a 194A     		ldr	r2, .L55+4
 887 000c 9342     		cmp	r3, r2
 888 000e 17D0     		beq	.L52
 377:Core/Src/stm32f0xx_hal_msp.c ****   {
 378:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 379:Core/Src/stm32f0xx_hal_msp.c **** 
 380:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 381:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 382:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 384:Core/Src/stm32f0xx_hal_msp.c **** 
 385:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 386:Core/Src/stm32f0xx_hal_msp.c ****   }
 387:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 889              		.loc 1 387 8 is_stmt 1 view .LVU228
 890              		.loc 1 387 10 is_stmt 0 view .LVU229
 891 0010 184A     		ldr	r2, .L55+8
 892 0012 9342     		cmp	r3, r2
 893 0014 1AD0     		beq	.L53
 388:Core/Src/stm32f0xx_hal_msp.c ****   {
 389:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 390:Core/Src/stm32f0xx_hal_msp.c **** 
 391:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 392:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 393:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 394:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 395:Core/Src/stm32f0xx_hal_msp.c **** 
 396:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 397:Core/Src/stm32f0xx_hal_msp.c ****   }
 398:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 894              		.loc 1 398 8 is_stmt 1 view .LVU230
 895              		.loc 1 398 10 is_stmt 0 view .LVU231
 896 0016 184A     		ldr	r2, .L55+12
 897 0018 9342     		cmp	r3, r2
 898 001a 1DD0     		beq	.L54
 399:Core/Src/stm32f0xx_hal_msp.c ****   {
 400:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 401:Core/Src/stm32f0xx_hal_msp.c **** 
 402:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 403:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 404:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 405:Core/Src/stm32f0xx_hal_msp.c **** 
 406:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 407:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 409:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 26


 410:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 411:Core/Src/stm32f0xx_hal_msp.c ****   }
 412:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 899              		.loc 1 412 8 is_stmt 1 view .LVU232
 900              		.loc 1 412 10 is_stmt 0 view .LVU233
 901 001c 174A     		ldr	r2, .L55+16
 902 001e 9342     		cmp	r3, r2
 903 0020 0DD1     		bne	.L45
 413:Core/Src/stm32f0xx_hal_msp.c ****   {
 414:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 415:Core/Src/stm32f0xx_hal_msp.c **** 
 416:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 417:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 418:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 904              		.loc 1 418 5 is_stmt 1 view .LVU234
 905 0022 174A     		ldr	r2, .L55+20
 906 0024 9369     		ldr	r3, [r2, #24]
 907 0026 1749     		ldr	r1, .L55+24
 908 0028 0B40     		ands	r3, r1
 909 002a 9361     		str	r3, [r2, #24]
 419:Core/Src/stm32f0xx_hal_msp.c **** 
 420:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 421:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 910              		.loc 1 421 5 view .LVU235
 911 002c 1620     		movs	r0, #22
 912              	.LVL46:
 913              		.loc 1 421 5 is_stmt 0 view .LVU236
 914 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 915              	.LVL47:
 422:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 423:Core/Src/stm32f0xx_hal_msp.c **** 
 424:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 425:Core/Src/stm32f0xx_hal_msp.c ****   }
 426:Core/Src/stm32f0xx_hal_msp.c **** 
 427:Core/Src/stm32f0xx_hal_msp.c **** }
 916              		.loc 1 427 1 view .LVU237
 917 0032 04E0     		b	.L45
 918              	.LVL48:
 919              	.L51:
 371:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 920              		.loc 1 371 5 is_stmt 1 view .LVU238
 921 0034 124A     		ldr	r2, .L55+20
 922 0036 9369     		ldr	r3, [r2, #24]
 923 0038 1349     		ldr	r1, .L55+28
 924 003a 0B40     		ands	r3, r1
 925 003c 9361     		str	r3, [r2, #24]
 926              	.LVL49:
 927              	.L45:
 928              		.loc 1 427 1 is_stmt 0 view .LVU239
 929              		@ sp needed
 930 003e 10BD     		pop	{r4, pc}
 931              	.LVL50:
 932              	.L52:
 382:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 933              		.loc 1 382 5 is_stmt 1 view .LVU240
 934 0040 0F4A     		ldr	r2, .L55+20
 935 0042 D369     		ldr	r3, [r2, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 27


 936 0044 0221     		movs	r1, #2
 937 0046 8B43     		bics	r3, r1
 938 0048 D361     		str	r3, [r2, #28]
 939 004a F8E7     		b	.L45
 940              	.L53:
 393:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 941              		.loc 1 393 5 view .LVU241
 942 004c 0C4A     		ldr	r2, .L55+20
 943 004e D369     		ldr	r3, [r2, #28]
 944 0050 0E49     		ldr	r1, .L55+32
 945 0052 0B40     		ands	r3, r1
 946 0054 D361     		str	r3, [r2, #28]
 947 0056 F2E7     		b	.L45
 948              	.L54:
 404:Core/Src/stm32f0xx_hal_msp.c **** 
 949              		.loc 1 404 5 view .LVU242
 950 0058 094A     		ldr	r2, .L55+20
 951 005a 9369     		ldr	r3, [r2, #24]
 952 005c 0C49     		ldr	r1, .L55+36
 953 005e 0B40     		ands	r3, r1
 954 0060 9361     		str	r3, [r2, #24]
 407:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 955              		.loc 1 407 5 view .LVU243
 956 0062 1520     		movs	r0, #21
 957              	.LVL51:
 407:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 958              		.loc 1 407 5 is_stmt 0 view .LVU244
 959 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 960              	.LVL52:
 961 0068 E9E7     		b	.L45
 962              	.L56:
 963 006a C046     		.align	2
 964              	.L55:
 965 006c 002C0140 		.word	1073818624
 966 0070 00040040 		.word	1073742848
 967 0074 00200040 		.word	1073750016
 968 0078 00440140 		.word	1073824768
 969 007c 00480140 		.word	1073825792
 970 0080 00100240 		.word	1073876992
 971 0084 FFFFFBFF 		.word	-262145
 972 0088 FFF7FFFF 		.word	-2049
 973 008c FFFEFFFF 		.word	-257
 974 0090 FFFFFDFF 		.word	-131073
 975              		.cfi_endproc
 976              	.LFE47:
 978              		.text
 979              	.Letext0:
 980              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 981              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 982              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 983              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 984              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 985              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 986              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 987              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 988              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 989              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 28


 990              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 991              		.file 13 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:81     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:88     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:186    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:192    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:199    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:245    .text.HAL_ADC_MspDeInit:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:252    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:259    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:398    .text.HAL_I2C_MspInit:00000080 $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:405    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:412    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:463    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:471    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:478    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:657    .text.HAL_TIM_Base_MspInit:000000b4 $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:667    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:674    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:848    .text.HAL_TIM_MspPostInit:000000ac $d
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:857    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:864    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccGTHMKx.s:965    .text.HAL_TIM_Base_MspDeInit:0000006c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
