{
  "module_name": "zr36050.h",
  "hash_id": "35904c8875b10c1b77390c97f861fd4043beebdd9aa5f4963bb5380a76a33cf5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/zoran/zr36050.h",
  "human_readable_source": " \n \n\n#ifndef ZR36050_H\n#define ZR36050_H\n\n#include \"videocodec.h\"\n\n \nstruct zr36050 {\n\tchar name[32];\n\tint num;\n\t \n\tstruct videocodec *codec;\n\t\n\t__u8 status1;\n\t\n\tint mode;\n\n\t__u16 width;\n\t__u16 height;\n\n\t__u16 bitrate_ctrl;\n\n\t__u32 total_code_vol;\n\t__u32 real_code_vol;\n\t__u16 max_block_vol;\n\n\t__u8 h_samp_ratio[8];\n\t__u8 v_samp_ratio[8];\n\t__u16 scalefact;\n\t__u16 dri;\n\n\t \n\tstruct jpeg_com_marker com;\n\tstruct jpeg_app_marker app;\n};\n\n \n#define ZR050_GO                  0x000\n#define ZR050_HARDWARE            0x002\n#define ZR050_MODE                0x003\n#define ZR050_OPTIONS             0x004\n#define ZR050_MBCV                0x005\n#define ZR050_MARKERS_EN          0x006\n#define ZR050_INT_REQ_0           0x007\n#define ZR050_INT_REQ_1           0x008\n#define ZR050_TCV_NET_HI          0x009\n#define ZR050_TCV_NET_MH          0x00a\n#define ZR050_TCV_NET_ML          0x00b\n#define ZR050_TCV_NET_LO          0x00c\n#define ZR050_TCV_DATA_HI         0x00d\n#define ZR050_TCV_DATA_MH         0x00e\n#define ZR050_TCV_DATA_ML         0x00f\n#define ZR050_TCV_DATA_LO         0x010\n#define ZR050_SF_HI               0x011\n#define ZR050_SF_LO               0x012\n#define ZR050_AF_HI               0x013\n#define ZR050_AF_M                0x014\n#define ZR050_AF_LO               0x015\n#define ZR050_ACV_HI              0x016\n#define ZR050_ACV_MH              0x017\n#define ZR050_ACV_ML              0x018\n#define ZR050_ACV_LO              0x019\n#define ZR050_ACT_HI              0x01a\n#define ZR050_ACT_MH              0x01b\n#define ZR050_ACT_ML              0x01c\n#define ZR050_ACT_LO              0x01d\n#define ZR050_ACV_TURN_HI         0x01e\n#define ZR050_ACV_TURN_MH         0x01f\n#define ZR050_ACV_TURN_ML         0x020\n#define ZR050_ACV_TURN_LO         0x021\n#define ZR050_STATUS_0            0x02e\n#define ZR050_STATUS_1            0x02f\n\n#define ZR050_SOF_IDX             0x040\n#define ZR050_SOS1_IDX            0x07a\n#define ZR050_SOS2_IDX            0x08a\n#define ZR050_SOS3_IDX            0x09a\n#define ZR050_SOS4_IDX            0x0aa\n#define ZR050_DRI_IDX             0x0c0\n#define ZR050_DNL_IDX             0x0c6\n#define ZR050_DQT_IDX             0x0cc\n#define ZR050_DHT_IDX             0x1d4\n#define ZR050_APP_IDX             0x380\n#define ZR050_COM_IDX             0x3c0\n\n \n\n#define ZR050_HW_BSWD                0x80\n#define ZR050_HW_MSTR                0x40\n#define ZR050_HW_DMA                 0x20\n#define ZR050_HW_CFIS_1_CLK          0x00\n#define ZR050_HW_CFIS_2_CLK          0x04\n#define ZR050_HW_CFIS_3_CLK          0x08\n#define ZR050_HW_CFIS_4_CLK          0x0C\n#define ZR050_HW_CFIS_5_CLK          0x10\n#define ZR050_HW_CFIS_6_CLK          0x14\n#define ZR050_HW_CFIS_7_CLK          0x18\n#define ZR050_HW_CFIS_8_CLK          0x1C\n#define ZR050_HW_BELE                0x01\n\n \n\n#define ZR050_MO_COMP                0x80\n#define ZR050_MO_ATP                 0x40\n#define ZR050_MO_PASS2               0x20\n#define ZR050_MO_TLM                 0x10\n#define ZR050_MO_DCONLY              0x08\n#define ZR050_MO_BRC                 0x04\n\n#define ZR050_MO_ATP                 0x40\n#define ZR050_MO_PASS2               0x20\n#define ZR050_MO_TLM                 0x10\n#define ZR050_MO_DCONLY              0x08\n\n \n\n#define ZR050_OP_NSCN_1              0x00\n#define ZR050_OP_NSCN_2              0x20\n#define ZR050_OP_NSCN_3              0x40\n#define ZR050_OP_NSCN_4              0x60\n#define ZR050_OP_NSCN_5              0x80\n#define ZR050_OP_NSCN_6              0xA0\n#define ZR050_OP_NSCN_7              0xC0\n#define ZR050_OP_NSCN_8              0xE0\n#define ZR050_OP_OVF                 0x10\n\n \n\n#define ZR050_ME_APP                 0x80\n#define ZR050_ME_COM                 0x40\n#define ZR050_ME_DRI                 0x20\n#define ZR050_ME_DQT                 0x10\n#define ZR050_ME_DHT                 0x08\n#define ZR050_ME_DNL                 0x04\n#define ZR050_ME_DQTI                0x02\n#define ZR050_ME_DHTI                0x01\n\n \n\n#define ZR050_ST_RST_MASK            0x20\n#define ZR050_ST_SOF_MASK            0x02\n#define ZR050_ST_SOS_MASK            0x02\n#define ZR050_ST_DATRDY_MASK         0x80\n#define ZR050_ST_MRKDET_MASK         0x40\n#define ZR050_ST_RFM_MASK            0x10\n#define ZR050_ST_RFD_MASK            0x08\n#define ZR050_ST_END_MASK            0x04\n#define ZR050_ST_TCVOVF_MASK         0x02\n#define ZR050_ST_DATOVF_MASK         0x01\n\n \n\n#define ZR050_Y_COMPONENT         0\n#define ZR050_U_COMPONENT         1\n#define ZR050_V_COMPONENT         2\n\nint zr36050_init_module(void);\nvoid zr36050_cleanup_module(void);\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}