
LAB03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a364  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002794  0800a510  0800a510  0001a510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cca4  0800cca4  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cca4  0800cca4  0001cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccac  0800ccac  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccac  0800ccac  0001ccac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccb0  0800ccb0  0001ccb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  0800ccb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00001e90  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00002404  20001fdc  20001fdc  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c1d  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000416e  00000000  00000000  00039d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f0  00000000  00000000  0003df08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001408  00000000  00000000  0003f4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002891d  00000000  00000000  00040900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d300  00000000  00000000  0006921d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e194e  00000000  00000000  0008651d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00167e6b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a78  00000000  00000000  00167ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000014c 	.word	0x2000014c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800a4f8 	.word	0x0800a4f8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000150 	.word	0x20000150
 80001e8:	0800a4f8 	.word	0x0800a4f8

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b974 	b.w	80004ec <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468e      	mov	lr, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14d      	bne.n	80002c6 <__udivmoddi4+0xaa>
 800022a:	428a      	cmp	r2, r1
 800022c:	4694      	mov	ip, r2
 800022e:	d969      	bls.n	8000304 <__udivmoddi4+0xe8>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b152      	cbz	r2, 800024c <__udivmoddi4+0x30>
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	f1c2 0120 	rsb	r1, r2, #32
 800023e:	fa20 f101 	lsr.w	r1, r0, r1
 8000242:	fa0c fc02 	lsl.w	ip, ip, r2
 8000246:	ea41 0e03 	orr.w	lr, r1, r3
 800024a:	4094      	lsls	r4, r2
 800024c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000250:	0c21      	lsrs	r1, r4, #16
 8000252:	fbbe f6f8 	udiv	r6, lr, r8
 8000256:	fa1f f78c 	uxth.w	r7, ip
 800025a:	fb08 e316 	mls	r3, r8, r6, lr
 800025e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000262:	fb06 f107 	mul.w	r1, r6, r7
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000272:	f080 811f 	bcs.w	80004b4 <__udivmoddi4+0x298>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 811c 	bls.w	80004b4 <__udivmoddi4+0x298>
 800027c:	3e02      	subs	r6, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0f8 	udiv	r0, r3, r8
 8000288:	fb08 3310 	mls	r3, r8, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 f707 	mul.w	r7, r0, r7
 8000294:	42a7      	cmp	r7, r4
 8000296:	d90a      	bls.n	80002ae <__udivmoddi4+0x92>
 8000298:	eb1c 0404 	adds.w	r4, ip, r4
 800029c:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a0:	f080 810a 	bcs.w	80004b8 <__udivmoddi4+0x29c>
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	f240 8107 	bls.w	80004b8 <__udivmoddi4+0x29c>
 80002aa:	4464      	add	r4, ip
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002b2:	1be4      	subs	r4, r4, r7
 80002b4:	2600      	movs	r6, #0
 80002b6:	b11d      	cbz	r5, 80002c0 <__udivmoddi4+0xa4>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c5 4300 	strd	r4, r3, [r5]
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xc2>
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	f000 80ef 	beq.w	80004ae <__udivmoddi4+0x292>
 80002d0:	2600      	movs	r6, #0
 80002d2:	e9c5 0100 	strd	r0, r1, [r5]
 80002d6:	4630      	mov	r0, r6
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f683 	clz	r6, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d14a      	bne.n	800037c <__udivmoddi4+0x160>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd4>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80f9 	bhi.w	80004e2 <__udivmoddi4+0x2c6>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	469e      	mov	lr, r3
 80002fa:	2d00      	cmp	r5, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa4>
 80002fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa4>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xec>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 8092 	bne.w	8000436 <__udivmoddi4+0x21a>
 8000312:	eba1 010c 	sub.w	r1, r1, ip
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2601      	movs	r6, #1
 8000320:	0c20      	lsrs	r0, r4, #16
 8000322:	fbb1 f3f7 	udiv	r3, r1, r7
 8000326:	fb07 1113 	mls	r1, r7, r3, r1
 800032a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032e:	fb0e f003 	mul.w	r0, lr, r3
 8000332:	4288      	cmp	r0, r1
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x12c>
 8000336:	eb1c 0101 	adds.w	r1, ip, r1
 800033a:	f103 38ff 	add.w	r8, r3, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x12a>
 8000340:	4288      	cmp	r0, r1
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000346:	4643      	mov	r3, r8
 8000348:	1a09      	subs	r1, r1, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000350:	fb07 1110 	mls	r1, r7, r0, r1
 8000354:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x156>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 31ff 	add.w	r1, r0, #4294967295
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x154>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000370:	4608      	mov	r0, r1
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800037a:	e79c      	b.n	80002b6 <__udivmoddi4+0x9a>
 800037c:	f1c6 0720 	rsb	r7, r6, #32
 8000380:	40b3      	lsls	r3, r6
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa20 f407 	lsr.w	r4, r0, r7
 800038e:	fa01 f306 	lsl.w	r3, r1, r6
 8000392:	431c      	orrs	r4, r3
 8000394:	40f9      	lsrs	r1, r7
 8000396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800039a:	fa00 f306 	lsl.w	r3, r0, r6
 800039e:	fbb1 f8f9 	udiv	r8, r1, r9
 80003a2:	0c20      	lsrs	r0, r4, #16
 80003a4:	fa1f fe8c 	uxth.w	lr, ip
 80003a8:	fb09 1118 	mls	r1, r9, r8, r1
 80003ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b0:	fb08 f00e 	mul.w	r0, r8, lr
 80003b4:	4288      	cmp	r0, r1
 80003b6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b8>
 80003bc:	eb1c 0101 	adds.w	r1, ip, r1
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2bc>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2bc>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4461      	add	r1, ip
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003dc:	fb09 1110 	mls	r1, r9, r0, r1
 80003e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e8:	458e      	cmp	lr, r1
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1e2>
 80003ec:	eb1c 0101 	adds.w	r1, ip, r1
 80003f0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2b4>
 80003f6:	458e      	cmp	lr, r1
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2b4>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4461      	add	r1, ip
 80003fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000402:	fba0 9402 	umull	r9, r4, r0, r2
 8000406:	eba1 010e 	sub.w	r1, r1, lr
 800040a:	42a1      	cmp	r1, r4
 800040c:	46c8      	mov	r8, r9
 800040e:	46a6      	mov	lr, r4
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x2a4>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x2a0>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x212>
 8000416:	ebb3 0208 	subs.w	r2, r3, r8
 800041a:	eb61 010e 	sbc.w	r1, r1, lr
 800041e:	fa01 f707 	lsl.w	r7, r1, r7
 8000422:	fa22 f306 	lsr.w	r3, r2, r6
 8000426:	40f1      	lsrs	r1, r6
 8000428:	431f      	orrs	r7, r3
 800042a:	e9c5 7100 	strd	r7, r1, [r5]
 800042e:	2600      	movs	r6, #0
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	f1c2 0320 	rsb	r3, r2, #32
 800043a:	40d8      	lsrs	r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa21 f303 	lsr.w	r3, r1, r3
 8000444:	4091      	lsls	r1, r2
 8000446:	4301      	orrs	r1, r0
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3610 	mls	r6, r7, r0, r3
 8000458:	0c0b      	lsrs	r3, r1, #16
 800045a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045e:	fb00 f60e 	mul.w	r6, r0, lr
 8000462:	429e      	cmp	r6, r3
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x260>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b8>
 8000474:	429e      	cmp	r6, r3
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b8>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1b9b      	subs	r3, r3, r6
 800047e:	b289      	uxth	r1, r1
 8000480:	fbb3 f6f7 	udiv	r6, r3, r7
 8000484:	fb07 3316 	mls	r3, r7, r6, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb06 f30e 	mul.w	r3, r6, lr
 8000490:	428b      	cmp	r3, r1
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x28a>
 8000494:	eb1c 0101 	adds.w	r1, ip, r1
 8000498:	f106 38ff 	add.w	r8, r6, #4294967295
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2b0>
 80004a2:	3e02      	subs	r6, #2
 80004a4:	4461      	add	r1, ip
 80004a6:	1ac9      	subs	r1, r1, r3
 80004a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0x104>
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e705      	b.n	80002c0 <__udivmoddi4+0xa4>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e3      	b.n	8000280 <__udivmoddi4+0x64>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6f8      	b.n	80002ae <__udivmoddi4+0x92>
 80004bc:	454b      	cmp	r3, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f8>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f8>
 80004cc:	4646      	mov	r6, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x28a>
 80004d0:	4620      	mov	r0, r4
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1e2>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x260>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b8>
 80004dc:	3b02      	subs	r3, #2
 80004de:	4461      	add	r1, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x12c>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e709      	b.n	80002fa <__udivmoddi4+0xde>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x156>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f001 fbd6 	bl	8001ca4 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_Init();
 80004f8:	f000 fd72 	bl	8000fe0 <BSP_LCD_Init>
  BSP_SDRAM_Init();
 80004fc:	f001 fa08 	bl	8001910 <BSP_SDRAM_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f8ac 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 f914 	bl	8000730 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000508:	f009 fa8c 	bl	8009a24 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 800050c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000510:	2001      	movs	r0, #1
 8000512:	f000 fde7 	bl	80010e4 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);//select on which layer we write
 8000516:	2001      	movs	r0, #1
 8000518:	f000 fe48 	bl	80011ac <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();//turn on LCD
 800051c:	f000 fffa 	bl	8001514 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLACK);//clear the LCD on blue s
 8000520:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000524:	f000 feb4 	bl	8001290 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);//set text background color
 8000528:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800052c:	f000 fe66 	bl	80011fc <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);//set text color
 8000530:	f04f 30ff 	mov.w	r0, #4294967295
 8000534:	f000 fe4a 	bl	80011cc <BSP_LCD_SetTextColor>

  BSP_LCD_DisplayStringAtLine(1, (uint8_t*) "Good evening, it's too");
 8000538:	493b      	ldr	r1, [pc, #236]	; (8000628 <main+0x138>)
 800053a:	2001      	movs	r0, #1
 800053c:	f000 ffd2 	bl	80014e4 <BSP_LCD_DisplayStringAtLine>
  BSP_LCD_DisplayStringAtLine(2, (uint8_t*) "dark here");
 8000540:	493a      	ldr	r1, [pc, #232]	; (800062c <main+0x13c>)
 8000542:	2002      	movs	r0, #2
 8000544:	f000 ffce 	bl	80014e4 <BSP_LCD_DisplayStringAtLine>
  {
    /* USER CODE END WHILE */


    /* USER CODE BEGIN 3 */
	  if (flag == 1){
 8000548:	4b39      	ldr	r3, [pc, #228]	; (8000630 <main+0x140>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d167      	bne.n	8000620 <main+0x130>
		  if (strncmp((const char*) Rx_buffer, "Hello STM", 9) == 0) {
 8000550:	4b38      	ldr	r3, [pc, #224]	; (8000634 <main+0x144>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2209      	movs	r2, #9
 8000556:	4938      	ldr	r1, [pc, #224]	; (8000638 <main+0x148>)
 8000558:	4618      	mov	r0, r3
 800055a:	f009 ffb9 	bl	800a4d0 <strncmp>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d107      	bne.n	8000574 <main+0x84>
			  BSP_LCD_DisplayStringAtLine(3, (uint8_t*) "Do you want to turn on");
 8000564:	4935      	ldr	r1, [pc, #212]	; (800063c <main+0x14c>)
 8000566:	2003      	movs	r0, #3
 8000568:	f000 ffbc 	bl	80014e4 <BSP_LCD_DisplayStringAtLine>
			  BSP_LCD_DisplayStringAtLine(4, (uint8_t*) "light");
 800056c:	4934      	ldr	r1, [pc, #208]	; (8000640 <main+0x150>)
 800056e:	2004      	movs	r0, #4
 8000570:	f000 ffb8 	bl	80014e4 <BSP_LCD_DisplayStringAtLine>

		  }
		  if (strncmp((const char*) Rx_buffer, "Turn on LED 3", 13) == 0) {
 8000574:	4b2f      	ldr	r3, [pc, #188]	; (8000634 <main+0x144>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	220d      	movs	r2, #13
 800057a:	4932      	ldr	r1, [pc, #200]	; (8000644 <main+0x154>)
 800057c:	4618      	mov	r0, r3
 800057e:	f009 ffa7 	bl	800a4d0 <strncmp>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d105      	bne.n	8000594 <main+0xa4>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800058e:	482e      	ldr	r0, [pc, #184]	; (8000648 <main+0x158>)
 8000590:	f002 fb30 	bl	8002bf4 <HAL_GPIO_WritePin>

		  }
		  if (strncmp((const char*) Rx_buffer, "Turn on LED 4", 13) == 0) {
 8000594:	4b27      	ldr	r3, [pc, #156]	; (8000634 <main+0x144>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	220d      	movs	r2, #13
 800059a:	492c      	ldr	r1, [pc, #176]	; (800064c <main+0x15c>)
 800059c:	4618      	mov	r0, r3
 800059e:	f009 ff97 	bl	800a4d0 <strncmp>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d105      	bne.n	80005b4 <main+0xc4>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, 1);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ae:	4826      	ldr	r0, [pc, #152]	; (8000648 <main+0x158>)
 80005b0:	f002 fb20 	bl	8002bf4 <HAL_GPIO_WritePin>
		  }
		  if (strncmp((const char*) Rx_buffer, "Turn off LED 3", 14) == 0) {
 80005b4:	4b1f      	ldr	r3, [pc, #124]	; (8000634 <main+0x144>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	220e      	movs	r2, #14
 80005ba:	4925      	ldr	r1, [pc, #148]	; (8000650 <main+0x160>)
 80005bc:	4618      	mov	r0, r3
 80005be:	f009 ff87 	bl	800a4d0 <strncmp>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d105      	bne.n	80005d4 <main+0xe4>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ce:	481e      	ldr	r0, [pc, #120]	; (8000648 <main+0x158>)
 80005d0:	f002 fb10 	bl	8002bf4 <HAL_GPIO_WritePin>

		  }
		  if (strncmp((const char*) Rx_buffer, "Turn off LED 4", 14) == 0) {
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <main+0x144>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	220e      	movs	r2, #14
 80005da:	491e      	ldr	r1, [pc, #120]	; (8000654 <main+0x164>)
 80005dc:	4618      	mov	r0, r3
 80005de:	f009 ff77 	bl	800a4d0 <strncmp>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d105      	bne.n	80005f4 <main+0x104>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, 0);
 80005e8:	2200      	movs	r2, #0
 80005ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ee:	4816      	ldr	r0, [pc, #88]	; (8000648 <main+0x158>)
 80005f0:	f002 fb00 	bl	8002bf4 <HAL_GPIO_WritePin>
		  }
		  if (strncmp((const char*) Rx_buffer, "Good night", 10) == 0) {
 80005f4:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <main+0x144>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	220a      	movs	r2, #10
 80005fa:	4917      	ldr	r1, [pc, #92]	; (8000658 <main+0x168>)
 80005fc:	4618      	mov	r0, r3
 80005fe:	f009 ff67 	bl	800a4d0 <strncmp>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d10b      	bne.n	8000620 <main+0x130>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, 0);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060e:	480e      	ldr	r0, [pc, #56]	; (8000648 <main+0x158>)
 8000610:	f002 faf0 	bl	8002bf4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800061a:	480b      	ldr	r0, [pc, #44]	; (8000648 <main+0x158>)
 800061c:	f002 faea 	bl	8002bf4 <HAL_GPIO_WritePin>
		  }
	  }
	  flag = 0;
 8000620:	4b03      	ldr	r3, [pc, #12]	; (8000630 <main+0x140>)
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
	  if (flag == 1){
 8000626:	e78f      	b.n	8000548 <main+0x58>
 8000628:	0800a510 	.word	0x0800a510
 800062c:	0800a528 	.word	0x0800a528
 8000630:	2000016c 	.word	0x2000016c
 8000634:	20000168 	.word	0x20000168
 8000638:	0800a534 	.word	0x0800a534
 800063c:	0800a540 	.word	0x0800a540
 8000640:	0800a558 	.word	0x0800a558
 8000644:	0800a560 	.word	0x0800a560
 8000648:	40021800 	.word	0x40021800
 800064c:	0800a570 	.word	0x0800a570
 8000650:	0800a580 	.word	0x0800a580
 8000654:	0800a590 	.word	0x0800a590
 8000658:	0800a5a0 	.word	0x0800a5a0

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	; 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	2230      	movs	r2, #48	; 0x30
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f009 ff28 	bl	800a4c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000680:	2300      	movs	r3, #0
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	4b28      	ldr	r3, [pc, #160]	; (8000728 <SystemClock_Config+0xcc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	4a27      	ldr	r2, [pc, #156]	; (8000728 <SystemClock_Config+0xcc>)
 800068a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068e:	6413      	str	r3, [r2, #64]	; 0x40
 8000690:	4b25      	ldr	r3, [pc, #148]	; (8000728 <SystemClock_Config+0xcc>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	4b22      	ldr	r3, [pc, #136]	; (800072c <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a21      	ldr	r2, [pc, #132]	; (800072c <SystemClock_Config+0xd0>)
 80006a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b1f      	ldr	r3, [pc, #124]	; (800072c <SystemClock_Config+0xd0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b8:	2301      	movs	r3, #1
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c2:	2302      	movs	r3, #2
 80006c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006cc:	2308      	movs	r3, #8
 80006ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006da:	2307      	movs	r3, #7
 80006dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	4618      	mov	r0, r3
 80006e4:	f003 fff6 	bl	80046d4 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ee:	f000 f87f 	bl	80007f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	230f      	movs	r3, #15
 80006f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2302      	movs	r3, #2
 80006f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000702:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000704:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000708:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	2105      	movs	r1, #5
 8000710:	4618      	mov	r0, r3
 8000712:	f004 fa57 	bl	8004bc4 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800071c:	f000 f868 	bl	80007f0 <Error_Handler>
  }
}
 8000720:	bf00      	nop
 8000722:	3750      	adds	r7, #80	; 0x50
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b08a      	sub	sp, #40	; 0x28
 8000734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	4b27      	ldr	r3, [pc, #156]	; (80007e8 <MX_GPIO_Init+0xb8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	4a26      	ldr	r2, [pc, #152]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000754:	6313      	str	r3, [r2, #48]	; 0x30
 8000756:	4b24      	ldr	r3, [pc, #144]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800075e:	613b      	str	r3, [r7, #16]
 8000760:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	4b20      	ldr	r3, [pc, #128]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a1f      	ldr	r2, [pc, #124]	; (80007e8 <MX_GPIO_Init+0xb8>)
 800076c:	f043 0302 	orr.w	r3, r3, #2
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0302 	and.w	r3, r3, #2
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a18      	ldr	r2, [pc, #96]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <MX_GPIO_Init+0xb8>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <MX_GPIO_Init+0xb8>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4a11      	ldr	r2, [pc, #68]	; (80007e8 <MX_GPIO_Init+0xb8>)
 80007a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_GPIO_Init+0xb8>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <MX_GPIO_Init+0xbc>)
 80007be:	f002 fa19 	bl	8002bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80007c2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80007c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d0:	2302      	movs	r3, #2
 80007d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4619      	mov	r1, r3
 80007da:	4804      	ldr	r0, [pc, #16]	; (80007ec <MX_GPIO_Init+0xbc>)
 80007dc:	f002 f85e 	bl	800289c <HAL_GPIO_Init>

}
 80007e0:	bf00      	nop
 80007e2:	3728      	adds	r7, #40	; 0x28
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40021800 	.word	0x40021800

080007f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f4:	b672      	cpsid	i
}
 80007f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f8:	e7fe      	b.n	80007f8 <Error_Handler+0x8>
	...

080007fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <HAL_MspInit+0x4c>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <HAL_MspInit+0x4c>)
 800080c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000810:	6453      	str	r3, [r2, #68]	; 0x44
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	4a08      	ldr	r2, [pc, #32]	; (8000848 <HAL_MspInit+0x4c>)
 8000828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800082c:	6413      	str	r3, [r2, #64]	; 0x40
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000850:	e7fe      	b.n	8000850 <NMI_Handler+0x4>

08000852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000856:	e7fe      	b.n	8000856 <HardFault_Handler+0x4>

08000858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800085c:	e7fe      	b.n	800085c <MemManage_Handler+0x4>

0800085e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <BusFault_Handler+0x4>

08000864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <UsageFault_Handler+0x4>

0800086a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000898:	f001 fa56 	bl	8001d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <OTG_HS_IRQHandler+0x10>)
 80008a6:	f002 fde8 	bl	800347a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	200018b0 	.word	0x200018b0

080008b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <SystemInit+0x20>)
 80008ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008be:	4a05      	ldr	r2, [pc, #20]	; (80008d4 <SystemInit+0x20>)
 80008c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80008d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000910 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008dc:	480d      	ldr	r0, [pc, #52]	; (8000914 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80008de:	490e      	ldr	r1, [pc, #56]	; (8000918 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80008e0:	4a0e      	ldr	r2, [pc, #56]	; (800091c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e4:	e002      	b.n	80008ec <LoopCopyDataInit>

080008e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ea:	3304      	adds	r3, #4

080008ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f0:	d3f9      	bcc.n	80008e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f2:	4a0b      	ldr	r2, [pc, #44]	; (8000920 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008f4:	4c0b      	ldr	r4, [pc, #44]	; (8000924 <LoopFillZerobss+0x26>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f8:	e001      	b.n	80008fe <LoopFillZerobss>

080008fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008fc:	3204      	adds	r2, #4

080008fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000900:	d3fb      	bcc.n	80008fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000902:	f7ff ffd7 	bl	80008b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000906:	f009 fdb7 	bl	800a478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800090a:	f7ff fdf1 	bl	80004f0 <main>
  bx  lr    
 800090e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000910:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000914:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000918:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 800091c:	0800ccb4 	.word	0x0800ccb4
  ldr r2, =_sbss
 8000920:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000924:	20001fdc 	.word	0x20001fdc

08000928 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000928:	e7fe      	b.n	8000928 <ADC_IRQHandler>

0800092a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800092e:	f000 fa5d 	bl	8000dec <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000932:	20ca      	movs	r0, #202	; 0xca
 8000934:	f000 f95d 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000938:	20c3      	movs	r0, #195	; 0xc3
 800093a:	f000 f967 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800093e:	2008      	movs	r0, #8
 8000940:	f000 f964 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000944:	2050      	movs	r0, #80	; 0x50
 8000946:	f000 f961 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800094a:	20cf      	movs	r0, #207	; 0xcf
 800094c:	f000 f951 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000950:	2000      	movs	r0, #0
 8000952:	f000 f95b 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000956:	20c1      	movs	r0, #193	; 0xc1
 8000958:	f000 f958 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x30);
 800095c:	2030      	movs	r0, #48	; 0x30
 800095e:	f000 f955 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000962:	20ed      	movs	r0, #237	; 0xed
 8000964:	f000 f945 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8000968:	2064      	movs	r0, #100	; 0x64
 800096a:	f000 f94f 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800096e:	2003      	movs	r0, #3
 8000970:	f000 f94c 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000974:	2012      	movs	r0, #18
 8000976:	f000 f949 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800097a:	2081      	movs	r0, #129	; 0x81
 800097c:	f000 f946 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000980:	20e8      	movs	r0, #232	; 0xe8
 8000982:	f000 f936 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000986:	2085      	movs	r0, #133	; 0x85
 8000988:	f000 f940 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800098c:	2000      	movs	r0, #0
 800098e:	f000 f93d 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000992:	2078      	movs	r0, #120	; 0x78
 8000994:	f000 f93a 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8000998:	20cb      	movs	r0, #203	; 0xcb
 800099a:	f000 f92a 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800099e:	2039      	movs	r0, #57	; 0x39
 80009a0:	f000 f934 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80009a4:	202c      	movs	r0, #44	; 0x2c
 80009a6:	f000 f931 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80009aa:	2000      	movs	r0, #0
 80009ac:	f000 f92e 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80009b0:	2034      	movs	r0, #52	; 0x34
 80009b2:	f000 f92b 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80009b6:	2002      	movs	r0, #2
 80009b8:	f000 f928 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80009bc:	20f7      	movs	r0, #247	; 0xf7
 80009be:	f000 f918 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80009c2:	2020      	movs	r0, #32
 80009c4:	f000 f922 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80009c8:	20ea      	movs	r0, #234	; 0xea
 80009ca:	f000 f912 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 f91c 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80009d4:	2000      	movs	r0, #0
 80009d6:	f000 f919 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80009da:	20b1      	movs	r0, #177	; 0xb1
 80009dc:	f000 f909 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 f913 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80009e6:	201b      	movs	r0, #27
 80009e8:	f000 f910 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80009ec:	20b6      	movs	r0, #182	; 0xb6
 80009ee:	f000 f900 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80009f2:	200a      	movs	r0, #10
 80009f4:	f000 f90a 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80009f8:	20a2      	movs	r0, #162	; 0xa2
 80009fa:	f000 f907 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80009fe:	20c0      	movs	r0, #192	; 0xc0
 8000a00:	f000 f8f7 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000a04:	2010      	movs	r0, #16
 8000a06:	f000 f901 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8000a0a:	20c1      	movs	r0, #193	; 0xc1
 8000a0c:	f000 f8f1 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8000a10:	2010      	movs	r0, #16
 8000a12:	f000 f8fb 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8000a16:	20c5      	movs	r0, #197	; 0xc5
 8000a18:	f000 f8eb 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8000a1c:	2045      	movs	r0, #69	; 0x45
 8000a1e:	f000 f8f5 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8000a22:	2015      	movs	r0, #21
 8000a24:	f000 f8f2 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8000a28:	20c7      	movs	r0, #199	; 0xc7
 8000a2a:	f000 f8e2 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000a2e:	2090      	movs	r0, #144	; 0x90
 8000a30:	f000 f8ec 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8000a34:	2036      	movs	r0, #54	; 0x36
 8000a36:	f000 f8dc 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8000a3a:	20c8      	movs	r0, #200	; 0xc8
 8000a3c:	f000 f8e6 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8000a40:	20f2      	movs	r0, #242	; 0xf2
 8000a42:	f000 f8d6 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000a46:	2000      	movs	r0, #0
 8000a48:	f000 f8e0 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8000a4c:	20b0      	movs	r0, #176	; 0xb0
 8000a4e:	f000 f8d0 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8000a52:	20c2      	movs	r0, #194	; 0xc2
 8000a54:	f000 f8da 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000a58:	20b6      	movs	r0, #182	; 0xb6
 8000a5a:	f000 f8ca 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000a5e:	200a      	movs	r0, #10
 8000a60:	f000 f8d4 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8000a64:	20a7      	movs	r0, #167	; 0xa7
 8000a66:	f000 f8d1 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8000a6a:	2027      	movs	r0, #39	; 0x27
 8000a6c:	f000 f8ce 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000a70:	2004      	movs	r0, #4
 8000a72:	f000 f8cb 	bl	8000c0c <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8000a76:	202a      	movs	r0, #42	; 0x2a
 8000a78:	f000 f8bb 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 f8c5 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000a82:	2000      	movs	r0, #0
 8000a84:	f000 f8c2 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f000 f8bf 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8000a8e:	20ef      	movs	r0, #239	; 0xef
 8000a90:	f000 f8bc 	bl	8000c0c <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8000a94:	202b      	movs	r0, #43	; 0x2b
 8000a96:	f000 f8ac 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f000 f8b6 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 f8b3 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f000 f8b0 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8000aac:	203f      	movs	r0, #63	; 0x3f
 8000aae:	f000 f8ad 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8000ab2:	20f6      	movs	r0, #246	; 0xf6
 8000ab4:	f000 f89d 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f000 f8a7 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 f8a4 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8000ac4:	2006      	movs	r0, #6
 8000ac6:	f000 f8a1 	bl	8000c0c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8000aca:	202c      	movs	r0, #44	; 0x2c
 8000acc:	f000 f891 	bl	8000bf2 <ili9341_WriteReg>
  LCD_Delay(200);
 8000ad0:	20c8      	movs	r0, #200	; 0xc8
 8000ad2:	f000 fa79 	bl	8000fc8 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8000ad6:	2026      	movs	r0, #38	; 0x26
 8000ad8:	f000 f88b 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f000 f895 	bl	8000c0c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8000ae2:	20e0      	movs	r0, #224	; 0xe0
 8000ae4:	f000 f885 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8000ae8:	200f      	movs	r0, #15
 8000aea:	f000 f88f 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8000aee:	2029      	movs	r0, #41	; 0x29
 8000af0:	f000 f88c 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8000af4:	2024      	movs	r0, #36	; 0x24
 8000af6:	f000 f889 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000afa:	200c      	movs	r0, #12
 8000afc:	f000 f886 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8000b00:	200e      	movs	r0, #14
 8000b02:	f000 f883 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000b06:	2009      	movs	r0, #9
 8000b08:	f000 f880 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8000b0c:	204e      	movs	r0, #78	; 0x4e
 8000b0e:	f000 f87d 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000b12:	2078      	movs	r0, #120	; 0x78
 8000b14:	f000 f87a 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8000b18:	203c      	movs	r0, #60	; 0x3c
 8000b1a:	f000 f877 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000b1e:	2009      	movs	r0, #9
 8000b20:	f000 f874 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8000b24:	2013      	movs	r0, #19
 8000b26:	f000 f871 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000b2a:	2005      	movs	r0, #5
 8000b2c:	f000 f86e 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8000b30:	2017      	movs	r0, #23
 8000b32:	f000 f86b 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000b36:	2011      	movs	r0, #17
 8000b38:	f000 f868 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f000 f865 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8000b42:	20e1      	movs	r0, #225	; 0xe1
 8000b44:	f000 f855 	bl	8000bf2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f000 f85f 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8000b4e:	2016      	movs	r0, #22
 8000b50:	f000 f85c 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000b54:	201b      	movs	r0, #27
 8000b56:	f000 f859 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000b5a:	2004      	movs	r0, #4
 8000b5c:	f000 f856 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000b60:	2011      	movs	r0, #17
 8000b62:	f000 f853 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8000b66:	2007      	movs	r0, #7
 8000b68:	f000 f850 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8000b6c:	2031      	movs	r0, #49	; 0x31
 8000b6e:	f000 f84d 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8000b72:	2033      	movs	r0, #51	; 0x33
 8000b74:	f000 f84a 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8000b78:	2042      	movs	r0, #66	; 0x42
 8000b7a:	f000 f847 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000b7e:	2005      	movs	r0, #5
 8000b80:	f000 f844 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000b84:	200c      	movs	r0, #12
 8000b86:	f000 f841 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8000b8a:	200a      	movs	r0, #10
 8000b8c:	f000 f83e 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8000b90:	2028      	movs	r0, #40	; 0x28
 8000b92:	f000 f83b 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8000b96:	202f      	movs	r0, #47	; 0x2f
 8000b98:	f000 f838 	bl	8000c0c <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8000b9c:	200f      	movs	r0, #15
 8000b9e:	f000 f835 	bl	8000c0c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8000ba2:	2011      	movs	r0, #17
 8000ba4:	f000 f825 	bl	8000bf2 <ili9341_WriteReg>
  LCD_Delay(200);
 8000ba8:	20c8      	movs	r0, #200	; 0xc8
 8000baa:	f000 fa0d 	bl	8000fc8 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8000bae:	2029      	movs	r0, #41	; 0x29
 8000bb0:	f000 f81f 	bl	8000bf2 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8000bb4:	202c      	movs	r0, #44	; 0x2c
 8000bb6:	f000 f81c 	bl	8000bf2 <ili9341_WriteReg>
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8000bc2:	f000 f913 	bl	8000dec <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8000bc6:	2103      	movs	r1, #3
 8000bc8:	20d3      	movs	r0, #211	; 0xd3
 8000bca:	f000 f82c 	bl	8000c26 <ili9341_ReadData>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	b29b      	uxth	r3, r3
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8000bda:	2029      	movs	r0, #41	; 0x29
 8000bdc:	f000 f809 	bl	8000bf2 <ili9341_WriteReg>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8000be8:	2028      	movs	r0, #40	; 0x28
 8000bea:	f000 f802 	bl	8000bf2 <ili9341_WriteReg>
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f98e 	bl	8000f20 <LCD_IO_WriteReg>
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8000c16:	88fb      	ldrh	r3, [r7, #6]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 f95f 	bl	8000edc <LCD_IO_WriteData>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	460a      	mov	r2, r1
 8000c30:	80fb      	strh	r3, [r7, #6]
 8000c32:	4613      	mov	r3, r2
 8000c34:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8000c36:	797a      	ldrb	r2, [r7, #5]
 8000c38:	88fb      	ldrh	r3, [r7, #6]
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 f991 	bl	8000f64 <LCD_IO_ReadData>
 8000c42:	4603      	mov	r3, r0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8000c50:	23f0      	movs	r3, #240	; 0xf0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8000c60:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
	...

08000c70 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000c74:	4819      	ldr	r0, [pc, #100]	; (8000cdc <SPIx_Init+0x6c>)
 8000c76:	f005 f8ac 	bl	8005dd2 <HAL_SPI_GetState>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d12b      	bne.n	8000cd8 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <SPIx_Init+0x6c>)
 8000c82:	4a17      	ldr	r2, [pc, #92]	; (8000ce0 <SPIx_Init+0x70>)
 8000c84:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <SPIx_Init+0x6c>)
 8000c88:	2218      	movs	r2, #24
 8000c8a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000c8c:	4b13      	ldr	r3, [pc, #76]	; (8000cdc <SPIx_Init+0x6c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000c92:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <SPIx_Init+0x6c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000c98:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <SPIx_Init+0x6c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <SPIx_Init+0x6c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000ca4:	4b0d      	ldr	r3, [pc, #52]	; (8000cdc <SPIx_Init+0x6c>)
 8000ca6:	2207      	movs	r2, #7
 8000ca8:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000caa:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <SPIx_Init+0x6c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <SPIx_Init+0x6c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000cb6:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <SPIx_Init+0x6c>)
 8000cb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cbc:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <SPIx_Init+0x6c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <SPIx_Init+0x6c>)
 8000cc6:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cca:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8000ccc:	4803      	ldr	r0, [pc, #12]	; (8000cdc <SPIx_Init+0x6c>)
 8000cce:	f000 f853 	bl	8000d78 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000cd2:	4802      	ldr	r0, [pc, #8]	; (8000cdc <SPIx_Init+0x6c>)
 8000cd4:	f004 fbc9 	bl	800546a <HAL_SPI_Init>
  } 
}
 8000cd8:	bf00      	nop
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20000170 	.word	0x20000170
 8000ce0:	40015000 	.word	0x40015000

08000ce4 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <SPIx_Read+0x38>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f107 0108 	add.w	r1, r7, #8
 8000cfe:	4808      	ldr	r0, [pc, #32]	; (8000d20 <SPIx_Read+0x3c>)
 8000d00:	f004 fdb4 	bl	800586c <HAL_SPI_Receive>
 8000d04:	4603      	mov	r3, r0
 8000d06:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8000d0e:	f000 f827 	bl	8000d60 <SPIx_Error>
  }
  
  return readvalue;
 8000d12:	68bb      	ldr	r3, [r7, #8]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	2000003c 	.word	0x2000003c
 8000d20:	20000170 	.word	0x20000170

08000d24 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <SPIx_Write+0x34>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	1db9      	adds	r1, r7, #6
 8000d38:	2201      	movs	r2, #1
 8000d3a:	4808      	ldr	r0, [pc, #32]	; (8000d5c <SPIx_Write+0x38>)
 8000d3c:	f004 fc5a 	bl	80055f4 <HAL_SPI_Transmit>
 8000d40:	4603      	mov	r3, r0
 8000d42:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8000d4a:	f000 f809 	bl	8000d60 <SPIx_Error>
  }
}
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	2000003c 	.word	0x2000003c
 8000d5c:	20000170 	.word	0x20000170

08000d60 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000d64:	4803      	ldr	r0, [pc, #12]	; (8000d74 <SPIx_Error+0x14>)
 8000d66:	f004 fc09 	bl	800557c <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8000d6a:	f7ff ff81 	bl	8000c70 <SPIx_Init>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000170 	.word	0x20000170

08000d78 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	; 0x28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d88:	4a16      	ldr	r2, [pc, #88]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d8e:	6453      	str	r3, [r2, #68]	; 0x44
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da4:	4a0f      	ldr	r2, [pc, #60]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000da6:	f043 0320 	orr.w	r3, r3, #32
 8000daa:	6313      	str	r3, [r2, #48]	; 0x30
 8000dac:	4b0d      	ldr	r3, [pc, #52]	; (8000de4 <SPIx_MspInit+0x6c>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db0:	f003 0320 	and.w	r3, r3, #32
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8000db8:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8000dca:	2305      	movs	r3, #5
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8000dce:	f107 0314 	add.w	r3, r7, #20
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <SPIx_MspInit+0x70>)
 8000dd6:	f001 fd61 	bl	800289c <HAL_GPIO_Init>
}
 8000dda:	bf00      	nop
 8000ddc:	3728      	adds	r7, #40	; 0x28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40023800 	.word	0x40023800
 8000de8:	40021400 	.word	0x40021400

08000dec <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8000df2:	4b36      	ldr	r3, [pc, #216]	; (8000ecc <LCD_IO_Init+0xe0>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d164      	bne.n	8000ec4 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8000dfa:	4b34      	ldr	r3, [pc, #208]	; (8000ecc <LCD_IO_Init+0xe0>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000e00:	2300      	movs	r3, #0
 8000e02:	60bb      	str	r3, [r7, #8]
 8000e04:	4b32      	ldr	r3, [pc, #200]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e08:	4a31      	ldr	r2, [pc, #196]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e0a:	f043 0308 	orr.w	r3, r3, #8
 8000e0e:	6313      	str	r3, [r2, #48]	; 0x30
 8000e10:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e14:	f003 0308 	and.w	r3, r3, #8
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000e1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	4619      	mov	r1, r3
 8000e34:	4827      	ldr	r0, [pc, #156]	; (8000ed4 <LCD_IO_Init+0xe8>)
 8000e36:	f001 fd31 	bl	800289c <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b24      	ldr	r3, [pc, #144]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	4a23      	ldr	r2, [pc, #140]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e44:	f043 0308 	orr.w	r3, r3, #8
 8000e48:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4a:	4b21      	ldr	r3, [pc, #132]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	f003 0308 	and.w	r3, r3, #8
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8000e56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000e64:	2302      	movs	r3, #2
 8000e66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4819      	ldr	r0, [pc, #100]	; (8000ed4 <LCD_IO_Init+0xe8>)
 8000e70:	f001 fd14 	bl	800289c <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000e74:	2300      	movs	r3, #0
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7c:	4a14      	ldr	r2, [pc, #80]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6313      	str	r3, [r2, #48]	; 0x30
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <LCD_IO_Init+0xe4>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8000e90:	2304      	movs	r3, #4
 8000e92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <LCD_IO_Init+0xec>)
 8000ea8:	f001 fcf8 	bl	800289c <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8000eac:	2200      	movs	r2, #0
 8000eae:	2104      	movs	r1, #4
 8000eb0:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <LCD_IO_Init+0xec>)
 8000eb2:	f001 fe9f 	bl	8002bf4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	2104      	movs	r1, #4
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <LCD_IO_Init+0xec>)
 8000ebc:	f001 fe9a 	bl	8002bf4 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8000ec0:	f7ff fed6 	bl	8000c70 <SPIx_Init>
  }
}
 8000ec4:	bf00      	nop
 8000ec6:	3720      	adds	r7, #32
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200001c8 	.word	0x200001c8
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40020c00 	.word	0x40020c00
 8000ed8:	40020800 	.word	0x40020800

08000edc <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eec:	480a      	ldr	r0, [pc, #40]	; (8000f18 <LCD_IO_WriteData+0x3c>)
 8000eee:	f001 fe81 	bl	8002bf4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	4809      	ldr	r0, [pc, #36]	; (8000f1c <LCD_IO_WriteData+0x40>)
 8000ef8:	f001 fe7c 	bl	8002bf4 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8000efc:	88fb      	ldrh	r3, [r7, #6]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ff10 	bl	8000d24 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000f04:	2201      	movs	r2, #1
 8000f06:	2104      	movs	r1, #4
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <LCD_IO_WriteData+0x40>)
 8000f0a:	f001 fe73 	bl	8002bf4 <HAL_GPIO_WritePin>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40020c00 	.word	0x40020c00
 8000f1c:	40020800 	.word	0x40020800

08000f20 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f30:	480a      	ldr	r0, [pc, #40]	; (8000f5c <LCD_IO_WriteReg+0x3c>)
 8000f32:	f001 fe5f 	bl	8002bf4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8000f36:	2200      	movs	r2, #0
 8000f38:	2104      	movs	r1, #4
 8000f3a:	4809      	ldr	r0, [pc, #36]	; (8000f60 <LCD_IO_WriteReg+0x40>)
 8000f3c:	f001 fe5a 	bl	8002bf4 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff feed 	bl	8000d24 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2104      	movs	r1, #4
 8000f4e:	4804      	ldr	r0, [pc, #16]	; (8000f60 <LCD_IO_WriteReg+0x40>)
 8000f50:	f001 fe50 	bl	8002bf4 <HAL_GPIO_WritePin>
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40020c00 	.word	0x40020c00
 8000f60:	40020800 	.word	0x40020800

08000f64 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	460a      	mov	r2, r1
 8000f6e:	80fb      	strh	r3, [r7, #6]
 8000f70:	4613      	mov	r3, r2
 8000f72:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	4810      	ldr	r0, [pc, #64]	; (8000fc0 <LCD_IO_ReadData+0x5c>)
 8000f7e:	f001 fe39 	bl	8002bf4 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000f82:	2200      	movs	r2, #0
 8000f84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f88:	480e      	ldr	r0, [pc, #56]	; (8000fc4 <LCD_IO_ReadData+0x60>)
 8000f8a:	f001 fe33 	bl	8002bf4 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fec7 	bl	8000d24 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8000f96:	797b      	ldrb	r3, [r7, #5]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fea3 	bl	8000ce4 <SPIx_Read>
 8000f9e:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <LCD_IO_ReadData+0x60>)
 8000fa8:	f001 fe24 	bl	8002bf4 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000fac:	2201      	movs	r2, #1
 8000fae:	2104      	movs	r1, #4
 8000fb0:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <LCD_IO_ReadData+0x5c>)
 8000fb2:	f001 fe1f 	bl	8002bf4 <HAL_GPIO_WritePin>
  
  return readvalue;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40020800 	.word	0x40020800
 8000fc4:	40020c00 	.word	0x40020c00

08000fc8 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 fed9 	bl	8001d88 <HAL_Delay>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8000fe4:	4b2d      	ldr	r3, [pc, #180]	; (800109c <BSP_LCD_Init+0xbc>)
 8000fe6:	4a2e      	ldr	r2, [pc, #184]	; (80010a0 <BSP_LCD_Init+0xc0>)
 8000fe8:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8000fea:	4b2c      	ldr	r3, [pc, #176]	; (800109c <BSP_LCD_Init+0xbc>)
 8000fec:	2209      	movs	r2, #9
 8000fee:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	; (800109c <BSP_LCD_Init+0xbc>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8000ff6:	4b29      	ldr	r3, [pc, #164]	; (800109c <BSP_LCD_Init+0xbc>)
 8000ff8:	221d      	movs	r2, #29
 8000ffa:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <BSP_LCD_Init+0xbc>)
 8000ffe:	2203      	movs	r2, #3
 8001000:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8001002:	4b26      	ldr	r3, [pc, #152]	; (800109c <BSP_LCD_Init+0xbc>)
 8001004:	f240 120d 	movw	r2, #269	; 0x10d
 8001008:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800100a:	4b24      	ldr	r3, [pc, #144]	; (800109c <BSP_LCD_Init+0xbc>)
 800100c:	f240 1243 	movw	r2, #323	; 0x143
 8001010:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8001012:	4b22      	ldr	r3, [pc, #136]	; (800109c <BSP_LCD_Init+0xbc>)
 8001014:	f240 1217 	movw	r2, #279	; 0x117
 8001018:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800101a:	4b20      	ldr	r3, [pc, #128]	; (800109c <BSP_LCD_Init+0xbc>)
 800101c:	f240 1247 	movw	r2, #327	; 0x147
 8001020:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <BSP_LCD_Init+0xbc>)
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800102a:	4b1c      	ldr	r3, [pc, #112]	; (800109c <BSP_LCD_Init+0xbc>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8001032:	4b1a      	ldr	r3, [pc, #104]	; (800109c <BSP_LCD_Init+0xbc>)
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <BSP_LCD_Init+0xc4>)
 800103c:	2208      	movs	r2, #8
 800103e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <BSP_LCD_Init+0xc4>)
 8001042:	22c0      	movs	r2, #192	; 0xc0
 8001044:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001046:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <BSP_LCD_Init+0xc4>)
 8001048:	2204      	movs	r2, #4
 800104a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <BSP_LCD_Init+0xc4>)
 800104e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8001054:	4813      	ldr	r0, [pc, #76]	; (80010a4 <BSP_LCD_Init+0xc4>)
 8001056:	f003 ffad 	bl	8004fb4 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <BSP_LCD_Init+0xbc>)
 800105c:	2200      	movs	r2, #0
 800105e:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001060:	4b0e      	ldr	r3, [pc, #56]	; (800109c <BSP_LCD_Init+0xbc>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001066:	4b0d      	ldr	r3, [pc, #52]	; (800109c <BSP_LCD_Init+0xbc>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <BSP_LCD_Init+0xbc>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8001072:	f000 fa5f 	bl	8001534 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8001076:	4809      	ldr	r0, [pc, #36]	; (800109c <BSP_LCD_Init+0xbc>)
 8001078:	f001 fdd6 	bl	8002c28 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <BSP_LCD_Init+0xc8>)
 800107e:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <BSP_LCD_Init+0xcc>)
 8001080:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8001082:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <BSP_LCD_Init+0xc8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 800108a:	f000 fc41 	bl	8001910 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800108e:	4808      	ldr	r0, [pc, #32]	; (80010b0 <BSP_LCD_Init+0xd0>)
 8001090:	f000 f8ce 	bl	8001230 <BSP_LCD_SetFont>

  return LCD_OK;
 8001094:	2300      	movs	r3, #0
}  
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001cc 	.word	0x200001cc
 80010a0:	40016800 	.word	0x40016800
 80010a4:	200002b4 	.word	0x200002b4
 80010a8:	20000300 	.word	0x20000300
 80010ac:	20000004 	.word	0x20000004
 80010b0:	20000040 	.word	0x20000040

080010b4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80010b8:	4b03      	ldr	r3, [pc, #12]	; (80010c8 <BSP_LCD_GetXSize+0x14>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010be:	4798      	blx	r3
 80010c0:	4603      	mov	r3, r0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000300 	.word	0x20000300

080010cc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80010d0:	4b03      	ldr	r3, [pc, #12]	; (80010e0 <BSP_LCD_GetYSize+0x14>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d6:	4798      	blx	r3
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000300 	.word	0x20000300

080010e4 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b090      	sub	sp, #64	; 0x40
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	6039      	str	r1, [r7, #0]
 80010ee:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80010f4:	f7ff ffde 	bl	80010b4 <BSP_LCD_GetXSize>
 80010f8:	4603      	mov	r3, r0
 80010fa:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001100:	f7ff ffe4 	bl	80010cc <BSP_LCD_GetYSize>
 8001104:	4603      	mov	r3, r0
 8001106:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001110:	23ff      	movs	r3, #255	; 0xff
 8001112:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800112a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800112e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001130:	2307      	movs	r3, #7
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001134:	f7ff ffbe 	bl	80010b4 <BSP_LCD_GetXSize>
 8001138:	4603      	mov	r3, r0
 800113a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800113c:	f7ff ffc6 	bl	80010cc <BSP_LCD_GetYSize>
 8001140:	4603      	mov	r3, r0
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001144:	88fa      	ldrh	r2, [r7, #6]
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	4619      	mov	r1, r3
 800114c:	4814      	ldr	r0, [pc, #80]	; (80011a0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800114e:	f001 fe45 	bl	8002ddc <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001152:	88fa      	ldrh	r2, [r7, #6]
 8001154:	4913      	ldr	r1, [pc, #76]	; (80011a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001156:	4613      	mov	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	440b      	add	r3, r1
 8001160:	3304      	adds	r3, #4
 8001162:	f04f 32ff 	mov.w	r2, #4294967295
 8001166:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font16;
 8001168:	88fa      	ldrh	r2, [r7, #6]
 800116a:	490e      	ldr	r1, [pc, #56]	; (80011a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 800116c:	4613      	mov	r3, r2
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	4413      	add	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	440b      	add	r3, r1
 8001176:	3308      	adds	r3, #8
 8001178:	4a0b      	ldr	r2, [pc, #44]	; (80011a8 <BSP_LCD_LayerDefaultInit+0xc4>)
 800117a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800117c:	88fa      	ldrh	r2, [r7, #6]
 800117e:	4909      	ldr	r1, [pc, #36]	; (80011a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001180:	4613      	mov	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4413      	add	r3, r2
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	440b      	add	r3, r1
 800118a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800118e:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001190:	4803      	ldr	r0, [pc, #12]	; (80011a0 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001192:	f001 fe61 	bl	8002e58 <HAL_LTDC_EnableDither>
}
 8001196:	bf00      	nop
 8001198:	3740      	adds	r7, #64	; 0x40
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200001cc 	.word	0x200001cc
 80011a4:	200002e8 	.word	0x200002e8
 80011a8:	20000048 	.word	0x20000048

080011ac <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80011b4:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <BSP_LCD_SelectLayer+0x1c>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6013      	str	r3, [r2, #0]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	200002e4 	.word	0x200002e4

080011cc <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <BSP_LCD_SetTextColor+0x28>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4907      	ldr	r1, [pc, #28]	; (80011f8 <BSP_LCD_SetTextColor+0x2c>)
 80011da:	4613      	mov	r3, r2
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	4413      	add	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	440b      	add	r3, r1
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	601a      	str	r2, [r3, #0]
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	200002e4 	.word	0x200002e4
 80011f8:	200002e8 	.word	0x200002e8

080011fc <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <BSP_LCD_SetBackColor+0x2c>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4908      	ldr	r1, [pc, #32]	; (800122c <BSP_LCD_SetBackColor+0x30>)
 800120a:	4613      	mov	r3, r2
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4413      	add	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	440b      	add	r3, r1
 8001214:	3304      	adds	r3, #4
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	200002e4 	.word	0x200002e4
 800122c:	200002e8 	.word	0x200002e8

08001230 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <BSP_LCD_SetFont+0x2c>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4908      	ldr	r1, [pc, #32]	; (8001260 <BSP_LCD_SetFont+0x30>)
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	3308      	adds	r3, #8
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	601a      	str	r2, [r3, #0]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	200002e4 	.word	0x200002e4
 8001260:	200002e8 	.word	0x200002e8

08001264 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <BSP_LCD_GetFont+0x24>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4907      	ldr	r1, [pc, #28]	; (800128c <BSP_LCD_GetFont+0x28>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	440b      	add	r3, r1
 8001278:	3308      	adds	r3, #8
 800127a:	681b      	ldr	r3, [r3, #0]
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	200002e4 	.word	0x200002e4
 800128c:	200002e8 	.word	0x200002e8

08001290 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af02      	add	r7, sp, #8
 8001296:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <BSP_LCD_Clear+0x48>)
 800129a:	681c      	ldr	r4, [r3, #0]
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <BSP_LCD_Clear+0x48>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <BSP_LCD_Clear+0x4c>)
 80012a2:	2134      	movs	r1, #52	; 0x34
 80012a4:	fb01 f303 	mul.w	r3, r1, r3
 80012a8:	4413      	add	r3, r2
 80012aa:	335c      	adds	r3, #92	; 0x5c
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	461e      	mov	r6, r3
 80012b0:	f7ff ff00 	bl	80010b4 <BSP_LCD_GetXSize>
 80012b4:	4605      	mov	r5, r0
 80012b6:	f7ff ff09 	bl	80010cc <BSP_LCD_GetYSize>
 80012ba:	4602      	mov	r2, r0
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	9301      	str	r3, [sp, #4]
 80012c0:	2300      	movs	r3, #0
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	4613      	mov	r3, r2
 80012c6:	462a      	mov	r2, r5
 80012c8:	4631      	mov	r1, r6
 80012ca:	4620      	mov	r0, r4
 80012cc:	f000 fae8 	bl	80018a0 <FillBuffer>
}
 80012d0:	bf00      	nop
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d8:	200002e4 	.word	0x200002e4
 80012dc:	200001cc 	.word	0x200001cc

080012e0 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
 80012ea:	460b      	mov	r3, r1
 80012ec:	80bb      	strh	r3, [r7, #4]
 80012ee:	4613      	mov	r3, r2
 80012f0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <BSP_LCD_DisplayChar+0x80>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	491b      	ldr	r1, [pc, #108]	; (8001364 <BSP_LCD_DisplayChar+0x84>)
 80012f8:	4613      	mov	r3, r2
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4413      	add	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	440b      	add	r3, r1
 8001302:	3308      	adds	r3, #8
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6819      	ldr	r1, [r3, #0]
 8001308:	78fb      	ldrb	r3, [r7, #3]
 800130a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <BSP_LCD_DisplayChar+0x80>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4c14      	ldr	r4, [pc, #80]	; (8001364 <BSP_LCD_DisplayChar+0x84>)
 8001314:	4613      	mov	r3, r2
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	4413      	add	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4423      	add	r3, r4
 800131e:	3308      	adds	r3, #8
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001324:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <BSP_LCD_DisplayChar+0x80>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4c0d      	ldr	r4, [pc, #52]	; (8001364 <BSP_LCD_DisplayChar+0x84>)
 800132e:	4613      	mov	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	4413      	add	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4423      	add	r3, r4
 8001338:	3308      	adds	r3, #8
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	889b      	ldrh	r3, [r3, #4]
 800133e:	3307      	adds	r3, #7
 8001340:	2b00      	cmp	r3, #0
 8001342:	da00      	bge.n	8001346 <BSP_LCD_DisplayChar+0x66>
 8001344:	3307      	adds	r3, #7
 8001346:	10db      	asrs	r3, r3, #3
 8001348:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800134c:	18ca      	adds	r2, r1, r3
 800134e:	88b9      	ldrh	r1, [r7, #4]
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f9ea 	bl	800172c <DrawChar>
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bd90      	pop	{r4, r7, pc}
 8001360:	200002e4 	.word	0x200002e4
 8001364:	200002e8 	.word	0x200002e8

08001368 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001368:	b5b0      	push	{r4, r5, r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
 800136e:	60ba      	str	r2, [r7, #8]
 8001370:	461a      	mov	r2, r3
 8001372:	4603      	mov	r3, r0
 8001374:	81fb      	strh	r3, [r7, #14]
 8001376:	460b      	mov	r3, r1
 8001378:	81bb      	strh	r3, [r7, #12]
 800137a:	4613      	mov	r3, r2
 800137c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800137e:	2301      	movs	r3, #1
 8001380:	83fb      	strh	r3, [r7, #30]
 8001382:	2300      	movs	r3, #0
 8001384:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8001392:	e002      	b.n	800139a <BSP_LCD_DisplayStringAt+0x32>
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	3301      	adds	r3, #1
 8001398:	61bb      	str	r3, [r7, #24]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	1c5a      	adds	r2, r3, #1
 800139e:	617a      	str	r2, [r7, #20]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f6      	bne.n	8001394 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80013a6:	f7ff fe85 	bl	80010b4 <BSP_LCD_GetXSize>
 80013aa:	4601      	mov	r1, r0
 80013ac:	4b4b      	ldr	r3, [pc, #300]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	484b      	ldr	r0, [pc, #300]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 80013b2:	4613      	mov	r3, r2
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	4413      	add	r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	4403      	add	r3, r0
 80013bc:	3308      	adds	r3, #8
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	889b      	ldrh	r3, [r3, #4]
 80013c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80013c6:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	2b03      	cmp	r3, #3
 80013cc:	d01c      	beq.n	8001408 <BSP_LCD_DisplayStringAt+0xa0>
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	dc33      	bgt.n	800143a <BSP_LCD_DisplayStringAt+0xd2>
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d002      	beq.n	80013dc <BSP_LCD_DisplayStringAt+0x74>
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d019      	beq.n	800140e <BSP_LCD_DisplayStringAt+0xa6>
 80013da:	e02e      	b.n	800143a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	1ad1      	subs	r1, r2, r3
 80013e2:	4b3e      	ldr	r3, [pc, #248]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	483e      	ldr	r0, [pc, #248]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4403      	add	r3, r0
 80013f2:	3308      	adds	r3, #8
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	889b      	ldrh	r3, [r3, #4]
 80013f8:	fb01 f303 	mul.w	r3, r1, r3
 80013fc:	085b      	lsrs	r3, r3, #1
 80013fe:	b29a      	uxth	r2, r3
 8001400:	89fb      	ldrh	r3, [r7, #14]
 8001402:	4413      	add	r3, r2
 8001404:	83fb      	strh	r3, [r7, #30]
      break;
 8001406:	e01b      	b.n	8001440 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8001408:	89fb      	ldrh	r3, [r7, #14]
 800140a:	83fb      	strh	r3, [r7, #30]
      break;
 800140c:	e018      	b.n	8001440 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	b299      	uxth	r1, r3
 8001416:	4b31      	ldr	r3, [pc, #196]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	4831      	ldr	r0, [pc, #196]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 800141c:	4613      	mov	r3, r2
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	4413      	add	r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	3308      	adds	r3, #8
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	889b      	ldrh	r3, [r3, #4]
 800142c:	fb11 f303 	smulbb	r3, r1, r3
 8001430:	b29a      	uxth	r2, r3
 8001432:	89fb      	ldrh	r3, [r7, #14]
 8001434:	4413      	add	r3, r2
 8001436:	83fb      	strh	r3, [r7, #30]
      break;
 8001438:	e002      	b.n	8001440 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800143a:	89fb      	ldrh	r3, [r7, #14]
 800143c:	83fb      	strh	r3, [r7, #30]
      break;
 800143e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001440:	e01a      	b.n	8001478 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	781a      	ldrb	r2, [r3, #0]
 8001446:	89b9      	ldrh	r1, [r7, #12]
 8001448:	8bfb      	ldrh	r3, [r7, #30]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff ff48 	bl	80012e0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4922      	ldr	r1, [pc, #136]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	4413      	add	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	440b      	add	r3, r1
 8001460:	3308      	adds	r3, #8
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	889a      	ldrh	r2, [r3, #4]
 8001466:	8bfb      	ldrh	r3, [r7, #30]
 8001468:	4413      	add	r3, r2
 800146a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	3301      	adds	r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
    i++;
 8001472:	8bbb      	ldrh	r3, [r7, #28]
 8001474:	3301      	adds	r3, #1
 8001476:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	bf14      	ite	ne
 8001480:	2301      	movne	r3, #1
 8001482:	2300      	moveq	r3, #0
 8001484:	b2dc      	uxtb	r4, r3
 8001486:	f7ff fe15 	bl	80010b4 <BSP_LCD_GetXSize>
 800148a:	8bb9      	ldrh	r1, [r7, #28]
 800148c:	4b13      	ldr	r3, [pc, #76]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4d13      	ldr	r5, [pc, #76]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	442b      	add	r3, r5
 800149c:	3308      	adds	r3, #8
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	889b      	ldrh	r3, [r3, #4]
 80014a2:	fb01 f303 	mul.w	r3, r1, r3
 80014a6:	1ac3      	subs	r3, r0, r3
 80014a8:	b299      	uxth	r1, r3
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <BSP_LCD_DisplayStringAt+0x174>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	480c      	ldr	r0, [pc, #48]	; (80014e0 <BSP_LCD_DisplayStringAt+0x178>)
 80014b0:	4613      	mov	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4403      	add	r3, r0
 80014ba:	3308      	adds	r3, #8
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	889b      	ldrh	r3, [r3, #4]
 80014c0:	4299      	cmp	r1, r3
 80014c2:	bf2c      	ite	cs
 80014c4:	2301      	movcs	r3, #1
 80014c6:	2300      	movcc	r3, #0
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4023      	ands	r3, r4
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1b7      	bne.n	8001442 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80014d2:	bf00      	nop
 80014d4:	bf00      	nop
 80014d6:	3720      	adds	r7, #32
 80014d8:	46bd      	mov	sp, r7
 80014da:	bdb0      	pop	{r4, r5, r7, pc}
 80014dc:	200002e4 	.word	0x200002e4
 80014e0:	200002e8 	.word	0x200002e8

080014e4 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	6039      	str	r1, [r7, #0]
 80014ee:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80014f0:	f7ff feb8 	bl	8001264 <BSP_LCD_GetFont>
 80014f4:	4603      	mov	r3, r0
 80014f6:	88db      	ldrh	r3, [r3, #6]
 80014f8:	88fa      	ldrh	r2, [r7, #6]
 80014fa:	fb12 f303 	smulbb	r3, r2, r3
 80014fe:	b299      	uxth	r1, r3
 8001500:	2303      	movs	r3, #3
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff ff2f 	bl	8001368 <BSP_LCD_DisplayStringAt>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <BSP_LCD_DisplayOn+0x1c>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8001522:	4b03      	ldr	r3, [pc, #12]	; (8001530 <BSP_LCD_DisplayOn+0x1c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4798      	blx	r3
  }
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000300 	.word	0x20000300

08001534 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	; 0x38
 8001538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
 800153e:	4b61      	ldr	r3, [pc, #388]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001542:	4a60      	ldr	r2, [pc, #384]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001544:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001548:	6453      	str	r3, [r2, #68]	; 0x44
 800154a:	4b5e      	ldr	r3, [pc, #376]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001552:	623b      	str	r3, [r7, #32]
 8001554:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
 800155a:	4b5a      	ldr	r3, [pc, #360]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a59      	ldr	r2, [pc, #356]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001560:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b57      	ldr	r3, [pc, #348]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	4b53      	ldr	r3, [pc, #332]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a52      	ldr	r2, [pc, #328]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	4b4c      	ldr	r3, [pc, #304]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a4b      	ldr	r2, [pc, #300]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	4b45      	ldr	r3, [pc, #276]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a44      	ldr	r2, [pc, #272]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015b4:	f043 0304 	orr.w	r3, r3, #4
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b42      	ldr	r3, [pc, #264]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0304 	and.w	r3, r3, #4
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a3d      	ldr	r2, [pc, #244]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015d0:	f043 0308 	orr.w	r3, r3, #8
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	4b37      	ldr	r3, [pc, #220]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a36      	ldr	r2, [pc, #216]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015ec:	f043 0320 	orr.w	r3, r3, #32
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b34      	ldr	r3, [pc, #208]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0320 	and.w	r3, r3, #32
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	4b30      	ldr	r3, [pc, #192]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a2f      	ldr	r2, [pc, #188]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <BSP_LCD_MspInit+0x190>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800161a:	f641 0358 	movw	r3, #6232	; 0x1858
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001620:	2302      	movs	r3, #2
 8001622:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001628:	2302      	movs	r3, #2
 800162a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800162c:	230e      	movs	r3, #14
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001634:	4619      	mov	r1, r3
 8001636:	4824      	ldr	r0, [pc, #144]	; (80016c8 <BSP_LCD_MspInit+0x194>)
 8001638:	f001 f930 	bl	800289c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800163c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001646:	4619      	mov	r1, r3
 8001648:	4820      	ldr	r0, [pc, #128]	; (80016cc <BSP_LCD_MspInit+0x198>)
 800164a:	f001 f927 	bl	800289c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800164e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001658:	4619      	mov	r1, r3
 800165a:	481d      	ldr	r0, [pc, #116]	; (80016d0 <BSP_LCD_MspInit+0x19c>)
 800165c:	f001 f91e 	bl	800289c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001660:	2348      	movs	r3, #72	; 0x48
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001668:	4619      	mov	r1, r3
 800166a:	481a      	ldr	r0, [pc, #104]	; (80016d4 <BSP_LCD_MspInit+0x1a0>)
 800166c:	f001 f916 	bl	800289c <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8001676:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167a:	4619      	mov	r1, r3
 800167c:	4816      	ldr	r0, [pc, #88]	; (80016d8 <BSP_LCD_MspInit+0x1a4>)
 800167e:	f001 f90d 	bl	800289c <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8001682:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800168c:	4619      	mov	r1, r3
 800168e:	4813      	ldr	r0, [pc, #76]	; (80016dc <BSP_LCD_MspInit+0x1a8>)
 8001690:	f001 f904 	bl	800289c <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001694:	2303      	movs	r3, #3
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001698:	2309      	movs	r3, #9
 800169a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800169c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a0:	4619      	mov	r1, r3
 80016a2:	480a      	ldr	r0, [pc, #40]	; (80016cc <BSP_LCD_MspInit+0x198>)
 80016a4:	f001 f8fa 	bl	800289c <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80016a8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80016ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	4809      	ldr	r0, [pc, #36]	; (80016dc <BSP_LCD_MspInit+0x1a8>)
 80016b6:	f001 f8f1 	bl	800289c <HAL_GPIO_Init>
}
 80016ba:	bf00      	nop
 80016bc:	3738      	adds	r7, #56	; 0x38
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40023800 	.word	0x40023800
 80016c8:	40020000 	.word	0x40020000
 80016cc:	40020400 	.word	0x40020400
 80016d0:	40020800 	.word	0x40020800
 80016d4:	40020c00 	.word	0x40020c00
 80016d8:	40021400 	.word	0x40021400
 80016dc:	40021800 	.word	0x40021800

080016e0 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80016e0:	b5b0      	push	{r4, r5, r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	603a      	str	r2, [r7, #0]
 80016ea:	80fb      	strh	r3, [r7, #6]
 80016ec:	460b      	mov	r3, r1
 80016ee:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <BSP_LCD_DrawPixel+0x44>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a0c      	ldr	r2, [pc, #48]	; (8001728 <BSP_LCD_DrawPixel+0x48>)
 80016f6:	2134      	movs	r1, #52	; 0x34
 80016f8:	fb01 f303 	mul.w	r3, r1, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	335c      	adds	r3, #92	; 0x5c
 8001700:	681c      	ldr	r4, [r3, #0]
 8001702:	88bd      	ldrh	r5, [r7, #4]
 8001704:	f7ff fcd6 	bl	80010b4 <BSP_LCD_GetXSize>
 8001708:	4603      	mov	r3, r0
 800170a:	fb03 f205 	mul.w	r2, r3, r5
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	4413      	add	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4423      	add	r3, r4
 8001716:	461a      	mov	r2, r3
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	6013      	str	r3, [r2, #0]
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bdb0      	pop	{r4, r5, r7, pc}
 8001724:	200002e4 	.word	0x200002e4
 8001728:	200001cc 	.word	0x200001cc

0800172c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	603a      	str	r2, [r7, #0]
 8001736:	80fb      	strh	r3, [r7, #6]
 8001738:	460b      	mov	r3, r1
 800173a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	2300      	movs	r3, #0
 8001742:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8001748:	4b53      	ldr	r3, [pc, #332]	; (8001898 <DrawChar+0x16c>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4953      	ldr	r1, [pc, #332]	; (800189c <DrawChar+0x170>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	440b      	add	r3, r1
 8001758:	3308      	adds	r3, #8
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	88db      	ldrh	r3, [r3, #6]
 800175e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001760:	4b4d      	ldr	r3, [pc, #308]	; (8001898 <DrawChar+0x16c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	494d      	ldr	r1, [pc, #308]	; (800189c <DrawChar+0x170>)
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	440b      	add	r3, r1
 8001770:	3308      	adds	r3, #8
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	889b      	ldrh	r3, [r3, #4]
 8001776:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8001778:	8a3b      	ldrh	r3, [r7, #16]
 800177a:	3307      	adds	r3, #7
 800177c:	2b00      	cmp	r3, #0
 800177e:	da00      	bge.n	8001782 <DrawChar+0x56>
 8001780:	3307      	adds	r3, #7
 8001782:	10db      	asrs	r3, r3, #3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	b2da      	uxtb	r2, r3
 800178a:	8a3b      	ldrh	r3, [r7, #16]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001792:	2300      	movs	r3, #0
 8001794:	61fb      	str	r3, [r7, #28]
 8001796:	e076      	b.n	8001886 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001798:	8a3b      	ldrh	r3, [r7, #16]
 800179a:	3307      	adds	r3, #7
 800179c:	2b00      	cmp	r3, #0
 800179e:	da00      	bge.n	80017a2 <DrawChar+0x76>
 80017a0:	3307      	adds	r3, #7
 80017a2:	10db      	asrs	r3, r3, #3
 80017a4:	461a      	mov	r2, r3
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	fb02 f303 	mul.w	r3, r2, r3
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80017b2:	8a3b      	ldrh	r3, [r7, #16]
 80017b4:	3307      	adds	r3, #7
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	da00      	bge.n	80017bc <DrawChar+0x90>
 80017ba:	3307      	adds	r3, #7
 80017bc:	10db      	asrs	r3, r3, #3
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d002      	beq.n	80017c8 <DrawChar+0x9c>
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d004      	beq.n	80017d0 <DrawChar+0xa4>
 80017c6:	e00c      	b.n	80017e2 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	617b      	str	r3, [r7, #20]
      break;
 80017ce:	e016      	b.n	80017fe <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	021b      	lsls	r3, r3, #8
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	3201      	adds	r2, #1
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	4313      	orrs	r3, r2
 80017de:	617b      	str	r3, [r7, #20]
      break;
 80017e0:	e00d      	b.n	80017fe <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	041a      	lsls	r2, r3, #16
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	3301      	adds	r3, #1
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	021b      	lsls	r3, r3, #8
 80017f0:	4313      	orrs	r3, r2
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	3202      	adds	r2, #2
 80017f6:	7812      	ldrb	r2, [r2, #0]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
      break;
 80017fc:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
 8001802:	e036      	b.n	8001872 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8001804:	8a3a      	ldrh	r2, [r7, #16]
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	1ad2      	subs	r2, r2, r3
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	4413      	add	r3, r2
 800180e:	3b01      	subs	r3, #1
 8001810:	2201      	movs	r2, #1
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	461a      	mov	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	4013      	ands	r3, r2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d012      	beq.n	8001846 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	b29a      	uxth	r2, r3
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	4413      	add	r3, r2
 8001828:	b298      	uxth	r0, r3
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <DrawChar+0x16c>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	491b      	ldr	r1, [pc, #108]	; (800189c <DrawChar+0x170>)
 8001830:	4613      	mov	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4413      	add	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	440b      	add	r3, r1
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	88bb      	ldrh	r3, [r7, #4]
 800183e:	4619      	mov	r1, r3
 8001840:	f7ff ff4e 	bl	80016e0 <BSP_LCD_DrawPixel>
 8001844:	e012      	b.n	800186c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	b29a      	uxth	r2, r3
 800184a:	88fb      	ldrh	r3, [r7, #6]
 800184c:	4413      	add	r3, r2
 800184e:	b298      	uxth	r0, r3
 8001850:	4b11      	ldr	r3, [pc, #68]	; (8001898 <DrawChar+0x16c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4911      	ldr	r1, [pc, #68]	; (800189c <DrawChar+0x170>)
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	440b      	add	r3, r1
 8001860:	3304      	adds	r3, #4
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	88bb      	ldrh	r3, [r7, #4]
 8001866:	4619      	mov	r1, r3
 8001868:	f7ff ff3a 	bl	80016e0 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	3301      	adds	r3, #1
 8001870:	61bb      	str	r3, [r7, #24]
 8001872:	8a3b      	ldrh	r3, [r7, #16]
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	429a      	cmp	r2, r3
 8001878:	d3c4      	bcc.n	8001804 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 800187a:	88bb      	ldrh	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	3301      	adds	r3, #1
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	8a7b      	ldrh	r3, [r7, #18]
 8001888:	69fa      	ldr	r2, [r7, #28]
 800188a:	429a      	cmp	r2, r3
 800188c:	d384      	bcc.n	8001798 <DrawChar+0x6c>
  }
}
 800188e:	bf00      	nop
 8001890:	bf00      	nop
 8001892:	3720      	adds	r7, #32
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200002e4 	.word	0x200002e4
 800189c:	200002e8 	.word	0x200002e8

080018a0 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <FillBuffer+0x68>)
 80018b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018b4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <FillBuffer+0x68>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80018bc:	4a12      	ldr	r2, [pc, #72]	; (8001908 <FillBuffer+0x68>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <FillBuffer+0x68>)
 80018c4:	4a11      	ldr	r2, [pc, #68]	; (800190c <FillBuffer+0x6c>)
 80018c6:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80018c8:	480f      	ldr	r0, [pc, #60]	; (8001908 <FillBuffer+0x68>)
 80018ca:	f000 fd51 	bl	8002370 <HAL_DMA2D_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d115      	bne.n	8001900 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80018d4:	68f9      	ldr	r1, [r7, #12]
 80018d6:	480c      	ldr	r0, [pc, #48]	; (8001908 <FillBuffer+0x68>)
 80018d8:	f000 feb2 	bl	8002640 <HAL_DMA2D_ConfigLayer>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10e      	bne.n	8001900 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69f9      	ldr	r1, [r7, #28]
 80018ec:	4806      	ldr	r0, [pc, #24]	; (8001908 <FillBuffer+0x68>)
 80018ee:	f000 fd92 	bl	8002416 <HAL_DMA2D_Start>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d103      	bne.n	8001900 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80018f8:	210a      	movs	r1, #10
 80018fa:	4803      	ldr	r0, [pc, #12]	; (8001908 <FillBuffer+0x68>)
 80018fc:	f000 fdb6 	bl	800246c <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8001900:	bf00      	nop
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000274 	.word	0x20000274
 800190c:	4002b000 	.word	0x4002b000

08001910 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001914:	4b29      	ldr	r3, [pc, #164]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001916:	4a2a      	ldr	r2, [pc, #168]	; (80019c0 <BSP_SDRAM_Init+0xb0>)
 8001918:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800191a:	4b2a      	ldr	r3, [pc, #168]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 800191c:	2202      	movs	r2, #2
 800191e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8001920:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 8001922:	2207      	movs	r2, #7
 8001924:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8001926:	4b27      	ldr	r3, [pc, #156]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 8001928:	2204      	movs	r2, #4
 800192a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 800192c:	4b25      	ldr	r3, [pc, #148]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 800192e:	2207      	movs	r2, #7
 8001930:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8001932:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 8001934:	2202      	movs	r2, #2
 8001936:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8001938:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 800193a:	2202      	movs	r2, #2
 800193c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800193e:	4b21      	ldr	r3, [pc, #132]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 8001940:	2202      	movs	r2, #2
 8001942:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8001944:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001946:	2201      	movs	r2, #1
 8001948:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800194a:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <BSP_SDRAM_Init+0xac>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001950:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001952:	2204      	movs	r2, #4
 8001954:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8001956:	4b19      	ldr	r3, [pc, #100]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001958:	2210      	movs	r2, #16
 800195a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800195c:	4b17      	ldr	r3, [pc, #92]	; (80019bc <BSP_SDRAM_Init+0xac>)
 800195e:	2240      	movs	r2, #64	; 0x40
 8001960:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8001962:	4b16      	ldr	r3, [pc, #88]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001964:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001968:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800196a:	4b14      	ldr	r3, [pc, #80]	; (80019bc <BSP_SDRAM_Init+0xac>)
 800196c:	2200      	movs	r2, #0
 800196e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001970:	4b12      	ldr	r3, [pc, #72]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001972:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001976:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8001978:	4b10      	ldr	r3, [pc, #64]	; (80019bc <BSP_SDRAM_Init+0xac>)
 800197a:	2200      	movs	r2, #0
 800197c:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800197e:	4b0f      	ldr	r3, [pc, #60]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001980:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001984:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8001986:	2100      	movs	r1, #0
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <BSP_SDRAM_Init+0xac>)
 800198a:	f000 f87f 	bl	8001a8c <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800198e:	490d      	ldr	r1, [pc, #52]	; (80019c4 <BSP_SDRAM_Init+0xb4>)
 8001990:	480a      	ldr	r0, [pc, #40]	; (80019bc <BSP_SDRAM_Init+0xac>)
 8001992:	f003 fccf 	bl	8005334 <HAL_SDRAM_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800199c:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <BSP_SDRAM_Init+0xb8>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	e002      	b.n	80019aa <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <BSP_SDRAM_Init+0xb8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80019aa:	f240 506a 	movw	r0, #1386	; 0x56a
 80019ae:	f000 f80d 	bl	80019cc <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <BSP_SDRAM_Init+0xb8>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000304 	.word	0x20000304
 80019c0:	a0000140 	.word	0xa0000140
 80019c4:	20000338 	.word	0x20000338
 80019c8:	20000050 	.word	0x20000050

080019cc <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80019d8:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80019da:	2201      	movs	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80019de:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80019e0:	2208      	movs	r2, #8
 80019e2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80019e4:	4b27      	ldr	r3, [pc, #156]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80019ea:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80019f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019f4:	4923      	ldr	r1, [pc, #140]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80019f6:	4824      	ldr	r0, [pc, #144]	; (8001a88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80019f8:	f003 fcda 	bl	80053b0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80019fc:	2001      	movs	r0, #1
 80019fe:	f000 f9c3 	bl	8001d88 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a04:	2202      	movs	r2, #2
 8001a06:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001a08:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a0a:	2208      	movs	r2, #8
 8001a0c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8001a14:	4b1b      	ldr	r3, [pc, #108]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8001a1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a1e:	4919      	ldr	r1, [pc, #100]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a20:	4819      	ldr	r0, [pc, #100]	; (8001a88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001a22:	f003 fcc5 	bl	80053b0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a28:	2203      	movs	r2, #3
 8001a2a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a2e:	2208      	movs	r2, #8
 8001a30:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8001a32:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a34:	2204      	movs	r2, #4
 8001a36:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8001a38:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a42:	4910      	ldr	r1, [pc, #64]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a44:	4810      	ldr	r0, [pc, #64]	; (8001a88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001a46:	f003 fcb3 	bl	80053b0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8001a4a:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001a4e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a52:	2204      	movs	r2, #4
 8001a54:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a58:	2208      	movs	r2, #8
 8001a5a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8001a5c:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a66:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001a68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a6c:	4905      	ldr	r1, [pc, #20]	; (8001a84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001a6e:	4806      	ldr	r0, [pc, #24]	; (8001a88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001a70:	f003 fc9e 	bl	80053b0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	4804      	ldr	r0, [pc, #16]	; (8001a88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001a78:	f003 fccf 	bl	800541a <HAL_SDRAM_ProgramRefreshRate>
}
 8001a7c:	bf00      	nop
 8001a7e:	3710      	adds	r7, #16
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000354 	.word	0x20000354
 8001a88:	20000304 	.word	0x20000304

08001a8c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b090      	sub	sp, #64	; 0x40
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 80ec 	beq.w	8001c76 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aa2:	4b77      	ldr	r3, [pc, #476]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa6:	4a76      	ldr	r2, [pc, #472]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	6393      	str	r3, [r2, #56]	; 0x38
 8001aae:	4b74      	ldr	r3, [pc, #464]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
 8001abe:	4b70      	ldr	r3, [pc, #448]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a6f      	ldr	r2, [pc, #444]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001ac4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b6d      	ldr	r3, [pc, #436]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
 8001ada:	4b69      	ldr	r3, [pc, #420]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a68      	ldr	r2, [pc, #416]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b66      	ldr	r3, [pc, #408]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	623b      	str	r3, [r7, #32]
 8001af0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
 8001af6:	4b62      	ldr	r3, [pc, #392]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	4a61      	ldr	r2, [pc, #388]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	6313      	str	r3, [r2, #48]	; 0x30
 8001b02:	4b5f      	ldr	r3, [pc, #380]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	61fb      	str	r3, [r7, #28]
 8001b0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
 8001b12:	4b5b      	ldr	r3, [pc, #364]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	4a5a      	ldr	r2, [pc, #360]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b18:	f043 0308 	orr.w	r3, r3, #8
 8001b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1e:	4b58      	ldr	r3, [pc, #352]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	f003 0308 	and.w	r3, r3, #8
 8001b26:	61bb      	str	r3, [r7, #24]
 8001b28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	4b54      	ldr	r3, [pc, #336]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a53      	ldr	r2, [pc, #332]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b34:	f043 0310 	orr.w	r3, r3, #16
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b51      	ldr	r3, [pc, #324]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0310 	and.w	r3, r3, #16
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	4b4d      	ldr	r3, [pc, #308]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	4a4c      	ldr	r2, [pc, #304]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b50:	f043 0320 	orr.w	r3, r3, #32
 8001b54:	6313      	str	r3, [r2, #48]	; 0x30
 8001b56:	4b4a      	ldr	r3, [pc, #296]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b46      	ldr	r3, [pc, #280]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a45      	ldr	r2, [pc, #276]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b43      	ldr	r3, [pc, #268]	; (8001c80 <BSP_SDRAM_MspInit+0x1f4>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001b82:	2302      	movs	r3, #2
 8001b84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8001b8a:	230c      	movs	r3, #12
 8001b8c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8001b8e:	2360      	movs	r3, #96	; 0x60
 8001b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8001b92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b96:	4619      	mov	r1, r3
 8001b98:	483a      	ldr	r0, [pc, #232]	; (8001c84 <BSP_SDRAM_MspInit+0x1f8>)
 8001b9a:	f000 fe7f 	bl	800289c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8001ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4837      	ldr	r0, [pc, #220]	; (8001c88 <BSP_SDRAM_MspInit+0x1fc>)
 8001baa:	f000 fe77 	bl	800289c <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8001bae:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001bb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4834      	ldr	r0, [pc, #208]	; (8001c8c <BSP_SDRAM_MspInit+0x200>)
 8001bbc:	f000 fe6e 	bl	800289c <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8001bc0:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001bc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4830      	ldr	r0, [pc, #192]	; (8001c90 <BSP_SDRAM_MspInit+0x204>)
 8001bce:	f000 fe65 	bl	800289c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8001bd2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001bd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bdc:	4619      	mov	r1, r3
 8001bde:	482d      	ldr	r0, [pc, #180]	; (8001c94 <BSP_SDRAM_MspInit+0x208>)
 8001be0:	f000 fe5c 	bl	800289c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8001be4:	f248 1333 	movw	r3, #33075	; 0x8133
 8001be8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001bea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4829      	ldr	r0, [pc, #164]	; (8001c98 <BSP_SDRAM_MspInit+0x20c>)
 8001bf2:	f000 fe53 	bl	800289c <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8001bf6:	4b29      	ldr	r3, [pc, #164]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8001bfc:	4b27      	ldr	r3, [pc, #156]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8001c02:	4b26      	ldr	r3, [pc, #152]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c08:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8001c0a:	4b24      	ldr	r3, [pc, #144]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c10:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c12:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c18:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001c1a:	4b20      	ldr	r3, [pc, #128]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c20:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8001c22:	4b1e      	ldr	r3, [pc, #120]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8001c28:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c2e:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001c30:	4b1a      	ldr	r3, [pc, #104]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001c36:	4b19      	ldr	r3, [pc, #100]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c38:	2203      	movs	r2, #3
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001c3c:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001c42:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c4a:	4a15      	ldr	r2, [pc, #84]	; (8001ca0 <BSP_SDRAM_MspInit+0x214>)
 8001c4c:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c52:	631a      	str	r2, [r3, #48]	; 0x30
 8001c54:	4a11      	ldr	r2, [pc, #68]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8001c5a:	4810      	ldr	r0, [pc, #64]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c5c:	f000 fa78 	bl	8002150 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8001c60:	480e      	ldr	r0, [pc, #56]	; (8001c9c <BSP_SDRAM_MspInit+0x210>)
 8001c62:	f000 f9c7 	bl	8001ff4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	210f      	movs	r1, #15
 8001c6a:	2038      	movs	r0, #56	; 0x38
 8001c6c:	f000 f98b 	bl	8001f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8001c70:	2038      	movs	r0, #56	; 0x38
 8001c72:	f000 f9a4 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8001c76:	bf00      	nop
 8001c78:	3740      	adds	r7, #64	; 0x40
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40020400 	.word	0x40020400
 8001c88:	40020800 	.word	0x40020800
 8001c8c:	40020c00 	.word	0x40020c00
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40021400 	.word	0x40021400
 8001c98:	40021800 	.word	0x40021800
 8001c9c:	20000364 	.word	0x20000364
 8001ca0:	40026410 	.word	0x40026410

08001ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <HAL_Init+0x40>)
 8001cae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_Init+0x40>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_Init+0x40>)
 8001cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc0:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <HAL_Init+0x40>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <HAL_Init+0x40>)
 8001cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 f94f 	bl	8001f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cd2:	200f      	movs	r0, #15
 8001cd4:	f000 f808 	bl	8001ce8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd8:	f7fe fd90 	bl	80007fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023c00 	.word	0x40023c00

08001ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cf0:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_InitTick+0x54>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_InitTick+0x58>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 f967 	bl	8001fda <HAL_SYSTICK_Config>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e00e      	b.n	8001d34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b0f      	cmp	r3, #15
 8001d1a:	d80a      	bhi.n	8001d32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	6879      	ldr	r1, [r7, #4]
 8001d20:	f04f 30ff 	mov.w	r0, #4294967295
 8001d24:	f000 f92f 	bl	8001f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d28:	4a06      	ldr	r2, [pc, #24]	; (8001d44 <HAL_InitTick+0x5c>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e000      	b.n	8001d34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000000 	.word	0x20000000
 8001d40:	20000058 	.word	0x20000058
 8001d44:	20000054 	.word	0x20000054

08001d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <HAL_IncTick+0x20>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <HAL_IncTick+0x24>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4413      	add	r3, r2
 8001d58:	4a04      	ldr	r2, [pc, #16]	; (8001d6c <HAL_IncTick+0x24>)
 8001d5a:	6013      	str	r3, [r2, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000058 	.word	0x20000058
 8001d6c:	200003c4 	.word	0x200003c4

08001d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return uwTick;
 8001d74:	4b03      	ldr	r3, [pc, #12]	; (8001d84 <HAL_GetTick+0x14>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	200003c4 	.word	0x200003c4

08001d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d90:	f7ff ffee 	bl	8001d70 <HAL_GetTick>
 8001d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d005      	beq.n	8001dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_Delay+0x44>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4413      	add	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dae:	bf00      	nop
 8001db0:	f7ff ffde 	bl	8001d70 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d8f7      	bhi.n	8001db0 <HAL_Delay+0x28>
  {
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000058 	.word	0x20000058

08001dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dec:	4013      	ands	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e02:	4a04      	ldr	r2, [pc, #16]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	60d3      	str	r3, [r2, #12]
}
 8001e08:	bf00      	nop
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <__NVIC_GetPriorityGrouping+0x18>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	0a1b      	lsrs	r3, r3, #8
 8001e22:	f003 0307 	and.w	r3, r3, #7
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	db0b      	blt.n	8001e5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 021f 	and.w	r2, r3, #31
 8001e4c:	4907      	ldr	r1, [pc, #28]	; (8001e6c <__NVIC_EnableIRQ+0x38>)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	095b      	lsrs	r3, r3, #5
 8001e54:	2001      	movs	r0, #1
 8001e56:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100

08001e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	6039      	str	r1, [r7, #0]
 8001e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	db0a      	blt.n	8001e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	490c      	ldr	r1, [pc, #48]	; (8001ebc <__NVIC_SetPriority+0x4c>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	0112      	lsls	r2, r2, #4
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	440b      	add	r3, r1
 8001e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e98:	e00a      	b.n	8001eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4908      	ldr	r1, [pc, #32]	; (8001ec0 <__NVIC_SetPriority+0x50>)
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	3b04      	subs	r3, #4
 8001ea8:	0112      	lsls	r2, r2, #4
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	440b      	add	r3, r1
 8001eae:	761a      	strb	r2, [r3, #24]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000e100 	.word	0xe000e100
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f1c3 0307 	rsb	r3, r3, #7
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	bf28      	it	cs
 8001ee2:	2304      	movcs	r3, #4
 8001ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	2b06      	cmp	r3, #6
 8001eec:	d902      	bls.n	8001ef4 <NVIC_EncodePriority+0x30>
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3b03      	subs	r3, #3
 8001ef2:	e000      	b.n	8001ef6 <NVIC_EncodePriority+0x32>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43da      	mvns	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	401a      	ands	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	43d9      	mvns	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	4313      	orrs	r3, r2
         );
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3724      	adds	r7, #36	; 0x24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3b01      	subs	r3, #1
 8001f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f3c:	d301      	bcc.n	8001f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00f      	b.n	8001f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f42:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <SysTick_Config+0x40>)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f4a:	210f      	movs	r1, #15
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f7ff ff8e 	bl	8001e70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <SysTick_Config+0x40>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <SysTick_Config+0x40>)
 8001f5c:	2207      	movs	r2, #7
 8001f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	e000e010 	.word	0xe000e010

08001f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ff29 	bl	8001dd0 <__NVIC_SetPriorityGrouping>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f98:	f7ff ff3e 	bl	8001e18 <__NVIC_GetPriorityGrouping>
 8001f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	6978      	ldr	r0, [r7, #20]
 8001fa4:	f7ff ff8e 	bl	8001ec4 <NVIC_EncodePriority>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff5d 	bl	8001e70 <__NVIC_SetPriority>
}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff31 	bl	8001e34 <__NVIC_EnableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ffa2 	bl	8001f2c <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002000:	f7ff feb6 	bl	8001d70 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e099      	b.n	8002144 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2202      	movs	r2, #2
 8002014:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0201 	bic.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002030:	e00f      	b.n	8002052 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002032:	f7ff fe9d 	bl	8001d70 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b05      	cmp	r3, #5
 800203e:	d908      	bls.n	8002052 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2220      	movs	r2, #32
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2203      	movs	r2, #3
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e078      	b.n	8002144 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1e8      	bne.n	8002032 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	4b38      	ldr	r3, [pc, #224]	; (800214c <HAL_DMA_Init+0x158>)
 800206c:	4013      	ands	r3, r2
 800206e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800207e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800208a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002096:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d107      	bne.n	80020bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	4313      	orrs	r3, r2
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f023 0307 	bic.w	r3, r3, #7
 80020d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	4313      	orrs	r3, r2
 80020dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d117      	bne.n	8002116 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	697a      	ldr	r2, [r7, #20]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00e      	beq.n	8002116 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f8bd 	bl	8002278 <DMA_CheckFifoParam>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d008      	beq.n	8002116 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2240      	movs	r2, #64	; 0x40
 8002108:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002112:	2301      	movs	r3, #1
 8002114:	e016      	b.n	8002144 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f874 	bl	800220c <DMA_CalcBaseAndBitshift>
 8002124:	4603      	mov	r3, r0
 8002126:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212c:	223f      	movs	r2, #63	; 0x3f
 800212e:	409a      	lsls	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	f010803f 	.word	0xf010803f

08002150 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e050      	b.n	8002204 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d101      	bne.n	8002172 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800216e:	2302      	movs	r3, #2
 8002170:	e048      	b.n	8002204 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0201 	bic.w	r2, r2, #1
 8002180:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2200      	movs	r2, #0
 8002190:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2200      	movs	r2, #0
 80021a0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2221      	movs	r2, #33	; 0x21
 80021b0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f82a 	bl	800220c <DMA_CalcBaseAndBitshift>
 80021b8:	4603      	mov	r3, r0
 80021ba:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e4:	223f      	movs	r2, #63	; 0x3f
 80021e6:	409a      	lsls	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	3b10      	subs	r3, #16
 800221c:	4a14      	ldr	r2, [pc, #80]	; (8002270 <DMA_CalcBaseAndBitshift+0x64>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002226:	4a13      	ldr	r2, [pc, #76]	; (8002274 <DMA_CalcBaseAndBitshift+0x68>)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4413      	add	r3, r2
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2b03      	cmp	r3, #3
 8002238:	d909      	bls.n	800224e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002242:	f023 0303 	bic.w	r3, r3, #3
 8002246:	1d1a      	adds	r2, r3, #4
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	659a      	str	r2, [r3, #88]	; 0x58
 800224c:	e007      	b.n	800225e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002256:	f023 0303 	bic.w	r3, r3, #3
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002262:	4618      	mov	r0, r3
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	aaaaaaab 	.word	0xaaaaaaab
 8002274:	0800cc9c 	.word	0x0800cc9c

08002278 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002280:	2300      	movs	r3, #0
 8002282:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002288:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d11f      	bne.n	80022d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	2b03      	cmp	r3, #3
 8002296:	d856      	bhi.n	8002346 <DMA_CheckFifoParam+0xce>
 8002298:	a201      	add	r2, pc, #4	; (adr r2, 80022a0 <DMA_CheckFifoParam+0x28>)
 800229a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229e:	bf00      	nop
 80022a0:	080022b1 	.word	0x080022b1
 80022a4:	080022c3 	.word	0x080022c3
 80022a8:	080022b1 	.word	0x080022b1
 80022ac:	08002347 	.word	0x08002347
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d046      	beq.n	800234a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022c0:	e043      	b.n	800234a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022ca:	d140      	bne.n	800234e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022d0:	e03d      	b.n	800234e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022da:	d121      	bne.n	8002320 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d837      	bhi.n	8002352 <DMA_CheckFifoParam+0xda>
 80022e2:	a201      	add	r2, pc, #4	; (adr r2, 80022e8 <DMA_CheckFifoParam+0x70>)
 80022e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e8:	080022f9 	.word	0x080022f9
 80022ec:	080022ff 	.word	0x080022ff
 80022f0:	080022f9 	.word	0x080022f9
 80022f4:	08002311 	.word	0x08002311
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	73fb      	strb	r3, [r7, #15]
      break;
 80022fc:	e030      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002302:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d025      	beq.n	8002356 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800230e:	e022      	b.n	8002356 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002314:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002318:	d11f      	bne.n	800235a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800231e:	e01c      	b.n	800235a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b02      	cmp	r3, #2
 8002324:	d903      	bls.n	800232e <DMA_CheckFifoParam+0xb6>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b03      	cmp	r3, #3
 800232a:	d003      	beq.n	8002334 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800232c:	e018      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	73fb      	strb	r3, [r7, #15]
      break;
 8002332:	e015      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002338:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00e      	beq.n	800235e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
      break;
 8002344:	e00b      	b.n	800235e <DMA_CheckFifoParam+0xe6>
      break;
 8002346:	bf00      	nop
 8002348:	e00a      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;
 800234a:	bf00      	nop
 800234c:	e008      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;
 800234e:	bf00      	nop
 8002350:	e006      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;
 8002352:	bf00      	nop
 8002354:	e004      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;
 8002356:	bf00      	nop
 8002358:	e002      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;   
 800235a:	bf00      	nop
 800235c:	e000      	b.n	8002360 <DMA_CheckFifoParam+0xe8>
      break;
 800235e:	bf00      	nop
    }
  } 
  
  return status; 
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop

08002370 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e03b      	b.n	80023fa <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d106      	bne.n	800239c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f833 	bl	8002402 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2202      	movs	r2, #2
 80023a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c0:	f023 0107 	bic.w	r1, r3, #7
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80023da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68d1      	ldr	r1, [r2, #12]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6812      	ldr	r2, [r2, #0]
 80023e6:	430b      	orrs	r3, r1
 80023e8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b086      	sub	sp, #24
 800241a:	af02      	add	r7, sp, #8
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
 8002422:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_DMA2D_Start+0x1c>
 800242e:	2302      	movs	r3, #2
 8002430:	e018      	b.n	8002464 <HAL_DMA2D_Start+0x4e>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2202      	movs	r2, #2
 800243e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	68b9      	ldr	r1, [r7, #8]
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f000 f989 	bl	8002764 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0201 	orr.w	r2, r2, #1
 8002460:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d056      	beq.n	8002536 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002488:	f7ff fc72 	bl	8001d70 <HAL_GetTick>
 800248c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800248e:	e04b      	b.n	8002528 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d023      	beq.n	80024ea <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 0320 	and.w	r3, r3, #32
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b0:	f043 0202 	orr.w	r2, r3, #2
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c6:	f043 0201 	orr.w	r2, r3, #1
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2221      	movs	r2, #33	; 0x21
 80024d4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2204      	movs	r2, #4
 80024da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0a5      	b.n	8002636 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f0:	d01a      	beq.n	8002528 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024f2:	f7ff fc3d 	bl	8001d70 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d302      	bcc.n	8002508 <HAL_DMA2D_PollForTransfer+0x9c>
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d10f      	bne.n	8002528 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250c:	f043 0220 	orr.w	r2, r3, #32
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2203      	movs	r2, #3
 8002518:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e086      	b.n	8002636 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0ac      	beq.n	8002490 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	f003 0320 	and.w	r3, r3, #32
 8002540:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4313      	orrs	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d061      	beq.n	800261c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002558:	f7ff fc0a 	bl	8001d70 <HAL_GetTick>
 800255c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800255e:	e056      	b.n	800260e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800256e:	2b00      	cmp	r3, #0
 8002570:	d02e      	beq.n	80025d0 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002580:	f043 0204 	orr.w	r2, r3, #4
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0320 	and.w	r3, r3, #32
 800258e:	2b00      	cmp	r3, #0
 8002590:	d005      	beq.n	800259e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002596:	f043 0202 	orr.w	r2, r3, #2
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d005      	beq.n	80025b4 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ac:	f043 0201 	orr.w	r2, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2229      	movs	r2, #41	; 0x29
 80025ba:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2204      	movs	r2, #4
 80025c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e032      	b.n	8002636 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d6:	d01a      	beq.n	800260e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025d8:	f7ff fbca 	bl	8001d70 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d302      	bcc.n	80025ee <HAL_DMA2D_PollForTransfer+0x182>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10f      	bne.n	800260e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025f2:	f043 0220 	orr.w	r2, r3, #32
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2203      	movs	r2, #3
 80025fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e013      	b.n	8002636 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0310 	and.w	r3, r3, #16
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0a1      	beq.n	8002560 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2212      	movs	r2, #18
 8002622:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_DMA2D_ConfigLayer+0x20>
 800265c:	2302      	movs	r3, #2
 800265e:	e079      	b.n	8002754 <HAL_DMA2D_ConfigLayer+0x114>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	3318      	adds	r3, #24
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	041b      	lsls	r3, r3, #16
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800268a:	4b35      	ldr	r3, [pc, #212]	; (8002760 <HAL_DMA2D_ConfigLayer+0x120>)
 800268c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b0a      	cmp	r3, #10
 8002694:	d003      	beq.n	800269e <HAL_DMA2D_ConfigLayer+0x5e>
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b09      	cmp	r3, #9
 800269c:	d107      	bne.n	80026ae <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	e005      	b.n	80026ba <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	061b      	lsls	r3, r3, #24
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d120      	bne.n	8002702 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	ea02 0103 	and.w	r1, r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b0a      	cmp	r3, #10
 80026e8:	d003      	beq.n	80026f2 <HAL_DMA2D_ConfigLayer+0xb2>
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b09      	cmp	r3, #9
 80026f0:	d127      	bne.n	8002742 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
 8002700:	e01f      	b.n	8002742 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	69da      	ldr	r2, [r3, #28]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	43db      	mvns	r3, r3
 800270c:	ea02 0103 	and.w	r1, r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	430a      	orrs	r2, r1
 8002718:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b0a      	cmp	r3, #10
 800272a:	d003      	beq.n	8002734 <HAL_DMA2D_ConfigLayer+0xf4>
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b09      	cmp	r3, #9
 8002732:	d106      	bne.n	8002742 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002740:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	371c      	adds	r7, #28
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	ff03000f 	.word	0xff03000f

08002764 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8002764:	b480      	push	{r7}
 8002766:	b08b      	sub	sp, #44	; 0x2c
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
 8002770:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002778:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	041a      	lsls	r2, r3, #16
 8002780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002782:	431a      	orrs	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800279c:	d174      	bne.n	8002888 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80027a4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80027ac:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80027b4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d108      	bne.n	80027d6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
 80027d4:	e053      	b.n	800287e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d106      	bne.n	80027ec <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
 80027ea:	e048      	b.n	800287e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d111      	bne.n	8002818 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	0cdb      	lsrs	r3, r3, #19
 80027f8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	0a9b      	lsrs	r3, r3, #10
 80027fe:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	08db      	lsrs	r3, r3, #3
 8002804:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	015a      	lsls	r2, r3, #5
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	02db      	lsls	r3, r3, #11
 800280e:	4313      	orrs	r3, r2
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	4313      	orrs	r3, r2
 8002814:	627b      	str	r3, [r7, #36]	; 0x24
 8002816:	e032      	b.n	800287e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	2b03      	cmp	r3, #3
 800281e:	d117      	bne.n	8002850 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	0fdb      	lsrs	r3, r3, #31
 8002824:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	0cdb      	lsrs	r3, r3, #19
 800282a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	0adb      	lsrs	r3, r3, #11
 8002830:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	08db      	lsrs	r3, r3, #3
 8002836:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	015a      	lsls	r2, r3, #5
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	029b      	lsls	r3, r3, #10
 8002840:	431a      	orrs	r2, r3
 8002842:	6a3b      	ldr	r3, [r7, #32]
 8002844:	03db      	lsls	r3, r3, #15
 8002846:	4313      	orrs	r3, r2
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	4313      	orrs	r3, r2
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
 800284e:	e016      	b.n	800287e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	0f1b      	lsrs	r3, r3, #28
 8002854:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	0d1b      	lsrs	r3, r3, #20
 800285a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	0b1b      	lsrs	r3, r3, #12
 8002860:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	091b      	lsrs	r3, r3, #4
 8002866:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	011a      	lsls	r2, r3, #4
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	021b      	lsls	r3, r3, #8
 8002870:	431a      	orrs	r2, r3
 8002872:	6a3b      	ldr	r3, [r7, #32]
 8002874:	031b      	lsls	r3, r3, #12
 8002876:	4313      	orrs	r3, r2
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	4313      	orrs	r3, r2
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002884:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002886:	e003      	b.n	8002890 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	60da      	str	r2, [r3, #12]
}
 8002890:	bf00      	nop
 8002892:	372c      	adds	r7, #44	; 0x2c
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	; 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	e177      	b.n	8002ba8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	f040 8166 	bne.w	8002ba2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d005      	beq.n	80028ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d130      	bne.n	8002950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002924:	2201      	movs	r2, #1
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	091b      	lsrs	r3, r3, #4
 800293a:	f003 0201 	and.w	r2, r3, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2b03      	cmp	r3, #3
 800295a:	d017      	beq.n	800298c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d123      	bne.n	80029e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	08da      	lsrs	r2, r3, #3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	220f      	movs	r2, #15
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	08da      	lsrs	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3208      	adds	r2, #8
 80029da:	69b9      	ldr	r1, [r7, #24]
 80029dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80c0 	beq.w	8002ba2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	4b66      	ldr	r3, [pc, #408]	; (8002bc0 <HAL_GPIO_Init+0x324>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	4a65      	ldr	r2, [pc, #404]	; (8002bc0 <HAL_GPIO_Init+0x324>)
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a30:	6453      	str	r3, [r2, #68]	; 0x44
 8002a32:	4b63      	ldr	r3, [pc, #396]	; (8002bc0 <HAL_GPIO_Init+0x324>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a3e:	4a61      	ldr	r2, [pc, #388]	; (8002bc4 <HAL_GPIO_Init+0x328>)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a58      	ldr	r2, [pc, #352]	; (8002bc8 <HAL_GPIO_Init+0x32c>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d037      	beq.n	8002ada <HAL_GPIO_Init+0x23e>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a57      	ldr	r2, [pc, #348]	; (8002bcc <HAL_GPIO_Init+0x330>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d031      	beq.n	8002ad6 <HAL_GPIO_Init+0x23a>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a56      	ldr	r2, [pc, #344]	; (8002bd0 <HAL_GPIO_Init+0x334>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d02b      	beq.n	8002ad2 <HAL_GPIO_Init+0x236>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a55      	ldr	r2, [pc, #340]	; (8002bd4 <HAL_GPIO_Init+0x338>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d025      	beq.n	8002ace <HAL_GPIO_Init+0x232>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a54      	ldr	r2, [pc, #336]	; (8002bd8 <HAL_GPIO_Init+0x33c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01f      	beq.n	8002aca <HAL_GPIO_Init+0x22e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a53      	ldr	r2, [pc, #332]	; (8002bdc <HAL_GPIO_Init+0x340>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d019      	beq.n	8002ac6 <HAL_GPIO_Init+0x22a>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a52      	ldr	r2, [pc, #328]	; (8002be0 <HAL_GPIO_Init+0x344>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d013      	beq.n	8002ac2 <HAL_GPIO_Init+0x226>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a51      	ldr	r2, [pc, #324]	; (8002be4 <HAL_GPIO_Init+0x348>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d00d      	beq.n	8002abe <HAL_GPIO_Init+0x222>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a50      	ldr	r2, [pc, #320]	; (8002be8 <HAL_GPIO_Init+0x34c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d007      	beq.n	8002aba <HAL_GPIO_Init+0x21e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4f      	ldr	r2, [pc, #316]	; (8002bec <HAL_GPIO_Init+0x350>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d101      	bne.n	8002ab6 <HAL_GPIO_Init+0x21a>
 8002ab2:	2309      	movs	r3, #9
 8002ab4:	e012      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ab6:	230a      	movs	r3, #10
 8002ab8:	e010      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002aba:	2308      	movs	r3, #8
 8002abc:	e00e      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002abe:	2307      	movs	r3, #7
 8002ac0:	e00c      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ac2:	2306      	movs	r3, #6
 8002ac4:	e00a      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ac6:	2305      	movs	r3, #5
 8002ac8:	e008      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002aca:	2304      	movs	r3, #4
 8002acc:	e006      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e004      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e002      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_GPIO_Init+0x240>
 8002ada:	2300      	movs	r3, #0
 8002adc:	69fa      	ldr	r2, [r7, #28]
 8002ade:	f002 0203 	and.w	r2, r2, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aec:	4935      	ldr	r1, [pc, #212]	; (8002bc4 <HAL_GPIO_Init+0x328>)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afa:	4b3d      	ldr	r3, [pc, #244]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4013      	ands	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b1e:	4a34      	ldr	r2, [pc, #208]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b24:	4b32      	ldr	r3, [pc, #200]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b48:	4a29      	ldr	r2, [pc, #164]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b4e:	4b28      	ldr	r3, [pc, #160]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b72:	4a1f      	ldr	r2, [pc, #124]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b78:	4b1d      	ldr	r3, [pc, #116]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b9c:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <HAL_GPIO_Init+0x354>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	61fb      	str	r3, [r7, #28]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2b0f      	cmp	r3, #15
 8002bac:	f67f ae84 	bls.w	80028b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	bf00      	nop
 8002bb4:	3724      	adds	r7, #36	; 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	40013800 	.word	0x40013800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40020400 	.word	0x40020400
 8002bd0:	40020800 	.word	0x40020800
 8002bd4:	40020c00 	.word	0x40020c00
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40021400 	.word	0x40021400
 8002be0:	40021800 	.word	0x40021800
 8002be4:	40021c00 	.word	0x40021c00
 8002be8:	40022000 	.word	0x40022000
 8002bec:	40022400 	.word	0x40022400
 8002bf0:	40013c00 	.word	0x40013c00

08002bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	807b      	strh	r3, [r7, #2]
 8002c00:	4613      	mov	r3, r2
 8002c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c04:	787b      	ldrb	r3, [r7, #1]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c0a:	887a      	ldrh	r2, [r7, #2]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c10:	e003      	b.n	8002c1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c12:	887b      	ldrh	r3, [r7, #2]
 8002c14:	041a      	lsls	r2, r3, #16
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	619a      	str	r2, [r3, #24]
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e0bf      	b.n	8002dba <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f8ba 	bl	8002dc8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8002c6a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6999      	ldr	r1, [r3, #24]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c80:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6899      	ldr	r1, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b4a      	ldr	r3, [pc, #296]	; (8002dc4 <HAL_LTDC_Init+0x19c>)
 8002c9c:	400b      	ands	r3, r1
 8002c9e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	041b      	lsls	r3, r3, #16
 8002ca6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6899      	ldr	r1, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	431a      	orrs	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68d9      	ldr	r1, [r3, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b3e      	ldr	r3, [pc, #248]	; (8002dc4 <HAL_LTDC_Init+0x19c>)
 8002cca:	400b      	ands	r3, r1
 8002ccc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	041b      	lsls	r3, r3, #16
 8002cd4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68d9      	ldr	r1, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1a      	ldr	r2, [r3, #32]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6919      	ldr	r1, [r3, #16]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4b33      	ldr	r3, [pc, #204]	; (8002dc4 <HAL_LTDC_Init+0x19c>)
 8002cf8:	400b      	ands	r3, r1
 8002cfa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d00:	041b      	lsls	r3, r3, #16
 8002d02:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6919      	ldr	r1, [r3, #16]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	431a      	orrs	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6959      	ldr	r1, [r3, #20]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b27      	ldr	r3, [pc, #156]	; (8002dc4 <HAL_LTDC_Init+0x19c>)
 8002d26:	400b      	ands	r3, r1
 8002d28:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	041b      	lsls	r3, r3, #16
 8002d30:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6959      	ldr	r1, [r3, #20]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d4e:	021b      	lsls	r3, r3, #8
 8002d50:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002d58:	041b      	lsls	r3, r3, #16
 8002d5a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 0206 	orr.w	r2, r2, #6
 8002d96:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0201 	orr.w	r2, r2, #1
 8002da6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	f000f800 	.word	0xf000f800

08002dc8 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002ddc:	b5b0      	push	{r4, r5, r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_LTDC_ConfigLayer+0x1a>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e02c      	b.n	8002e50 <HAL_LTDC_ConfigLayer+0x74>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2202      	movs	r2, #2
 8002e02:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2134      	movs	r1, #52	; 0x34
 8002e0c:	fb01 f303 	mul.w	r3, r1, r3
 8002e10:	4413      	add	r3, r2
 8002e12:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	4614      	mov	r4, r2
 8002e1a:	461d      	mov	r5, r3
 8002e1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e28:	682b      	ldr	r3, [r5, #0]
 8002e2a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	68b9      	ldr	r1, [r7, #8]
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f83b 	bl	8002eac <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bdb0      	pop	{r4, r5, r7, pc}

08002e58 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d101      	bne.n	8002e6e <HAL_LTDC_EnableDither+0x16>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e016      	b.n	8002e9c <HAL_LTDC_EnableDither+0x44>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8002e7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ea8 <HAL_LTDC_EnableDither+0x50>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4a09      	ldr	r2, [pc, #36]	; (8002ea8 <HAL_LTDC_EnableDither+0x50>)
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e88:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	40016800 	.word	0x40016800

08002eac <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	; 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	0c1b      	lsrs	r3, r3, #16
 8002ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec8:	4413      	add	r3, r2
 8002eca:	041b      	lsls	r3, r3, #16
 8002ecc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	01db      	lsls	r3, r3, #7
 8002ed8:	4413      	add	r3, r2
 8002eda:	3384      	adds	r3, #132	; 0x84
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	01d2      	lsls	r2, r2, #7
 8002ee8:	440a      	add	r2, r1
 8002eea:	3284      	adds	r2, #132	; 0x84
 8002eec:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002ef0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	0c1b      	lsrs	r3, r3, #16
 8002efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002f02:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002f04:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	01db      	lsls	r3, r3, #7
 8002f10:	440b      	add	r3, r1
 8002f12:	3384      	adds	r3, #132	; 0x84
 8002f14:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002f1a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f2a:	4413      	add	r3, r2
 8002f2c:	041b      	lsls	r3, r3, #16
 8002f2e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	461a      	mov	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	01db      	lsls	r3, r3, #7
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3384      	adds	r3, #132	; 0x84
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	4611      	mov	r1, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	01d2      	lsls	r2, r2, #7
 8002f4a:	440a      	add	r2, r1
 8002f4c:	3284      	adds	r2, #132	; 0x84
 8002f4e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002f52:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f62:	4413      	add	r3, r2
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	01db      	lsls	r3, r3, #7
 8002f70:	440b      	add	r3, r1
 8002f72:	3384      	adds	r3, #132	; 0x84
 8002f74:	4619      	mov	r1, r3
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	01db      	lsls	r3, r3, #7
 8002f86:	4413      	add	r3, r2
 8002f88:	3384      	adds	r3, #132	; 0x84
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	4611      	mov	r1, r2
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	01d2      	lsls	r2, r2, #7
 8002f96:	440a      	add	r2, r1
 8002f98:	3284      	adds	r2, #132	; 0x84
 8002f9a:	f023 0307 	bic.w	r3, r3, #7
 8002f9e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	01db      	lsls	r3, r3, #7
 8002faa:	4413      	add	r3, r2
 8002fac:	3384      	adds	r3, #132	; 0x84
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002fbc:	021b      	lsls	r3, r3, #8
 8002fbe:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002fc6:	041b      	lsls	r3, r3, #16
 8002fc8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	061b      	lsls	r3, r3, #24
 8002fd0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	01db      	lsls	r3, r3, #7
 8002fdc:	4413      	add	r3, r2
 8002fde:	3384      	adds	r3, #132	; 0x84
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	01db      	lsls	r3, r3, #7
 8002fec:	4413      	add	r3, r2
 8002fee:	3384      	adds	r3, #132	; 0x84
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	431a      	orrs	r2, r3
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	431a      	orrs	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4619      	mov	r1, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	01db      	lsls	r3, r3, #7
 8003010:	440b      	add	r3, r1
 8003012:	3384      	adds	r3, #132	; 0x84
 8003014:	4619      	mov	r1, r3
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	01db      	lsls	r3, r3, #7
 8003026:	4413      	add	r3, r2
 8003028:	3384      	adds	r3, #132	; 0x84
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	4611      	mov	r1, r2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	01d2      	lsls	r2, r2, #7
 8003036:	440a      	add	r2, r1
 8003038:	3284      	adds	r2, #132	; 0x84
 800303a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800303e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	01db      	lsls	r3, r3, #7
 800304a:	4413      	add	r3, r2
 800304c:	3384      	adds	r3, #132	; 0x84
 800304e:	461a      	mov	r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	01db      	lsls	r3, r3, #7
 8003060:	4413      	add	r3, r2
 8003062:	3384      	adds	r3, #132	; 0x84
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	4611      	mov	r1, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	01d2      	lsls	r2, r2, #7
 8003070:	440a      	add	r2, r1
 8003072:	3284      	adds	r2, #132	; 0x84
 8003074:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003078:	f023 0307 	bic.w	r3, r3, #7
 800307c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	69da      	ldr	r2, [r3, #28]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	68f9      	ldr	r1, [r7, #12]
 8003088:	6809      	ldr	r1, [r1, #0]
 800308a:	4608      	mov	r0, r1
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	01c9      	lsls	r1, r1, #7
 8003090:	4401      	add	r1, r0
 8003092:	3184      	adds	r1, #132	; 0x84
 8003094:	4313      	orrs	r3, r2
 8003096:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	461a      	mov	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	01db      	lsls	r3, r3, #7
 80030a2:	4413      	add	r3, r2
 80030a4:	3384      	adds	r3, #132	; 0x84
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	461a      	mov	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	01db      	lsls	r3, r3, #7
 80030b2:	4413      	add	r3, r2
 80030b4:	3384      	adds	r3, #132	; 0x84
 80030b6:	461a      	mov	r2, r3
 80030b8:	2300      	movs	r3, #0
 80030ba:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	01db      	lsls	r3, r3, #7
 80030c6:	4413      	add	r3, r2
 80030c8:	3384      	adds	r3, #132	; 0x84
 80030ca:	461a      	mov	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d102      	bne.n	80030e0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80030da:	2304      	movs	r3, #4
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	e01b      	b.n	8003118 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d102      	bne.n	80030ee <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80030e8:	2303      	movs	r3, #3
 80030ea:	61fb      	str	r3, [r7, #28]
 80030ec:	e014      	b.n	8003118 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d00b      	beq.n	800310e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d007      	beq.n	800310e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003102:	2b03      	cmp	r3, #3
 8003104:	d003      	beq.n	800310e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800310a:	2b07      	cmp	r3, #7
 800310c:	d102      	bne.n	8003114 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800310e:	2302      	movs	r3, #2
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	e001      	b.n	8003118 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003114:	2301      	movs	r3, #1
 8003116:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	01db      	lsls	r3, r3, #7
 8003122:	4413      	add	r3, r2
 8003124:	3384      	adds	r3, #132	; 0x84
 8003126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	4611      	mov	r1, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	01d2      	lsls	r2, r2, #7
 8003132:	440a      	add	r2, r1
 8003134:	3284      	adds	r2, #132	; 0x84
 8003136:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800313a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	69fa      	ldr	r2, [r7, #28]
 8003142:	fb02 f303 	mul.w	r3, r2, r3
 8003146:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	6859      	ldr	r1, [r3, #4]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	1acb      	subs	r3, r1, r3
 8003152:	69f9      	ldr	r1, [r7, #28]
 8003154:	fb01 f303 	mul.w	r3, r1, r3
 8003158:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800315a:	68f9      	ldr	r1, [r7, #12]
 800315c:	6809      	ldr	r1, [r1, #0]
 800315e:	4608      	mov	r0, r1
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	01c9      	lsls	r1, r1, #7
 8003164:	4401      	add	r1, r0
 8003166:	3184      	adds	r1, #132	; 0x84
 8003168:	4313      	orrs	r3, r2
 800316a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	01db      	lsls	r3, r3, #7
 8003176:	4413      	add	r3, r2
 8003178:	3384      	adds	r3, #132	; 0x84
 800317a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	4611      	mov	r1, r2
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	01d2      	lsls	r2, r2, #7
 8003186:	440a      	add	r2, r1
 8003188:	3284      	adds	r2, #132	; 0x84
 800318a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800318e:	f023 0307 	bic.w	r3, r3, #7
 8003192:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	461a      	mov	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	01db      	lsls	r3, r3, #7
 800319e:	4413      	add	r3, r2
 80031a0:	3384      	adds	r3, #132	; 0x84
 80031a2:	461a      	mov	r2, r3
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	01db      	lsls	r3, r3, #7
 80031b4:	4413      	add	r3, r2
 80031b6:	3384      	adds	r3, #132	; 0x84
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	4611      	mov	r1, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	01d2      	lsls	r2, r2, #7
 80031c4:	440a      	add	r2, r1
 80031c6:	3284      	adds	r2, #132	; 0x84
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	6013      	str	r3, [r2, #0]
}
 80031ce:	bf00      	nop
 80031d0:	3724      	adds	r7, #36	; 0x24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80031da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031dc:	b08f      	sub	sp, #60	; 0x3c
 80031de:	af0a      	add	r7, sp, #40	; 0x28
 80031e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e10f      	b.n	800340c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d106      	bne.n	800320c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f006 fe20 	bl	8009e4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2203      	movs	r2, #3
 8003210:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321c:	2b00      	cmp	r3, #0
 800321e:	d102      	bne.n	8003226 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f003 f93f 	bl	80064ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	603b      	str	r3, [r7, #0]
 8003236:	687e      	ldr	r6, [r7, #4]
 8003238:	466d      	mov	r5, sp
 800323a:	f106 0410 	add.w	r4, r6, #16
 800323e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003246:	e894 0003 	ldmia.w	r4, {r0, r1}
 800324a:	e885 0003 	stmia.w	r5, {r0, r1}
 800324e:	1d33      	adds	r3, r6, #4
 8003250:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003252:	6838      	ldr	r0, [r7, #0]
 8003254:	f003 f816 	bl	8006284 <USB_CoreInit>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d005      	beq.n	800326a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2202      	movs	r2, #2
 8003262:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e0d0      	b.n	800340c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f003 f92d 	bl	80064d0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003276:	2300      	movs	r3, #0
 8003278:	73fb      	strb	r3, [r7, #15]
 800327a:	e04a      	b.n	8003312 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800327c:	7bfa      	ldrb	r2, [r7, #15]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	4413      	add	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	333d      	adds	r3, #61	; 0x3d
 800328c:	2201      	movs	r2, #1
 800328e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003290:	7bfa      	ldrb	r2, [r7, #15]
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	4413      	add	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	333c      	adds	r3, #60	; 0x3c
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80032a4:	7bfa      	ldrb	r2, [r7, #15]
 80032a6:	7bfb      	ldrb	r3, [r7, #15]
 80032a8:	b298      	uxth	r0, r3
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	440b      	add	r3, r1
 80032b6:	3344      	adds	r3, #68	; 0x44
 80032b8:	4602      	mov	r2, r0
 80032ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032bc:	7bfa      	ldrb	r2, [r7, #15]
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	3340      	adds	r3, #64	; 0x40
 80032cc:	2200      	movs	r2, #0
 80032ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80032d0:	7bfa      	ldrb	r2, [r7, #15]
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	4613      	mov	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	3348      	adds	r3, #72	; 0x48
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	334c      	adds	r3, #76	; 0x4c
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	3354      	adds	r3, #84	; 0x54
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800330c:	7bfb      	ldrb	r3, [r7, #15]
 800330e:	3301      	adds	r3, #1
 8003310:	73fb      	strb	r3, [r7, #15]
 8003312:	7bfa      	ldrb	r2, [r7, #15]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	429a      	cmp	r2, r3
 800331a:	d3af      	bcc.n	800327c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800331c:	2300      	movs	r3, #0
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e044      	b.n	80033ac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003322:	7bfa      	ldrb	r2, [r7, #15]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	4413      	add	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003338:	7bfa      	ldrb	r2, [r7, #15]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	4413      	add	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800334a:	7bfa      	ldrb	r2, [r7, #15]
 800334c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003364:	7bfa      	ldrb	r2, [r7, #15]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800337a:	7bfa      	ldrb	r2, [r7, #15]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003390:	7bfa      	ldrb	r2, [r7, #15]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	3301      	adds	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
 80033ac:	7bfa      	ldrb	r2, [r7, #15]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d3b5      	bcc.n	8003322 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	603b      	str	r3, [r7, #0]
 80033bc:	687e      	ldr	r6, [r7, #4]
 80033be:	466d      	mov	r5, sp
 80033c0:	f106 0410 	add.w	r4, r6, #16
 80033c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80033d4:	1d33      	adds	r3, r6, #4
 80033d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033d8:	6838      	ldr	r0, [r7, #0]
 80033da:	f003 f8c5 	bl	8006568 <USB_DevInit>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d005      	beq.n	80033f0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e00d      	b.n	800340c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f004 fa14 	bl	8007832 <USB_DevDisconnect>

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003414 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_PCD_Start+0x1c>
 800342c:	2302      	movs	r3, #2
 800342e:	e020      	b.n	8003472 <HAL_PCD_Start+0x5e>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343c:	2b01      	cmp	r3, #1
 800343e:	d109      	bne.n	8003454 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003444:	2b01      	cmp	r3, #1
 8003446:	d005      	beq.n	8003454 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f003 f817 	bl	800648c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f004 f9c4 	bl	80077f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800347a:	b590      	push	{r4, r7, lr}
 800347c:	b08d      	sub	sp, #52	; 0x34
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f004 fa82 	bl	800799a <USB_GetMode>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	f040 848a 	bne.w	8003db2 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f004 f9e6 	bl	8007874 <USB_ReadInterrupts>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8480 	beq.w	8003db0 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	0a1b      	lsrs	r3, r3, #8
 80034ba:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f004 f9d3 	bl	8007874 <USB_ReadInterrupts>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d107      	bne.n	80034e8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695a      	ldr	r2, [r3, #20]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f002 0202 	and.w	r2, r2, #2
 80034e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f004 f9c1 	bl	8007874 <USB_ReadInterrupts>
 80034f2:	4603      	mov	r3, r0
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b10      	cmp	r3, #16
 80034fa:	d161      	bne.n	80035c0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0210 	bic.w	r2, r2, #16
 800350a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800350c:	6a3b      	ldr	r3, [r7, #32]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f003 020f 	and.w	r2, r3, #15
 8003518:	4613      	mov	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	4413      	add	r3, r2
 8003528:	3304      	adds	r3, #4
 800352a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	0c5b      	lsrs	r3, r3, #17
 8003530:	f003 030f 	and.w	r3, r3, #15
 8003534:	2b02      	cmp	r3, #2
 8003536:	d124      	bne.n	8003582 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800353e:	4013      	ands	r3, r2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d035      	beq.n	80035b0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800354e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003552:	b29b      	uxth	r3, r3
 8003554:	461a      	mov	r2, r3
 8003556:	6a38      	ldr	r0, [r7, #32]
 8003558:	f003 fff8 	bl	800754c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	091b      	lsrs	r3, r3, #4
 8003564:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003568:	441a      	add	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	6a1a      	ldr	r2, [r3, #32]
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800357a:	441a      	add	r2, r3
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	621a      	str	r2, [r3, #32]
 8003580:	e016      	b.n	80035b0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	0c5b      	lsrs	r3, r3, #17
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	2b06      	cmp	r3, #6
 800358c:	d110      	bne.n	80035b0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003594:	2208      	movs	r2, #8
 8003596:	4619      	mov	r1, r3
 8003598:	6a38      	ldr	r0, [r7, #32]
 800359a:	f003 ffd7 	bl	800754c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	6a1a      	ldr	r2, [r3, #32]
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035aa:	441a      	add	r2, r3
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699a      	ldr	r2, [r3, #24]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0210 	orr.w	r2, r2, #16
 80035be:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f004 f955 	bl	8007874 <USB_ReadInterrupts>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80035d4:	f040 80a7 	bne.w	8003726 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f004 f95a 	bl	800789a <USB_ReadDevAllOutEpInterrupt>
 80035e6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80035e8:	e099      	b.n	800371e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80035ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 808e 	beq.w	8003712 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	4611      	mov	r1, r2
 8003600:	4618      	mov	r0, r3
 8003602:	f004 f97e 	bl	8007902 <USB_ReadDevOutEPInterrupt>
 8003606:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	015a      	lsls	r2, r3, #5
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	4413      	add	r3, r2
 800361a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800361e:	461a      	mov	r2, r3
 8003620:	2301      	movs	r3, #1
 8003622:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003624:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fec2 	bl	80043b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f003 0308 	and.w	r3, r3, #8
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00c      	beq.n	8003650 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	015a      	lsls	r2, r3, #5
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	4413      	add	r3, r2
 800363e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003642:	461a      	mov	r2, r3
 8003644:	2308      	movs	r3, #8
 8003646:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 ff98 	bl	8004580 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800365a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365c:	015a      	lsls	r2, r3, #5
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	4413      	add	r3, r2
 8003662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003666:	461a      	mov	r2, r3
 8003668:	2310      	movs	r3, #16
 800366a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d030      	beq.n	80036d8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367e:	2b80      	cmp	r3, #128	; 0x80
 8003680:	d109      	bne.n	8003696 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003690:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003694:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003698:	4613      	mov	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	4413      	add	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	4413      	add	r3, r2
 80036a8:	3304      	adds	r3, #4
 80036aa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	78db      	ldrb	r3, [r3, #3]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d108      	bne.n	80036c6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	2200      	movs	r2, #0
 80036b8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	4619      	mov	r1, r3
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f006 fcc5 	bl	800a050 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	015a      	lsls	r2, r3, #5
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	4413      	add	r3, r2
 80036ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036d2:	461a      	mov	r2, r3
 80036d4:	2302      	movs	r3, #2
 80036d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d008      	beq.n	80036f4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ee:	461a      	mov	r2, r3
 80036f0:	2320      	movs	r3, #32
 80036f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d009      	beq.n	8003712 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	015a      	lsls	r2, r3, #5
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	4413      	add	r3, r2
 8003706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800370a:	461a      	mov	r2, r3
 800370c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003710:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	3301      	adds	r3, #1
 8003716:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371a:	085b      	lsrs	r3, r3, #1
 800371c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800371e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003720:	2b00      	cmp	r3, #0
 8003722:	f47f af62 	bne.w	80035ea <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f004 f8a2 	bl	8007874 <USB_ReadInterrupts>
 8003730:	4603      	mov	r3, r0
 8003732:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003736:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800373a:	f040 80db 	bne.w	80038f4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f004 f8c3 	bl	80078ce <USB_ReadDevAllInEpInterrupt>
 8003748:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800374e:	e0cd      	b.n	80038ec <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80c2 	beq.w	80038e0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	4611      	mov	r1, r2
 8003766:	4618      	mov	r0, r3
 8003768:	f004 f8e9 	bl	800793e <USB_ReadDevInEPInterrupt>
 800376c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d057      	beq.n	8003828 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377a:	f003 030f 	and.w	r3, r3, #15
 800377e:	2201      	movs	r2, #1
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800378c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	43db      	mvns	r3, r3
 8003792:	69f9      	ldr	r1, [r7, #28]
 8003794:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003798:	4013      	ands	r3, r2
 800379a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379e:	015a      	lsls	r2, r3, #5
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	4413      	add	r3, r2
 80037a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037a8:	461a      	mov	r2, r3
 80037aa:	2301      	movs	r3, #1
 80037ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d132      	bne.n	800381c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80037b6:	6879      	ldr	r1, [r7, #4]
 80037b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ba:	4613      	mov	r3, r2
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	4413      	add	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	440b      	add	r3, r1
 80037c4:	334c      	adds	r3, #76	; 0x4c
 80037c6:	6819      	ldr	r1, [r3, #0]
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037cc:	4613      	mov	r3, r2
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4403      	add	r3, r0
 80037d6:	3348      	adds	r3, #72	; 0x48
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4419      	add	r1, r3
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e0:	4613      	mov	r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4413      	add	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4403      	add	r3, r0
 80037ea:	334c      	adds	r3, #76	; 0x4c
 80037ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d113      	bne.n	800381c <HAL_PCD_IRQHandler+0x3a2>
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f8:	4613      	mov	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	3354      	adds	r3, #84	; 0x54
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d108      	bne.n	800381c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003814:	461a      	mov	r2, r3
 8003816:	2101      	movs	r1, #1
 8003818:	f004 f8f0 	bl	80079fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800381c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4619      	mov	r1, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f006 fb8f 	bl	8009f46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d008      	beq.n	8003844 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	015a      	lsls	r2, r3, #5
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	4413      	add	r3, r2
 800383a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800383e:	461a      	mov	r2, r3
 8003840:	2308      	movs	r3, #8
 8003842:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f003 0310 	and.w	r3, r3, #16
 800384a:	2b00      	cmp	r3, #0
 800384c:	d008      	beq.n	8003860 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800384e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003850:	015a      	lsls	r2, r3, #5
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	4413      	add	r3, r2
 8003856:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800385a:	461a      	mov	r2, r3
 800385c:	2310      	movs	r3, #16
 800385e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003876:	461a      	mov	r2, r3
 8003878:	2340      	movs	r3, #64	; 0x40
 800387a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d023      	beq.n	80038ce <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003886:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003888:	6a38      	ldr	r0, [r7, #32]
 800388a:	f002 ffd1 	bl	8006830 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800388e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003890:	4613      	mov	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	4413      	add	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	3338      	adds	r3, #56	; 0x38
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4413      	add	r3, r2
 800389e:	3304      	adds	r3, #4
 80038a0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	78db      	ldrb	r3, [r3, #3]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d108      	bne.n	80038bc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	2200      	movs	r2, #0
 80038ae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80038b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	4619      	mov	r1, r3
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f006 fbdc 	bl	800a074 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	015a      	lsls	r2, r3, #5
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	4413      	add	r3, r2
 80038c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038c8:	461a      	mov	r2, r3
 80038ca:	2302      	movs	r3, #2
 80038cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80038d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fcdb 	bl	8004296 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	3301      	adds	r3, #1
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80038e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80038ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f47f af2e 	bne.w	8003750 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f003 ffbb 	bl	8007874 <USB_ReadInterrupts>
 80038fe:	4603      	mov	r3, r0
 8003900:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003904:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003908:	d122      	bne.n	8003950 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	69fa      	ldr	r2, [r7, #28]
 8003914:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003924:	2b01      	cmp	r3, #1
 8003926:	d108      	bne.n	800393a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003930:	2100      	movs	r1, #0
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fec2 	bl	80046bc <HAL_PCDEx_LPM_Callback>
 8003938:	e002      	b.n	8003940 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f006 fb7a 	bl	800a034 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695a      	ldr	r2, [r3, #20]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800394e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f003 ff8d 	bl	8007874 <USB_ReadInterrupts>
 800395a:	4603      	mov	r3, r0
 800395c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003964:	d112      	bne.n	800398c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d102      	bne.n	800397c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f006 fb36 	bl	8009fe8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	695a      	ldr	r2, [r3, #20]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800398a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f003 ff6f 	bl	8007874 <USB_ReadInterrupts>
 8003996:	4603      	mov	r3, r0
 8003998:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800399c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a0:	f040 80b7 	bne.w	8003b12 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	69fa      	ldr	r2, [r7, #28]
 80039ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039b2:	f023 0301 	bic.w	r3, r3, #1
 80039b6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2110      	movs	r1, #16
 80039be:	4618      	mov	r0, r3
 80039c0:	f002 ff36 	bl	8006830 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039c4:	2300      	movs	r3, #0
 80039c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039c8:	e046      	b.n	8003a58 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80039ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039d6:	461a      	mov	r2, r3
 80039d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039dc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80039de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e0:	015a      	lsls	r2, r3, #5
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	4413      	add	r3, r2
 80039e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039ee:	0151      	lsls	r1, r2, #5
 80039f0:	69fa      	ldr	r2, [r7, #28]
 80039f2:	440a      	add	r2, r1
 80039f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80039f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80039fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80039fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a00:	015a      	lsls	r2, r3, #5
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	4413      	add	r3, r2
 8003a06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a10:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a22:	0151      	lsls	r1, r2, #5
 8003a24:	69fa      	ldr	r2, [r7, #28]
 8003a26:	440a      	add	r2, r1
 8003a28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a30:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a34:	015a      	lsls	r2, r3, #5
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	4413      	add	r3, r2
 8003a3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a42:	0151      	lsls	r1, r2, #5
 8003a44:	69fa      	ldr	r2, [r7, #28]
 8003a46:	440a      	add	r2, r1
 8003a48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003a50:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a54:	3301      	adds	r3, #1
 8003a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d3b3      	bcc.n	80039ca <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a68:	69db      	ldr	r3, [r3, #28]
 8003a6a:	69fa      	ldr	r2, [r7, #28]
 8003a6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a70:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003a74:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d016      	beq.n	8003aac <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a88:	69fa      	ldr	r2, [r7, #28]
 8003a8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a8e:	f043 030b 	orr.w	r3, r3, #11
 8003a92:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	69fa      	ldr	r2, [r7, #28]
 8003aa0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aa4:	f043 030b 	orr.w	r3, r3, #11
 8003aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aaa:	e015      	b.n	8003ad8 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	69fa      	ldr	r2, [r7, #28]
 8003ab6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003abe:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003ac2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	69fa      	ldr	r2, [r7, #28]
 8003ace:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ad2:	f043 030b 	orr.w	r3, r3, #11
 8003ad6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	69fa      	ldr	r2, [r7, #28]
 8003ae2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ae6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003aea:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6818      	ldr	r0, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003afc:	461a      	mov	r2, r3
 8003afe:	f003 ff7d 	bl	80079fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695a      	ldr	r2, [r3, #20]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003b10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f003 feac 	bl	8007874 <USB_ReadInterrupts>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b26:	d124      	bne.n	8003b72 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f003 ff42 	bl	80079b6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f002 fef7 	bl	800692a <USB_GetDevSpeed>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	461a      	mov	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681c      	ldr	r4, [r3, #0]
 8003b48:	f001 fa28 	bl	8004f9c <HAL_RCC_GetHCLKFreq>
 8003b4c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	461a      	mov	r2, r3
 8003b56:	4620      	mov	r0, r4
 8003b58:	f002 fbf6 	bl	8006348 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f006 fa1a 	bl	8009f96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	695a      	ldr	r2, [r3, #20]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f003 fe7c 	bl	8007874 <USB_ReadInterrupts>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b08      	cmp	r3, #8
 8003b84:	d10a      	bne.n	8003b9c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f006 f9f7 	bl	8009f7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695a      	ldr	r2, [r3, #20]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f002 0208 	and.w	r2, r2, #8
 8003b9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f003 fe67 	bl	8007874 <USB_ReadInterrupts>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bac:	2b80      	cmp	r3, #128	; 0x80
 8003bae:	d122      	bne.n	8003bf6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc0:	e014      	b.n	8003bec <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d105      	bne.n	8003be6 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	4619      	mov	r1, r3
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fb27 	bl	8004234 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be8:	3301      	adds	r3, #1
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d3e5      	bcc.n	8003bc2 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f003 fe3a 	bl	8007874 <USB_ReadInterrupts>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c0a:	d13b      	bne.n	8003c84 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c10:	e02b      	b.n	8003c6a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	015a      	lsls	r2, r3, #5
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4413      	add	r3, r2
 8003c1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c26:	4613      	mov	r3, r2
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	3340      	adds	r3, #64	; 0x40
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d115      	bne.n	8003c64 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003c38:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	da12      	bge.n	8003c64 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	333f      	adds	r3, #63	; 0x3f
 8003c4e:	2201      	movs	r2, #1
 8003c50:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fae8 	bl	8004234 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	3301      	adds	r3, #1
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d3ce      	bcc.n	8003c12 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003c82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f003 fdf3 	bl	8007874 <USB_ReadInterrupts>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c98:	d155      	bne.n	8003d46 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c9e:	e045      	b.n	8003d2c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca2:	015a      	lsls	r2, r3, #5
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	4413      	add	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d12e      	bne.n	8003d26 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003cc8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	da2b      	bge.n	8003d26 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003cda:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d121      	bne.n	8003d26 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10a      	bne.n	8003d26 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	69fa      	ldr	r2, [r7, #28]
 8003d1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d22:	6053      	str	r3, [r2, #4]
            break;
 8003d24:	e007      	b.n	8003d36 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	3301      	adds	r3, #1
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d3b4      	bcc.n	8003ca0 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695a      	ldr	r2, [r3, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003d44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f003 fd92 	bl	8007874 <USB_ReadInterrupts>
 8003d50:	4603      	mov	r3, r0
 8003d52:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d5a:	d10a      	bne.n	8003d72 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f006 f99b 	bl	800a098 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003d70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f003 fd7c 	bl	8007874 <USB_ReadInterrupts>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d115      	bne.n	8003db2 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d002      	beq.n	8003d9e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f006 f98b 	bl	800a0b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6859      	ldr	r1, [r3, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	605a      	str	r2, [r3, #4]
 8003dae:	e000      	b.n	8003db2 <HAL_PCD_IRQHandler+0x938>
      return;
 8003db0:	bf00      	nop
    }
  }
}
 8003db2:	3734      	adds	r7, #52	; 0x34
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd90      	pop	{r4, r7, pc}

08003db8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d101      	bne.n	8003dd2 <HAL_PCD_SetAddress+0x1a>
 8003dce:	2302      	movs	r3, #2
 8003dd0:	e013      	b.n	8003dfa <HAL_PCD_SetAddress+0x42>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	78fa      	ldrb	r2, [r7, #3]
 8003de8:	4611      	mov	r1, r2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f003 fcda 	bl	80077a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b084      	sub	sp, #16
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
 8003e0a:	4608      	mov	r0, r1
 8003e0c:	4611      	mov	r1, r2
 8003e0e:	461a      	mov	r2, r3
 8003e10:	4603      	mov	r3, r0
 8003e12:	70fb      	strb	r3, [r7, #3]
 8003e14:	460b      	mov	r3, r1
 8003e16:	803b      	strh	r3, [r7, #0]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	da0f      	bge.n	8003e48 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	f003 020f 	and.w	r2, r3, #15
 8003e2e:	4613      	mov	r3, r2
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4413      	add	r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	3338      	adds	r3, #56	; 0x38
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2201      	movs	r2, #1
 8003e44:	705a      	strb	r2, [r3, #1]
 8003e46:	e00f      	b.n	8003e68 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e48:	78fb      	ldrb	r3, [r7, #3]
 8003e4a:	f003 020f 	and.w	r2, r3, #15
 8003e4e:	4613      	mov	r3, r2
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4413      	add	r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	3304      	adds	r3, #4
 8003e60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003e68:	78fb      	ldrb	r3, [r7, #3]
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003e74:	883a      	ldrh	r2, [r7, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	78ba      	ldrb	r2, [r7, #2]
 8003e7e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	785b      	ldrb	r3, [r3, #1]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d004      	beq.n	8003e92 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003e92:	78bb      	ldrb	r3, [r7, #2]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d102      	bne.n	8003e9e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_PCD_EP_Open+0xaa>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e00e      	b.n	8003eca <HAL_PCD_EP_Open+0xc8>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68f9      	ldr	r1, [r7, #12]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f002 fd5a 	bl	8006974 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003ec8:	7afb      	ldrb	r3, [r7, #11]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b084      	sub	sp, #16
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	460b      	mov	r3, r1
 8003edc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ede:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	da0f      	bge.n	8003f06 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ee6:	78fb      	ldrb	r3, [r7, #3]
 8003ee8:	f003 020f 	and.w	r2, r3, #15
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	3338      	adds	r3, #56	; 0x38
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	4413      	add	r3, r2
 8003efa:	3304      	adds	r3, #4
 8003efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2201      	movs	r2, #1
 8003f02:	705a      	strb	r2, [r3, #1]
 8003f04:	e00f      	b.n	8003f26 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f06:	78fb      	ldrb	r3, [r7, #3]
 8003f08:	f003 020f 	and.w	r2, r3, #15
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	4413      	add	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003f26:	78fb      	ldrb	r3, [r7, #3]
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_PCD_EP_Close+0x6e>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e00e      	b.n	8003f5e <HAL_PCD_EP_Close+0x8c>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f002 fd98 	bl	8006a84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b086      	sub	sp, #24
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	60f8      	str	r0, [r7, #12]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
 8003f72:	460b      	mov	r3, r1
 8003f74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f76:	7afb      	ldrb	r3, [r7, #11]
 8003f78:	f003 020f 	and.w	r2, r3, #15
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	4413      	add	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fa8:	7afb      	ldrb	r3, [r7, #11]
 8003faa:	f003 030f 	and.w	r3, r3, #15
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d102      	bne.n	8003fc2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003fc2:	7afb      	ldrb	r3, [r7, #11]
 8003fc4:	f003 030f 	and.w	r3, r3, #15
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d109      	bne.n	8003fe0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6818      	ldr	r0, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	6979      	ldr	r1, [r7, #20]
 8003fda:	f003 f877 	bl	80070cc <USB_EP0StartXfer>
 8003fde:	e008      	b.n	8003ff2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	461a      	mov	r2, r3
 8003fec:	6979      	ldr	r1, [r7, #20]
 8003fee:	f002 fe25 	bl	8006c3c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004008:	78fb      	ldrb	r3, [r7, #3]
 800400a:	f003 020f 	and.w	r2, r3, #15
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800401e:	681b      	ldr	r3, [r3, #0]
}
 8004020:	4618      	mov	r0, r3
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	607a      	str	r2, [r7, #4]
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	460b      	mov	r3, r1
 800403a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800403c:	7afb      	ldrb	r3, [r7, #11]
 800403e:	f003 020f 	and.w	r2, r3, #15
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	3338      	adds	r3, #56	; 0x38
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4413      	add	r3, r2
 8004050:	3304      	adds	r3, #4
 8004052:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2200      	movs	r2, #0
 8004064:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2201      	movs	r2, #1
 800406a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800406c:	7afb      	ldrb	r3, [r7, #11]
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	b2da      	uxtb	r2, r3
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d102      	bne.n	8004086 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004086:	7afb      	ldrb	r3, [r7, #11]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6818      	ldr	r0, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	6979      	ldr	r1, [r7, #20]
 800409e:	f003 f815 	bl	80070cc <USB_EP0StartXfer>
 80040a2:	e008      	b.n	80040b6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6818      	ldr	r0, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	461a      	mov	r2, r3
 80040b0:	6979      	ldr	r1, [r7, #20]
 80040b2:	f002 fdc3 	bl	8006c3c <USB_EPStartXfer>
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	460b      	mov	r3, r1
 80040ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	f003 020f 	and.w	r2, r3, #15
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d901      	bls.n	80040de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e050      	b.n	8004180 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	da0f      	bge.n	8004106 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040e6:	78fb      	ldrb	r3, [r7, #3]
 80040e8:	f003 020f 	and.w	r2, r3, #15
 80040ec:	4613      	mov	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	4413      	add	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	3338      	adds	r3, #56	; 0x38
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	4413      	add	r3, r2
 80040fa:	3304      	adds	r3, #4
 80040fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2201      	movs	r2, #1
 8004102:	705a      	strb	r2, [r3, #1]
 8004104:	e00d      	b.n	8004122 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	4613      	mov	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	4413      	add	r3, r2
 8004118:	3304      	adds	r3, #4
 800411a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004128:	78fb      	ldrb	r3, [r7, #3]
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	b2da      	uxtb	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_PCD_EP_SetStall+0x82>
 800413e:	2302      	movs	r3, #2
 8004140:	e01e      	b.n	8004180 <HAL_PCD_EP_SetStall+0xc0>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68f9      	ldr	r1, [r7, #12]
 8004150:	4618      	mov	r0, r3
 8004152:	f003 fa53 	bl	80075fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004156:	78fb      	ldrb	r3, [r7, #3]
 8004158:	f003 030f 	and.w	r3, r3, #15
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10a      	bne.n	8004176 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	b2d9      	uxtb	r1, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004170:	461a      	mov	r2, r3
 8004172:	f003 fc43 	bl	80079fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	f003 020f 	and.w	r2, r3, #15
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d901      	bls.n	80041a6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e042      	b.n	800422c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	da0f      	bge.n	80041ce <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ae:	78fb      	ldrb	r3, [r7, #3]
 80041b0:	f003 020f 	and.w	r2, r3, #15
 80041b4:	4613      	mov	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	3338      	adds	r3, #56	; 0x38
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	4413      	add	r3, r2
 80041c2:	3304      	adds	r3, #4
 80041c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	705a      	strb	r2, [r3, #1]
 80041cc:	e00f      	b.n	80041ee <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	f003 020f 	and.w	r2, r3, #15
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	4413      	add	r3, r2
 80041e4:	3304      	adds	r3, #4
 80041e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004206:	2b01      	cmp	r3, #1
 8004208:	d101      	bne.n	800420e <HAL_PCD_EP_ClrStall+0x86>
 800420a:	2302      	movs	r3, #2
 800420c:	e00e      	b.n	800422c <HAL_PCD_EP_ClrStall+0xa4>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68f9      	ldr	r1, [r7, #12]
 800421c:	4618      	mov	r0, r3
 800421e:	f003 fa5b 	bl	80076d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004244:	2b00      	cmp	r3, #0
 8004246:	da0c      	bge.n	8004262 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	f003 020f 	and.w	r2, r3, #15
 800424e:	4613      	mov	r3, r2
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	3338      	adds	r3, #56	; 0x38
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	4413      	add	r3, r2
 800425c:	3304      	adds	r3, #4
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	e00c      	b.n	800427c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	f003 020f 	and.w	r2, r3, #15
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	4413      	add	r3, r2
 8004278:	3304      	adds	r3, #4
 800427a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68f9      	ldr	r1, [r7, #12]
 8004282:	4618      	mov	r0, r3
 8004284:	f003 f87a 	bl	800737c <USB_EPStopXfer>
 8004288:	4603      	mov	r3, r0
 800428a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800428c:	7afb      	ldrb	r3, [r7, #11]
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b08a      	sub	sp, #40	; 0x28
 800429a:	af02      	add	r7, sp, #8
 800429c:	6078      	str	r0, [r7, #4]
 800429e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	4613      	mov	r3, r2
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	4413      	add	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	3338      	adds	r3, #56	; 0x38
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	4413      	add	r3, r2
 80042ba:	3304      	adds	r3, #4
 80042bc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a1a      	ldr	r2, [r3, #32]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d901      	bls.n	80042ce <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e06c      	b.n	80043a8 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	699a      	ldr	r2, [r3, #24]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	69fa      	ldr	r2, [r7, #28]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d902      	bls.n	80042ea <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	3303      	adds	r3, #3
 80042ee:	089b      	lsrs	r3, r3, #2
 80042f0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042f2:	e02b      	b.n	800434c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	699a      	ldr	r2, [r3, #24]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	429a      	cmp	r2, r3
 8004308:	d902      	bls.n	8004310 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	3303      	adds	r3, #3
 8004314:	089b      	lsrs	r3, r3, #2
 8004316:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6919      	ldr	r1, [r3, #16]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	b2da      	uxtb	r2, r3
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004328:	b2db      	uxtb	r3, r3
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	4603      	mov	r3, r0
 800432e:	6978      	ldr	r0, [r7, #20]
 8004330:	f003 f8ce 	bl	80074d0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	441a      	add	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a1a      	ldr	r2, [r3, #32]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	441a      	add	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	015a      	lsls	r2, r3, #5
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	4413      	add	r3, r2
 8004354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	b29b      	uxth	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	429a      	cmp	r2, r3
 8004360:	d809      	bhi.n	8004376 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1a      	ldr	r2, [r3, #32]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800436a:	429a      	cmp	r2, r3
 800436c:	d203      	bcs.n	8004376 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1be      	bne.n	80042f4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	699a      	ldr	r2, [r3, #24]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	429a      	cmp	r2, r3
 8004380:	d811      	bhi.n	80043a6 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	2201      	movs	r2, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004396:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	43db      	mvns	r3, r3
 800439c:	6939      	ldr	r1, [r7, #16]
 800439e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043a2:	4013      	ands	r3, r2
 80043a4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	333c      	adds	r3, #60	; 0x3c
 80043c8:	3304      	adds	r3, #4
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	015a      	lsls	r2, r3, #5
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d17b      	bne.n	80044de <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d015      	beq.n	800441c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	4a61      	ldr	r2, [pc, #388]	; (8004578 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	f240 80b9 	bls.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 80b3 	beq.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	015a      	lsls	r2, r3, #5
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	4413      	add	r3, r2
 800440e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004412:	461a      	mov	r2, r3
 8004414:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004418:	6093      	str	r3, [r2, #8]
 800441a:	e0a7      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d009      	beq.n	800443a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004432:	461a      	mov	r2, r3
 8004434:	2320      	movs	r3, #32
 8004436:	6093      	str	r3, [r2, #8]
 8004438:	e098      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004440:	2b00      	cmp	r3, #0
 8004442:	f040 8093 	bne.w	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	4a4b      	ldr	r2, [pc, #300]	; (8004578 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d90f      	bls.n	800446e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	4413      	add	r3, r2
 8004460:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004464:	461a      	mov	r2, r3
 8004466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800446a:	6093      	str	r3, [r2, #8]
 800446c:	e07e      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	4413      	add	r3, r2
 8004480:	3304      	adds	r3, #4
 8004482:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	69da      	ldr	r2, [r3, #28]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	0159      	lsls	r1, r3, #5
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	440b      	add	r3, r1
 8004490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800449a:	1ad2      	subs	r2, r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d114      	bne.n	80044d0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d109      	bne.n	80044c2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6818      	ldr	r0, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044b8:	461a      	mov	r2, r3
 80044ba:	2101      	movs	r1, #1
 80044bc:	f003 fa9e 	bl	80079fc <USB_EP0_OutStart>
 80044c0:	e006      	b.n	80044d0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	441a      	add	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f005 fd1a 	bl	8009f10 <HAL_PCD_DataOutStageCallback>
 80044dc:	e046      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	4a26      	ldr	r2, [pc, #152]	; (800457c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d124      	bne.n	8004530 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044fc:	461a      	mov	r2, r3
 80044fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004502:	6093      	str	r3, [r2, #8]
 8004504:	e032      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800451c:	461a      	mov	r2, r3
 800451e:	2320      	movs	r3, #32
 8004520:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	4619      	mov	r1, r3
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f005 fcf1 	bl	8009f10 <HAL_PCD_DataOutStageCallback>
 800452e:	e01d      	b.n	800456c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d114      	bne.n	8004560 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	4613      	mov	r3, r2
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d108      	bne.n	8004560 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004558:	461a      	mov	r2, r3
 800455a:	2100      	movs	r1, #0
 800455c:	f003 fa4e 	bl	80079fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	4619      	mov	r1, r3
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f005 fcd2 	bl	8009f10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	4f54300a 	.word	0x4f54300a
 800457c:	4f54310a 	.word	0x4f54310a

08004580 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	333c      	adds	r3, #60	; 0x3c
 8004598:	3304      	adds	r3, #4
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4a15      	ldr	r2, [pc, #84]	; (8004608 <PCD_EP_OutSetupPacket_int+0x88>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d90e      	bls.n	80045d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d009      	beq.n	80045d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045cc:	461a      	mov	r2, r3
 80045ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f005 fc89 	bl	8009eec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4a0a      	ldr	r2, [pc, #40]	; (8004608 <PCD_EP_OutSetupPacket_int+0x88>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d90c      	bls.n	80045fc <PCD_EP_OutSetupPacket_int+0x7c>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d108      	bne.n	80045fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80045f4:	461a      	mov	r2, r3
 80045f6:	2101      	movs	r1, #1
 80045f8:	f003 fa00 	bl	80079fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	4f54300a 	.word	0x4f54300a

0800460c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	70fb      	strb	r3, [r7, #3]
 8004618:	4613      	mov	r3, r2
 800461a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d107      	bne.n	800463a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800462a:	883b      	ldrh	r3, [r7, #0]
 800462c:	0419      	lsls	r1, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	430a      	orrs	r2, r1
 8004636:	629a      	str	r2, [r3, #40]	; 0x28
 8004638:	e028      	b.n	800468c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004640:	0c1b      	lsrs	r3, r3, #16
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	4413      	add	r3, r2
 8004646:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004648:	2300      	movs	r3, #0
 800464a:	73fb      	strb	r3, [r7, #15]
 800464c:	e00d      	b.n	800466a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	7bfb      	ldrb	r3, [r7, #15]
 8004654:	3340      	adds	r3, #64	; 0x40
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	0c1b      	lsrs	r3, r3, #16
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	4413      	add	r3, r2
 8004662:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004664:	7bfb      	ldrb	r3, [r7, #15]
 8004666:	3301      	adds	r3, #1
 8004668:	73fb      	strb	r3, [r7, #15]
 800466a:	7bfa      	ldrb	r2, [r7, #15]
 800466c:	78fb      	ldrb	r3, [r7, #3]
 800466e:	3b01      	subs	r3, #1
 8004670:	429a      	cmp	r2, r3
 8004672:	d3ec      	bcc.n	800464e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004674:	883b      	ldrh	r3, [r7, #0]
 8004676:	0418      	lsls	r0, r3, #16
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6819      	ldr	r1, [r3, #0]
 800467c:	78fb      	ldrb	r3, [r7, #3]
 800467e:	3b01      	subs	r3, #1
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	4302      	orrs	r2, r0
 8004684:	3340      	adds	r3, #64	; 0x40
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	460b      	mov	r3, r1
 80046a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	460b      	mov	r3, r1
 80046c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e267      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d075      	beq.n	80047de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046f2:	4b88      	ldr	r3, [pc, #544]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d00c      	beq.n	8004718 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046fe:	4b85      	ldr	r3, [pc, #532]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004706:	2b08      	cmp	r3, #8
 8004708:	d112      	bne.n	8004730 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800470a:	4b82      	ldr	r3, [pc, #520]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004716:	d10b      	bne.n	8004730 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004718:	4b7e      	ldr	r3, [pc, #504]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d05b      	beq.n	80047dc <HAL_RCC_OscConfig+0x108>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d157      	bne.n	80047dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e242      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004738:	d106      	bne.n	8004748 <HAL_RCC_OscConfig+0x74>
 800473a:	4b76      	ldr	r3, [pc, #472]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a75      	ldr	r2, [pc, #468]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	e01d      	b.n	8004784 <HAL_RCC_OscConfig+0xb0>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004750:	d10c      	bne.n	800476c <HAL_RCC_OscConfig+0x98>
 8004752:	4b70      	ldr	r3, [pc, #448]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a6f      	ldr	r2, [pc, #444]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	4b6d      	ldr	r3, [pc, #436]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a6c      	ldr	r2, [pc, #432]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004768:	6013      	str	r3, [r2, #0]
 800476a:	e00b      	b.n	8004784 <HAL_RCC_OscConfig+0xb0>
 800476c:	4b69      	ldr	r3, [pc, #420]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a68      	ldr	r2, [pc, #416]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	4b66      	ldr	r3, [pc, #408]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a65      	ldr	r2, [pc, #404]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 800477e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d013      	beq.n	80047b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478c:	f7fd faf0 	bl	8001d70 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004794:	f7fd faec 	bl	8001d70 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b64      	cmp	r3, #100	; 0x64
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e207      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047a6:	4b5b      	ldr	r3, [pc, #364]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0xc0>
 80047b2:	e014      	b.n	80047de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b4:	f7fd fadc 	bl	8001d70 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047bc:	f7fd fad8 	bl	8001d70 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b64      	cmp	r3, #100	; 0x64
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e1f3      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ce:	4b51      	ldr	r3, [pc, #324]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1f0      	bne.n	80047bc <HAL_RCC_OscConfig+0xe8>
 80047da:	e000      	b.n	80047de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d063      	beq.n	80048b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047ea:	4b4a      	ldr	r3, [pc, #296]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00b      	beq.n	800480e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047f6:	4b47      	ldr	r3, [pc, #284]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d11c      	bne.n	800483c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004802:	4b44      	ldr	r3, [pc, #272]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d116      	bne.n	800483c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800480e:	4b41      	ldr	r3, [pc, #260]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d005      	beq.n	8004826 <HAL_RCC_OscConfig+0x152>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d001      	beq.n	8004826 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e1c7      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004826:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4937      	ldr	r1, [pc, #220]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004836:	4313      	orrs	r3, r2
 8004838:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483a:	e03a      	b.n	80048b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d020      	beq.n	8004886 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004844:	4b34      	ldr	r3, [pc, #208]	; (8004918 <HAL_RCC_OscConfig+0x244>)
 8004846:	2201      	movs	r2, #1
 8004848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484a:	f7fd fa91 	bl	8001d70 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004850:	e008      	b.n	8004864 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004852:	f7fd fa8d 	bl	8001d70 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d901      	bls.n	8004864 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e1a8      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004864:	4b2b      	ldr	r3, [pc, #172]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004870:	4b28      	ldr	r3, [pc, #160]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4925      	ldr	r1, [pc, #148]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 8004880:	4313      	orrs	r3, r2
 8004882:	600b      	str	r3, [r1, #0]
 8004884:	e015      	b.n	80048b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004886:	4b24      	ldr	r3, [pc, #144]	; (8004918 <HAL_RCC_OscConfig+0x244>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fd fa70 	bl	8001d70 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004894:	f7fd fa6c 	bl	8001d70 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e187      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048a6:	4b1b      	ldr	r3, [pc, #108]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d036      	beq.n	800492c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d016      	beq.n	80048f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048c6:	4b15      	ldr	r3, [pc, #84]	; (800491c <HAL_RCC_OscConfig+0x248>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048cc:	f7fd fa50 	bl	8001d70 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048d4:	f7fd fa4c 	bl	8001d70 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e167      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048e6:	4b0b      	ldr	r3, [pc, #44]	; (8004914 <HAL_RCC_OscConfig+0x240>)
 80048e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f0      	beq.n	80048d4 <HAL_RCC_OscConfig+0x200>
 80048f2:	e01b      	b.n	800492c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048f4:	4b09      	ldr	r3, [pc, #36]	; (800491c <HAL_RCC_OscConfig+0x248>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048fa:	f7fd fa39 	bl	8001d70 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004900:	e00e      	b.n	8004920 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004902:	f7fd fa35 	bl	8001d70 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d907      	bls.n	8004920 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e150      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
 8004914:	40023800 	.word	0x40023800
 8004918:	42470000 	.word	0x42470000
 800491c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004920:	4b88      	ldr	r3, [pc, #544]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1ea      	bne.n	8004902 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 8097 	beq.w	8004a68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800493a:	2300      	movs	r3, #0
 800493c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800493e:	4b81      	ldr	r3, [pc, #516]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10f      	bne.n	800496a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60bb      	str	r3, [r7, #8]
 800494e:	4b7d      	ldr	r3, [pc, #500]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	4a7c      	ldr	r2, [pc, #496]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004958:	6413      	str	r3, [r2, #64]	; 0x40
 800495a:	4b7a      	ldr	r3, [pc, #488]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004962:	60bb      	str	r3, [r7, #8]
 8004964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004966:	2301      	movs	r3, #1
 8004968:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800496a:	4b77      	ldr	r3, [pc, #476]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004972:	2b00      	cmp	r3, #0
 8004974:	d118      	bne.n	80049a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004976:	4b74      	ldr	r3, [pc, #464]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a73      	ldr	r2, [pc, #460]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800497c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004982:	f7fd f9f5 	bl	8001d70 <HAL_GetTick>
 8004986:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800498a:	f7fd f9f1 	bl	8001d70 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e10c      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499c:	4b6a      	ldr	r3, [pc, #424]	; (8004b48 <HAL_RCC_OscConfig+0x474>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0f0      	beq.n	800498a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d106      	bne.n	80049be <HAL_RCC_OscConfig+0x2ea>
 80049b0:	4b64      	ldr	r3, [pc, #400]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b4:	4a63      	ldr	r2, [pc, #396]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049b6:	f043 0301 	orr.w	r3, r3, #1
 80049ba:	6713      	str	r3, [r2, #112]	; 0x70
 80049bc:	e01c      	b.n	80049f8 <HAL_RCC_OscConfig+0x324>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	2b05      	cmp	r3, #5
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCC_OscConfig+0x30c>
 80049c6:	4b5f      	ldr	r3, [pc, #380]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	4a5e      	ldr	r2, [pc, #376]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049cc:	f043 0304 	orr.w	r3, r3, #4
 80049d0:	6713      	str	r3, [r2, #112]	; 0x70
 80049d2:	4b5c      	ldr	r3, [pc, #368]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	4a5b      	ldr	r2, [pc, #364]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049d8:	f043 0301 	orr.w	r3, r3, #1
 80049dc:	6713      	str	r3, [r2, #112]	; 0x70
 80049de:	e00b      	b.n	80049f8 <HAL_RCC_OscConfig+0x324>
 80049e0:	4b58      	ldr	r3, [pc, #352]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e4:	4a57      	ldr	r2, [pc, #348]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049e6:	f023 0301 	bic.w	r3, r3, #1
 80049ea:	6713      	str	r3, [r2, #112]	; 0x70
 80049ec:	4b55      	ldr	r3, [pc, #340]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f0:	4a54      	ldr	r2, [pc, #336]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 80049f2:	f023 0304 	bic.w	r3, r3, #4
 80049f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d015      	beq.n	8004a2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a00:	f7fd f9b6 	bl	8001d70 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a06:	e00a      	b.n	8004a1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a08:	f7fd f9b2 	bl	8001d70 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0cb      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	4b49      	ldr	r3, [pc, #292]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0ee      	beq.n	8004a08 <HAL_RCC_OscConfig+0x334>
 8004a2a:	e014      	b.n	8004a56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2c:	f7fd f9a0 	bl	8001d70 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a34:	f7fd f99c 	bl	8001d70 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e0b5      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a4a:	4b3e      	ldr	r3, [pc, #248]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1ee      	bne.n	8004a34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a56:	7dfb      	ldrb	r3, [r7, #23]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d105      	bne.n	8004a68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a5c:	4b39      	ldr	r3, [pc, #228]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	4a38      	ldr	r2, [pc, #224]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 80a1 	beq.w	8004bb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a72:	4b34      	ldr	r3, [pc, #208]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 030c 	and.w	r3, r3, #12
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d05c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d141      	bne.n	8004b0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a86:	4b31      	ldr	r3, [pc, #196]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a8c:	f7fd f970 	bl	8001d70 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a94:	f7fd f96c 	bl	8001d70 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e087      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aa6:	4b27      	ldr	r3, [pc, #156]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69da      	ldr	r2, [r3, #28]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	431a      	orrs	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac0:	019b      	lsls	r3, r3, #6
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac8:	085b      	lsrs	r3, r3, #1
 8004aca:	3b01      	subs	r3, #1
 8004acc:	041b      	lsls	r3, r3, #16
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad4:	061b      	lsls	r3, r3, #24
 8004ad6:	491b      	ldr	r1, [pc, #108]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004adc:	4b1b      	ldr	r3, [pc, #108]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae2:	f7fd f945 	bl	8001d70 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aea:	f7fd f941 	bl	8001d70 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e05c      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004afc:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x416>
 8004b08:	e054      	b.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b0a:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <HAL_RCC_OscConfig+0x478>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b10:	f7fd f92e 	bl	8001d70 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b18:	f7fd f92a 	bl	8001d70 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e045      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2a:	4b06      	ldr	r3, [pc, #24]	; (8004b44 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x444>
 8004b36:	e03d      	b.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d107      	bne.n	8004b50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e038      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
 8004b44:	40023800 	.word	0x40023800
 8004b48:	40007000 	.word	0x40007000
 8004b4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_RCC_OscConfig+0x4ec>)
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d028      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d121      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d11a      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b80:	4013      	ands	r3, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d111      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b96:	085b      	lsrs	r3, r3, #1
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d107      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004baa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40023800 	.word	0x40023800

08004bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d101      	bne.n	8004bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e0cc      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bd8:	4b68      	ldr	r3, [pc, #416]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 030f 	and.w	r3, r3, #15
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d90c      	bls.n	8004c00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be6:	4b65      	ldr	r3, [pc, #404]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	b2d2      	uxtb	r2, r2
 8004bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bee:	4b63      	ldr	r3, [pc, #396]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d001      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e0b8      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d020      	beq.n	8004c4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0304 	and.w	r3, r3, #4
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d005      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c18:	4b59      	ldr	r3, [pc, #356]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	4a58      	ldr	r2, [pc, #352]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0308 	and.w	r3, r3, #8
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d005      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c30:	4b53      	ldr	r3, [pc, #332]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a52      	ldr	r2, [pc, #328]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c3c:	4b50      	ldr	r3, [pc, #320]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	494d      	ldr	r1, [pc, #308]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d044      	beq.n	8004ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d107      	bne.n	8004c72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c62:	4b47      	ldr	r3, [pc, #284]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d119      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e07f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d003      	beq.n	8004c82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c7e:	2b03      	cmp	r3, #3
 8004c80:	d107      	bne.n	8004c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c82:	4b3f      	ldr	r3, [pc, #252]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d109      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e06f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c92:	4b3b      	ldr	r3, [pc, #236]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e067      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ca2:	4b37      	ldr	r3, [pc, #220]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f023 0203 	bic.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4934      	ldr	r1, [pc, #208]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cb4:	f7fd f85c 	bl	8001d70 <HAL_GetTick>
 8004cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cba:	e00a      	b.n	8004cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cbc:	f7fd f858 	bl	8001d70 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e04f      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd2:	4b2b      	ldr	r3, [pc, #172]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 020c 	and.w	r2, r3, #12
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d1eb      	bne.n	8004cbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b25      	ldr	r3, [pc, #148]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 030f 	and.w	r3, r3, #15
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d20c      	bcs.n	8004d0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b22      	ldr	r3, [pc, #136]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cfa:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 030f 	and.w	r3, r3, #15
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d001      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e032      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d008      	beq.n	8004d2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d18:	4b19      	ldr	r3, [pc, #100]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	4916      	ldr	r1, [pc, #88]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d009      	beq.n	8004d4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d36:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	490e      	ldr	r1, [pc, #56]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d4a:	f000 f821 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	091b      	lsrs	r3, r3, #4
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	490a      	ldr	r1, [pc, #40]	; (8004d84 <HAL_RCC_ClockConfig+0x1c0>)
 8004d5c:	5ccb      	ldrb	r3, [r1, r3]
 8004d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d62:	4a09      	ldr	r2, [pc, #36]	; (8004d88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d66:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <HAL_RCC_ClockConfig+0x1c8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fc ffbc 	bl	8001ce8 <HAL_InitTick>

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	40023c00 	.word	0x40023c00
 8004d80:	40023800 	.word	0x40023800
 8004d84:	0800a5f4 	.word	0x0800a5f4
 8004d88:	20000000 	.word	0x20000000
 8004d8c:	20000054 	.word	0x20000054

08004d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d94:	b094      	sub	sp, #80	; 0x50
 8004d96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004da0:	2300      	movs	r3, #0
 8004da2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da8:	4b79      	ldr	r3, [pc, #484]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 030c 	and.w	r3, r3, #12
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d00d      	beq.n	8004dd0 <HAL_RCC_GetSysClockFreq+0x40>
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	f200 80e1 	bhi.w	8004f7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004dbe:	2b04      	cmp	r3, #4
 8004dc0:	d003      	beq.n	8004dca <HAL_RCC_GetSysClockFreq+0x3a>
 8004dc2:	e0db      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004dc4:	4b73      	ldr	r3, [pc, #460]	; (8004f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004dc8:	e0db      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dca:	4b73      	ldr	r3, [pc, #460]	; (8004f98 <HAL_RCC_GetSysClockFreq+0x208>)
 8004dcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dce:	e0d8      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dd0:	4b6f      	ldr	r3, [pc, #444]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dda:	4b6d      	ldr	r3, [pc, #436]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d063      	beq.n	8004eae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004de6:	4b6a      	ldr	r3, [pc, #424]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	099b      	lsrs	r3, r3, #6
 8004dec:	2200      	movs	r2, #0
 8004dee:	63bb      	str	r3, [r7, #56]	; 0x38
 8004df0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df8:	633b      	str	r3, [r7, #48]	; 0x30
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	637b      	str	r3, [r7, #52]	; 0x34
 8004dfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e02:	4622      	mov	r2, r4
 8004e04:	462b      	mov	r3, r5
 8004e06:	f04f 0000 	mov.w	r0, #0
 8004e0a:	f04f 0100 	mov.w	r1, #0
 8004e0e:	0159      	lsls	r1, r3, #5
 8004e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e14:	0150      	lsls	r0, r2, #5
 8004e16:	4602      	mov	r2, r0
 8004e18:	460b      	mov	r3, r1
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	1a51      	subs	r1, r2, r1
 8004e1e:	6139      	str	r1, [r7, #16]
 8004e20:	4629      	mov	r1, r5
 8004e22:	eb63 0301 	sbc.w	r3, r3, r1
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e34:	4659      	mov	r1, fp
 8004e36:	018b      	lsls	r3, r1, #6
 8004e38:	4651      	mov	r1, sl
 8004e3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e3e:	4651      	mov	r1, sl
 8004e40:	018a      	lsls	r2, r1, #6
 8004e42:	4651      	mov	r1, sl
 8004e44:	ebb2 0801 	subs.w	r8, r2, r1
 8004e48:	4659      	mov	r1, fp
 8004e4a:	eb63 0901 	sbc.w	r9, r3, r1
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e62:	4690      	mov	r8, r2
 8004e64:	4699      	mov	r9, r3
 8004e66:	4623      	mov	r3, r4
 8004e68:	eb18 0303 	adds.w	r3, r8, r3
 8004e6c:	60bb      	str	r3, [r7, #8]
 8004e6e:	462b      	mov	r3, r5
 8004e70:	eb49 0303 	adc.w	r3, r9, r3
 8004e74:	60fb      	str	r3, [r7, #12]
 8004e76:	f04f 0200 	mov.w	r2, #0
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e82:	4629      	mov	r1, r5
 8004e84:	024b      	lsls	r3, r1, #9
 8004e86:	4621      	mov	r1, r4
 8004e88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e8c:	4621      	mov	r1, r4
 8004e8e:	024a      	lsls	r2, r1, #9
 8004e90:	4610      	mov	r0, r2
 8004e92:	4619      	mov	r1, r3
 8004e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e96:	2200      	movs	r2, #0
 8004e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ea0:	f7fb f9a4 	bl	80001ec <__aeabi_uldivmod>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eac:	e058      	b.n	8004f60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eae:	4b38      	ldr	r3, [pc, #224]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	099b      	lsrs	r3, r3, #6
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	4611      	mov	r1, r2
 8004eba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ebe:	623b      	str	r3, [r7, #32]
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ec8:	4642      	mov	r2, r8
 8004eca:	464b      	mov	r3, r9
 8004ecc:	f04f 0000 	mov.w	r0, #0
 8004ed0:	f04f 0100 	mov.w	r1, #0
 8004ed4:	0159      	lsls	r1, r3, #5
 8004ed6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eda:	0150      	lsls	r0, r2, #5
 8004edc:	4602      	mov	r2, r0
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4641      	mov	r1, r8
 8004ee2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	f04f 0300 	mov.w	r3, #0
 8004ef4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ef8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004efc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f00:	ebb2 040a 	subs.w	r4, r2, sl
 8004f04:	eb63 050b 	sbc.w	r5, r3, fp
 8004f08:	f04f 0200 	mov.w	r2, #0
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	00eb      	lsls	r3, r5, #3
 8004f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f16:	00e2      	lsls	r2, r4, #3
 8004f18:	4614      	mov	r4, r2
 8004f1a:	461d      	mov	r5, r3
 8004f1c:	4643      	mov	r3, r8
 8004f1e:	18e3      	adds	r3, r4, r3
 8004f20:	603b      	str	r3, [r7, #0]
 8004f22:	464b      	mov	r3, r9
 8004f24:	eb45 0303 	adc.w	r3, r5, r3
 8004f28:	607b      	str	r3, [r7, #4]
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	f04f 0300 	mov.w	r3, #0
 8004f32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f36:	4629      	mov	r1, r5
 8004f38:	028b      	lsls	r3, r1, #10
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f40:	4621      	mov	r1, r4
 8004f42:	028a      	lsls	r2, r1, #10
 8004f44:	4610      	mov	r0, r2
 8004f46:	4619      	mov	r1, r3
 8004f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	61fa      	str	r2, [r7, #28]
 8004f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f54:	f7fb f94a 	bl	80001ec <__aeabi_uldivmod>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f60:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	0c1b      	lsrs	r3, r3, #16
 8004f66:	f003 0303 	and.w	r3, r3, #3
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f7a:	e002      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f7c:	4b05      	ldr	r3, [pc, #20]	; (8004f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3750      	adds	r7, #80	; 0x50
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f8e:	bf00      	nop
 8004f90:	40023800 	.word	0x40023800
 8004f94:	00f42400 	.word	0x00f42400
 8004f98:	007a1200 	.word	0x007a1200

08004f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa0:	4b03      	ldr	r3, [pc, #12]	; (8004fb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	20000000 	.word	0x20000000

08004fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0301 	and.w	r3, r3, #1
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d105      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d075      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004fe8:	4b91      	ldr	r3, [pc, #580]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fee:	f7fc febf 	bl	8001d70 <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ff4:	e008      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ff6:	f7fc febb 	bl	8001d70 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e189      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005008:	4b8a      	ldr	r3, [pc, #552]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1f0      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	d009      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	019a      	lsls	r2, r3, #6
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	071b      	lsls	r3, r3, #28
 800502c:	4981      	ldr	r1, [pc, #516]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d01f      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005040:	4b7c      	ldr	r3, [pc, #496]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005042:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005046:	0f1b      	lsrs	r3, r3, #28
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	019a      	lsls	r2, r3, #6
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	061b      	lsls	r3, r3, #24
 800505a:	431a      	orrs	r2, r3
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	071b      	lsls	r3, r3, #28
 8005060:	4974      	ldr	r1, [pc, #464]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005068:	4b72      	ldr	r3, [pc, #456]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800506a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800506e:	f023 021f 	bic.w	r2, r3, #31
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	3b01      	subs	r3, #1
 8005078:	496e      	ldr	r1, [pc, #440]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00d      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	019a      	lsls	r2, r3, #6
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	061b      	lsls	r3, r3, #24
 8005098:	431a      	orrs	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	071b      	lsls	r3, r3, #28
 80050a0:	4964      	ldr	r1, [pc, #400]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050a8:	4b61      	ldr	r3, [pc, #388]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050ae:	f7fc fe5f 	bl	8001d70 <HAL_GetTick>
 80050b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050b6:	f7fc fe5b 	bl	8001d70 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e129      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c8:	4b5a      	ldr	r3, [pc, #360]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0304 	and.w	r3, r3, #4
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d105      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d079      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050ec:	4b52      	ldr	r3, [pc, #328]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050f2:	f7fc fe3d 	bl	8001d70 <HAL_GetTick>
 80050f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050f8:	e008      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80050fa:	f7fc fe39 	bl	8001d70 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d901      	bls.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e107      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800510c:	4b49      	ldr	r3, [pc, #292]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005118:	d0ef      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0304 	and.w	r3, r3, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	d020      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005126:	4b43      	ldr	r3, [pc, #268]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512c:	0f1b      	lsrs	r3, r3, #28
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	019a      	lsls	r2, r3, #6
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	061b      	lsls	r3, r3, #24
 8005140:	431a      	orrs	r2, r3
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	071b      	lsls	r3, r3, #28
 8005146:	493b      	ldr	r1, [pc, #236]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800514e:	4b39      	ldr	r3, [pc, #228]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005150:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005154:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	3b01      	subs	r3, #1
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	4934      	ldr	r1, [pc, #208]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005162:	4313      	orrs	r3, r2
 8005164:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 0308 	and.w	r3, r3, #8
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01e      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005174:	4b2f      	ldr	r3, [pc, #188]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517a:	0e1b      	lsrs	r3, r3, #24
 800517c:	f003 030f 	and.w	r3, r3, #15
 8005180:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	019a      	lsls	r2, r3, #6
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	061b      	lsls	r3, r3, #24
 800518c:	431a      	orrs	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	071b      	lsls	r3, r3, #28
 8005194:	4927      	ldr	r1, [pc, #156]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800519c:	4b25      	ldr	r3, [pc, #148]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800519e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	4922      	ldr	r1, [pc, #136]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80051b2:	4b21      	ldr	r3, [pc, #132]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80051b4:	2201      	movs	r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051b8:	f7fc fdda 	bl	8001d70 <HAL_GetTick>
 80051bc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051be:	e008      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80051c0:	f7fc fdd6 	bl	8001d70 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e0a4      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051d2:	4b18      	ldr	r3, [pc, #96]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051de:	d1ef      	bne.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 808b 	beq.w	8005304 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80051ee:	2300      	movs	r3, #0
 80051f0:	60fb      	str	r3, [r7, #12]
 80051f2:	4b10      	ldr	r3, [pc, #64]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	4a0f      	ldr	r2, [pc, #60]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051fc:	6413      	str	r3, [r2, #64]	; 0x40
 80051fe:	4b0d      	ldr	r3, [pc, #52]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005206:	60fb      	str	r3, [r7, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800520a:	4b0c      	ldr	r3, [pc, #48]	; (800523c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a0b      	ldr	r2, [pc, #44]	; (800523c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005214:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005216:	f7fc fdab 	bl	8001d70 <HAL_GetTick>
 800521a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800521c:	e010      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800521e:	f7fc fda7 	bl	8001d70 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	2b02      	cmp	r3, #2
 800522a:	d909      	bls.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e075      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005230:	42470068 	.word	0x42470068
 8005234:	40023800 	.word	0x40023800
 8005238:	42470070 	.word	0x42470070
 800523c:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005240:	4b38      	ldr	r3, [pc, #224]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0e8      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800524c:	4b36      	ldr	r3, [pc, #216]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800524e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005254:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d02f      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x308>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	429a      	cmp	r2, r3
 8005268:	d028      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800526a:	4b2f      	ldr	r3, [pc, #188]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800526c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005272:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005274:	4b2d      	ldr	r3, [pc, #180]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005276:	2201      	movs	r2, #1
 8005278:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800527a:	4b2c      	ldr	r3, [pc, #176]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005280:	4a29      	ldr	r2, [pc, #164]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b01      	cmp	r3, #1
 8005290:	d114      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005292:	f7fc fd6d 	bl	8001d70 <HAL_GetTick>
 8005296:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005298:	e00a      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800529a:	f7fc fd69 	bl	8001d70 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e035      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b0:	4b1d      	ldr	r3, [pc, #116]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0ee      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052c8:	d10d      	bne.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80052ca:	4b17      	ldr	r3, [pc, #92]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80052da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052de:	4912      	ldr	r1, [pc, #72]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	608b      	str	r3, [r1, #8]
 80052e4:	e005      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80052e6:	4b10      	ldr	r3, [pc, #64]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	4a0f      	ldr	r2, [pc, #60]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052ec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80052f0:	6093      	str	r3, [r2, #8]
 80052f2:	4b0d      	ldr	r3, [pc, #52]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80052f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052fe:	490a      	ldr	r1, [pc, #40]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005300:	4313      	orrs	r3, r2
 8005302:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0310 	and.w	r3, r3, #16
 800530c:	2b00      	cmp	r3, #0
 800530e:	d004      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005316:	4b06      	ldr	r3, [pc, #24]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005318:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40007000 	.word	0x40007000
 8005328:	40023800 	.word	0x40023800
 800532c:	42470e40 	.word	0x42470e40
 8005330:	424711e0 	.word	0x424711e0

08005334 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e025      	b.n	8005394 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d106      	bne.n	8005362 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f81d 	bl	800539c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	3304      	adds	r3, #4
 8005372:	4619      	mov	r1, r3
 8005374:	4610      	mov	r0, r2
 8005376:	f000 fe6b 	bl	8006050 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	461a      	mov	r2, r3
 8005384:	6839      	ldr	r1, [r7, #0]
 8005386:	f000 fec0 	bl	800610a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80053c2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80053c4:	7dfb      	ldrb	r3, [r7, #23]
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d101      	bne.n	80053ce <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80053ca:	2302      	movs	r3, #2
 80053cc:	e021      	b.n	8005412 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80053ce:	7dfb      	ldrb	r3, [r7, #23]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d002      	beq.n	80053da <HAL_SDRAM_SendCommand+0x2a>
 80053d4:	7dfb      	ldrb	r3, [r7, #23]
 80053d6:	2b05      	cmp	r3, #5
 80053d8:	d118      	bne.n	800540c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2202      	movs	r2, #2
 80053de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fef6 	bl	80061dc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d104      	bne.n	8005402 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2205      	movs	r2, #5
 80053fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005400:	e006      	b.n	8005410 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800540a:	e001      	b.n	8005410 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e000      	b.n	8005412 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3718      	adds	r7, #24
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b082      	sub	sp, #8
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d101      	bne.n	8005434 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005430:	2302      	movs	r3, #2
 8005432:	e016      	b.n	8005462 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	d10f      	bne.n	8005460 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6839      	ldr	r1, [r7, #0]
 800544e:	4618      	mov	r0, r3
 8005450:	f000 ff01 	bl	8006256 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800545c:	2300      	movs	r3, #0
 800545e:	e000      	b.n	8005462 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b082      	sub	sp, #8
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e07b      	b.n	8005574 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005480:	2b00      	cmp	r3, #0
 8005482:	d108      	bne.n	8005496 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800548c:	d009      	beq.n	80054a2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	61da      	str	r2, [r3, #28]
 8005494:	e005      	b.n	80054a2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d106      	bne.n	80054c2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f885 	bl	80055cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2202      	movs	r2, #2
 80054c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80054ea:	431a      	orrs	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054f4:	431a      	orrs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	431a      	orrs	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800551c:	431a      	orrs	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005526:	ea42 0103 	orr.w	r1, r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	0c1b      	lsrs	r3, r3, #16
 8005540:	f003 0104 	and.w	r1, r3, #4
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	f003 0210 	and.w	r2, r3, #16
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	430a      	orrs	r2, r1
 8005552:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69da      	ldr	r2, [r3, #28]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005562:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3708      	adds	r7, #8
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e01a      	b.n	80055c4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f81a 	bl	80055e0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_SPI_Transmit+0x22>
 8005612:	2302      	movs	r3, #2
 8005614:	e126      	b.n	8005864 <HAL_SPI_Transmit+0x270>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800561e:	f7fc fba7 	bl	8001d70 <HAL_GetTick>
 8005622:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005624:	88fb      	ldrh	r3, [r7, #6]
 8005626:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d002      	beq.n	800563a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005634:	2302      	movs	r3, #2
 8005636:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005638:	e10b      	b.n	8005852 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d002      	beq.n	8005646 <HAL_SPI_Transmit+0x52>
 8005640:	88fb      	ldrh	r3, [r7, #6]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d102      	bne.n	800564c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	77fb      	strb	r3, [r7, #31]
    goto error;
 800564a:	e102      	b.n	8005852 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2203      	movs	r2, #3
 8005650:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	88fa      	ldrh	r2, [r7, #6]
 8005664:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	88fa      	ldrh	r2, [r7, #6]
 800566a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005692:	d10f      	bne.n	80056b4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056be:	2b40      	cmp	r3, #64	; 0x40
 80056c0:	d007      	beq.n	80056d2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056da:	d14b      	bne.n	8005774 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <HAL_SPI_Transmit+0xf6>
 80056e4:	8afb      	ldrh	r3, [r7, #22]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d13e      	bne.n	8005768 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ee:	881a      	ldrh	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	1c9a      	adds	r2, r3, #2
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800570e:	e02b      	b.n	8005768 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b02      	cmp	r3, #2
 800571c:	d112      	bne.n	8005744 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	881a      	ldrh	r2, [r3, #0]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	1c9a      	adds	r2, r3, #2
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005738:	b29b      	uxth	r3, r3
 800573a:	3b01      	subs	r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	86da      	strh	r2, [r3, #54]	; 0x36
 8005742:	e011      	b.n	8005768 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005744:	f7fc fb14 	bl	8001d70 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	429a      	cmp	r2, r3
 8005752:	d803      	bhi.n	800575c <HAL_SPI_Transmit+0x168>
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575a:	d102      	bne.n	8005762 <HAL_SPI_Transmit+0x16e>
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d102      	bne.n	8005768 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005766:	e074      	b.n	8005852 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1ce      	bne.n	8005710 <HAL_SPI_Transmit+0x11c>
 8005772:	e04c      	b.n	800580e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <HAL_SPI_Transmit+0x18e>
 800577c:	8afb      	ldrh	r3, [r7, #22]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d140      	bne.n	8005804 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	330c      	adds	r3, #12
 800578c:	7812      	ldrb	r2, [r2, #0]
 800578e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057a8:	e02c      	b.n	8005804 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d113      	bne.n	80057e0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	86da      	strh	r2, [r3, #54]	; 0x36
 80057de:	e011      	b.n	8005804 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e0:	f7fc fac6 	bl	8001d70 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d803      	bhi.n	80057f8 <HAL_SPI_Transmit+0x204>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f6:	d102      	bne.n	80057fe <HAL_SPI_Transmit+0x20a>
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005802:	e026      	b.n	8005852 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1cd      	bne.n	80057aa <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	6839      	ldr	r1, [r7, #0]
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 fbda 	bl	8005fcc <SPI_EndRxTxTransaction>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d002      	beq.n	8005824 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2220      	movs	r2, #32
 8005822:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10a      	bne.n	8005842 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800582c:	2300      	movs	r3, #0
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	613b      	str	r3, [r7, #16]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	77fb      	strb	r3, [r7, #31]
 800584e:	e000      	b.n	8005852 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005850:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005862:	7ffb      	ldrb	r3, [r7, #31]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3720      	adds	r7, #32
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af02      	add	r7, sp, #8
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	4613      	mov	r3, r2
 800587a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800587c:	2300      	movs	r3, #0
 800587e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005888:	d112      	bne.n	80058b0 <HAL_SPI_Receive+0x44>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10e      	bne.n	80058b0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2204      	movs	r2, #4
 8005896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800589a:	88fa      	ldrh	r2, [r7, #6]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	4613      	mov	r3, r2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	68b9      	ldr	r1, [r7, #8]
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f000 f8f1 	bl	8005a8e <HAL_SPI_TransmitReceive>
 80058ac:	4603      	mov	r3, r0
 80058ae:	e0ea      	b.n	8005a86 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d101      	bne.n	80058be <HAL_SPI_Receive+0x52>
 80058ba:	2302      	movs	r3, #2
 80058bc:	e0e3      	b.n	8005a86 <HAL_SPI_Receive+0x21a>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058c6:	f7fc fa53 	bl	8001d70 <HAL_GetTick>
 80058ca:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d002      	beq.n	80058de <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80058d8:	2302      	movs	r3, #2
 80058da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058dc:	e0ca      	b.n	8005a74 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_Receive+0x7e>
 80058e4:	88fb      	ldrh	r3, [r7, #6]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d102      	bne.n	80058f0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058ee:	e0c1      	b.n	8005a74 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2204      	movs	r2, #4
 80058f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	88fa      	ldrh	r2, [r7, #6]
 8005908:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	88fa      	ldrh	r2, [r7, #6]
 800590e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005936:	d10f      	bne.n	8005958 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005946:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005956:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005962:	2b40      	cmp	r3, #64	; 0x40
 8005964:	d007      	beq.n	8005976 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005974:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d162      	bne.n	8005a44 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800597e:	e02e      	b.n	80059de <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b01      	cmp	r3, #1
 800598c:	d115      	bne.n	80059ba <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f103 020c 	add.w	r2, r3, #12
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	7812      	ldrb	r2, [r2, #0]
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059b8:	e011      	b.n	80059de <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059ba:	f7fc f9d9 	bl	8001d70 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d803      	bhi.n	80059d2 <HAL_SPI_Receive+0x166>
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d0:	d102      	bne.n	80059d8 <HAL_SPI_Receive+0x16c>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d102      	bne.n	80059de <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80059d8:	2303      	movs	r3, #3
 80059da:	75fb      	strb	r3, [r7, #23]
          goto error;
 80059dc:	e04a      	b.n	8005a74 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1cb      	bne.n	8005980 <HAL_SPI_Receive+0x114>
 80059e8:	e031      	b.n	8005a4e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d113      	bne.n	8005a20 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a02:	b292      	uxth	r2, r2
 8005a04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0a:	1c9a      	adds	r2, r3, #2
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a1e:	e011      	b.n	8005a44 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a20:	f7fc f9a6 	bl	8001d70 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d803      	bhi.n	8005a38 <HAL_SPI_Receive+0x1cc>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a36:	d102      	bne.n	8005a3e <HAL_SPI_Receive+0x1d2>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d102      	bne.n	8005a44 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a42:	e017      	b.n	8005a74 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1cd      	bne.n	80059ea <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	6839      	ldr	r1, [r7, #0]
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f000 fa54 	bl	8005f00 <SPI_EndRxTransaction>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2220      	movs	r2, #32
 8005a62:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	75fb      	strb	r3, [r7, #23]
 8005a70:	e000      	b.n	8005a74 <HAL_SPI_Receive+0x208>
  }

error :
 8005a72:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}

08005a8e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b08c      	sub	sp, #48	; 0x30
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	60f8      	str	r0, [r7, #12]
 8005a96:	60b9      	str	r1, [r7, #8]
 8005a98:	607a      	str	r2, [r7, #4]
 8005a9a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_SPI_TransmitReceive+0x26>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e18a      	b.n	8005dca <HAL_SPI_TransmitReceive+0x33c>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005abc:	f7fc f958 	bl	8001d70 <HAL_GetTick>
 8005ac0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ac8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005ad2:	887b      	ldrh	r3, [r7, #2]
 8005ad4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ad6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d00f      	beq.n	8005afe <HAL_SPI_TransmitReceive+0x70>
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae4:	d107      	bne.n	8005af6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d103      	bne.n	8005af6 <HAL_SPI_TransmitReceive+0x68>
 8005aee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d003      	beq.n	8005afe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005af6:	2302      	movs	r3, #2
 8005af8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005afc:	e15b      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d005      	beq.n	8005b10 <HAL_SPI_TransmitReceive+0x82>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d002      	beq.n	8005b10 <HAL_SPI_TransmitReceive+0x82>
 8005b0a:	887b      	ldrh	r3, [r7, #2]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d103      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b16:	e14e      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	d003      	beq.n	8005b2c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2205      	movs	r2, #5
 8005b28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	887a      	ldrh	r2, [r7, #2]
 8005b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	887a      	ldrh	r2, [r7, #2]
 8005b42:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	887a      	ldrh	r2, [r7, #2]
 8005b4e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	887a      	ldrh	r2, [r7, #2]
 8005b54:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6c:	2b40      	cmp	r3, #64	; 0x40
 8005b6e:	d007      	beq.n	8005b80 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b88:	d178      	bne.n	8005c7c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d002      	beq.n	8005b98 <HAL_SPI_TransmitReceive+0x10a>
 8005b92:	8b7b      	ldrh	r3, [r7, #26]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d166      	bne.n	8005c66 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9c:	881a      	ldrh	r2, [r3, #0]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba8:	1c9a      	adds	r2, r3, #2
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bbc:	e053      	b.n	8005c66 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d11b      	bne.n	8005c04 <HAL_SPI_TransmitReceive+0x176>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d016      	beq.n	8005c04 <HAL_SPI_TransmitReceive+0x176>
 8005bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d113      	bne.n	8005c04 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be0:	881a      	ldrh	r2, [r3, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bec:	1c9a      	adds	r2, r3, #2
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c00:	2300      	movs	r3, #0
 8005c02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d119      	bne.n	8005c46 <HAL_SPI_TransmitReceive+0x1b8>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d014      	beq.n	8005c46 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c26:	b292      	uxth	r2, r2
 8005c28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	1c9a      	adds	r2, r3, #2
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c42:	2301      	movs	r3, #1
 8005c44:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c46:	f7fc f893 	bl	8001d70 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d807      	bhi.n	8005c66 <HAL_SPI_TransmitReceive+0x1d8>
 8005c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5c:	d003      	beq.n	8005c66 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c64:	e0a7      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1a6      	bne.n	8005bbe <HAL_SPI_TransmitReceive+0x130>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1a1      	bne.n	8005bbe <HAL_SPI_TransmitReceive+0x130>
 8005c7a:	e07c      	b.n	8005d76 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d002      	beq.n	8005c8a <HAL_SPI_TransmitReceive+0x1fc>
 8005c84:	8b7b      	ldrh	r3, [r7, #26]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d16b      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cb0:	e057      	b.n	8005d62 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d11c      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x26c>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d017      	beq.n	8005cfa <HAL_SPI_TransmitReceive+0x26c>
 8005cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d114      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	330c      	adds	r3, #12
 8005cda:	7812      	ldrb	r2, [r2, #0]
 8005cdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce2:	1c5a      	adds	r2, r3, #1
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d119      	bne.n	8005d3c <HAL_SPI_TransmitReceive+0x2ae>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d014      	beq.n	8005d3c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1c:	b2d2      	uxtb	r2, r2
 8005d1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d3c:	f7fc f818 	bl	8001d70 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d803      	bhi.n	8005d54 <HAL_SPI_TransmitReceive+0x2c6>
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d52:	d102      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x2cc>
 8005d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d103      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d60:	e029      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1a2      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x224>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d19d      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 f926 	bl	8005fcc <SPI_EndRxTxTransaction>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d006      	beq.n	8005d94 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005d92:	e010      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10b      	bne.n	8005db4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	617b      	str	r3, [r7, #20]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	e000      	b.n	8005db6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005db4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005dc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3730      	adds	r7, #48	; 0x30
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b083      	sub	sp, #12
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005de0:	b2db      	uxtb	r3, r3
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
	...

08005df0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b088      	sub	sp, #32
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	603b      	str	r3, [r7, #0]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e00:	f7fb ffb6 	bl	8001d70 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e08:	1a9b      	subs	r3, r3, r2
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e10:	f7fb ffae 	bl	8001d70 <HAL_GetTick>
 8005e14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e16:	4b39      	ldr	r3, [pc, #228]	; (8005efc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	015b      	lsls	r3, r3, #5
 8005e1c:	0d1b      	lsrs	r3, r3, #20
 8005e1e:	69fa      	ldr	r2, [r7, #28]
 8005e20:	fb02 f303 	mul.w	r3, r2, r3
 8005e24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e26:	e054      	b.n	8005ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2e:	d050      	beq.n	8005ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e30:	f7fb ff9e 	bl	8001d70 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	69fa      	ldr	r2, [r7, #28]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d902      	bls.n	8005e46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d13d      	bne.n	8005ec2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e5e:	d111      	bne.n	8005e84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e68:	d004      	beq.n	8005e74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e72:	d107      	bne.n	8005e84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e8c:	d10f      	bne.n	8005eae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e017      	b.n	8005ef2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d101      	bne.n	8005ecc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689a      	ldr	r2, [r3, #8]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	4013      	ands	r3, r2
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	bf0c      	ite	eq
 8005ee2:	2301      	moveq	r3, #1
 8005ee4:	2300      	movne	r3, #0
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	461a      	mov	r2, r3
 8005eea:	79fb      	ldrb	r3, [r7, #7]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d19b      	bne.n	8005e28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3720      	adds	r7, #32
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	20000000 	.word	0x20000000

08005f00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af02      	add	r7, sp, #8
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f14:	d111      	bne.n	8005f3a <SPI_EndRxTransaction+0x3a>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f1e:	d004      	beq.n	8005f2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f28:	d107      	bne.n	8005f3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f38:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f42:	d12a      	bne.n	8005f9a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f4c:	d012      	beq.n	8005f74 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2200      	movs	r2, #0
 8005f56:	2180      	movs	r1, #128	; 0x80
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7ff ff49 	bl	8005df0 <SPI_WaitFlagStateUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d02d      	beq.n	8005fc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f68:	f043 0220 	orr.w	r2, r3, #32
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e026      	b.n	8005fc2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	68f8      	ldr	r0, [r7, #12]
 8005f80:	f7ff ff36 	bl	8005df0 <SPI_WaitFlagStateUntilTimeout>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d01a      	beq.n	8005fc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8e:	f043 0220 	orr.w	r2, r3, #32
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e013      	b.n	8005fc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f7ff ff23 	bl	8005df0 <SPI_WaitFlagStateUntilTimeout>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb4:	f043 0220 	orr.w	r2, r3, #32
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e000      	b.n	8005fc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fd8:	4b1b      	ldr	r3, [pc, #108]	; (8006048 <SPI_EndRxTxTransaction+0x7c>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a1b      	ldr	r2, [pc, #108]	; (800604c <SPI_EndRxTxTransaction+0x80>)
 8005fde:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe2:	0d5b      	lsrs	r3, r3, #21
 8005fe4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fe8:	fb02 f303 	mul.w	r3, r2, r3
 8005fec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ff6:	d112      	bne.n	800601e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	9300      	str	r3, [sp, #0]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2200      	movs	r2, #0
 8006000:	2180      	movs	r1, #128	; 0x80
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f7ff fef4 	bl	8005df0 <SPI_WaitFlagStateUntilTimeout>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d016      	beq.n	800603c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006012:	f043 0220 	orr.w	r2, r3, #32
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e00f      	b.n	800603e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00a      	beq.n	800603a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	3b01      	subs	r3, #1
 8006028:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006034:	2b80      	cmp	r3, #128	; 0x80
 8006036:	d0f2      	beq.n	800601e <SPI_EndRxTxTransaction+0x52>
 8006038:	e000      	b.n	800603c <SPI_EndRxTxTransaction+0x70>
        break;
 800603a:	bf00      	nop
  }

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	20000000 	.word	0x20000000
 800604c:	165e9f81 	.word	0x165e9f81

08006050 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d123      	bne.n	80060aa <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800606a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	6851      	ldr	r1, [r2, #4]
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	6892      	ldr	r2, [r2, #8]
 8006076:	4311      	orrs	r1, r2
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	68d2      	ldr	r2, [r2, #12]
 800607c:	4311      	orrs	r1, r2
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	6912      	ldr	r2, [r2, #16]
 8006082:	4311      	orrs	r1, r2
 8006084:	683a      	ldr	r2, [r7, #0]
 8006086:	6952      	ldr	r2, [r2, #20]
 8006088:	4311      	orrs	r1, r2
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	6992      	ldr	r2, [r2, #24]
 800608e:	4311      	orrs	r1, r2
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	69d2      	ldr	r2, [r2, #28]
 8006094:	4311      	orrs	r1, r2
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	6a12      	ldr	r2, [r2, #32]
 800609a:	4311      	orrs	r1, r2
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060a0:	430a      	orrs	r2, r1
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	e028      	b.n	80060fc <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	69d9      	ldr	r1, [r3, #28]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	4319      	orrs	r1, r3
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c0:	430b      	orrs	r3, r1
 80060c2:	431a      	orrs	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80060d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	6851      	ldr	r1, [r2, #4]
 80060d8:	683a      	ldr	r2, [r7, #0]
 80060da:	6892      	ldr	r2, [r2, #8]
 80060dc:	4311      	orrs	r1, r2
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	68d2      	ldr	r2, [r2, #12]
 80060e2:	4311      	orrs	r1, r2
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	6912      	ldr	r2, [r2, #16]
 80060e8:	4311      	orrs	r1, r2
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	6952      	ldr	r2, [r2, #20]
 80060ee:	4311      	orrs	r1, r2
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	6992      	ldr	r2, [r2, #24]
 80060f4:	430a      	orrs	r2, r1
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800610a:	b480      	push	{r7}
 800610c:	b085      	sub	sp, #20
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	60b9      	str	r1, [r7, #8]
 8006114:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d128      	bne.n	800616e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	1e59      	subs	r1, r3, #1
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	3b01      	subs	r3, #1
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	4319      	orrs	r1, r3
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	3b01      	subs	r3, #1
 800613a:	021b      	lsls	r3, r3, #8
 800613c:	4319      	orrs	r1, r3
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	3b01      	subs	r3, #1
 8006144:	031b      	lsls	r3, r3, #12
 8006146:	4319      	orrs	r1, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	3b01      	subs	r3, #1
 800614e:	041b      	lsls	r3, r3, #16
 8006150:	4319      	orrs	r1, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	3b01      	subs	r3, #1
 8006158:	051b      	lsls	r3, r3, #20
 800615a:	4319      	orrs	r1, r3
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	3b01      	subs	r3, #1
 8006162:	061b      	lsls	r3, r3, #24
 8006164:	430b      	orrs	r3, r1
 8006166:	431a      	orrs	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	609a      	str	r2, [r3, #8]
 800616c:	e02f      	b.n	80061ce <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006176:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	68d2      	ldr	r2, [r2, #12]
 800617e:	3a01      	subs	r2, #1
 8006180:	0311      	lsls	r1, r2, #12
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	6952      	ldr	r2, [r2, #20]
 8006186:	3a01      	subs	r2, #1
 8006188:	0512      	lsls	r2, r2, #20
 800618a:	430a      	orrs	r2, r1
 800618c:	431a      	orrs	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	1e59      	subs	r1, r3, #1
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	3b01      	subs	r3, #1
 80061a6:	011b      	lsls	r3, r3, #4
 80061a8:	4319      	orrs	r1, r3
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	021b      	lsls	r3, r3, #8
 80061b2:	4319      	orrs	r1, r3
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	3b01      	subs	r3, #1
 80061ba:	041b      	lsls	r3, r3, #16
 80061bc:	4319      	orrs	r1, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	3b01      	subs	r3, #1
 80061c4:	061b      	lsls	r3, r3, #24
 80061c6:	430b      	orrs	r3, r1
 80061c8:	431a      	orrs	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80061e8:	2300      	movs	r3, #0
 80061ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	0d9b      	lsrs	r3, r3, #22
 80061f2:	059b      	lsls	r3, r3, #22
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	6811      	ldr	r1, [r2, #0]
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	6852      	ldr	r2, [r2, #4]
 80061fc:	4311      	orrs	r1, r2
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	6892      	ldr	r2, [r2, #8]
 8006202:	3a01      	subs	r2, #1
 8006204:	0152      	lsls	r2, r2, #5
 8006206:	4311      	orrs	r1, r2
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	68d2      	ldr	r2, [r2, #12]
 800620c:	0252      	lsls	r2, r2, #9
 800620e:	430a      	orrs	r2, r1
 8006210:	431a      	orrs	r2, r3
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8006216:	f7fb fdab 	bl	8001d70 <HAL_GetTick>
 800621a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800621c:	e010      	b.n	8006240 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006224:	d00c      	beq.n	8006240 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d007      	beq.n	800623c <FMC_SDRAM_SendCommand+0x60>
 800622c:	f7fb fda0 	bl	8001d70 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	429a      	cmp	r2, r3
 800623a:	d201      	bcs.n	8006240 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e006      	b.n	800624e <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b20      	cmp	r3, #32
 800624a:	d0e8      	beq.n	800621e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006268:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	0052      	lsls	r2, r2, #1
 8006270:	431a      	orrs	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006284:	b084      	sub	sp, #16
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	f107 001c 	add.w	r0, r7, #28
 8006292:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006298:	2b01      	cmp	r3, #1
 800629a:	d122      	bne.n	80062e2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80062b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80062c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d105      	bne.n	80062d6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f001 fbee 	bl	8007ab8 <USB_CoreReset>
 80062dc:	4603      	mov	r3, r0
 80062de:	73fb      	strb	r3, [r7, #15]
 80062e0:	e01a      	b.n	8006318 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f001 fbe2 	bl	8007ab8 <USB_CoreReset>
 80062f4:	4603      	mov	r3, r0
 80062f6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80062f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d106      	bne.n	800630c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006302:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	639a      	str	r2, [r3, #56]	; 0x38
 800630a:	e005      	b.n	8006318 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006310:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631a:	2b01      	cmp	r3, #1
 800631c:	d10b      	bne.n	8006336 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f043 0206 	orr.w	r2, r3, #6
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f043 0220 	orr.w	r2, r3, #32
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006336:	7bfb      	ldrb	r3, [r7, #15]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006342:	b004      	add	sp, #16
 8006344:	4770      	bx	lr
	...

08006348 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	4613      	mov	r3, r2
 8006354:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006356:	79fb      	ldrb	r3, [r7, #7]
 8006358:	2b02      	cmp	r3, #2
 800635a:	d165      	bne.n	8006428 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	4a41      	ldr	r2, [pc, #260]	; (8006464 <USB_SetTurnaroundTime+0x11c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d906      	bls.n	8006372 <USB_SetTurnaroundTime+0x2a>
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	4a40      	ldr	r2, [pc, #256]	; (8006468 <USB_SetTurnaroundTime+0x120>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d202      	bcs.n	8006372 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800636c:	230f      	movs	r3, #15
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	e062      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	4a3c      	ldr	r2, [pc, #240]	; (8006468 <USB_SetTurnaroundTime+0x120>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d306      	bcc.n	8006388 <USB_SetTurnaroundTime+0x40>
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	4a3b      	ldr	r2, [pc, #236]	; (800646c <USB_SetTurnaroundTime+0x124>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d202      	bcs.n	8006388 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006382:	230e      	movs	r3, #14
 8006384:	617b      	str	r3, [r7, #20]
 8006386:	e057      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4a38      	ldr	r2, [pc, #224]	; (800646c <USB_SetTurnaroundTime+0x124>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d306      	bcc.n	800639e <USB_SetTurnaroundTime+0x56>
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	4a37      	ldr	r2, [pc, #220]	; (8006470 <USB_SetTurnaroundTime+0x128>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d202      	bcs.n	800639e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006398:	230d      	movs	r3, #13
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	e04c      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	4a33      	ldr	r2, [pc, #204]	; (8006470 <USB_SetTurnaroundTime+0x128>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d306      	bcc.n	80063b4 <USB_SetTurnaroundTime+0x6c>
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	4a32      	ldr	r2, [pc, #200]	; (8006474 <USB_SetTurnaroundTime+0x12c>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d802      	bhi.n	80063b4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80063ae:	230c      	movs	r3, #12
 80063b0:	617b      	str	r3, [r7, #20]
 80063b2:	e041      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	4a2f      	ldr	r2, [pc, #188]	; (8006474 <USB_SetTurnaroundTime+0x12c>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d906      	bls.n	80063ca <USB_SetTurnaroundTime+0x82>
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4a2e      	ldr	r2, [pc, #184]	; (8006478 <USB_SetTurnaroundTime+0x130>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d802      	bhi.n	80063ca <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80063c4:	230b      	movs	r3, #11
 80063c6:	617b      	str	r3, [r7, #20]
 80063c8:	e036      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	4a2a      	ldr	r2, [pc, #168]	; (8006478 <USB_SetTurnaroundTime+0x130>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d906      	bls.n	80063e0 <USB_SetTurnaroundTime+0x98>
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	4a29      	ldr	r2, [pc, #164]	; (800647c <USB_SetTurnaroundTime+0x134>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d802      	bhi.n	80063e0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80063da:	230a      	movs	r3, #10
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	e02b      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	4a26      	ldr	r2, [pc, #152]	; (800647c <USB_SetTurnaroundTime+0x134>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d906      	bls.n	80063f6 <USB_SetTurnaroundTime+0xae>
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	4a25      	ldr	r2, [pc, #148]	; (8006480 <USB_SetTurnaroundTime+0x138>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d202      	bcs.n	80063f6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80063f0:	2309      	movs	r3, #9
 80063f2:	617b      	str	r3, [r7, #20]
 80063f4:	e020      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	4a21      	ldr	r2, [pc, #132]	; (8006480 <USB_SetTurnaroundTime+0x138>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d306      	bcc.n	800640c <USB_SetTurnaroundTime+0xc4>
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	4a20      	ldr	r2, [pc, #128]	; (8006484 <USB_SetTurnaroundTime+0x13c>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d802      	bhi.n	800640c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006406:	2308      	movs	r3, #8
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	e015      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	4a1d      	ldr	r2, [pc, #116]	; (8006484 <USB_SetTurnaroundTime+0x13c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d906      	bls.n	8006422 <USB_SetTurnaroundTime+0xda>
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	4a1c      	ldr	r2, [pc, #112]	; (8006488 <USB_SetTurnaroundTime+0x140>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d202      	bcs.n	8006422 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800641c:	2307      	movs	r3, #7
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	e00a      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006422:	2306      	movs	r3, #6
 8006424:	617b      	str	r3, [r7, #20]
 8006426:	e007      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006428:	79fb      	ldrb	r3, [r7, #7]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d102      	bne.n	8006434 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800642e:	2309      	movs	r3, #9
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e001      	b.n	8006438 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006434:	2309      	movs	r3, #9
 8006436:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68da      	ldr	r2, [r3, #12]
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	029b      	lsls	r3, r3, #10
 800644c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006450:	431a      	orrs	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	371c      	adds	r7, #28
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr
 8006464:	00d8acbf 	.word	0x00d8acbf
 8006468:	00e4e1c0 	.word	0x00e4e1c0
 800646c:	00f42400 	.word	0x00f42400
 8006470:	01067380 	.word	0x01067380
 8006474:	011a499f 	.word	0x011a499f
 8006478:	01312cff 	.word	0x01312cff
 800647c:	014ca43f 	.word	0x014ca43f
 8006480:	016e3600 	.word	0x016e3600
 8006484:	01a6ab1f 	.word	0x01a6ab1f
 8006488:	01e84800 	.word	0x01e84800

0800648c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f043 0201 	orr.w	r2, r3, #1
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	370c      	adds	r7, #12
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b083      	sub	sp, #12
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f023 0201 	bic.w	r2, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	460b      	mov	r3, r1
 80064da:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064ec:	78fb      	ldrb	r3, [r7, #3]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d115      	bne.n	800651e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80064fe:	2001      	movs	r0, #1
 8006500:	f7fb fc42 	bl	8001d88 <HAL_Delay>
      ms++;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	3301      	adds	r3, #1
 8006508:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f001 fa45 	bl	800799a <USB_GetMode>
 8006510:	4603      	mov	r3, r0
 8006512:	2b01      	cmp	r3, #1
 8006514:	d01e      	beq.n	8006554 <USB_SetCurrentMode+0x84>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2b31      	cmp	r3, #49	; 0x31
 800651a:	d9f0      	bls.n	80064fe <USB_SetCurrentMode+0x2e>
 800651c:	e01a      	b.n	8006554 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800651e:	78fb      	ldrb	r3, [r7, #3]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d115      	bne.n	8006550 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006530:	2001      	movs	r0, #1
 8006532:	f7fb fc29 	bl	8001d88 <HAL_Delay>
      ms++;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3301      	adds	r3, #1
 800653a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f001 fa2c 	bl	800799a <USB_GetMode>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d005      	beq.n	8006554 <USB_SetCurrentMode+0x84>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b31      	cmp	r3, #49	; 0x31
 800654c:	d9f0      	bls.n	8006530 <USB_SetCurrentMode+0x60>
 800654e:	e001      	b.n	8006554 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e005      	b.n	8006560 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2b32      	cmp	r3, #50	; 0x32
 8006558:	d101      	bne.n	800655e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006568:	b084      	sub	sp, #16
 800656a:	b580      	push	{r7, lr}
 800656c:	b086      	sub	sp, #24
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006576:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006582:	2300      	movs	r3, #0
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	e009      	b.n	800659c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	3340      	adds	r3, #64	; 0x40
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	4413      	add	r3, r2
 8006592:	2200      	movs	r2, #0
 8006594:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	3301      	adds	r3, #1
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	2b0e      	cmp	r3, #14
 80065a0:	d9f2      	bls.n	8006588 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80065a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d11c      	bne.n	80065e2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065b6:	f043 0302 	orr.w	r3, r3, #2
 80065ba:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065cc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	639a      	str	r2, [r3, #56]	; 0x38
 80065e0:	e00b      	b.n	80065fa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006600:	461a      	mov	r2, r3
 8006602:	2300      	movs	r3, #0
 8006604:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800660c:	4619      	mov	r1, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006614:	461a      	mov	r2, r3
 8006616:	680b      	ldr	r3, [r1, #0]
 8006618:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800661a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661c:	2b01      	cmp	r3, #1
 800661e:	d10c      	bne.n	800663a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006622:	2b00      	cmp	r3, #0
 8006624:	d104      	bne.n	8006630 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006626:	2100      	movs	r1, #0
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f965 	bl	80068f8 <USB_SetDevSpeed>
 800662e:	e008      	b.n	8006642 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006630:	2101      	movs	r1, #1
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f960 	bl	80068f8 <USB_SetDevSpeed>
 8006638:	e003      	b.n	8006642 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800663a:	2103      	movs	r1, #3
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f95b 	bl	80068f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006642:	2110      	movs	r1, #16
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 f8f3 	bl	8006830 <USB_FlushTxFifo>
 800664a:	4603      	mov	r3, r0
 800664c:	2b00      	cmp	r3, #0
 800664e:	d001      	beq.n	8006654 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f91f 	bl	8006898 <USB_FlushRxFifo>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666a:	461a      	mov	r2, r3
 800666c:	2300      	movs	r3, #0
 800666e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006676:	461a      	mov	r2, r3
 8006678:	2300      	movs	r3, #0
 800667a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006682:	461a      	mov	r2, r3
 8006684:	2300      	movs	r3, #0
 8006686:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006688:	2300      	movs	r3, #0
 800668a:	613b      	str	r3, [r7, #16]
 800668c:	e043      	b.n	8006716 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	015a      	lsls	r2, r3, #5
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	4413      	add	r3, r2
 8006696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066a4:	d118      	bne.n	80066d8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	015a      	lsls	r2, r3, #5
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066b8:	461a      	mov	r2, r3
 80066ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	e013      	b.n	80066ea <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	015a      	lsls	r2, r3, #5
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	4413      	add	r3, r2
 80066ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066ce:	461a      	mov	r2, r3
 80066d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80066d4:	6013      	str	r3, [r2, #0]
 80066d6:	e008      	b.n	80066ea <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e4:	461a      	mov	r2, r3
 80066e6:	2300      	movs	r3, #0
 80066e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f6:	461a      	mov	r2, r3
 80066f8:	2300      	movs	r3, #0
 80066fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4413      	add	r3, r2
 8006704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006708:	461a      	mov	r2, r3
 800670a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800670e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3301      	adds	r3, #1
 8006714:	613b      	str	r3, [r7, #16]
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	693a      	ldr	r2, [r7, #16]
 800671a:	429a      	cmp	r2, r3
 800671c:	d3b7      	bcc.n	800668e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800671e:	2300      	movs	r3, #0
 8006720:	613b      	str	r3, [r7, #16]
 8006722:	e043      	b.n	80067ac <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4413      	add	r3, r2
 800672c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006736:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800673a:	d118      	bne.n	800676e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10a      	bne.n	8006758 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	4413      	add	r3, r2
 800674a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800674e:	461a      	mov	r2, r3
 8006750:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006754:	6013      	str	r3, [r2, #0]
 8006756:	e013      	b.n	8006780 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	015a      	lsls	r2, r3, #5
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4413      	add	r3, r2
 8006760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006764:	461a      	mov	r2, r3
 8006766:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	e008      	b.n	8006780 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	4413      	add	r3, r2
 8006776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800677a:	461a      	mov	r2, r3
 800677c:	2300      	movs	r3, #0
 800677e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	015a      	lsls	r2, r3, #5
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800678c:	461a      	mov	r2, r3
 800678e:	2300      	movs	r3, #0
 8006790:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	015a      	lsls	r2, r3, #5
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	4413      	add	r3, r2
 800679a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679e:	461a      	mov	r2, r3
 80067a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80067a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	3301      	adds	r3, #1
 80067aa:	613b      	str	r3, [r7, #16]
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d3b7      	bcc.n	8006724 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067c6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80067d4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d105      	bne.n	80067e8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	f043 0210 	orr.w	r2, r3, #16
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	699a      	ldr	r2, [r3, #24]
 80067ec:	4b0f      	ldr	r3, [pc, #60]	; (800682c <USB_DevInit+0x2c4>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80067f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d005      	beq.n	8006806 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	f043 0208 	orr.w	r2, r3, #8
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006808:	2b01      	cmp	r3, #1
 800680a:	d107      	bne.n	800681c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006814:	f043 0304 	orr.w	r3, r3, #4
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800681c:	7dfb      	ldrb	r3, [r7, #23]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006828:	b004      	add	sp, #16
 800682a:	4770      	bx	lr
 800682c:	803c3800 	.word	0x803c3800

08006830 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	3301      	adds	r3, #1
 8006842:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	4a13      	ldr	r2, [pc, #76]	; (8006894 <USB_FlushTxFifo+0x64>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d901      	bls.n	8006850 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e01b      	b.n	8006888 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	daf2      	bge.n	800683e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	019b      	lsls	r3, r3, #6
 8006860:	f043 0220 	orr.w	r2, r3, #32
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	3301      	adds	r3, #1
 800686c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	4a08      	ldr	r2, [pc, #32]	; (8006894 <USB_FlushTxFifo+0x64>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d901      	bls.n	800687a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e006      	b.n	8006888 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	f003 0320 	and.w	r3, r3, #32
 8006882:	2b20      	cmp	r3, #32
 8006884:	d0f0      	beq.n	8006868 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	00030d40 	.word	0x00030d40

08006898 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006898:	b480      	push	{r7}
 800689a:	b085      	sub	sp, #20
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	3301      	adds	r3, #1
 80068a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	4a11      	ldr	r2, [pc, #68]	; (80068f4 <USB_FlushRxFifo+0x5c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d901      	bls.n	80068b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e018      	b.n	80068e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	daf2      	bge.n	80068a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2210      	movs	r2, #16
 80068c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	3301      	adds	r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4a08      	ldr	r2, [pc, #32]	; (80068f4 <USB_FlushRxFifo+0x5c>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d901      	bls.n	80068da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e006      	b.n	80068e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f003 0310 	and.w	r3, r3, #16
 80068e2:	2b10      	cmp	r3, #16
 80068e4:	d0f0      	beq.n	80068c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	00030d40 	.word	0x00030d40

080068f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	460b      	mov	r3, r1
 8006902:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	78fb      	ldrb	r3, [r7, #3]
 8006912:	68f9      	ldr	r1, [r7, #12]
 8006914:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006918:	4313      	orrs	r3, r2
 800691a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3714      	adds	r7, #20
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800692a:	b480      	push	{r7}
 800692c:	b087      	sub	sp, #28
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f003 0306 	and.w	r3, r3, #6
 8006942:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d102      	bne.n	8006950 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800694a:	2300      	movs	r3, #0
 800694c:	75fb      	strb	r3, [r7, #23]
 800694e:	e00a      	b.n	8006966 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2b02      	cmp	r3, #2
 8006954:	d002      	beq.n	800695c <USB_GetDevSpeed+0x32>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2b06      	cmp	r3, #6
 800695a:	d102      	bne.n	8006962 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800695c:	2302      	movs	r3, #2
 800695e:	75fb      	strb	r3, [r7, #23]
 8006960:	e001      	b.n	8006966 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006962:	230f      	movs	r3, #15
 8006964:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006966:	7dfb      	ldrb	r3, [r7, #23]
}
 8006968:	4618      	mov	r0, r3
 800696a:	371c      	adds	r7, #28
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	785b      	ldrb	r3, [r3, #1]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d13a      	bne.n	8006a06 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006996:	69da      	ldr	r2, [r3, #28]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	f003 030f 	and.w	r3, r3, #15
 80069a0:	2101      	movs	r1, #1
 80069a2:	fa01 f303 	lsl.w	r3, r1, r3
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	68f9      	ldr	r1, [r7, #12]
 80069aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80069ae:	4313      	orrs	r3, r2
 80069b0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d155      	bne.n	8006a74 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	015a      	lsls	r2, r3, #5
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	4413      	add	r3, r2
 80069d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	791b      	ldrb	r3, [r3, #4]
 80069e2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069e4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	059b      	lsls	r3, r3, #22
 80069ea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069ec:	4313      	orrs	r3, r2
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	0151      	lsls	r1, r2, #5
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	440a      	add	r2, r1
 80069f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a02:	6013      	str	r3, [r2, #0]
 8006a04:	e036      	b.n	8006a74 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0c:	69da      	ldr	r2, [r3, #28]
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	2101      	movs	r1, #1
 8006a18:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1c:	041b      	lsls	r3, r3, #16
 8006a1e:	68f9      	ldr	r1, [r7, #12]
 8006a20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a24:	4313      	orrs	r3, r2
 8006a26:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d11a      	bne.n	8006a74 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	015a      	lsls	r2, r3, #5
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	791b      	ldrb	r3, [r3, #4]
 8006a58:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a5a:	430b      	orrs	r3, r1
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	0151      	lsls	r1, r2, #5
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	440a      	add	r2, r1
 8006a66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a72:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
	...

08006a84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d161      	bne.n	8006b64 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ab2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ab6:	d11f      	bne.n	8006af8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	015a      	lsls	r2, r3, #5
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	4413      	add	r3, r2
 8006ac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	0151      	lsls	r1, r2, #5
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	440a      	add	r2, r1
 8006ace:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ad2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006ad6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006af2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006af6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006afe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 030f 	and.w	r3, r3, #15
 8006b08:	2101      	movs	r1, #1
 8006b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	43db      	mvns	r3, r3
 8006b12:	68f9      	ldr	r1, [r7, #12]
 8006b14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b18:	4013      	ands	r3, r2
 8006b1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b22:	69da      	ldr	r2, [r3, #28]
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	2101      	movs	r1, #1
 8006b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	43db      	mvns	r3, r3
 8006b36:	68f9      	ldr	r1, [r7, #12]
 8006b38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	0159      	lsls	r1, r3, #5
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	440b      	add	r3, r1
 8006b56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	4b35      	ldr	r3, [pc, #212]	; (8006c34 <USB_DeactivateEndpoint+0x1b0>)
 8006b5e:	4013      	ands	r3, r2
 8006b60:	600b      	str	r3, [r1, #0]
 8006b62:	e060      	b.n	8006c26 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	015a      	lsls	r2, r3, #5
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b7a:	d11f      	bne.n	8006bbc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	015a      	lsls	r2, r3, #5
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4413      	add	r3, r2
 8006b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	0151      	lsls	r1, r2, #5
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	440a      	add	r2, r1
 8006b92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006b9a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	0151      	lsls	r1, r2, #5
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	440a      	add	r2, r1
 8006bb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bb6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006bba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	f003 030f 	and.w	r3, r3, #15
 8006bcc:	2101      	movs	r1, #1
 8006bce:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd2:	041b      	lsls	r3, r3, #16
 8006bd4:	43db      	mvns	r3, r3
 8006bd6:	68f9      	ldr	r1, [r7, #12]
 8006bd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bdc:	4013      	ands	r3, r2
 8006bde:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006be6:	69da      	ldr	r2, [r3, #28]
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	f003 030f 	and.w	r3, r3, #15
 8006bf0:	2101      	movs	r1, #1
 8006bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8006bf6:	041b      	lsls	r3, r3, #16
 8006bf8:	43db      	mvns	r3, r3
 8006bfa:	68f9      	ldr	r1, [r7, #12]
 8006bfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c00:	4013      	ands	r3, r2
 8006c02:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	015a      	lsls	r2, r3, #5
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	0159      	lsls	r1, r3, #5
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	440b      	add	r3, r1
 8006c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c1e:	4619      	mov	r1, r3
 8006c20:	4b05      	ldr	r3, [pc, #20]	; (8006c38 <USB_DeactivateEndpoint+0x1b4>)
 8006c22:	4013      	ands	r3, r2
 8006c24:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3714      	adds	r7, #20
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	ec337800 	.word	0xec337800
 8006c38:	eff37800 	.word	0xeff37800

08006c3c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b08a      	sub	sp, #40	; 0x28
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	4613      	mov	r3, r2
 8006c48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	785b      	ldrb	r3, [r3, #1]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	f040 815c 	bne.w	8006f16 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d132      	bne.n	8006ccc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	69ba      	ldr	r2, [r7, #24]
 8006c76:	0151      	lsls	r1, r2, #5
 8006c78:	69fa      	ldr	r2, [r7, #28]
 8006c7a:	440a      	add	r2, r1
 8006c7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	015a      	lsls	r2, r3, #5
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	4413      	add	r3, r2
 8006c92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	0151      	lsls	r1, r2, #5
 8006c9c:	69fa      	ldr	r2, [r7, #28]
 8006c9e:	440a      	add	r2, r1
 8006ca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ca4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006ca8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	0151      	lsls	r1, r2, #5
 8006cbc:	69fa      	ldr	r2, [r7, #28]
 8006cbe:	440a      	add	r2, r1
 8006cc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc4:	0cdb      	lsrs	r3, r3, #19
 8006cc6:	04db      	lsls	r3, r3, #19
 8006cc8:	6113      	str	r3, [r2, #16]
 8006cca:	e074      	b.n	8006db6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	69ba      	ldr	r2, [r7, #24]
 8006cdc:	0151      	lsls	r1, r2, #5
 8006cde:	69fa      	ldr	r2, [r7, #28]
 8006ce0:	440a      	add	r2, r1
 8006ce2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ce6:	0cdb      	lsrs	r3, r3, #19
 8006ce8:	04db      	lsls	r3, r3, #19
 8006cea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	015a      	lsls	r2, r3, #5
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	69ba      	ldr	r2, [r7, #24]
 8006cfc:	0151      	lsls	r1, r2, #5
 8006cfe:	69fa      	ldr	r2, [r7, #28]
 8006d00:	440a      	add	r2, r1
 8006d02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d06:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d0e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d1c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	6999      	ldr	r1, [r3, #24]
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	440b      	add	r3, r1
 8006d28:	1e59      	subs	r1, r3, #1
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d32:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006d34:	4b9d      	ldr	r3, [pc, #628]	; (8006fac <USB_EPStartXfer+0x370>)
 8006d36:	400b      	ands	r3, r1
 8006d38:	69b9      	ldr	r1, [r7, #24]
 8006d3a:	0148      	lsls	r0, r1, #5
 8006d3c:	69f9      	ldr	r1, [r7, #28]
 8006d3e:	4401      	add	r1, r0
 8006d40:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d44:	4313      	orrs	r3, r2
 8006d46:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	015a      	lsls	r2, r3, #5
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	4413      	add	r3, r2
 8006d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d54:	691a      	ldr	r2, [r3, #16]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d5e:	69b9      	ldr	r1, [r7, #24]
 8006d60:	0148      	lsls	r0, r1, #5
 8006d62:	69f9      	ldr	r1, [r7, #28]
 8006d64:	4401      	add	r1, r0
 8006d66:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	791b      	ldrb	r3, [r3, #4]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d11f      	bne.n	8006db6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	015a      	lsls	r2, r3, #5
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	0151      	lsls	r1, r2, #5
 8006d88:	69fa      	ldr	r2, [r7, #28]
 8006d8a:	440a      	add	r2, r1
 8006d8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d90:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006d94:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	015a      	lsls	r2, r3, #5
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	69ba      	ldr	r2, [r7, #24]
 8006da6:	0151      	lsls	r1, r2, #5
 8006da8:	69fa      	ldr	r2, [r7, #28]
 8006daa:	440a      	add	r2, r1
 8006dac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006db0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006db4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006db6:	79fb      	ldrb	r3, [r7, #7]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d14b      	bne.n	8006e54 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d009      	beq.n	8006dd8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	791b      	ldrb	r3, [r3, #4]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d128      	bne.n	8006e32 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d110      	bne.n	8006e12 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	0151      	lsls	r1, r2, #5
 8006e02:	69fa      	ldr	r2, [r7, #28]
 8006e04:	440a      	add	r2, r1
 8006e06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e0a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006e0e:	6013      	str	r3, [r2, #0]
 8006e10:	e00f      	b.n	8006e32 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	015a      	lsls	r2, r3, #5
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	4413      	add	r3, r2
 8006e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	0151      	lsls	r1, r2, #5
 8006e24:	69fa      	ldr	r2, [r7, #28]
 8006e26:	440a      	add	r2, r1
 8006e28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e30:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	015a      	lsls	r2, r3, #5
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69ba      	ldr	r2, [r7, #24]
 8006e42:	0151      	lsls	r1, r2, #5
 8006e44:	69fa      	ldr	r2, [r7, #28]
 8006e46:	440a      	add	r2, r1
 8006e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	e133      	b.n	80070bc <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e6e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e72:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	791b      	ldrb	r3, [r3, #4]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d015      	beq.n	8006ea8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 811b 	beq.w	80070bc <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	2101      	movs	r1, #1
 8006e98:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9c:	69f9      	ldr	r1, [r7, #28]
 8006e9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	634b      	str	r3, [r1, #52]	; 0x34
 8006ea6:	e109      	b.n	80070bc <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d110      	bne.n	8006eda <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	015a      	lsls	r2, r3, #5
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	69ba      	ldr	r2, [r7, #24]
 8006ec8:	0151      	lsls	r1, r2, #5
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	440a      	add	r2, r1
 8006ece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ed2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006ed6:	6013      	str	r3, [r2, #0]
 8006ed8:	e00f      	b.n	8006efa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ef8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	6919      	ldr	r1, [r3, #16]
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	781a      	ldrb	r2, [r3, #0]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	b298      	uxth	r0, r3
 8006f08:	79fb      	ldrb	r3, [r7, #7]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 fade 	bl	80074d0 <USB_WritePacket>
 8006f14:	e0d2      	b.n	80070bc <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	0151      	lsls	r1, r2, #5
 8006f28:	69fa      	ldr	r2, [r7, #28]
 8006f2a:	440a      	add	r2, r1
 8006f2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f30:	0cdb      	lsrs	r3, r3, #19
 8006f32:	04db      	lsls	r3, r3, #19
 8006f34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	0151      	lsls	r1, r2, #5
 8006f48:	69fa      	ldr	r2, [r7, #28]
 8006f4a:	440a      	add	r2, r1
 8006f4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d126      	bne.n	8006fb0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f6e:	691a      	ldr	r2, [r3, #16]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f78:	69b9      	ldr	r1, [r7, #24]
 8006f7a:	0148      	lsls	r0, r1, #5
 8006f7c:	69f9      	ldr	r1, [r7, #28]
 8006f7e:	4401      	add	r1, r0
 8006f80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006f84:	4313      	orrs	r3, r2
 8006f86:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	015a      	lsls	r2, r3, #5
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	4413      	add	r3, r2
 8006f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	69ba      	ldr	r2, [r7, #24]
 8006f98:	0151      	lsls	r1, r2, #5
 8006f9a:	69fa      	ldr	r2, [r7, #28]
 8006f9c:	440a      	add	r2, r1
 8006f9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fa2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006fa6:	6113      	str	r3, [r2, #16]
 8006fa8:	e03a      	b.n	8007020 <USB_EPStartXfer+0x3e4>
 8006faa:	bf00      	nop
 8006fac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	699a      	ldr	r2, [r3, #24]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	4413      	add	r3, r2
 8006fba:	1e5a      	subs	r2, r3, #1
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	8afa      	ldrh	r2, [r7, #22]
 8006fcc:	fb03 f202 	mul.w	r2, r3, r2
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe0:	691a      	ldr	r2, [r3, #16]
 8006fe2:	8afb      	ldrh	r3, [r7, #22]
 8006fe4:	04d9      	lsls	r1, r3, #19
 8006fe6:	4b38      	ldr	r3, [pc, #224]	; (80070c8 <USB_EPStartXfer+0x48c>)
 8006fe8:	400b      	ands	r3, r1
 8006fea:	69b9      	ldr	r1, [r7, #24]
 8006fec:	0148      	lsls	r0, r1, #5
 8006fee:	69f9      	ldr	r1, [r7, #28]
 8006ff0:	4401      	add	r1, r0
 8006ff2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	015a      	lsls	r2, r3, #5
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	4413      	add	r3, r2
 8007002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007006:	691a      	ldr	r2, [r3, #16]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	69db      	ldr	r3, [r3, #28]
 800700c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007010:	69b9      	ldr	r1, [r7, #24]
 8007012:	0148      	lsls	r0, r1, #5
 8007014:	69f9      	ldr	r1, [r7, #28]
 8007016:	4401      	add	r1, r0
 8007018:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800701c:	4313      	orrs	r3, r2
 800701e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d10d      	bne.n	8007042 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d009      	beq.n	8007042 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	6919      	ldr	r1, [r3, #16]
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	4413      	add	r3, r2
 800703a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800703e:	460a      	mov	r2, r1
 8007040:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	791b      	ldrb	r3, [r3, #4]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d128      	bne.n	800709c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007056:	2b00      	cmp	r3, #0
 8007058:	d110      	bne.n	800707c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	015a      	lsls	r2, r3, #5
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	4413      	add	r3, r2
 8007062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	0151      	lsls	r1, r2, #5
 800706c:	69fa      	ldr	r2, [r7, #28]
 800706e:	440a      	add	r2, r1
 8007070:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007074:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007078:	6013      	str	r3, [r2, #0]
 800707a:	e00f      	b.n	800709c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	4413      	add	r3, r2
 8007084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	69ba      	ldr	r2, [r7, #24]
 800708c:	0151      	lsls	r1, r2, #5
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	440a      	add	r2, r1
 8007092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800709a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	69ba      	ldr	r2, [r7, #24]
 80070ac:	0151      	lsls	r1, r2, #5
 80070ae:	69fa      	ldr	r2, [r7, #28]
 80070b0:	440a      	add	r2, r1
 80070b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80070ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3720      	adds	r7, #32
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	1ff80000 	.word	0x1ff80000

080070cc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	785b      	ldrb	r3, [r3, #1]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	f040 80ce 	bne.w	800728a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d132      	bne.n	800715c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	0151      	lsls	r1, r2, #5
 8007108:	697a      	ldr	r2, [r7, #20]
 800710a:	440a      	add	r2, r1
 800710c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007110:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007114:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007118:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	015a      	lsls	r2, r3, #5
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	4413      	add	r3, r2
 8007122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	0151      	lsls	r1, r2, #5
 800712c:	697a      	ldr	r2, [r7, #20]
 800712e:	440a      	add	r2, r1
 8007130:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007134:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007138:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	015a      	lsls	r2, r3, #5
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	4413      	add	r3, r2
 8007142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	0151      	lsls	r1, r2, #5
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	440a      	add	r2, r1
 8007150:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007154:	0cdb      	lsrs	r3, r3, #19
 8007156:	04db      	lsls	r3, r3, #19
 8007158:	6113      	str	r3, [r2, #16]
 800715a:	e04e      	b.n	80071fa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	4413      	add	r3, r2
 8007164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	0151      	lsls	r1, r2, #5
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	440a      	add	r2, r1
 8007172:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007176:	0cdb      	lsrs	r3, r3, #19
 8007178:	04db      	lsls	r3, r3, #19
 800717a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	015a      	lsls	r2, r3, #5
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	4413      	add	r3, r2
 8007184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	0151      	lsls	r1, r2, #5
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	440a      	add	r2, r1
 8007192:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007196:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800719a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800719e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	699a      	ldr	r2, [r3, #24]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d903      	bls.n	80071b4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	68da      	ldr	r2, [r3, #12]
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	015a      	lsls	r2, r3, #5
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	4413      	add	r3, r2
 80071bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	0151      	lsls	r1, r2, #5
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	440a      	add	r2, r1
 80071ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80071d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071e0:	691a      	ldr	r2, [r3, #16]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ea:	6939      	ldr	r1, [r7, #16]
 80071ec:	0148      	lsls	r0, r1, #5
 80071ee:	6979      	ldr	r1, [r7, #20]
 80071f0:	4401      	add	r1, r0
 80071f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80071f6:	4313      	orrs	r3, r2
 80071f8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80071fa:	79fb      	ldrb	r3, [r7, #7]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d11e      	bne.n	800723e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d009      	beq.n	800721c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	4413      	add	r3, r2
 8007210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007214:	461a      	mov	r2, r3
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	695b      	ldr	r3, [r3, #20]
 800721a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	0151      	lsls	r1, r2, #5
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	440a      	add	r2, r1
 8007232:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007236:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	e097      	b.n	800736e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	015a      	lsls	r2, r3, #5
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	4413      	add	r3, r2
 8007246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	0151      	lsls	r1, r2, #5
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	440a      	add	r2, r1
 8007254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007258:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800725c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	699b      	ldr	r3, [r3, #24]
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 8083 	beq.w	800736e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800726e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	f003 030f 	and.w	r3, r3, #15
 8007278:	2101      	movs	r1, #1
 800727a:	fa01 f303 	lsl.w	r3, r1, r3
 800727e:	6979      	ldr	r1, [r7, #20]
 8007280:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007284:	4313      	orrs	r3, r2
 8007286:	634b      	str	r3, [r1, #52]	; 0x34
 8007288:	e071      	b.n	800736e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	015a      	lsls	r2, r3, #5
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	4413      	add	r3, r2
 8007292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	0151      	lsls	r1, r2, #5
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	440a      	add	r2, r1
 80072a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072a4:	0cdb      	lsrs	r3, r3, #19
 80072a6:	04db      	lsls	r3, r3, #19
 80072a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	015a      	lsls	r2, r3, #5
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	0151      	lsls	r1, r2, #5
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	440a      	add	r2, r1
 80072c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80072c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80072cc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	699b      	ldr	r3, [r3, #24]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	68da      	ldr	r2, [r3, #12]
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007300:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007304:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	4413      	add	r3, r2
 800730e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007312:	691a      	ldr	r2, [r3, #16]
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	69db      	ldr	r3, [r3, #28]
 8007318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800731c:	6939      	ldr	r1, [r7, #16]
 800731e:	0148      	lsls	r0, r1, #5
 8007320:	6979      	ldr	r1, [r7, #20]
 8007322:	4401      	add	r1, r0
 8007324:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007328:	4313      	orrs	r3, r2
 800732a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d10d      	bne.n	800734e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d009      	beq.n	800734e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	6919      	ldr	r1, [r3, #16]
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734a:	460a      	mov	r2, r1
 800734c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	015a      	lsls	r2, r3, #5
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	4413      	add	r3, r2
 8007356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	0151      	lsls	r1, r2, #5
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	440a      	add	r2, r1
 8007364:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007368:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800736c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	371c      	adds	r7, #28
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800738a:	2300      	movs	r3, #0
 800738c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	785b      	ldrb	r3, [r3, #1]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d14a      	bne.n	8007430 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073b2:	f040 8086 	bne.w	80074c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	015a      	lsls	r2, r3, #5
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	7812      	ldrb	r2, [r2, #0]
 80073ca:	0151      	lsls	r1, r2, #5
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	440a      	add	r2, r1
 80073d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80073d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	683a      	ldr	r2, [r7, #0]
 80073ec:	7812      	ldrb	r2, [r2, #0]
 80073ee:	0151      	lsls	r1, r2, #5
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	440a      	add	r2, r1
 80073f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	3301      	adds	r3, #1
 8007402:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f242 7210 	movw	r2, #10000	; 0x2710
 800740a:	4293      	cmp	r3, r2
 800740c:	d902      	bls.n	8007414 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	75fb      	strb	r3, [r7, #23]
          break;
 8007412:	e056      	b.n	80074c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007428:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800742c:	d0e7      	beq.n	80073fe <USB_EPStopXfer+0x82>
 800742e:	e048      	b.n	80074c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	015a      	lsls	r2, r3, #5
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	4413      	add	r3, r2
 800743a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007444:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007448:	d13b      	bne.n	80074c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	7812      	ldrb	r2, [r2, #0]
 800745e:	0151      	lsls	r1, r2, #5
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	440a      	add	r2, r1
 8007464:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007468:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800746c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	4413      	add	r3, r2
 8007478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	7812      	ldrb	r2, [r2, #0]
 8007482:	0151      	lsls	r1, r2, #5
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	440a      	add	r2, r1
 8007488:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800748c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007490:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3301      	adds	r3, #1
 8007496:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f242 7210 	movw	r2, #10000	; 0x2710
 800749e:	4293      	cmp	r3, r2
 80074a0:	d902      	bls.n	80074a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	75fb      	strb	r3, [r7, #23]
          break;
 80074a6:	e00c      	b.n	80074c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	015a      	lsls	r2, r3, #5
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	4413      	add	r3, r2
 80074b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074c0:	d0e7      	beq.n	8007492 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80074c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	371c      	adds	r7, #28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b089      	sub	sp, #36	; 0x24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	4611      	mov	r1, r2
 80074dc:	461a      	mov	r2, r3
 80074de:	460b      	mov	r3, r1
 80074e0:	71fb      	strb	r3, [r7, #7]
 80074e2:	4613      	mov	r3, r2
 80074e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80074ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d123      	bne.n	800753e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80074f6:	88bb      	ldrh	r3, [r7, #4]
 80074f8:	3303      	adds	r3, #3
 80074fa:	089b      	lsrs	r3, r3, #2
 80074fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80074fe:	2300      	movs	r3, #0
 8007500:	61bb      	str	r3, [r7, #24]
 8007502:	e018      	b.n	8007536 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007504:	79fb      	ldrb	r3, [r7, #7]
 8007506:	031a      	lsls	r2, r3, #12
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	4413      	add	r3, r2
 800750c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007510:	461a      	mov	r2, r3
 8007512:	69fb      	ldr	r3, [r7, #28]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	3301      	adds	r3, #1
 800751c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	3301      	adds	r3, #1
 8007522:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	3301      	adds	r3, #1
 8007528:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	3301      	adds	r3, #1
 800752e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	3301      	adds	r3, #1
 8007534:	61bb      	str	r3, [r7, #24]
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	429a      	cmp	r2, r3
 800753c:	d3e2      	bcc.n	8007504 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3724      	adds	r7, #36	; 0x24
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800754c:	b480      	push	{r7}
 800754e:	b08b      	sub	sp, #44	; 0x2c
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	4613      	mov	r3, r2
 8007558:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007562:	88fb      	ldrh	r3, [r7, #6]
 8007564:	089b      	lsrs	r3, r3, #2
 8007566:	b29b      	uxth	r3, r3
 8007568:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800756a:	88fb      	ldrh	r3, [r7, #6]
 800756c:	f003 0303 	and.w	r3, r3, #3
 8007570:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007572:	2300      	movs	r3, #0
 8007574:	623b      	str	r3, [r7, #32]
 8007576:	e014      	b.n	80075a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	601a      	str	r2, [r3, #0]
    pDest++;
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	3301      	adds	r3, #1
 8007588:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800758a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758c:	3301      	adds	r3, #1
 800758e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007592:	3301      	adds	r3, #1
 8007594:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007598:	3301      	adds	r3, #1
 800759a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	3301      	adds	r3, #1
 80075a0:	623b      	str	r3, [r7, #32]
 80075a2:	6a3a      	ldr	r2, [r7, #32]
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d3e6      	bcc.n	8007578 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80075aa:	8bfb      	ldrh	r3, [r7, #30]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d01e      	beq.n	80075ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80075b0:	2300      	movs	r3, #0
 80075b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075ba:	461a      	mov	r2, r3
 80075bc:	f107 0310 	add.w	r3, r7, #16
 80075c0:	6812      	ldr	r2, [r2, #0]
 80075c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	6a3b      	ldr	r3, [r7, #32]
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	00db      	lsls	r3, r3, #3
 80075cc:	fa22 f303 	lsr.w	r3, r2, r3
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d4:	701a      	strb	r2, [r3, #0]
      i++;
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	3301      	adds	r3, #1
 80075da:	623b      	str	r3, [r7, #32]
      pDest++;
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	3301      	adds	r3, #1
 80075e0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80075e2:	8bfb      	ldrh	r3, [r7, #30]
 80075e4:	3b01      	subs	r3, #1
 80075e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80075e8:	8bfb      	ldrh	r3, [r7, #30]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1ea      	bne.n	80075c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	372c      	adds	r7, #44	; 0x2c
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	785b      	ldrb	r3, [r3, #1]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d12c      	bne.n	8007672 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	db12      	blt.n	8007650 <USB_EPSetStall+0x54>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00f      	beq.n	8007650 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	4413      	add	r3, r2
 8007638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	0151      	lsls	r1, r2, #5
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	440a      	add	r2, r1
 8007646:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800764a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800764e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	0151      	lsls	r1, r2, #5
 8007662:	68fa      	ldr	r2, [r7, #12]
 8007664:	440a      	add	r2, r1
 8007666:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800766a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800766e:	6013      	str	r3, [r2, #0]
 8007670:	e02b      	b.n	80076ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	015a      	lsls	r2, r3, #5
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4413      	add	r3, r2
 800767a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	db12      	blt.n	80076aa <USB_EPSetStall+0xae>
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00f      	beq.n	80076aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	0151      	lsls	r1, r2, #5
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	440a      	add	r2, r1
 80076a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80076a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	015a      	lsls	r2, r3, #5
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	4413      	add	r3, r2
 80076b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	0151      	lsls	r1, r2, #5
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	440a      	add	r2, r1
 80076c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	785b      	ldrb	r3, [r3, #1]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d128      	bne.n	8007746 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	015a      	lsls	r2, r3, #5
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	0151      	lsls	r1, r2, #5
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	440a      	add	r2, r1
 800770a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800770e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007712:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	791b      	ldrb	r3, [r3, #4]
 8007718:	2b03      	cmp	r3, #3
 800771a:	d003      	beq.n	8007724 <USB_EPClearStall+0x4c>
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	791b      	ldrb	r3, [r3, #4]
 8007720:	2b02      	cmp	r3, #2
 8007722:	d138      	bne.n	8007796 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68ba      	ldr	r2, [r7, #8]
 8007734:	0151      	lsls	r1, r2, #5
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	440a      	add	r2, r1
 800773a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800773e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007742:	6013      	str	r3, [r2, #0]
 8007744:	e027      	b.n	8007796 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	015a      	lsls	r2, r3, #5
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	4413      	add	r3, r2
 800774e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68ba      	ldr	r2, [r7, #8]
 8007756:	0151      	lsls	r1, r2, #5
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	440a      	add	r2, r1
 800775c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007760:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007764:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	791b      	ldrb	r3, [r3, #4]
 800776a:	2b03      	cmp	r3, #3
 800776c:	d003      	beq.n	8007776 <USB_EPClearStall+0x9e>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	791b      	ldrb	r3, [r3, #4]
 8007772:	2b02      	cmp	r3, #2
 8007774:	d10f      	bne.n	8007796 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	015a      	lsls	r2, r3, #5
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	4413      	add	r3, r2
 800777e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	0151      	lsls	r1, r2, #5
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	440a      	add	r2, r1
 800778c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007794:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007796:	2300      	movs	r3, #0
}
 8007798:	4618      	mov	r0, r3
 800779a:	3714      	adds	r7, #20
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077c2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80077c6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	78fb      	ldrb	r3, [r7, #3]
 80077d2:	011b      	lsls	r3, r3, #4
 80077d4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80077d8:	68f9      	ldr	r1, [r7, #12]
 80077da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077de:	4313      	orrs	r3, r2
 80077e0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800780a:	f023 0303 	bic.w	r3, r3, #3
 800780e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800781e:	f023 0302 	bic.w	r3, r3, #2
 8007822:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007832:	b480      	push	{r7}
 8007834:	b085      	sub	sp, #20
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800784c:	f023 0303 	bic.w	r3, r3, #3
 8007850:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007860:	f043 0302 	orr.w	r3, r3, #2
 8007864:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4013      	ands	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800788c:	68fb      	ldr	r3, [r7, #12]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3714      	adds	r7, #20
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800789a:	b480      	push	{r7}
 800789c:	b085      	sub	sp, #20
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	4013      	ands	r3, r2
 80078bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	0c1b      	lsrs	r3, r3, #16
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b085      	sub	sp, #20
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078ea:	69db      	ldr	r3, [r3, #28]
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	4013      	ands	r3, r2
 80078f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	b29b      	uxth	r3, r3
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007902:	b480      	push	{r7}
 8007904:	b085      	sub	sp, #20
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
 800790a:	460b      	mov	r3, r1
 800790c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007912:	78fb      	ldrb	r3, [r7, #3]
 8007914:	015a      	lsls	r2, r3, #5
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	4413      	add	r3, r2
 800791a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	4013      	ands	r3, r2
 800792e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007930:	68bb      	ldr	r3, [r7, #8]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800793e:	b480      	push	{r7}
 8007940:	b087      	sub	sp, #28
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	460b      	mov	r3, r1
 8007948:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800795e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007960:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007962:	78fb      	ldrb	r3, [r7, #3]
 8007964:	f003 030f 	and.w	r3, r3, #15
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	fa22 f303 	lsr.w	r3, r2, r3
 800796e:	01db      	lsls	r3, r3, #7
 8007970:	b2db      	uxtb	r3, r3
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	4313      	orrs	r3, r2
 8007976:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007978:	78fb      	ldrb	r3, [r7, #3]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	4013      	ands	r3, r2
 800798a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800798c:	68bb      	ldr	r3, [r7, #8]
}
 800798e:	4618      	mov	r0, r3
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800799a:	b480      	push	{r7}
 800799c:	b083      	sub	sp, #12
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	f003 0301 	and.w	r3, r3, #1
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	370c      	adds	r7, #12
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr

080079b6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80079b6:	b480      	push	{r7}
 80079b8:	b085      	sub	sp, #20
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079d0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80079d4:	f023 0307 	bic.w	r3, r3, #7
 80079d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b087      	sub	sp, #28
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	460b      	mov	r3, r1
 8007a06:	607a      	str	r2, [r7, #4]
 8007a08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	333c      	adds	r3, #60	; 0x3c
 8007a12:	3304      	adds	r3, #4
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	4a26      	ldr	r2, [pc, #152]	; (8007ab4 <USB_EP0_OutStart+0xb8>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d90a      	bls.n	8007a36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a30:	d101      	bne.n	8007a36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	e037      	b.n	8007aa6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	2300      	movs	r3, #0
 8007a40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007a54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a64:	f043 0318 	orr.w	r3, r3, #24
 8007a68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a78:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007a7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007a7e:	7afb      	ldrb	r3, [r7, #11]
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d10f      	bne.n	8007aa4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a9e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007aa2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	4f54300a 	.word	0x4f54300a

08007ab8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4a13      	ldr	r2, [pc, #76]	; (8007b1c <USB_CoreReset+0x64>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d901      	bls.n	8007ad6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e01b      	b.n	8007b0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	daf2      	bge.n	8007ac4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	f043 0201 	orr.w	r2, r3, #1
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3301      	adds	r3, #1
 8007af2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4a09      	ldr	r2, [pc, #36]	; (8007b1c <USB_CoreReset+0x64>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d901      	bls.n	8007b00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e006      	b.n	8007b0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	f003 0301 	and.w	r3, r3, #1
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d0f0      	beq.n	8007aee <USB_CoreReset+0x36>

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	00030d40 	.word	0x00030d40

08007b20 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007b2c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007b30:	f002 fc5e 	bl	800a3f0 <USBD_static_malloc>
 8007b34:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d109      	bne.n	8007b50 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	32b0      	adds	r2, #176	; 0xb0
 8007b46:	2100      	movs	r1, #0
 8007b48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	e0d4      	b.n	8007cfa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007b50:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007b54:	2100      	movs	r1, #0
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f002 fcb2 	bl	800a4c0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	32b0      	adds	r2, #176	; 0xb0
 8007b66:	68f9      	ldr	r1, [r7, #12]
 8007b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	32b0      	adds	r2, #176	; 0xb0
 8007b76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	7c1b      	ldrb	r3, [r3, #16]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d138      	bne.n	8007bfa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007b88:	4b5e      	ldr	r3, [pc, #376]	; (8007d04 <USBD_CDC_Init+0x1e4>)
 8007b8a:	7819      	ldrb	r1, [r3, #0]
 8007b8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b90:	2202      	movs	r2, #2
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f002 fb09 	bl	800a1aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007b98:	4b5a      	ldr	r3, [pc, #360]	; (8007d04 <USBD_CDC_Init+0x1e4>)
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	f003 020f 	and.w	r2, r3, #15
 8007ba0:	6879      	ldr	r1, [r7, #4]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	440b      	add	r3, r1
 8007bac:	3324      	adds	r3, #36	; 0x24
 8007bae:	2201      	movs	r2, #1
 8007bb0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007bb2:	4b55      	ldr	r3, [pc, #340]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007bb4:	7819      	ldrb	r1, [r3, #0]
 8007bb6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bba:	2202      	movs	r2, #2
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f002 faf4 	bl	800a1aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007bc2:	4b51      	ldr	r3, [pc, #324]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	f003 020f 	and.w	r2, r3, #15
 8007bca:	6879      	ldr	r1, [r7, #4]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4413      	add	r3, r2
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	440b      	add	r3, r1
 8007bd6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007bda:	2201      	movs	r2, #1
 8007bdc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007bde:	4b4b      	ldr	r3, [pc, #300]	; (8007d0c <USBD_CDC_Init+0x1ec>)
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	f003 020f 	and.w	r2, r3, #15
 8007be6:	6879      	ldr	r1, [r7, #4]
 8007be8:	4613      	mov	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4413      	add	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	440b      	add	r3, r1
 8007bf2:	3326      	adds	r3, #38	; 0x26
 8007bf4:	2210      	movs	r2, #16
 8007bf6:	801a      	strh	r2, [r3, #0]
 8007bf8:	e035      	b.n	8007c66 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007bfa:	4b42      	ldr	r3, [pc, #264]	; (8007d04 <USBD_CDC_Init+0x1e4>)
 8007bfc:	7819      	ldrb	r1, [r3, #0]
 8007bfe:	2340      	movs	r3, #64	; 0x40
 8007c00:	2202      	movs	r2, #2
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f002 fad1 	bl	800a1aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c08:	4b3e      	ldr	r3, [pc, #248]	; (8007d04 <USBD_CDC_Init+0x1e4>)
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	f003 020f 	and.w	r2, r3, #15
 8007c10:	6879      	ldr	r1, [r7, #4]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	440b      	add	r3, r1
 8007c1c:	3324      	adds	r3, #36	; 0x24
 8007c1e:	2201      	movs	r2, #1
 8007c20:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007c22:	4b39      	ldr	r3, [pc, #228]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007c24:	7819      	ldrb	r1, [r3, #0]
 8007c26:	2340      	movs	r3, #64	; 0x40
 8007c28:	2202      	movs	r2, #2
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f002 fabd 	bl	800a1aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007c30:	4b35      	ldr	r3, [pc, #212]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	f003 020f 	and.w	r2, r3, #15
 8007c38:	6879      	ldr	r1, [r7, #4]
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4413      	add	r3, r2
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	440b      	add	r3, r1
 8007c44:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007c48:	2201      	movs	r2, #1
 8007c4a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007c4c:	4b2f      	ldr	r3, [pc, #188]	; (8007d0c <USBD_CDC_Init+0x1ec>)
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	f003 020f 	and.w	r2, r3, #15
 8007c54:	6879      	ldr	r1, [r7, #4]
 8007c56:	4613      	mov	r3, r2
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	4413      	add	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	440b      	add	r3, r1
 8007c60:	3326      	adds	r3, #38	; 0x26
 8007c62:	2210      	movs	r2, #16
 8007c64:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007c66:	4b29      	ldr	r3, [pc, #164]	; (8007d0c <USBD_CDC_Init+0x1ec>)
 8007c68:	7819      	ldrb	r1, [r3, #0]
 8007c6a:	2308      	movs	r3, #8
 8007c6c:	2203      	movs	r2, #3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f002 fa9b 	bl	800a1aa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007c74:	4b25      	ldr	r3, [pc, #148]	; (8007d0c <USBD_CDC_Init+0x1ec>)
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	f003 020f 	and.w	r2, r3, #15
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4413      	add	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	440b      	add	r3, r1
 8007c88:	3324      	adds	r3, #36	; 0x24
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	33b0      	adds	r3, #176	; 0xb0
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	e018      	b.n	8007cfa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	7c1b      	ldrb	r3, [r3, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10a      	bne.n	8007ce6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007cd0:	4b0d      	ldr	r3, [pc, #52]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007cd2:	7819      	ldrb	r1, [r3, #0]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007cda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f002 fb52 	bl	800a388 <USBD_LL_PrepareReceive>
 8007ce4:	e008      	b.n	8007cf8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ce6:	4b08      	ldr	r3, [pc, #32]	; (8007d08 <USBD_CDC_Init+0x1e8>)
 8007ce8:	7819      	ldrb	r1, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007cf0:	2340      	movs	r3, #64	; 0x40
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f002 fb48 	bl	800a388 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3710      	adds	r7, #16
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	200000e3 	.word	0x200000e3
 8007d08:	200000e4 	.word	0x200000e4
 8007d0c:	200000e5 	.word	0x200000e5

08007d10 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	460b      	mov	r3, r1
 8007d1a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007d1c:	4b3a      	ldr	r3, [pc, #232]	; (8007e08 <USBD_CDC_DeInit+0xf8>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f002 fa67 	bl	800a1f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007d28:	4b37      	ldr	r3, [pc, #220]	; (8007e08 <USBD_CDC_DeInit+0xf8>)
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	f003 020f 	and.w	r2, r3, #15
 8007d30:	6879      	ldr	r1, [r7, #4]
 8007d32:	4613      	mov	r3, r2
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	4413      	add	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	440b      	add	r3, r1
 8007d3c:	3324      	adds	r3, #36	; 0x24
 8007d3e:	2200      	movs	r2, #0
 8007d40:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007d42:	4b32      	ldr	r3, [pc, #200]	; (8007e0c <USBD_CDC_DeInit+0xfc>)
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f002 fa54 	bl	800a1f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007d4e:	4b2f      	ldr	r3, [pc, #188]	; (8007e0c <USBD_CDC_DeInit+0xfc>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	f003 020f 	and.w	r2, r3, #15
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	4413      	add	r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	440b      	add	r3, r1
 8007d62:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007d66:	2200      	movs	r2, #0
 8007d68:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007d6a:	4b29      	ldr	r3, [pc, #164]	; (8007e10 <USBD_CDC_DeInit+0x100>)
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	4619      	mov	r1, r3
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f002 fa40 	bl	800a1f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007d76:	4b26      	ldr	r3, [pc, #152]	; (8007e10 <USBD_CDC_DeInit+0x100>)
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	f003 020f 	and.w	r2, r3, #15
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	3324      	adds	r3, #36	; 0x24
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007d90:	4b1f      	ldr	r3, [pc, #124]	; (8007e10 <USBD_CDC_DeInit+0x100>)
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	f003 020f 	and.w	r2, r3, #15
 8007d98:	6879      	ldr	r1, [r7, #4]
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	4413      	add	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	440b      	add	r3, r1
 8007da4:	3326      	adds	r3, #38	; 0x26
 8007da6:	2200      	movs	r2, #0
 8007da8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	32b0      	adds	r2, #176	; 0xb0
 8007db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d01f      	beq.n	8007dfc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	33b0      	adds	r3, #176	; 0xb0
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	4413      	add	r3, r2
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	32b0      	adds	r2, #176	; 0xb0
 8007dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f002 fb14 	bl	800a40c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	32b0      	adds	r2, #176	; 0xb0
 8007dee:	2100      	movs	r1, #0
 8007df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	200000e3 	.word	0x200000e3
 8007e0c:	200000e4 	.word	0x200000e4
 8007e10:	200000e5 	.word	0x200000e5

08007e14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b086      	sub	sp, #24
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	32b0      	adds	r2, #176	; 0xb0
 8007e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d101      	bne.n	8007e44 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007e40:	2303      	movs	r3, #3
 8007e42:	e0bf      	b.n	8007fc4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d050      	beq.n	8007ef2 <USBD_CDC_Setup+0xde>
 8007e50:	2b20      	cmp	r3, #32
 8007e52:	f040 80af 	bne.w	8007fb4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	88db      	ldrh	r3, [r3, #6]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d03a      	beq.n	8007ed4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	b25b      	sxtb	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	da1b      	bge.n	8007ea0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	33b0      	adds	r3, #176	; 0xb0
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4413      	add	r3, r2
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007e7e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007e80:	683a      	ldr	r2, [r7, #0]
 8007e82:	88d2      	ldrh	r2, [r2, #6]
 8007e84:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	88db      	ldrh	r3, [r3, #6]
 8007e8a:	2b07      	cmp	r3, #7
 8007e8c:	bf28      	it	cs
 8007e8e:	2307      	movcs	r3, #7
 8007e90:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	89fa      	ldrh	r2, [r7, #14]
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f001 fd43 	bl	8009924 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007e9e:	e090      	b.n	8007fc2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	785a      	ldrb	r2, [r3, #1]
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	88db      	ldrh	r3, [r3, #6]
 8007eae:	2b3f      	cmp	r3, #63	; 0x3f
 8007eb0:	d803      	bhi.n	8007eba <USBD_CDC_Setup+0xa6>
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	88db      	ldrh	r3, [r3, #6]
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	e000      	b.n	8007ebc <USBD_CDC_Setup+0xa8>
 8007eba:	2240      	movs	r2, #64	; 0x40
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007ec2:	6939      	ldr	r1, [r7, #16]
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007eca:	461a      	mov	r2, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f001 fd55 	bl	800997c <USBD_CtlPrepareRx>
      break;
 8007ed2:	e076      	b.n	8007fc2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	33b0      	adds	r3, #176	; 0xb0
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4413      	add	r3, r2
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	7850      	ldrb	r0, [r2, #1]
 8007eea:	2200      	movs	r2, #0
 8007eec:	6839      	ldr	r1, [r7, #0]
 8007eee:	4798      	blx	r3
      break;
 8007ef0:	e067      	b.n	8007fc2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	785b      	ldrb	r3, [r3, #1]
 8007ef6:	2b0b      	cmp	r3, #11
 8007ef8:	d851      	bhi.n	8007f9e <USBD_CDC_Setup+0x18a>
 8007efa:	a201      	add	r2, pc, #4	; (adr r2, 8007f00 <USBD_CDC_Setup+0xec>)
 8007efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f00:	08007f31 	.word	0x08007f31
 8007f04:	08007fad 	.word	0x08007fad
 8007f08:	08007f9f 	.word	0x08007f9f
 8007f0c:	08007f9f 	.word	0x08007f9f
 8007f10:	08007f9f 	.word	0x08007f9f
 8007f14:	08007f9f 	.word	0x08007f9f
 8007f18:	08007f9f 	.word	0x08007f9f
 8007f1c:	08007f9f 	.word	0x08007f9f
 8007f20:	08007f9f 	.word	0x08007f9f
 8007f24:	08007f9f 	.word	0x08007f9f
 8007f28:	08007f5b 	.word	0x08007f5b
 8007f2c:	08007f85 	.word	0x08007f85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b03      	cmp	r3, #3
 8007f3a:	d107      	bne.n	8007f4c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007f3c:	f107 030a 	add.w	r3, r7, #10
 8007f40:	2202      	movs	r2, #2
 8007f42:	4619      	mov	r1, r3
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f001 fced 	bl	8009924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f4a:	e032      	b.n	8007fb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fc77 	bl	8009842 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f54:	2303      	movs	r3, #3
 8007f56:	75fb      	strb	r3, [r7, #23]
          break;
 8007f58:	e02b      	b.n	8007fb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b03      	cmp	r3, #3
 8007f64:	d107      	bne.n	8007f76 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007f66:	f107 030d 	add.w	r3, r7, #13
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f001 fcd8 	bl	8009924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f74:	e01d      	b.n	8007fb2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f001 fc62 	bl	8009842 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	75fb      	strb	r3, [r7, #23]
          break;
 8007f82:	e016      	b.n	8007fb2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b03      	cmp	r3, #3
 8007f8e:	d00f      	beq.n	8007fb0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f001 fc55 	bl	8009842 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007f9c:	e008      	b.n	8007fb0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f001 fc4e 	bl	8009842 <USBD_CtlError>
          ret = USBD_FAIL;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	75fb      	strb	r3, [r7, #23]
          break;
 8007faa:	e002      	b.n	8007fb2 <USBD_CDC_Setup+0x19e>
          break;
 8007fac:	bf00      	nop
 8007fae:	e008      	b.n	8007fc2 <USBD_CDC_Setup+0x1ae>
          break;
 8007fb0:	bf00      	nop
      }
      break;
 8007fb2:	e006      	b.n	8007fc2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f001 fc43 	bl	8009842 <USBD_CtlError>
      ret = USBD_FAIL;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007fc0:	bf00      	nop
  }

  return (uint8_t)ret;
 8007fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3718      	adds	r7, #24
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007fde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	32b0      	adds	r2, #176	; 0xb0
 8007fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e065      	b.n	80080c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	32b0      	adds	r2, #176	; 0xb0
 8008000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008004:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008006:	78fb      	ldrb	r3, [r7, #3]
 8008008:	f003 020f 	and.w	r2, r3, #15
 800800c:	6879      	ldr	r1, [r7, #4]
 800800e:	4613      	mov	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4413      	add	r3, r2
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	440b      	add	r3, r1
 8008018:	3318      	adds	r3, #24
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d02f      	beq.n	8008080 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	f003 020f 	and.w	r2, r3, #15
 8008026:	6879      	ldr	r1, [r7, #4]
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	440b      	add	r3, r1
 8008032:	3318      	adds	r3, #24
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	78fb      	ldrb	r3, [r7, #3]
 8008038:	f003 010f 	and.w	r1, r3, #15
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	460b      	mov	r3, r1
 8008040:	00db      	lsls	r3, r3, #3
 8008042:	440b      	add	r3, r1
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4403      	add	r3, r0
 8008048:	3348      	adds	r3, #72	; 0x48
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008050:	fb01 f303 	mul.w	r3, r1, r3
 8008054:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008056:	2b00      	cmp	r3, #0
 8008058:	d112      	bne.n	8008080 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800805a:	78fb      	ldrb	r3, [r7, #3]
 800805c:	f003 020f 	and.w	r2, r3, #15
 8008060:	6879      	ldr	r1, [r7, #4]
 8008062:	4613      	mov	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	440b      	add	r3, r1
 800806c:	3318      	adds	r3, #24
 800806e:	2200      	movs	r2, #0
 8008070:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008072:	78f9      	ldrb	r1, [r7, #3]
 8008074:	2300      	movs	r3, #0
 8008076:	2200      	movs	r2, #0
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f002 f964 	bl	800a346 <USBD_LL_Transmit>
 800807e:	e01f      	b.n	80080c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	2200      	movs	r2, #0
 8008084:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	33b0      	adds	r3, #176	; 0xb0
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d010      	beq.n	80080c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	33b0      	adds	r3, #176	; 0xb0
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4413      	add	r3, r2
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	68ba      	ldr	r2, [r7, #8]
 80080b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80080bc:	78fa      	ldrb	r2, [r7, #3]
 80080be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080ca:	b580      	push	{r7, lr}
 80080cc:	b084      	sub	sp, #16
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
 80080d2:	460b      	mov	r3, r1
 80080d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	32b0      	adds	r2, #176	; 0xb0
 80080e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	32b0      	adds	r2, #176	; 0xb0
 80080f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d101      	bne.n	80080fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e01a      	b.n	8008132 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80080fc:	78fb      	ldrb	r3, [r7, #3]
 80080fe:	4619      	mov	r1, r3
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f002 f962 	bl	800a3ca <USBD_LL_GetRxDataSize>
 8008106:	4602      	mov	r2, r0
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	33b0      	adds	r3, #176	; 0xb0
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800812c:	4611      	mov	r1, r2
 800812e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	32b0      	adds	r2, #176	; 0xb0
 800814c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008150:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008158:	2303      	movs	r3, #3
 800815a:	e025      	b.n	80081a8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	33b0      	adds	r3, #176	; 0xb0
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4413      	add	r3, r2
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d01a      	beq.n	80081a6 <USBD_CDC_EP0_RxReady+0x6c>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008176:	2bff      	cmp	r3, #255	; 0xff
 8008178:	d015      	beq.n	80081a6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	33b0      	adds	r3, #176	; 0xb0
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4413      	add	r3, r2
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008192:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800819a:	b292      	uxth	r2, r2
 800819c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	22ff      	movs	r2, #255	; 0xff
 80081a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80081b8:	2182      	movs	r1, #130	; 0x82
 80081ba:	4818      	ldr	r0, [pc, #96]	; (800821c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80081bc:	f000 fd09 	bl	8008bd2 <USBD_GetEpDesc>
 80081c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80081c2:	2101      	movs	r1, #1
 80081c4:	4815      	ldr	r0, [pc, #84]	; (800821c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80081c6:	f000 fd04 	bl	8008bd2 <USBD_GetEpDesc>
 80081ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80081cc:	2181      	movs	r1, #129	; 0x81
 80081ce:	4813      	ldr	r0, [pc, #76]	; (800821c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80081d0:	f000 fcff 	bl	8008bd2 <USBD_GetEpDesc>
 80081d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d002      	beq.n	80081e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2210      	movs	r2, #16
 80081e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d006      	beq.n	80081f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081f0:	711a      	strb	r2, [r3, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d006      	beq.n	800820a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008204:	711a      	strb	r2, [r3, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2243      	movs	r2, #67	; 0x43
 800820e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008210:	4b02      	ldr	r3, [pc, #8]	; (800821c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008212:	4618      	mov	r0, r3
 8008214:	3718      	adds	r7, #24
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop
 800821c:	200000a0 	.word	0x200000a0

08008220 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b086      	sub	sp, #24
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008228:	2182      	movs	r1, #130	; 0x82
 800822a:	4818      	ldr	r0, [pc, #96]	; (800828c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800822c:	f000 fcd1 	bl	8008bd2 <USBD_GetEpDesc>
 8008230:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008232:	2101      	movs	r1, #1
 8008234:	4815      	ldr	r0, [pc, #84]	; (800828c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008236:	f000 fccc 	bl	8008bd2 <USBD_GetEpDesc>
 800823a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800823c:	2181      	movs	r1, #129	; 0x81
 800823e:	4813      	ldr	r0, [pc, #76]	; (800828c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008240:	f000 fcc7 	bl	8008bd2 <USBD_GetEpDesc>
 8008244:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d002      	beq.n	8008252 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2210      	movs	r2, #16
 8008250:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d006      	beq.n	8008266 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2200      	movs	r2, #0
 800825c:	711a      	strb	r2, [r3, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f042 0202 	orr.w	r2, r2, #2
 8008264:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d006      	beq.n	800827a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	711a      	strb	r2, [r3, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f042 0202 	orr.w	r2, r2, #2
 8008278:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2243      	movs	r2, #67	; 0x43
 800827e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008280:	4b02      	ldr	r3, [pc, #8]	; (800828c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008282:	4618      	mov	r0, r3
 8008284:	3718      	adds	r7, #24
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	200000a0 	.word	0x200000a0

08008290 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008298:	2182      	movs	r1, #130	; 0x82
 800829a:	4818      	ldr	r0, [pc, #96]	; (80082fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800829c:	f000 fc99 	bl	8008bd2 <USBD_GetEpDesc>
 80082a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082a2:	2101      	movs	r1, #1
 80082a4:	4815      	ldr	r0, [pc, #84]	; (80082fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80082a6:	f000 fc94 	bl	8008bd2 <USBD_GetEpDesc>
 80082aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082ac:	2181      	movs	r1, #129	; 0x81
 80082ae:	4813      	ldr	r0, [pc, #76]	; (80082fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80082b0:	f000 fc8f 	bl	8008bd2 <USBD_GetEpDesc>
 80082b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	2210      	movs	r2, #16
 80082c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d006      	beq.n	80082d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082d0:	711a      	strb	r2, [r3, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d006      	beq.n	80082ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082e4:	711a      	strb	r2, [r3, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2243      	movs	r2, #67	; 0x43
 80082ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80082f0:	4b02      	ldr	r3, [pc, #8]	; (80082fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3718      	adds	r7, #24
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	200000a0 	.word	0x200000a0

08008300 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	220a      	movs	r2, #10
 800830c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800830e:	4b03      	ldr	r3, [pc, #12]	; (800831c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008310:	4618      	mov	r0, r3
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	2000005c 	.word	0x2000005c

08008320 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d101      	bne.n	8008334 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008330:	2303      	movs	r3, #3
 8008332:	e009      	b.n	8008348 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	33b0      	adds	r3, #176	; 0xb0
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	683a      	ldr	r2, [r7, #0]
 8008344:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008354:	b480      	push	{r7}
 8008356:	b087      	sub	sp, #28
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	32b0      	adds	r2, #176	; 0xb0
 800836a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800836e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d101      	bne.n	800837a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008376:	2303      	movs	r3, #3
 8008378:	e008      	b.n	800838c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	371c      	adds	r7, #28
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	32b0      	adds	r2, #176	; 0xb0
 80083ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d101      	bne.n	80083bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e004      	b.n	80083c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
	...

080083d4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	32b0      	adds	r2, #176	; 0xb0
 80083e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	32b0      	adds	r2, #176	; 0xb0
 80083f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80083fe:	2303      	movs	r3, #3
 8008400:	e018      	b.n	8008434 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	7c1b      	ldrb	r3, [r3, #16]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10a      	bne.n	8008420 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800840a:	4b0c      	ldr	r3, [pc, #48]	; (800843c <USBD_CDC_ReceivePacket+0x68>)
 800840c:	7819      	ldrb	r1, [r3, #0]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008414:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f001 ffb5 	bl	800a388 <USBD_LL_PrepareReceive>
 800841e:	e008      	b.n	8008432 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008420:	4b06      	ldr	r3, [pc, #24]	; (800843c <USBD_CDC_ReceivePacket+0x68>)
 8008422:	7819      	ldrb	r1, [r3, #0]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800842a:	2340      	movs	r3, #64	; 0x40
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f001 ffab 	bl	800a388 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	200000e4 	.word	0x200000e4

08008440 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	4613      	mov	r3, r2
 800844c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d101      	bne.n	8008458 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008454:	2303      	movs	r3, #3
 8008456:	e01f      	b.n	8008498 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2200      	movs	r2, #0
 800845c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d003      	beq.n	800847e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2201      	movs	r2, #1
 8008482:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	79fa      	ldrb	r2, [r7, #7]
 800848a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f001 fe1f 	bl	800a0d0 <USBD_LL_Init>
 8008492:	4603      	mov	r3, r0
 8008494:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008496:	7dfb      	ldrb	r3, [r7, #23]
}
 8008498:	4618      	mov	r0, r3
 800849a:	3718      	adds	r7, #24
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b084      	sub	sp, #16
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80084aa:	2300      	movs	r3, #0
 80084ac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e025      	b.n	8008504 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	683a      	ldr	r2, [r7, #0]
 80084bc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	32ae      	adds	r2, #174	; 0xae
 80084ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00f      	beq.n	80084f4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	32ae      	adds	r2, #174	; 0xae
 80084de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084e4:	f107 020e 	add.w	r2, r7, #14
 80084e8:	4610      	mov	r0, r2
 80084ea:	4798      	blx	r3
 80084ec:	4602      	mov	r2, r0
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008502:	2300      	movs	r3, #0
}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f001 fe2d 	bl	800a174 <USBD_LL_Start>
 800851a:	4603      	mov	r3, r0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3708      	adds	r7, #8
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800852c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800852e:	4618      	mov	r0, r3
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800853a:	b580      	push	{r7, lr}
 800853c:	b084      	sub	sp, #16
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
 8008542:	460b      	mov	r3, r1
 8008544:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008550:	2b00      	cmp	r3, #0
 8008552:	d009      	beq.n	8008568 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	78fa      	ldrb	r2, [r7, #3]
 800855e:	4611      	mov	r1, r2
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	4798      	blx	r3
 8008564:	4603      	mov	r3, r0
 8008566:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008568:	7bfb      	ldrb	r3, [r7, #15]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	460b      	mov	r3, r1
 800857c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800857e:	2300      	movs	r3, #0
 8008580:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	78fa      	ldrb	r2, [r7, #3]
 800858c:	4611      	mov	r1, r2
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	4798      	blx	r3
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d001      	beq.n	800859c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008598:	2303      	movs	r3, #3
 800859a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800859c:	7bfb      	ldrb	r3, [r7, #15]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	4618      	mov	r0, r3
 80085ba:	f001 f908 	bl	80097ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2201      	movs	r2, #1
 80085c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80085cc:	461a      	mov	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80085da:	f003 031f 	and.w	r3, r3, #31
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d01a      	beq.n	8008618 <USBD_LL_SetupStage+0x72>
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d822      	bhi.n	800862c <USBD_LL_SetupStage+0x86>
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d002      	beq.n	80085f0 <USBD_LL_SetupStage+0x4a>
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d00a      	beq.n	8008604 <USBD_LL_SetupStage+0x5e>
 80085ee:	e01d      	b.n	800862c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 fb5f 	bl	8008cbc <USBD_StdDevReq>
 80085fe:	4603      	mov	r3, r0
 8008600:	73fb      	strb	r3, [r7, #15]
      break;
 8008602:	e020      	b.n	8008646 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800860a:	4619      	mov	r1, r3
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 fbc7 	bl	8008da0 <USBD_StdItfReq>
 8008612:	4603      	mov	r3, r0
 8008614:	73fb      	strb	r3, [r7, #15]
      break;
 8008616:	e016      	b.n	8008646 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800861e:	4619      	mov	r1, r3
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fc29 	bl	8008e78 <USBD_StdEPReq>
 8008626:	4603      	mov	r3, r0
 8008628:	73fb      	strb	r3, [r7, #15]
      break;
 800862a:	e00c      	b.n	8008646 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008632:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008636:	b2db      	uxtb	r3, r3
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f001 fdfa 	bl	800a234 <USBD_LL_StallEP>
 8008640:	4603      	mov	r3, r0
 8008642:	73fb      	strb	r3, [r7, #15]
      break;
 8008644:	bf00      	nop
  }

  return ret;
 8008646:	7bfb      	ldrb	r3, [r7, #15]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	460b      	mov	r3, r1
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800865e:	2300      	movs	r3, #0
 8008660:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008662:	7afb      	ldrb	r3, [r7, #11]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d16e      	bne.n	8008746 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800866e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008676:	2b03      	cmp	r3, #3
 8008678:	f040 8098 	bne.w	80087ac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	689a      	ldr	r2, [r3, #8]
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	429a      	cmp	r2, r3
 8008686:	d913      	bls.n	80086b0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	689a      	ldr	r2, [r3, #8]
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	1ad2      	subs	r2, r2, r3
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	68da      	ldr	r2, [r3, #12]
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	4293      	cmp	r3, r2
 80086a0:	bf28      	it	cs
 80086a2:	4613      	movcs	r3, r2
 80086a4:	461a      	mov	r2, r3
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f001 f984 	bl	80099b6 <USBD_CtlContinueRx>
 80086ae:	e07d      	b.n	80087ac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80086b6:	f003 031f 	and.w	r3, r3, #31
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d014      	beq.n	80086e8 <USBD_LL_DataOutStage+0x98>
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d81d      	bhi.n	80086fe <USBD_LL_DataOutStage+0xae>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d002      	beq.n	80086cc <USBD_LL_DataOutStage+0x7c>
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d003      	beq.n	80086d2 <USBD_LL_DataOutStage+0x82>
 80086ca:	e018      	b.n	80086fe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	75bb      	strb	r3, [r7, #22]
            break;
 80086d0:	e018      	b.n	8008704 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	4619      	mov	r1, r3
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f000 fa5e 	bl	8008b9e <USBD_CoreFindIF>
 80086e2:	4603      	mov	r3, r0
 80086e4:	75bb      	strb	r3, [r7, #22]
            break;
 80086e6:	e00d      	b.n	8008704 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	4619      	mov	r1, r3
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 fa60 	bl	8008bb8 <USBD_CoreFindEP>
 80086f8:	4603      	mov	r3, r0
 80086fa:	75bb      	strb	r3, [r7, #22]
            break;
 80086fc:	e002      	b.n	8008704 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80086fe:	2300      	movs	r3, #0
 8008700:	75bb      	strb	r3, [r7, #22]
            break;
 8008702:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008704:	7dbb      	ldrb	r3, [r7, #22]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d119      	bne.n	800873e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b03      	cmp	r3, #3
 8008714:	d113      	bne.n	800873e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008716:	7dba      	ldrb	r2, [r7, #22]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	32ae      	adds	r2, #174	; 0xae
 800871c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00b      	beq.n	800873e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008726:	7dba      	ldrb	r2, [r7, #22]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800872e:	7dba      	ldrb	r2, [r7, #22]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	32ae      	adds	r2, #174	; 0xae
 8008734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f001 f94a 	bl	80099d8 <USBD_CtlSendStatus>
 8008744:	e032      	b.n	80087ac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008746:	7afb      	ldrb	r3, [r7, #11]
 8008748:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800874c:	b2db      	uxtb	r3, r3
 800874e:	4619      	mov	r1, r3
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 fa31 	bl	8008bb8 <USBD_CoreFindEP>
 8008756:	4603      	mov	r3, r0
 8008758:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800875a:	7dbb      	ldrb	r3, [r7, #22]
 800875c:	2bff      	cmp	r3, #255	; 0xff
 800875e:	d025      	beq.n	80087ac <USBD_LL_DataOutStage+0x15c>
 8008760:	7dbb      	ldrb	r3, [r7, #22]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d122      	bne.n	80087ac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800876c:	b2db      	uxtb	r3, r3
 800876e:	2b03      	cmp	r3, #3
 8008770:	d117      	bne.n	80087a2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008772:	7dba      	ldrb	r2, [r7, #22]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	32ae      	adds	r2, #174	; 0xae
 8008778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00f      	beq.n	80087a2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008782:	7dba      	ldrb	r2, [r7, #22]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800878a:	7dba      	ldrb	r2, [r7, #22]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	32ae      	adds	r2, #174	; 0xae
 8008790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	7afa      	ldrb	r2, [r7, #11]
 8008798:	4611      	mov	r1, r2
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	4798      	blx	r3
 800879e:	4603      	mov	r3, r0
 80087a0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80087a2:	7dfb      	ldrb	r3, [r7, #23]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d001      	beq.n	80087ac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
 80087aa:	e000      	b.n	80087ae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3718      	adds	r7, #24
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b086      	sub	sp, #24
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	60f8      	str	r0, [r7, #12]
 80087be:	460b      	mov	r3, r1
 80087c0:	607a      	str	r2, [r7, #4]
 80087c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80087c4:	7afb      	ldrb	r3, [r7, #11]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d16f      	bne.n	80088aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	3314      	adds	r3, #20
 80087ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d15a      	bne.n	8008890 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	689a      	ldr	r2, [r3, #8]
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d914      	bls.n	8008810 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	689a      	ldr	r2, [r3, #8]
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	1ad2      	subs	r2, r2, r3
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	461a      	mov	r2, r3
 80087fa:	6879      	ldr	r1, [r7, #4]
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f001 f8ac 	bl	800995a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008802:	2300      	movs	r3, #0
 8008804:	2200      	movs	r2, #0
 8008806:	2100      	movs	r1, #0
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f001 fdbd 	bl	800a388 <USBD_LL_PrepareReceive>
 800880e:	e03f      	b.n	8008890 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	68da      	ldr	r2, [r3, #12]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	429a      	cmp	r2, r3
 800881a:	d11c      	bne.n	8008856 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	685a      	ldr	r2, [r3, #4]
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008824:	429a      	cmp	r2, r3
 8008826:	d316      	bcc.n	8008856 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008832:	429a      	cmp	r2, r3
 8008834:	d20f      	bcs.n	8008856 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008836:	2200      	movs	r2, #0
 8008838:	2100      	movs	r1, #0
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f001 f88d 	bl	800995a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2200      	movs	r2, #0
 8008844:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008848:	2300      	movs	r3, #0
 800884a:	2200      	movs	r2, #0
 800884c:	2100      	movs	r1, #0
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f001 fd9a 	bl	800a388 <USBD_LL_PrepareReceive>
 8008854:	e01c      	b.n	8008890 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800885c:	b2db      	uxtb	r3, r3
 800885e:	2b03      	cmp	r3, #3
 8008860:	d10f      	bne.n	8008882 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d009      	beq.n	8008882 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2200      	movs	r2, #0
 8008872:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008882:	2180      	movs	r1, #128	; 0x80
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f001 fcd5 	bl	800a234 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f001 f8b7 	bl	80099fe <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d03a      	beq.n	8008910 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f7ff fe42 	bl	8008524 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80088a8:	e032      	b.n	8008910 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80088aa:	7afb      	ldrb	r3, [r7, #11]
 80088ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 f97f 	bl	8008bb8 <USBD_CoreFindEP>
 80088ba:	4603      	mov	r3, r0
 80088bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088be:	7dfb      	ldrb	r3, [r7, #23]
 80088c0:	2bff      	cmp	r3, #255	; 0xff
 80088c2:	d025      	beq.n	8008910 <USBD_LL_DataInStage+0x15a>
 80088c4:	7dfb      	ldrb	r3, [r7, #23]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d122      	bne.n	8008910 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b03      	cmp	r3, #3
 80088d4:	d11c      	bne.n	8008910 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80088d6:	7dfa      	ldrb	r2, [r7, #23]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	32ae      	adds	r2, #174	; 0xae
 80088dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d014      	beq.n	8008910 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80088e6:	7dfa      	ldrb	r2, [r7, #23]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80088ee:	7dfa      	ldrb	r2, [r7, #23]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	32ae      	adds	r2, #174	; 0xae
 80088f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	7afa      	ldrb	r2, [r7, #11]
 80088fc:	4611      	mov	r1, r2
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	4798      	blx	r3
 8008902:	4603      	mov	r3, r0
 8008904:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008906:	7dbb      	ldrb	r3, [r7, #22]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800890c:	7dbb      	ldrb	r3, [r7, #22]
 800890e:	e000      	b.n	8008912 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3718      	adds	r7, #24
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b084      	sub	sp, #16
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2201      	movs	r2, #1
 800892a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008952:	2b00      	cmp	r3, #0
 8008954:	d014      	beq.n	8008980 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00e      	beq.n	8008980 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6852      	ldr	r2, [r2, #4]
 800896e:	b2d2      	uxtb	r2, r2
 8008970:	4611      	mov	r1, r2
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	4798      	blx	r3
 8008976:	4603      	mov	r3, r0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d001      	beq.n	8008980 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800897c:	2303      	movs	r3, #3
 800897e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008980:	2340      	movs	r3, #64	; 0x40
 8008982:	2200      	movs	r2, #0
 8008984:	2100      	movs	r1, #0
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f001 fc0f 	bl	800a1aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2240      	movs	r2, #64	; 0x40
 8008998:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800899c:	2340      	movs	r3, #64	; 0x40
 800899e:	2200      	movs	r2, #0
 80089a0:	2180      	movs	r1, #128	; 0x80
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 fc01 	bl	800a1aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2201      	movs	r2, #1
 80089ac:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2240      	movs	r2, #64	; 0x40
 80089b2:	621a      	str	r2, [r3, #32]

  return ret;
 80089b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80089be:	b480      	push	{r7}
 80089c0:	b083      	sub	sp, #12
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	460b      	mov	r3, r1
 80089c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	370c      	adds	r7, #12
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80089de:	b480      	push	{r7}
 80089e0:	b083      	sub	sp, #12
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2204      	movs	r2, #4
 80089f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d106      	bne.n	8008a2c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008a24:	b2da      	uxtb	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008a3a:	b580      	push	{r7, lr}
 8008a3c:	b082      	sub	sp, #8
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d110      	bne.n	8008a70 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d005      	beq.n	8008a70 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a6a:	69db      	ldr	r3, [r3, #28]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008a70:	2300      	movs	r3, #0
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3708      	adds	r7, #8
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}

08008a7a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b082      	sub	sp, #8
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
 8008a82:	460b      	mov	r3, r1
 8008a84:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	32ae      	adds	r2, #174	; 0xae
 8008a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d101      	bne.n	8008a9c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	e01c      	b.n	8008ad6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	2b03      	cmp	r3, #3
 8008aa6:	d115      	bne.n	8008ad4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	32ae      	adds	r2, #174	; 0xae
 8008ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab6:	6a1b      	ldr	r3, [r3, #32]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00b      	beq.n	8008ad4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	32ae      	adds	r2, #174	; 0xae
 8008ac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aca:	6a1b      	ldr	r3, [r3, #32]
 8008acc:	78fa      	ldrb	r2, [r7, #3]
 8008ace:	4611      	mov	r1, r2
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3708      	adds	r7, #8
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b082      	sub	sp, #8
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	32ae      	adds	r2, #174	; 0xae
 8008af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e01c      	b.n	8008b3a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d115      	bne.n	8008b38 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	32ae      	adds	r2, #174	; 0xae
 8008b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00b      	beq.n	8008b38 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	32ae      	adds	r2, #174	; 0xae
 8008b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b30:	78fa      	ldrb	r2, [r7, #3]
 8008b32:	4611      	mov	r1, r2
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008b60:	2300      	movs	r3, #0
 8008b62:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00e      	beq.n	8008b94 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	6852      	ldr	r2, [r2, #4]
 8008b82:	b2d2      	uxtb	r2, r2
 8008b84:	4611      	mov	r1, r2
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	4798      	blx	r3
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d001      	beq.n	8008b94 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008b90:	2303      	movs	r3, #3
 8008b92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b083      	sub	sp, #12
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008baa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008bc4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	370c      	adds	r7, #12
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b086      	sub	sp, #24
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
 8008bda:	460b      	mov	r3, r1
 8008bdc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008be6:	2300      	movs	r3, #0
 8008be8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	885b      	ldrh	r3, [r3, #2]
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d920      	bls.n	8008c3c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008c02:	e013      	b.n	8008c2c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008c04:	f107 030a 	add.w	r3, r7, #10
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6978      	ldr	r0, [r7, #20]
 8008c0c:	f000 f81b 	bl	8008c46 <USBD_GetNextDesc>
 8008c10:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	785b      	ldrb	r3, [r3, #1]
 8008c16:	2b05      	cmp	r3, #5
 8008c18:	d108      	bne.n	8008c2c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	789b      	ldrb	r3, [r3, #2]
 8008c22:	78fa      	ldrb	r2, [r7, #3]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d008      	beq.n	8008c3a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	885b      	ldrh	r3, [r3, #2]
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	897b      	ldrh	r3, [r7, #10]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d8e5      	bhi.n	8008c04 <USBD_GetEpDesc+0x32>
 8008c38:	e000      	b.n	8008c3c <USBD_GetEpDesc+0x6a>
          break;
 8008c3a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008c3c:	693b      	ldr	r3, [r7, #16]
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3718      	adds	r7, #24
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008c46:	b480      	push	{r7}
 8008c48:	b085      	sub	sp, #20
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	881a      	ldrh	r2, [r3, #0]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	4413      	add	r3, r2
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4413      	add	r3, r2
 8008c70:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008c72:	68fb      	ldr	r3, [r7, #12]
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3714      	adds	r7, #20
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b087      	sub	sp, #28
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	3301      	adds	r3, #1
 8008c96:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008c9e:	8a3b      	ldrh	r3, [r7, #16]
 8008ca0:	021b      	lsls	r3, r3, #8
 8008ca2:	b21a      	sxth	r2, r3
 8008ca4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	b21b      	sxth	r3, r3
 8008cac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008cae:	89fb      	ldrh	r3, [r7, #14]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	371c      	adds	r7, #28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b084      	sub	sp, #16
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008cd2:	2b40      	cmp	r3, #64	; 0x40
 8008cd4:	d005      	beq.n	8008ce2 <USBD_StdDevReq+0x26>
 8008cd6:	2b40      	cmp	r3, #64	; 0x40
 8008cd8:	d857      	bhi.n	8008d8a <USBD_StdDevReq+0xce>
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00f      	beq.n	8008cfe <USBD_StdDevReq+0x42>
 8008cde:	2b20      	cmp	r3, #32
 8008ce0:	d153      	bne.n	8008d8a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	32ae      	adds	r2, #174	; 0xae
 8008cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	6839      	ldr	r1, [r7, #0]
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	4798      	blx	r3
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8008cfc:	e04a      	b.n	8008d94 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	785b      	ldrb	r3, [r3, #1]
 8008d02:	2b09      	cmp	r3, #9
 8008d04:	d83b      	bhi.n	8008d7e <USBD_StdDevReq+0xc2>
 8008d06:	a201      	add	r2, pc, #4	; (adr r2, 8008d0c <USBD_StdDevReq+0x50>)
 8008d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d0c:	08008d61 	.word	0x08008d61
 8008d10:	08008d75 	.word	0x08008d75
 8008d14:	08008d7f 	.word	0x08008d7f
 8008d18:	08008d6b 	.word	0x08008d6b
 8008d1c:	08008d7f 	.word	0x08008d7f
 8008d20:	08008d3f 	.word	0x08008d3f
 8008d24:	08008d35 	.word	0x08008d35
 8008d28:	08008d7f 	.word	0x08008d7f
 8008d2c:	08008d57 	.word	0x08008d57
 8008d30:	08008d49 	.word	0x08008d49
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d34:	6839      	ldr	r1, [r7, #0]
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fa3c 	bl	80091b4 <USBD_GetDescriptor>
          break;
 8008d3c:	e024      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d3e:	6839      	ldr	r1, [r7, #0]
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fba1 	bl	8009488 <USBD_SetAddress>
          break;
 8008d46:	e01f      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008d48:	6839      	ldr	r1, [r7, #0]
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fbe0 	bl	8009510 <USBD_SetConfig>
 8008d50:	4603      	mov	r3, r0
 8008d52:	73fb      	strb	r3, [r7, #15]
          break;
 8008d54:	e018      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008d56:	6839      	ldr	r1, [r7, #0]
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 fc83 	bl	8009664 <USBD_GetConfig>
          break;
 8008d5e:	e013      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008d60:	6839      	ldr	r1, [r7, #0]
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fcb4 	bl	80096d0 <USBD_GetStatus>
          break;
 8008d68:	e00e      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008d6a:	6839      	ldr	r1, [r7, #0]
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 fce3 	bl	8009738 <USBD_SetFeature>
          break;
 8008d72:	e009      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008d74:	6839      	ldr	r1, [r7, #0]
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fd07 	bl	800978a <USBD_ClrFeature>
          break;
 8008d7c:	e004      	b.n	8008d88 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fd5e 	bl	8009842 <USBD_CtlError>
          break;
 8008d86:	bf00      	nop
      }
      break;
 8008d88:	e004      	b.n	8008d94 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008d8a:	6839      	ldr	r1, [r7, #0]
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fd58 	bl	8009842 <USBD_CtlError>
      break;
 8008d92:	bf00      	nop
  }

  return ret;
 8008d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop

08008da0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008daa:	2300      	movs	r3, #0
 8008dac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008db6:	2b40      	cmp	r3, #64	; 0x40
 8008db8:	d005      	beq.n	8008dc6 <USBD_StdItfReq+0x26>
 8008dba:	2b40      	cmp	r3, #64	; 0x40
 8008dbc:	d852      	bhi.n	8008e64 <USBD_StdItfReq+0xc4>
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d001      	beq.n	8008dc6 <USBD_StdItfReq+0x26>
 8008dc2:	2b20      	cmp	r3, #32
 8008dc4:	d14e      	bne.n	8008e64 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	2b02      	cmp	r3, #2
 8008dd2:	d840      	bhi.n	8008e56 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	889b      	ldrh	r3, [r3, #4]
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d836      	bhi.n	8008e4c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	889b      	ldrh	r3, [r3, #4]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	4619      	mov	r1, r3
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f7ff fed9 	bl	8008b9e <USBD_CoreFindIF>
 8008dec:	4603      	mov	r3, r0
 8008dee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008df0:	7bbb      	ldrb	r3, [r7, #14]
 8008df2:	2bff      	cmp	r3, #255	; 0xff
 8008df4:	d01d      	beq.n	8008e32 <USBD_StdItfReq+0x92>
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d11a      	bne.n	8008e32 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008dfc:	7bba      	ldrb	r2, [r7, #14]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	32ae      	adds	r2, #174	; 0xae
 8008e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00f      	beq.n	8008e2c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008e0c:	7bba      	ldrb	r2, [r7, #14]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008e14:	7bba      	ldrb	r2, [r7, #14]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	32ae      	adds	r2, #174	; 0xae
 8008e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e1e:	689b      	ldr	r3, [r3, #8]
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	4798      	blx	r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e2a:	e004      	b.n	8008e36 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008e2c:	2303      	movs	r3, #3
 8008e2e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e30:	e001      	b.n	8008e36 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008e32:	2303      	movs	r3, #3
 8008e34:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	88db      	ldrh	r3, [r3, #6]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d110      	bne.n	8008e60 <USBD_StdItfReq+0xc0>
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10d      	bne.n	8008e60 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fdc7 	bl	80099d8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e4a:	e009      	b.n	8008e60 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008e4c:	6839      	ldr	r1, [r7, #0]
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fcf7 	bl	8009842 <USBD_CtlError>
          break;
 8008e54:	e004      	b.n	8008e60 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008e56:	6839      	ldr	r1, [r7, #0]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fcf2 	bl	8009842 <USBD_CtlError>
          break;
 8008e5e:	e000      	b.n	8008e62 <USBD_StdItfReq+0xc2>
          break;
 8008e60:	bf00      	nop
      }
      break;
 8008e62:	e004      	b.n	8008e6e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 fceb 	bl	8009842 <USBD_CtlError>
      break;
 8008e6c:	bf00      	nop
  }

  return ret;
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e82:	2300      	movs	r3, #0
 8008e84:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	889b      	ldrh	r3, [r3, #4]
 8008e8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e94:	2b40      	cmp	r3, #64	; 0x40
 8008e96:	d007      	beq.n	8008ea8 <USBD_StdEPReq+0x30>
 8008e98:	2b40      	cmp	r3, #64	; 0x40
 8008e9a:	f200 817f 	bhi.w	800919c <USBD_StdEPReq+0x324>
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d02a      	beq.n	8008ef8 <USBD_StdEPReq+0x80>
 8008ea2:	2b20      	cmp	r3, #32
 8008ea4:	f040 817a 	bne.w	800919c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ea8:	7bbb      	ldrb	r3, [r7, #14]
 8008eaa:	4619      	mov	r1, r3
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f7ff fe83 	bl	8008bb8 <USBD_CoreFindEP>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008eb6:	7b7b      	ldrb	r3, [r7, #13]
 8008eb8:	2bff      	cmp	r3, #255	; 0xff
 8008eba:	f000 8174 	beq.w	80091a6 <USBD_StdEPReq+0x32e>
 8008ebe:	7b7b      	ldrb	r3, [r7, #13]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f040 8170 	bne.w	80091a6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008ec6:	7b7a      	ldrb	r2, [r7, #13]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008ece:	7b7a      	ldrb	r2, [r7, #13]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	32ae      	adds	r2, #174	; 0xae
 8008ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f000 8163 	beq.w	80091a6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008ee0:	7b7a      	ldrb	r2, [r7, #13]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	32ae      	adds	r2, #174	; 0xae
 8008ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	4798      	blx	r3
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008ef6:	e156      	b.n	80091a6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	785b      	ldrb	r3, [r3, #1]
 8008efc:	2b03      	cmp	r3, #3
 8008efe:	d008      	beq.n	8008f12 <USBD_StdEPReq+0x9a>
 8008f00:	2b03      	cmp	r3, #3
 8008f02:	f300 8145 	bgt.w	8009190 <USBD_StdEPReq+0x318>
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f000 809b 	beq.w	8009042 <USBD_StdEPReq+0x1ca>
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d03c      	beq.n	8008f8a <USBD_StdEPReq+0x112>
 8008f10:	e13e      	b.n	8009190 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	2b02      	cmp	r3, #2
 8008f1c:	d002      	beq.n	8008f24 <USBD_StdEPReq+0xac>
 8008f1e:	2b03      	cmp	r3, #3
 8008f20:	d016      	beq.n	8008f50 <USBD_StdEPReq+0xd8>
 8008f22:	e02c      	b.n	8008f7e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f24:	7bbb      	ldrb	r3, [r7, #14]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00d      	beq.n	8008f46 <USBD_StdEPReq+0xce>
 8008f2a:	7bbb      	ldrb	r3, [r7, #14]
 8008f2c:	2b80      	cmp	r3, #128	; 0x80
 8008f2e:	d00a      	beq.n	8008f46 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f30:	7bbb      	ldrb	r3, [r7, #14]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f001 f97d 	bl	800a234 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f3a:	2180      	movs	r1, #128	; 0x80
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f001 f979 	bl	800a234 <USBD_LL_StallEP>
 8008f42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f44:	e020      	b.n	8008f88 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 fc7a 	bl	8009842 <USBD_CtlError>
              break;
 8008f4e:	e01b      	b.n	8008f88 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	885b      	ldrh	r3, [r3, #2]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d10e      	bne.n	8008f76 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f58:	7bbb      	ldrb	r3, [r7, #14]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00b      	beq.n	8008f76 <USBD_StdEPReq+0xfe>
 8008f5e:	7bbb      	ldrb	r3, [r7, #14]
 8008f60:	2b80      	cmp	r3, #128	; 0x80
 8008f62:	d008      	beq.n	8008f76 <USBD_StdEPReq+0xfe>
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	88db      	ldrh	r3, [r3, #6]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d104      	bne.n	8008f76 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f6c:	7bbb      	ldrb	r3, [r7, #14]
 8008f6e:	4619      	mov	r1, r3
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f001 f95f 	bl	800a234 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 fd2e 	bl	80099d8 <USBD_CtlSendStatus>

              break;
 8008f7c:	e004      	b.n	8008f88 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008f7e:	6839      	ldr	r1, [r7, #0]
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f000 fc5e 	bl	8009842 <USBD_CtlError>
              break;
 8008f86:	bf00      	nop
          }
          break;
 8008f88:	e107      	b.n	800919a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b02      	cmp	r3, #2
 8008f94:	d002      	beq.n	8008f9c <USBD_StdEPReq+0x124>
 8008f96:	2b03      	cmp	r3, #3
 8008f98:	d016      	beq.n	8008fc8 <USBD_StdEPReq+0x150>
 8008f9a:	e04b      	b.n	8009034 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f9c:	7bbb      	ldrb	r3, [r7, #14]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d00d      	beq.n	8008fbe <USBD_StdEPReq+0x146>
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
 8008fa4:	2b80      	cmp	r3, #128	; 0x80
 8008fa6:	d00a      	beq.n	8008fbe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fa8:	7bbb      	ldrb	r3, [r7, #14]
 8008faa:	4619      	mov	r1, r3
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f001 f941 	bl	800a234 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fb2:	2180      	movs	r1, #128	; 0x80
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f001 f93d 	bl	800a234 <USBD_LL_StallEP>
 8008fba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fbc:	e040      	b.n	8009040 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fc3e 	bl	8009842 <USBD_CtlError>
              break;
 8008fc6:	e03b      	b.n	8009040 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	885b      	ldrh	r3, [r3, #2]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d136      	bne.n	800903e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008fd0:	7bbb      	ldrb	r3, [r7, #14]
 8008fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d004      	beq.n	8008fe4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008fda:	7bbb      	ldrb	r3, [r7, #14]
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f001 f947 	bl	800a272 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f000 fcf7 	bl	80099d8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008fea:	7bbb      	ldrb	r3, [r7, #14]
 8008fec:	4619      	mov	r1, r3
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f7ff fde2 	bl	8008bb8 <USBD_CoreFindEP>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ff8:	7b7b      	ldrb	r3, [r7, #13]
 8008ffa:	2bff      	cmp	r3, #255	; 0xff
 8008ffc:	d01f      	beq.n	800903e <USBD_StdEPReq+0x1c6>
 8008ffe:	7b7b      	ldrb	r3, [r7, #13]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d11c      	bne.n	800903e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009004:	7b7a      	ldrb	r2, [r7, #13]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800900c:	7b7a      	ldrb	r2, [r7, #13]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	32ae      	adds	r2, #174	; 0xae
 8009012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d010      	beq.n	800903e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800901c:	7b7a      	ldrb	r2, [r7, #13]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	32ae      	adds	r2, #174	; 0xae
 8009022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	4798      	blx	r3
 800902e:	4603      	mov	r3, r0
 8009030:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009032:	e004      	b.n	800903e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009034:	6839      	ldr	r1, [r7, #0]
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fc03 	bl	8009842 <USBD_CtlError>
              break;
 800903c:	e000      	b.n	8009040 <USBD_StdEPReq+0x1c8>
              break;
 800903e:	bf00      	nop
          }
          break;
 8009040:	e0ab      	b.n	800919a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009048:	b2db      	uxtb	r3, r3
 800904a:	2b02      	cmp	r3, #2
 800904c:	d002      	beq.n	8009054 <USBD_StdEPReq+0x1dc>
 800904e:	2b03      	cmp	r3, #3
 8009050:	d032      	beq.n	80090b8 <USBD_StdEPReq+0x240>
 8009052:	e097      	b.n	8009184 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009054:	7bbb      	ldrb	r3, [r7, #14]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d007      	beq.n	800906a <USBD_StdEPReq+0x1f2>
 800905a:	7bbb      	ldrb	r3, [r7, #14]
 800905c:	2b80      	cmp	r3, #128	; 0x80
 800905e:	d004      	beq.n	800906a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009060:	6839      	ldr	r1, [r7, #0]
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 fbed 	bl	8009842 <USBD_CtlError>
                break;
 8009068:	e091      	b.n	800918e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800906a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800906e:	2b00      	cmp	r3, #0
 8009070:	da0b      	bge.n	800908a <USBD_StdEPReq+0x212>
 8009072:	7bbb      	ldrb	r3, [r7, #14]
 8009074:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009078:	4613      	mov	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4413      	add	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	3310      	adds	r3, #16
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	4413      	add	r3, r2
 8009086:	3304      	adds	r3, #4
 8009088:	e00b      	b.n	80090a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800908a:	7bbb      	ldrb	r3, [r7, #14]
 800908c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009090:	4613      	mov	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	4413      	add	r3, r2
 80090a0:	3304      	adds	r3, #4
 80090a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	2202      	movs	r2, #2
 80090ae:	4619      	mov	r1, r3
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 fc37 	bl	8009924 <USBD_CtlSendData>
              break;
 80090b6:	e06a      	b.n	800918e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80090b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	da11      	bge.n	80090e4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80090c0:	7bbb      	ldrb	r3, [r7, #14]
 80090c2:	f003 020f 	and.w	r2, r3, #15
 80090c6:	6879      	ldr	r1, [r7, #4]
 80090c8:	4613      	mov	r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	4413      	add	r3, r2
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	440b      	add	r3, r1
 80090d2:	3324      	adds	r3, #36	; 0x24
 80090d4:	881b      	ldrh	r3, [r3, #0]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d117      	bne.n	800910a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80090da:	6839      	ldr	r1, [r7, #0]
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 fbb0 	bl	8009842 <USBD_CtlError>
                  break;
 80090e2:	e054      	b.n	800918e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80090e4:	7bbb      	ldrb	r3, [r7, #14]
 80090e6:	f003 020f 	and.w	r2, r3, #15
 80090ea:	6879      	ldr	r1, [r7, #4]
 80090ec:	4613      	mov	r3, r2
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	4413      	add	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	440b      	add	r3, r1
 80090f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d104      	bne.n	800910a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009100:	6839      	ldr	r1, [r7, #0]
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 fb9d 	bl	8009842 <USBD_CtlError>
                  break;
 8009108:	e041      	b.n	800918e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800910a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800910e:	2b00      	cmp	r3, #0
 8009110:	da0b      	bge.n	800912a <USBD_StdEPReq+0x2b2>
 8009112:	7bbb      	ldrb	r3, [r7, #14]
 8009114:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009118:	4613      	mov	r3, r2
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	4413      	add	r3, r2
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	3310      	adds	r3, #16
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	4413      	add	r3, r2
 8009126:	3304      	adds	r3, #4
 8009128:	e00b      	b.n	8009142 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800912a:	7bbb      	ldrb	r3, [r7, #14]
 800912c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009130:	4613      	mov	r3, r2
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	4413      	add	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	4413      	add	r3, r2
 8009140:	3304      	adds	r3, #4
 8009142:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009144:	7bbb      	ldrb	r3, [r7, #14]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d002      	beq.n	8009150 <USBD_StdEPReq+0x2d8>
 800914a:	7bbb      	ldrb	r3, [r7, #14]
 800914c:	2b80      	cmp	r3, #128	; 0x80
 800914e:	d103      	bne.n	8009158 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	2200      	movs	r2, #0
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	e00e      	b.n	8009176 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	4619      	mov	r1, r3
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f001 f8a7 	bl	800a2b0 <USBD_LL_IsStallEP>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d003      	beq.n	8009170 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2201      	movs	r2, #1
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	e002      	b.n	8009176 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2200      	movs	r2, #0
 8009174:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	2202      	movs	r2, #2
 800917a:	4619      	mov	r1, r3
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 fbd1 	bl	8009924 <USBD_CtlSendData>
              break;
 8009182:	e004      	b.n	800918e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009184:	6839      	ldr	r1, [r7, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 fb5b 	bl	8009842 <USBD_CtlError>
              break;
 800918c:	bf00      	nop
          }
          break;
 800918e:	e004      	b.n	800919a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fb55 	bl	8009842 <USBD_CtlError>
          break;
 8009198:	bf00      	nop
      }
      break;
 800919a:	e005      	b.n	80091a8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800919c:	6839      	ldr	r1, [r7, #0]
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f000 fb4f 	bl	8009842 <USBD_CtlError>
      break;
 80091a4:	e000      	b.n	80091a8 <USBD_StdEPReq+0x330>
      break;
 80091a6:	bf00      	nop
  }

  return ret;
 80091a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3710      	adds	r7, #16
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
	...

080091b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80091be:	2300      	movs	r3, #0
 80091c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80091c2:	2300      	movs	r3, #0
 80091c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80091c6:	2300      	movs	r3, #0
 80091c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	885b      	ldrh	r3, [r3, #2]
 80091ce:	0a1b      	lsrs	r3, r3, #8
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	3b01      	subs	r3, #1
 80091d4:	2b06      	cmp	r3, #6
 80091d6:	f200 8128 	bhi.w	800942a <USBD_GetDescriptor+0x276>
 80091da:	a201      	add	r2, pc, #4	; (adr r2, 80091e0 <USBD_GetDescriptor+0x2c>)
 80091dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e0:	080091fd 	.word	0x080091fd
 80091e4:	08009215 	.word	0x08009215
 80091e8:	08009255 	.word	0x08009255
 80091ec:	0800942b 	.word	0x0800942b
 80091f0:	0800942b 	.word	0x0800942b
 80091f4:	080093cb 	.word	0x080093cb
 80091f8:	080093f7 	.word	0x080093f7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	7c12      	ldrb	r2, [r2, #16]
 8009208:	f107 0108 	add.w	r1, r7, #8
 800920c:	4610      	mov	r0, r2
 800920e:	4798      	blx	r3
 8009210:	60f8      	str	r0, [r7, #12]
      break;
 8009212:	e112      	b.n	800943a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	7c1b      	ldrb	r3, [r3, #16]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10d      	bne.n	8009238 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009224:	f107 0208 	add.w	r2, r7, #8
 8009228:	4610      	mov	r0, r2
 800922a:	4798      	blx	r3
 800922c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	3301      	adds	r3, #1
 8009232:	2202      	movs	r2, #2
 8009234:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009236:	e100      	b.n	800943a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800923e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009240:	f107 0208 	add.w	r2, r7, #8
 8009244:	4610      	mov	r0, r2
 8009246:	4798      	blx	r3
 8009248:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	3301      	adds	r3, #1
 800924e:	2202      	movs	r2, #2
 8009250:	701a      	strb	r2, [r3, #0]
      break;
 8009252:	e0f2      	b.n	800943a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	885b      	ldrh	r3, [r3, #2]
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b05      	cmp	r3, #5
 800925c:	f200 80ac 	bhi.w	80093b8 <USBD_GetDescriptor+0x204>
 8009260:	a201      	add	r2, pc, #4	; (adr r2, 8009268 <USBD_GetDescriptor+0xb4>)
 8009262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009266:	bf00      	nop
 8009268:	08009281 	.word	0x08009281
 800926c:	080092b5 	.word	0x080092b5
 8009270:	080092e9 	.word	0x080092e9
 8009274:	0800931d 	.word	0x0800931d
 8009278:	08009351 	.word	0x08009351
 800927c:	08009385 	.word	0x08009385
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00b      	beq.n	80092a4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	7c12      	ldrb	r2, [r2, #16]
 8009298:	f107 0108 	add.w	r1, r7, #8
 800929c:	4610      	mov	r0, r2
 800929e:	4798      	blx	r3
 80092a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092a2:	e091      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092a4:	6839      	ldr	r1, [r7, #0]
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 facb 	bl	8009842 <USBD_CtlError>
            err++;
 80092ac:	7afb      	ldrb	r3, [r7, #11]
 80092ae:	3301      	adds	r3, #1
 80092b0:	72fb      	strb	r3, [r7, #11]
          break;
 80092b2:	e089      	b.n	80093c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d00b      	beq.n	80092d8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	7c12      	ldrb	r2, [r2, #16]
 80092cc:	f107 0108 	add.w	r1, r7, #8
 80092d0:	4610      	mov	r0, r2
 80092d2:	4798      	blx	r3
 80092d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092d6:	e077      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092d8:	6839      	ldr	r1, [r7, #0]
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 fab1 	bl	8009842 <USBD_CtlError>
            err++;
 80092e0:	7afb      	ldrb	r3, [r7, #11]
 80092e2:	3301      	adds	r3, #1
 80092e4:	72fb      	strb	r3, [r7, #11]
          break;
 80092e6:	e06f      	b.n	80093c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00b      	beq.n	800930c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	687a      	ldr	r2, [r7, #4]
 80092fe:	7c12      	ldrb	r2, [r2, #16]
 8009300:	f107 0108 	add.w	r1, r7, #8
 8009304:	4610      	mov	r0, r2
 8009306:	4798      	blx	r3
 8009308:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800930a:	e05d      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 fa97 	bl	8009842 <USBD_CtlError>
            err++;
 8009314:	7afb      	ldrb	r3, [r7, #11]
 8009316:	3301      	adds	r3, #1
 8009318:	72fb      	strb	r3, [r7, #11]
          break;
 800931a:	e055      	b.n	80093c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009322:	691b      	ldr	r3, [r3, #16]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00b      	beq.n	8009340 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	687a      	ldr	r2, [r7, #4]
 8009332:	7c12      	ldrb	r2, [r2, #16]
 8009334:	f107 0108 	add.w	r1, r7, #8
 8009338:	4610      	mov	r0, r2
 800933a:	4798      	blx	r3
 800933c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800933e:	e043      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009340:	6839      	ldr	r1, [r7, #0]
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fa7d 	bl	8009842 <USBD_CtlError>
            err++;
 8009348:	7afb      	ldrb	r3, [r7, #11]
 800934a:	3301      	adds	r3, #1
 800934c:	72fb      	strb	r3, [r7, #11]
          break;
 800934e:	e03b      	b.n	80093c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009356:	695b      	ldr	r3, [r3, #20]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00b      	beq.n	8009374 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009362:	695b      	ldr	r3, [r3, #20]
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	7c12      	ldrb	r2, [r2, #16]
 8009368:	f107 0108 	add.w	r1, r7, #8
 800936c:	4610      	mov	r0, r2
 800936e:	4798      	blx	r3
 8009370:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009372:	e029      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fa63 	bl	8009842 <USBD_CtlError>
            err++;
 800937c:	7afb      	ldrb	r3, [r7, #11]
 800937e:	3301      	adds	r3, #1
 8009380:	72fb      	strb	r3, [r7, #11]
          break;
 8009382:	e021      	b.n	80093c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800938a:	699b      	ldr	r3, [r3, #24]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00b      	beq.n	80093a8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009396:	699b      	ldr	r3, [r3, #24]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	7c12      	ldrb	r2, [r2, #16]
 800939c:	f107 0108 	add.w	r1, r7, #8
 80093a0:	4610      	mov	r0, r2
 80093a2:	4798      	blx	r3
 80093a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093a6:	e00f      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093a8:	6839      	ldr	r1, [r7, #0]
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 fa49 	bl	8009842 <USBD_CtlError>
            err++;
 80093b0:	7afb      	ldrb	r3, [r7, #11]
 80093b2:	3301      	adds	r3, #1
 80093b4:	72fb      	strb	r3, [r7, #11]
          break;
 80093b6:	e007      	b.n	80093c8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80093b8:	6839      	ldr	r1, [r7, #0]
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 fa41 	bl	8009842 <USBD_CtlError>
          err++;
 80093c0:	7afb      	ldrb	r3, [r7, #11]
 80093c2:	3301      	adds	r3, #1
 80093c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80093c6:	bf00      	nop
      }
      break;
 80093c8:	e037      	b.n	800943a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	7c1b      	ldrb	r3, [r3, #16]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d109      	bne.n	80093e6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093da:	f107 0208 	add.w	r2, r7, #8
 80093de:	4610      	mov	r0, r2
 80093e0:	4798      	blx	r3
 80093e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80093e4:	e029      	b.n	800943a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80093e6:	6839      	ldr	r1, [r7, #0]
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 fa2a 	bl	8009842 <USBD_CtlError>
        err++;
 80093ee:	7afb      	ldrb	r3, [r7, #11]
 80093f0:	3301      	adds	r3, #1
 80093f2:	72fb      	strb	r3, [r7, #11]
      break;
 80093f4:	e021      	b.n	800943a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	7c1b      	ldrb	r3, [r3, #16]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d10d      	bne.n	800941a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009406:	f107 0208 	add.w	r2, r7, #8
 800940a:	4610      	mov	r0, r2
 800940c:	4798      	blx	r3
 800940e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	3301      	adds	r3, #1
 8009414:	2207      	movs	r2, #7
 8009416:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009418:	e00f      	b.n	800943a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fa10 	bl	8009842 <USBD_CtlError>
        err++;
 8009422:	7afb      	ldrb	r3, [r7, #11]
 8009424:	3301      	adds	r3, #1
 8009426:	72fb      	strb	r3, [r7, #11]
      break;
 8009428:	e007      	b.n	800943a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fa08 	bl	8009842 <USBD_CtlError>
      err++;
 8009432:	7afb      	ldrb	r3, [r7, #11]
 8009434:	3301      	adds	r3, #1
 8009436:	72fb      	strb	r3, [r7, #11]
      break;
 8009438:	bf00      	nop
  }

  if (err != 0U)
 800943a:	7afb      	ldrb	r3, [r7, #11]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d11e      	bne.n	800947e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	88db      	ldrh	r3, [r3, #6]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d016      	beq.n	8009476 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009448:	893b      	ldrh	r3, [r7, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d00e      	beq.n	800946c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	88da      	ldrh	r2, [r3, #6]
 8009452:	893b      	ldrh	r3, [r7, #8]
 8009454:	4293      	cmp	r3, r2
 8009456:	bf28      	it	cs
 8009458:	4613      	movcs	r3, r2
 800945a:	b29b      	uxth	r3, r3
 800945c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800945e:	893b      	ldrh	r3, [r7, #8]
 8009460:	461a      	mov	r2, r3
 8009462:	68f9      	ldr	r1, [r7, #12]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fa5d 	bl	8009924 <USBD_CtlSendData>
 800946a:	e009      	b.n	8009480 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800946c:	6839      	ldr	r1, [r7, #0]
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f9e7 	bl	8009842 <USBD_CtlError>
 8009474:	e004      	b.n	8009480 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f000 faae 	bl	80099d8 <USBD_CtlSendStatus>
 800947c:	e000      	b.n	8009480 <USBD_GetDescriptor+0x2cc>
    return;
 800947e:	bf00      	nop
  }
}
 8009480:	3710      	adds	r7, #16
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}
 8009486:	bf00      	nop

08009488 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	889b      	ldrh	r3, [r3, #4]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d131      	bne.n	80094fe <USBD_SetAddress+0x76>
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	88db      	ldrh	r3, [r3, #6]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d12d      	bne.n	80094fe <USBD_SetAddress+0x76>
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	885b      	ldrh	r3, [r3, #2]
 80094a6:	2b7f      	cmp	r3, #127	; 0x7f
 80094a8:	d829      	bhi.n	80094fe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	885b      	ldrh	r3, [r3, #2]
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b03      	cmp	r3, #3
 80094c0:	d104      	bne.n	80094cc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80094c2:	6839      	ldr	r1, [r7, #0]
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 f9bc 	bl	8009842 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ca:	e01d      	b.n	8009508 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	7bfa      	ldrb	r2, [r7, #15]
 80094d0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
 80094d6:	4619      	mov	r1, r3
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 ff15 	bl	800a308 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fa7a 	bl	80099d8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80094e4:	7bfb      	ldrb	r3, [r7, #15]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d004      	beq.n	80094f4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2202      	movs	r2, #2
 80094ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094f2:	e009      	b.n	8009508 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094fc:	e004      	b.n	8009508 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80094fe:	6839      	ldr	r1, [r7, #0]
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 f99e 	bl	8009842 <USBD_CtlError>
  }
}
 8009506:	bf00      	nop
 8009508:	bf00      	nop
 800950a:	3710      	adds	r7, #16
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800951a:	2300      	movs	r3, #0
 800951c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	885b      	ldrh	r3, [r3, #2]
 8009522:	b2da      	uxtb	r2, r3
 8009524:	4b4e      	ldr	r3, [pc, #312]	; (8009660 <USBD_SetConfig+0x150>)
 8009526:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009528:	4b4d      	ldr	r3, [pc, #308]	; (8009660 <USBD_SetConfig+0x150>)
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d905      	bls.n	800953c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f985 	bl	8009842 <USBD_CtlError>
    return USBD_FAIL;
 8009538:	2303      	movs	r3, #3
 800953a:	e08c      	b.n	8009656 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009542:	b2db      	uxtb	r3, r3
 8009544:	2b02      	cmp	r3, #2
 8009546:	d002      	beq.n	800954e <USBD_SetConfig+0x3e>
 8009548:	2b03      	cmp	r3, #3
 800954a:	d029      	beq.n	80095a0 <USBD_SetConfig+0x90>
 800954c:	e075      	b.n	800963a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800954e:	4b44      	ldr	r3, [pc, #272]	; (8009660 <USBD_SetConfig+0x150>)
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d020      	beq.n	8009598 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009556:	4b42      	ldr	r3, [pc, #264]	; (8009660 <USBD_SetConfig+0x150>)
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	461a      	mov	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009560:	4b3f      	ldr	r3, [pc, #252]	; (8009660 <USBD_SetConfig+0x150>)
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	4619      	mov	r1, r3
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f7fe ffe7 	bl	800853a <USBD_SetClassConfig>
 800956c:	4603      	mov	r3, r0
 800956e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009570:	7bfb      	ldrb	r3, [r7, #15]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d008      	beq.n	8009588 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009576:	6839      	ldr	r1, [r7, #0]
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 f962 	bl	8009842 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2202      	movs	r2, #2
 8009582:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009586:	e065      	b.n	8009654 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f000 fa25 	bl	80099d8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2203      	movs	r2, #3
 8009592:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009596:	e05d      	b.n	8009654 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 fa1d 	bl	80099d8 <USBD_CtlSendStatus>
      break;
 800959e:	e059      	b.n	8009654 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80095a0:	4b2f      	ldr	r3, [pc, #188]	; (8009660 <USBD_SetConfig+0x150>)
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d112      	bne.n	80095ce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2202      	movs	r2, #2
 80095ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80095b0:	4b2b      	ldr	r3, [pc, #172]	; (8009660 <USBD_SetConfig+0x150>)
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	461a      	mov	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80095ba:	4b29      	ldr	r3, [pc, #164]	; (8009660 <USBD_SetConfig+0x150>)
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	4619      	mov	r1, r3
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f7fe ffd6 	bl	8008572 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 fa06 	bl	80099d8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80095cc:	e042      	b.n	8009654 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80095ce:	4b24      	ldr	r3, [pc, #144]	; (8009660 <USBD_SetConfig+0x150>)
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	429a      	cmp	r2, r3
 80095da:	d02a      	beq.n	8009632 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	4619      	mov	r1, r3
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f7fe ffc4 	bl	8008572 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80095ea:	4b1d      	ldr	r3, [pc, #116]	; (8009660 <USBD_SetConfig+0x150>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	461a      	mov	r2, r3
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80095f4:	4b1a      	ldr	r3, [pc, #104]	; (8009660 <USBD_SetConfig+0x150>)
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	4619      	mov	r1, r3
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f7fe ff9d 	bl	800853a <USBD_SetClassConfig>
 8009600:	4603      	mov	r3, r0
 8009602:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009604:	7bfb      	ldrb	r3, [r7, #15]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00f      	beq.n	800962a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800960a:	6839      	ldr	r1, [r7, #0]
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 f918 	bl	8009842 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	b2db      	uxtb	r3, r3
 8009618:	4619      	mov	r1, r3
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f7fe ffa9 	bl	8008572 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2202      	movs	r2, #2
 8009624:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009628:	e014      	b.n	8009654 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 f9d4 	bl	80099d8 <USBD_CtlSendStatus>
      break;
 8009630:	e010      	b.n	8009654 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f9d0 	bl	80099d8 <USBD_CtlSendStatus>
      break;
 8009638:	e00c      	b.n	8009654 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800963a:	6839      	ldr	r1, [r7, #0]
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 f900 	bl	8009842 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009642:	4b07      	ldr	r3, [pc, #28]	; (8009660 <USBD_SetConfig+0x150>)
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	4619      	mov	r1, r3
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f7fe ff92 	bl	8008572 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800964e:	2303      	movs	r3, #3
 8009650:	73fb      	strb	r3, [r7, #15]
      break;
 8009652:	bf00      	nop
  }

  return ret;
 8009654:	7bfb      	ldrb	r3, [r7, #15]
}
 8009656:	4618      	mov	r0, r3
 8009658:	3710      	adds	r7, #16
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	200003c8 	.word	0x200003c8

08009664 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	88db      	ldrh	r3, [r3, #6]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d004      	beq.n	8009680 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009676:	6839      	ldr	r1, [r7, #0]
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 f8e2 	bl	8009842 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800967e:	e023      	b.n	80096c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b02      	cmp	r3, #2
 800968a:	dc02      	bgt.n	8009692 <USBD_GetConfig+0x2e>
 800968c:	2b00      	cmp	r3, #0
 800968e:	dc03      	bgt.n	8009698 <USBD_GetConfig+0x34>
 8009690:	e015      	b.n	80096be <USBD_GetConfig+0x5a>
 8009692:	2b03      	cmp	r3, #3
 8009694:	d00b      	beq.n	80096ae <USBD_GetConfig+0x4a>
 8009696:	e012      	b.n	80096be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	3308      	adds	r3, #8
 80096a2:	2201      	movs	r2, #1
 80096a4:	4619      	mov	r1, r3
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 f93c 	bl	8009924 <USBD_CtlSendData>
        break;
 80096ac:	e00c      	b.n	80096c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	3304      	adds	r3, #4
 80096b2:	2201      	movs	r2, #1
 80096b4:	4619      	mov	r1, r3
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 f934 	bl	8009924 <USBD_CtlSendData>
        break;
 80096bc:	e004      	b.n	80096c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80096be:	6839      	ldr	r1, [r7, #0]
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f8be 	bl	8009842 <USBD_CtlError>
        break;
 80096c6:	bf00      	nop
}
 80096c8:	bf00      	nop
 80096ca:	3708      	adds	r7, #8
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	3b01      	subs	r3, #1
 80096e4:	2b02      	cmp	r3, #2
 80096e6:	d81e      	bhi.n	8009726 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	88db      	ldrh	r3, [r3, #6]
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d004      	beq.n	80096fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80096f0:	6839      	ldr	r1, [r7, #0]
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 f8a5 	bl	8009842 <USBD_CtlError>
        break;
 80096f8:	e01a      	b.n	8009730 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2201      	movs	r2, #1
 80096fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009706:	2b00      	cmp	r3, #0
 8009708:	d005      	beq.n	8009716 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	f043 0202 	orr.w	r2, r3, #2
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	330c      	adds	r3, #12
 800971a:	2202      	movs	r2, #2
 800971c:	4619      	mov	r1, r3
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 f900 	bl	8009924 <USBD_CtlSendData>
      break;
 8009724:	e004      	b.n	8009730 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 f88a 	bl	8009842 <USBD_CtlError>
      break;
 800972e:	bf00      	nop
  }
}
 8009730:	bf00      	nop
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	885b      	ldrh	r3, [r3, #2]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d107      	bne.n	800975a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2201      	movs	r2, #1
 800974e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 f940 	bl	80099d8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009758:	e013      	b.n	8009782 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	885b      	ldrh	r3, [r3, #2]
 800975e:	2b02      	cmp	r3, #2
 8009760:	d10b      	bne.n	800977a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	889b      	ldrh	r3, [r3, #4]
 8009766:	0a1b      	lsrs	r3, r3, #8
 8009768:	b29b      	uxth	r3, r3
 800976a:	b2da      	uxtb	r2, r3
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f930 	bl	80099d8 <USBD_CtlSendStatus>
}
 8009778:	e003      	b.n	8009782 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800977a:	6839      	ldr	r1, [r7, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 f860 	bl	8009842 <USBD_CtlError>
}
 8009782:	bf00      	nop
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b082      	sub	sp, #8
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800979a:	b2db      	uxtb	r3, r3
 800979c:	3b01      	subs	r3, #1
 800979e:	2b02      	cmp	r3, #2
 80097a0:	d80b      	bhi.n	80097ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	885b      	ldrh	r3, [r3, #2]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d10c      	bne.n	80097c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 f910 	bl	80099d8 <USBD_CtlSendStatus>
      }
      break;
 80097b8:	e004      	b.n	80097c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 f840 	bl	8009842 <USBD_CtlError>
      break;
 80097c2:	e000      	b.n	80097c6 <USBD_ClrFeature+0x3c>
      break;
 80097c4:	bf00      	nop
  }
}
 80097c6:	bf00      	nop
 80097c8:	3708      	adds	r7, #8
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b084      	sub	sp, #16
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	781a      	ldrb	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	3301      	adds	r3, #1
 80097e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	781a      	ldrb	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	3301      	adds	r3, #1
 80097f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f7ff fa41 	bl	8008c80 <SWAPBYTE>
 80097fe:	4603      	mov	r3, r0
 8009800:	461a      	mov	r2, r3
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	3301      	adds	r3, #1
 800980a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	3301      	adds	r3, #1
 8009810:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	f7ff fa34 	bl	8008c80 <SWAPBYTE>
 8009818:	4603      	mov	r3, r0
 800981a:	461a      	mov	r2, r3
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	3301      	adds	r3, #1
 8009824:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	3301      	adds	r3, #1
 800982a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800982c:	68f8      	ldr	r0, [r7, #12]
 800982e:	f7ff fa27 	bl	8008c80 <SWAPBYTE>
 8009832:	4603      	mov	r3, r0
 8009834:	461a      	mov	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	80da      	strh	r2, [r3, #6]
}
 800983a:	bf00      	nop
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b082      	sub	sp, #8
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800984c:	2180      	movs	r1, #128	; 0x80
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 fcf0 	bl	800a234 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009854:	2100      	movs	r1, #0
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 fcec 	bl	800a234 <USBD_LL_StallEP>
}
 800985c:	bf00      	nop
 800985e:	3708      	adds	r7, #8
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b086      	sub	sp, #24
 8009868:	af00      	add	r7, sp, #0
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009870:	2300      	movs	r3, #0
 8009872:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d036      	beq.n	80098e8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800987e:	6938      	ldr	r0, [r7, #16]
 8009880:	f000 f836 	bl	80098f0 <USBD_GetLen>
 8009884:	4603      	mov	r3, r0
 8009886:	3301      	adds	r3, #1
 8009888:	b29b      	uxth	r3, r3
 800988a:	005b      	lsls	r3, r3, #1
 800988c:	b29a      	uxth	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009892:	7dfb      	ldrb	r3, [r7, #23]
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	4413      	add	r3, r2
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	7812      	ldrb	r2, [r2, #0]
 800989c:	701a      	strb	r2, [r3, #0]
  idx++;
 800989e:	7dfb      	ldrb	r3, [r7, #23]
 80098a0:	3301      	adds	r3, #1
 80098a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	4413      	add	r3, r2
 80098aa:	2203      	movs	r2, #3
 80098ac:	701a      	strb	r2, [r3, #0]
  idx++;
 80098ae:	7dfb      	ldrb	r3, [r7, #23]
 80098b0:	3301      	adds	r3, #1
 80098b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80098b4:	e013      	b.n	80098de <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80098b6:	7dfb      	ldrb	r3, [r7, #23]
 80098b8:	68ba      	ldr	r2, [r7, #8]
 80098ba:	4413      	add	r3, r2
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	7812      	ldrb	r2, [r2, #0]
 80098c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	3301      	adds	r3, #1
 80098c6:	613b      	str	r3, [r7, #16]
    idx++;
 80098c8:	7dfb      	ldrb	r3, [r7, #23]
 80098ca:	3301      	adds	r3, #1
 80098cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80098ce:	7dfb      	ldrb	r3, [r7, #23]
 80098d0:	68ba      	ldr	r2, [r7, #8]
 80098d2:	4413      	add	r3, r2
 80098d4:	2200      	movs	r2, #0
 80098d6:	701a      	strb	r2, [r3, #0]
    idx++;
 80098d8:	7dfb      	ldrb	r3, [r7, #23]
 80098da:	3301      	adds	r3, #1
 80098dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1e7      	bne.n	80098b6 <USBD_GetString+0x52>
 80098e6:	e000      	b.n	80098ea <USBD_GetString+0x86>
    return;
 80098e8:	bf00      	nop
  }
}
 80098ea:	3718      	adds	r7, #24
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80098f8:	2300      	movs	r3, #0
 80098fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009900:	e005      	b.n	800990e <USBD_GetLen+0x1e>
  {
    len++;
 8009902:	7bfb      	ldrb	r3, [r7, #15]
 8009904:	3301      	adds	r3, #1
 8009906:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	3301      	adds	r3, #1
 800990c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1f5      	bne.n	8009902 <USBD_GetLen+0x12>
  }

  return len;
 8009916:	7bfb      	ldrb	r3, [r7, #15]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2202      	movs	r2, #2
 8009934:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	2100      	movs	r1, #0
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f000 fcfb 	bl	800a346 <USBD_LL_Transmit>

  return USBD_OK;
 8009950:	2300      	movs	r3, #0
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	60f8      	str	r0, [r7, #12]
 8009962:	60b9      	str	r1, [r7, #8]
 8009964:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	2100      	movs	r1, #0
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f000 fcea 	bl	800a346 <USBD_LL_Transmit>

  return USBD_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2203      	movs	r2, #3
 800998c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	68ba      	ldr	r2, [r7, #8]
 80099a4:	2100      	movs	r1, #0
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 fcee 	bl	800a388 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3710      	adds	r7, #16
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b084      	sub	sp, #16
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	60f8      	str	r0, [r7, #12]
 80099be:	60b9      	str	r1, [r7, #8]
 80099c0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	2100      	movs	r1, #0
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 fcdd 	bl	800a388 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2204      	movs	r2, #4
 80099e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80099e8:	2300      	movs	r3, #0
 80099ea:	2200      	movs	r2, #0
 80099ec:	2100      	movs	r1, #0
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 fca9 	bl	800a346 <USBD_LL_Transmit>

  return USBD_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3708      	adds	r7, #8
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b082      	sub	sp, #8
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2205      	movs	r2, #5
 8009a0a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a0e:	2300      	movs	r3, #0
 8009a10:	2200      	movs	r2, #0
 8009a12:	2100      	movs	r1, #0
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fcb7 	bl	800a388 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009a1a:	2300      	movs	r3, #0
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8009a28:	2201      	movs	r2, #1
 8009a2a:	4912      	ldr	r1, [pc, #72]	; (8009a74 <MX_USB_DEVICE_Init+0x50>)
 8009a2c:	4812      	ldr	r0, [pc, #72]	; (8009a78 <MX_USB_DEVICE_Init+0x54>)
 8009a2e:	f7fe fd07 	bl	8008440 <USBD_Init>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d001      	beq.n	8009a3c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009a38:	f7f6 feda 	bl	80007f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8009a3c:	490f      	ldr	r1, [pc, #60]	; (8009a7c <MX_USB_DEVICE_Init+0x58>)
 8009a3e:	480e      	ldr	r0, [pc, #56]	; (8009a78 <MX_USB_DEVICE_Init+0x54>)
 8009a40:	f7fe fd2e 	bl	80084a0 <USBD_RegisterClass>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d001      	beq.n	8009a4e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009a4a:	f7f6 fed1 	bl	80007f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8009a4e:	490c      	ldr	r1, [pc, #48]	; (8009a80 <MX_USB_DEVICE_Init+0x5c>)
 8009a50:	4809      	ldr	r0, [pc, #36]	; (8009a78 <MX_USB_DEVICE_Init+0x54>)
 8009a52:	f7fe fc65 	bl	8008320 <USBD_CDC_RegisterInterface>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d001      	beq.n	8009a60 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009a5c:	f7f6 fec8 	bl	80007f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8009a60:	4805      	ldr	r0, [pc, #20]	; (8009a78 <MX_USB_DEVICE_Init+0x54>)
 8009a62:	f7fe fd53 	bl	800850c <USBD_Start>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d001      	beq.n	8009a70 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009a6c:	f7f6 fec0 	bl	80007f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009a70:	bf00      	nop
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	200000fc 	.word	0x200000fc
 8009a78:	200003cc 	.word	0x200003cc
 8009a7c:	20000068 	.word	0x20000068
 8009a80:	200000e8 	.word	0x200000e8

08009a84 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8009a88:	2200      	movs	r2, #0
 8009a8a:	4905      	ldr	r1, [pc, #20]	; (8009aa0 <CDC_Init_HS+0x1c>)
 8009a8c:	4805      	ldr	r0, [pc, #20]	; (8009aa4 <CDC_Init_HS+0x20>)
 8009a8e:	f7fe fc61 	bl	8008354 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8009a92:	4905      	ldr	r1, [pc, #20]	; (8009aa8 <CDC_Init_HS+0x24>)
 8009a94:	4803      	ldr	r0, [pc, #12]	; (8009aa4 <CDC_Init_HS+0x20>)
 8009a96:	f7fe fc7f 	bl	8008398 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009a9a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	20000ea8 	.word	0x20000ea8
 8009aa4:	200003cc 	.word	0x200003cc
 8009aa8:	200006a8 	.word	0x200006a8

08009aac <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8009aac:	b480      	push	{r7}
 8009aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8009ab0:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	6039      	str	r1, [r7, #0]
 8009ac6:	71fb      	strb	r3, [r7, #7]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8009acc:	79fb      	ldrb	r3, [r7, #7]
 8009ace:	2b23      	cmp	r3, #35	; 0x23
 8009ad0:	d870      	bhi.n	8009bb4 <CDC_Control_HS+0xf8>
 8009ad2:	a201      	add	r2, pc, #4	; (adr r2, 8009ad8 <CDC_Control_HS+0x1c>)
 8009ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad8:	08009bb5 	.word	0x08009bb5
 8009adc:	08009bb5 	.word	0x08009bb5
 8009ae0:	08009bb5 	.word	0x08009bb5
 8009ae4:	08009bb5 	.word	0x08009bb5
 8009ae8:	08009bb5 	.word	0x08009bb5
 8009aec:	08009bb5 	.word	0x08009bb5
 8009af0:	08009bb5 	.word	0x08009bb5
 8009af4:	08009bb5 	.word	0x08009bb5
 8009af8:	08009bb5 	.word	0x08009bb5
 8009afc:	08009bb5 	.word	0x08009bb5
 8009b00:	08009bb5 	.word	0x08009bb5
 8009b04:	08009bb5 	.word	0x08009bb5
 8009b08:	08009bb5 	.word	0x08009bb5
 8009b0c:	08009bb5 	.word	0x08009bb5
 8009b10:	08009bb5 	.word	0x08009bb5
 8009b14:	08009bb5 	.word	0x08009bb5
 8009b18:	08009bb5 	.word	0x08009bb5
 8009b1c:	08009bb5 	.word	0x08009bb5
 8009b20:	08009bb5 	.word	0x08009bb5
 8009b24:	08009bb5 	.word	0x08009bb5
 8009b28:	08009bb5 	.word	0x08009bb5
 8009b2c:	08009bb5 	.word	0x08009bb5
 8009b30:	08009bb5 	.word	0x08009bb5
 8009b34:	08009bb5 	.word	0x08009bb5
 8009b38:	08009bb5 	.word	0x08009bb5
 8009b3c:	08009bb5 	.word	0x08009bb5
 8009b40:	08009bb5 	.word	0x08009bb5
 8009b44:	08009bb5 	.word	0x08009bb5
 8009b48:	08009bb5 	.word	0x08009bb5
 8009b4c:	08009bb5 	.word	0x08009bb5
 8009b50:	08009bb5 	.word	0x08009bb5
 8009b54:	08009bb5 	.word	0x08009bb5
 8009b58:	08009b69 	.word	0x08009b69
 8009b5c:	08009b8f 	.word	0x08009b8f
 8009b60:	08009bb5 	.word	0x08009bb5
 8009b64:	08009bb5 	.word	0x08009bb5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
  case CDC_SET_LINE_CODING:
	  for (int i = 0; i < 7; i++){
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]
 8009b6c:	e00b      	b.n	8009b86 <CDC_Control_HS+0xca>
		  buff[i] = pbuf[i];
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	683a      	ldr	r2, [r7, #0]
 8009b72:	4413      	add	r3, r2
 8009b74:	7819      	ldrb	r1, [r3, #0]
 8009b76:	4a13      	ldr	r2, [pc, #76]	; (8009bc4 <CDC_Control_HS+0x108>)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	460a      	mov	r2, r1
 8009b7e:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 7; i++){
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	3301      	adds	r3, #1
 8009b84:	60fb      	str	r3, [r7, #12]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2b06      	cmp	r3, #6
 8009b8a:	ddf0      	ble.n	8009b6e <CDC_Control_HS+0xb2>
	  }

    break;
 8009b8c:	e013      	b.n	8009bb6 <CDC_Control_HS+0xfa>

  case CDC_GET_LINE_CODING:
	  for (int i = 0; i < 7; i++){
 8009b8e:	2300      	movs	r3, #0
 8009b90:	60bb      	str	r3, [r7, #8]
 8009b92:	e00b      	b.n	8009bac <CDC_Control_HS+0xf0>
	  		  buff[i] = pbuf[i];
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	683a      	ldr	r2, [r7, #0]
 8009b98:	4413      	add	r3, r2
 8009b9a:	7819      	ldrb	r1, [r3, #0]
 8009b9c:	4a09      	ldr	r2, [pc, #36]	; (8009bc4 <CDC_Control_HS+0x108>)
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	460a      	mov	r2, r1
 8009ba4:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 7; i++){
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	60bb      	str	r3, [r7, #8]
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	2b06      	cmp	r3, #6
 8009bb0:	ddf0      	ble.n	8009b94 <CDC_Control_HS+0xd8>
	  	  }

    break;
 8009bb2:	e000      	b.n	8009bb6 <CDC_Control_HS+0xfa>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009bb4:	bf00      	nop
  }

  return (USBD_OK);
 8009bb6:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	200016a8 	.word	0x200016a8

08009bc8 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8009bd2:	6879      	ldr	r1, [r7, #4]
 8009bd4:	4809      	ldr	r0, [pc, #36]	; (8009bfc <CDC_Receive_HS+0x34>)
 8009bd6:	f7fe fbdf 	bl	8008398 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8009bda:	4808      	ldr	r0, [pc, #32]	; (8009bfc <CDC_Receive_HS+0x34>)
 8009bdc:	f7fe fbfa 	bl	80083d4 <USBD_CDC_ReceivePacket>
  Rx_buffer = '\0';
 8009be0:	4b07      	ldr	r3, [pc, #28]	; (8009c00 <CDC_Receive_HS+0x38>)
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]
  Rx_buffer = Buf;
 8009be6:	4a06      	ldr	r2, [pc, #24]	; (8009c00 <CDC_Receive_HS+0x38>)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6013      	str	r3, [r2, #0]
  flag = 1;
 8009bec:	4b05      	ldr	r3, [pc, #20]	; (8009c04 <CDC_Receive_HS+0x3c>)
 8009bee:	2201      	movs	r2, #1
 8009bf0:	601a      	str	r2, [r3, #0]
  return (USBD_OK);
 8009bf2:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3708      	adds	r7, #8
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	200003cc 	.word	0x200003cc
 8009c00:	20000168 	.word	0x20000168
 8009c04:	2000016c 	.word	0x2000016c

08009c08 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b087      	sub	sp, #28
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	4613      	mov	r3, r2
 8009c14:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8009c1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	371c      	adds	r7, #28
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr
	...

08009c2c <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	4603      	mov	r3, r0
 8009c34:	6039      	str	r1, [r7, #0]
 8009c36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	2212      	movs	r2, #18
 8009c3c:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8009c3e:	4b03      	ldr	r3, [pc, #12]	; (8009c4c <USBD_HS_DeviceDescriptor+0x20>)
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	370c      	adds	r7, #12
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr
 8009c4c:	20000118 	.word	0x20000118

08009c50 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b083      	sub	sp, #12
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	4603      	mov	r3, r0
 8009c58:	6039      	str	r1, [r7, #0]
 8009c5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	2204      	movs	r2, #4
 8009c60:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009c62:	4b03      	ldr	r3, [pc, #12]	; (8009c70 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr
 8009c70:	2000012c 	.word	0x2000012c

08009c74 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	6039      	str	r1, [r7, #0]
 8009c7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c80:	79fb      	ldrb	r3, [r7, #7]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d105      	bne.n	8009c92 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	4907      	ldr	r1, [pc, #28]	; (8009ca8 <USBD_HS_ProductStrDescriptor+0x34>)
 8009c8a:	4808      	ldr	r0, [pc, #32]	; (8009cac <USBD_HS_ProductStrDescriptor+0x38>)
 8009c8c:	f7ff fdea 	bl	8009864 <USBD_GetString>
 8009c90:	e004      	b.n	8009c9c <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009c92:	683a      	ldr	r2, [r7, #0]
 8009c94:	4904      	ldr	r1, [pc, #16]	; (8009ca8 <USBD_HS_ProductStrDescriptor+0x34>)
 8009c96:	4805      	ldr	r0, [pc, #20]	; (8009cac <USBD_HS_ProductStrDescriptor+0x38>)
 8009c98:	f7ff fde4 	bl	8009864 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c9c:	4b02      	ldr	r3, [pc, #8]	; (8009ca8 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	200016b0 	.word	0x200016b0
 8009cac:	0800a5ac 	.word	0x0800a5ac

08009cb0 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	6039      	str	r1, [r7, #0]
 8009cba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009cbc:	683a      	ldr	r2, [r7, #0]
 8009cbe:	4904      	ldr	r1, [pc, #16]	; (8009cd0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8009cc0:	4804      	ldr	r0, [pc, #16]	; (8009cd4 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8009cc2:	f7ff fdcf 	bl	8009864 <USBD_GetString>
  return USBD_StrDesc;
 8009cc6:	4b02      	ldr	r3, [pc, #8]	; (8009cd0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3708      	adds	r7, #8
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	200016b0 	.word	0x200016b0
 8009cd4:	0800a5c4 	.word	0x0800a5c4

08009cd8 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	4603      	mov	r3, r0
 8009ce0:	6039      	str	r1, [r7, #0]
 8009ce2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	221a      	movs	r2, #26
 8009ce8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009cea:	f000 f843 	bl	8009d74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009cee:	4b02      	ldr	r3, [pc, #8]	; (8009cf8 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3708      	adds	r7, #8
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	20000130 	.word	0x20000130

08009cfc <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	4603      	mov	r3, r0
 8009d04:	6039      	str	r1, [r7, #0]
 8009d06:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009d08:	79fb      	ldrb	r3, [r7, #7]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d105      	bne.n	8009d1a <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009d0e:	683a      	ldr	r2, [r7, #0]
 8009d10:	4907      	ldr	r1, [pc, #28]	; (8009d30 <USBD_HS_ConfigStrDescriptor+0x34>)
 8009d12:	4808      	ldr	r0, [pc, #32]	; (8009d34 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009d14:	f7ff fda6 	bl	8009864 <USBD_GetString>
 8009d18:	e004      	b.n	8009d24 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	4904      	ldr	r1, [pc, #16]	; (8009d30 <USBD_HS_ConfigStrDescriptor+0x34>)
 8009d1e:	4805      	ldr	r0, [pc, #20]	; (8009d34 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009d20:	f7ff fda0 	bl	8009864 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d24:	4b02      	ldr	r3, [pc, #8]	; (8009d30 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	200016b0 	.word	0x200016b0
 8009d34:	0800a5d8 	.word	0x0800a5d8

08009d38 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	4603      	mov	r3, r0
 8009d40:	6039      	str	r1, [r7, #0]
 8009d42:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009d44:	79fb      	ldrb	r3, [r7, #7]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d105      	bne.n	8009d56 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	4907      	ldr	r1, [pc, #28]	; (8009d6c <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009d4e:	4808      	ldr	r0, [pc, #32]	; (8009d70 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009d50:	f7ff fd88 	bl	8009864 <USBD_GetString>
 8009d54:	e004      	b.n	8009d60 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009d56:	683a      	ldr	r2, [r7, #0]
 8009d58:	4904      	ldr	r1, [pc, #16]	; (8009d6c <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009d5a:	4805      	ldr	r0, [pc, #20]	; (8009d70 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009d5c:	f7ff fd82 	bl	8009864 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d60:	4b02      	ldr	r3, [pc, #8]	; (8009d6c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	200016b0 	.word	0x200016b0
 8009d70:	0800a5e4 	.word	0x0800a5e4

08009d74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009d7a:	4b0f      	ldr	r3, [pc, #60]	; (8009db8 <Get_SerialNum+0x44>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009d80:	4b0e      	ldr	r3, [pc, #56]	; (8009dbc <Get_SerialNum+0x48>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009d86:	4b0e      	ldr	r3, [pc, #56]	; (8009dc0 <Get_SerialNum+0x4c>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	4413      	add	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d009      	beq.n	8009dae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009d9a:	2208      	movs	r2, #8
 8009d9c:	4909      	ldr	r1, [pc, #36]	; (8009dc4 <Get_SerialNum+0x50>)
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	f000 f814 	bl	8009dcc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009da4:	2204      	movs	r2, #4
 8009da6:	4908      	ldr	r1, [pc, #32]	; (8009dc8 <Get_SerialNum+0x54>)
 8009da8:	68b8      	ldr	r0, [r7, #8]
 8009daa:	f000 f80f 	bl	8009dcc <IntToUnicode>
  }
}
 8009dae:	bf00      	nop
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	1fff7a10 	.word	0x1fff7a10
 8009dbc:	1fff7a14 	.word	0x1fff7a14
 8009dc0:	1fff7a18 	.word	0x1fff7a18
 8009dc4:	20000132 	.word	0x20000132
 8009dc8:	20000142 	.word	0x20000142

08009dcc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b087      	sub	sp, #28
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009dde:	2300      	movs	r3, #0
 8009de0:	75fb      	strb	r3, [r7, #23]
 8009de2:	e027      	b.n	8009e34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	0f1b      	lsrs	r3, r3, #28
 8009de8:	2b09      	cmp	r3, #9
 8009dea:	d80b      	bhi.n	8009e04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	0f1b      	lsrs	r3, r3, #28
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	7dfb      	ldrb	r3, [r7, #23]
 8009df4:	005b      	lsls	r3, r3, #1
 8009df6:	4619      	mov	r1, r3
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	440b      	add	r3, r1
 8009dfc:	3230      	adds	r2, #48	; 0x30
 8009dfe:	b2d2      	uxtb	r2, r2
 8009e00:	701a      	strb	r2, [r3, #0]
 8009e02:	e00a      	b.n	8009e1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	0f1b      	lsrs	r3, r3, #28
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	7dfb      	ldrb	r3, [r7, #23]
 8009e0c:	005b      	lsls	r3, r3, #1
 8009e0e:	4619      	mov	r1, r3
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	440b      	add	r3, r1
 8009e14:	3237      	adds	r2, #55	; 0x37
 8009e16:	b2d2      	uxtb	r2, r2
 8009e18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	011b      	lsls	r3, r3, #4
 8009e1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009e20:	7dfb      	ldrb	r3, [r7, #23]
 8009e22:	005b      	lsls	r3, r3, #1
 8009e24:	3301      	adds	r3, #1
 8009e26:	68ba      	ldr	r2, [r7, #8]
 8009e28:	4413      	add	r3, r2
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009e2e:	7dfb      	ldrb	r3, [r7, #23]
 8009e30:	3301      	adds	r3, #1
 8009e32:	75fb      	strb	r3, [r7, #23]
 8009e34:	7dfa      	ldrb	r2, [r7, #23]
 8009e36:	79fb      	ldrb	r3, [r7, #7]
 8009e38:	429a      	cmp	r2, r3
 8009e3a:	d3d3      	bcc.n	8009de4 <IntToUnicode+0x18>
  }
}
 8009e3c:	bf00      	nop
 8009e3e:	bf00      	nop
 8009e40:	371c      	adds	r7, #28
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
	...

08009e4c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b08a      	sub	sp, #40	; 0x28
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e54:	f107 0314 	add.w	r3, r7, #20
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	605a      	str	r2, [r3, #4]
 8009e5e:	609a      	str	r2, [r3, #8]
 8009e60:	60da      	str	r2, [r3, #12]
 8009e62:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a1d      	ldr	r2, [pc, #116]	; (8009ee0 <HAL_PCD_MspInit+0x94>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d134      	bne.n	8009ed8 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009e6e:	2300      	movs	r3, #0
 8009e70:	613b      	str	r3, [r7, #16]
 8009e72:	4b1c      	ldr	r3, [pc, #112]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e76:	4a1b      	ldr	r2, [pc, #108]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009e78:	f043 0302 	orr.w	r3, r3, #2
 8009e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8009e7e:	4b19      	ldr	r3, [pc, #100]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e82:	f003 0302 	and.w	r3, r3, #2
 8009e86:	613b      	str	r3, [r7, #16]
 8009e88:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8009e8a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8009e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e90:	2302      	movs	r3, #2
 8009e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e94:	2300      	movs	r3, #0
 8009e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e98:	2303      	movs	r3, #3
 8009e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8009e9c:	230c      	movs	r3, #12
 8009e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ea0:	f107 0314 	add.w	r3, r7, #20
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	4810      	ldr	r0, [pc, #64]	; (8009ee8 <HAL_PCD_MspInit+0x9c>)
 8009ea8:	f7f8 fcf8 	bl	800289c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8009eac:	2300      	movs	r3, #0
 8009eae:	60fb      	str	r3, [r7, #12]
 8009eb0:	4b0c      	ldr	r3, [pc, #48]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb4:	4a0b      	ldr	r2, [pc, #44]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009eb6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009eba:	6313      	str	r3, [r2, #48]	; 0x30
 8009ebc:	4b09      	ldr	r3, [pc, #36]	; (8009ee4 <HAL_PCD_MspInit+0x98>)
 8009ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ec4:	60fb      	str	r3, [r7, #12]
 8009ec6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8009ec8:	2200      	movs	r2, #0
 8009eca:	2100      	movs	r1, #0
 8009ecc:	204d      	movs	r0, #77	; 0x4d
 8009ece:	f7f8 f85a 	bl	8001f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8009ed2:	204d      	movs	r0, #77	; 0x4d
 8009ed4:	f7f8 f873 	bl	8001fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8009ed8:	bf00      	nop
 8009eda:	3728      	adds	r7, #40	; 0x28
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	40040000 	.word	0x40040000
 8009ee4:	40023800 	.word	0x40023800
 8009ee8:	40020400 	.word	0x40020400

08009eec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b082      	sub	sp, #8
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009f00:	4619      	mov	r1, r3
 8009f02:	4610      	mov	r0, r2
 8009f04:	f7fe fb4f 	bl	80085a6 <USBD_LL_SetupStage>
}
 8009f08:	bf00      	nop
 8009f0a:	3708      	adds	r7, #8
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009f22:	78fa      	ldrb	r2, [r7, #3]
 8009f24:	6879      	ldr	r1, [r7, #4]
 8009f26:	4613      	mov	r3, r2
 8009f28:	00db      	lsls	r3, r3, #3
 8009f2a:	4413      	add	r3, r2
 8009f2c:	009b      	lsls	r3, r3, #2
 8009f2e:	440b      	add	r3, r1
 8009f30:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	78fb      	ldrb	r3, [r7, #3]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	f7fe fb89 	bl	8008650 <USBD_LL_DataOutStage>
}
 8009f3e:	bf00      	nop
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b082      	sub	sp, #8
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
 8009f4e:	460b      	mov	r3, r1
 8009f50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009f58:	78fa      	ldrb	r2, [r7, #3]
 8009f5a:	6879      	ldr	r1, [r7, #4]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	00db      	lsls	r3, r3, #3
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	440b      	add	r3, r1
 8009f66:	334c      	adds	r3, #76	; 0x4c
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	78fb      	ldrb	r3, [r7, #3]
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	f7fe fc22 	bl	80087b6 <USBD_LL_DataInStage>
}
 8009f72:	bf00      	nop
 8009f74:	3708      	adds	r7, #8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe fd56 	bl	8008a3a <USBD_LL_SOF>
}
 8009f8e:	bf00      	nop
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b084      	sub	sp, #16
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d102      	bne.n	8009fb0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009faa:	2300      	movs	r3, #0
 8009fac:	73fb      	strb	r3, [r7, #15]
 8009fae:	e008      	b.n	8009fc2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d102      	bne.n	8009fbe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009fb8:	2301      	movs	r3, #1
 8009fba:	73fb      	strb	r3, [r7, #15]
 8009fbc:	e001      	b.n	8009fc2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009fbe:	f7f6 fc17 	bl	80007f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009fc8:	7bfa      	ldrb	r2, [r7, #15]
 8009fca:	4611      	mov	r1, r2
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f7fe fcf6 	bl	80089be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7fe fc9e 	bl	800891a <USBD_LL_Reset>
}
 8009fde:	bf00      	nop
 8009fe0:	3710      	adds	r7, #16
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
	...

08009fe8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe fcf1 	bl	80089de <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	687a      	ldr	r2, [r7, #4]
 800a008:	6812      	ldr	r2, [r2, #0]
 800a00a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a00e:	f043 0301 	orr.w	r3, r3, #1
 800a012:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a1b      	ldr	r3, [r3, #32]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d005      	beq.n	800a028 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a01c:	4b04      	ldr	r3, [pc, #16]	; (800a030 <HAL_PCD_SuspendCallback+0x48>)
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	4a03      	ldr	r2, [pc, #12]	; (800a030 <HAL_PCD_SuspendCallback+0x48>)
 800a022:	f043 0306 	orr.w	r3, r3, #6
 800a026:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a028:	bf00      	nop
 800a02a:	3708      	adds	r7, #8
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}
 800a030:	e000ed00 	.word	0xe000ed00

0800a034 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a042:	4618      	mov	r0, r3
 800a044:	f7fe fce1 	bl	8008a0a <USBD_LL_Resume>
}
 800a048:	bf00      	nop
 800a04a:	3708      	adds	r7, #8
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	460b      	mov	r3, r1
 800a05a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a062:	78fa      	ldrb	r2, [r7, #3]
 800a064:	4611      	mov	r1, r2
 800a066:	4618      	mov	r0, r3
 800a068:	f7fe fd39 	bl	8008ade <USBD_LL_IsoOUTIncomplete>
}
 800a06c:	bf00      	nop
 800a06e:	3708      	adds	r7, #8
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b082      	sub	sp, #8
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	460b      	mov	r3, r1
 800a07e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a086:	78fa      	ldrb	r2, [r7, #3]
 800a088:	4611      	mov	r1, r2
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7fe fcf5 	bl	8008a7a <USBD_LL_IsoINIncomplete>
}
 800a090:	bf00      	nop
 800a092:	3708      	adds	r7, #8
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7fe fd4b 	bl	8008b42 <USBD_LL_DevConnected>
}
 800a0ac:	bf00      	nop
 800a0ae:	3708      	adds	r7, #8
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b082      	sub	sp, #8
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fe fd48 	bl	8008b58 <USBD_LL_DevDisconnected>
}
 800a0c8:	bf00      	nop
 800a0ca:	3708      	adds	r7, #8
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d140      	bne.n	800a162 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800a0e0:	4a22      	ldr	r2, [pc, #136]	; (800a16c <USBD_LL_Init+0x9c>)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4a20      	ldr	r2, [pc, #128]	; (800a16c <USBD_LL_Init+0x9c>)
 800a0ec:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a0f0:	4b1e      	ldr	r3, [pc, #120]	; (800a16c <USBD_LL_Init+0x9c>)
 800a0f2:	4a1f      	ldr	r2, [pc, #124]	; (800a170 <USBD_LL_Init+0xa0>)
 800a0f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800a0f6:	4b1d      	ldr	r3, [pc, #116]	; (800a16c <USBD_LL_Init+0x9c>)
 800a0f8:	2206      	movs	r2, #6
 800a0fa:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800a0fc:	4b1b      	ldr	r3, [pc, #108]	; (800a16c <USBD_LL_Init+0x9c>)
 800a0fe:	2202      	movs	r2, #2
 800a100:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a102:	4b1a      	ldr	r3, [pc, #104]	; (800a16c <USBD_LL_Init+0x9c>)
 800a104:	2200      	movs	r2, #0
 800a106:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a108:	4b18      	ldr	r3, [pc, #96]	; (800a16c <USBD_LL_Init+0x9c>)
 800a10a:	2202      	movs	r2, #2
 800a10c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a10e:	4b17      	ldr	r3, [pc, #92]	; (800a16c <USBD_LL_Init+0x9c>)
 800a110:	2200      	movs	r2, #0
 800a112:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a114:	4b15      	ldr	r3, [pc, #84]	; (800a16c <USBD_LL_Init+0x9c>)
 800a116:	2200      	movs	r2, #0
 800a118:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800a11a:	4b14      	ldr	r3, [pc, #80]	; (800a16c <USBD_LL_Init+0x9c>)
 800a11c:	2200      	movs	r2, #0
 800a11e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a120:	4b12      	ldr	r3, [pc, #72]	; (800a16c <USBD_LL_Init+0x9c>)
 800a122:	2200      	movs	r2, #0
 800a124:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800a126:	4b11      	ldr	r3, [pc, #68]	; (800a16c <USBD_LL_Init+0x9c>)
 800a128:	2200      	movs	r2, #0
 800a12a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a12c:	4b0f      	ldr	r3, [pc, #60]	; (800a16c <USBD_LL_Init+0x9c>)
 800a12e:	2200      	movs	r2, #0
 800a130:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800a132:	480e      	ldr	r0, [pc, #56]	; (800a16c <USBD_LL_Init+0x9c>)
 800a134:	f7f9 f851 	bl	80031da <HAL_PCD_Init>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a13e:	f7f6 fb57 	bl	80007f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800a142:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a146:	4809      	ldr	r0, [pc, #36]	; (800a16c <USBD_LL_Init+0x9c>)
 800a148:	f7fa faa7 	bl	800469a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800a14c:	2280      	movs	r2, #128	; 0x80
 800a14e:	2100      	movs	r1, #0
 800a150:	4806      	ldr	r0, [pc, #24]	; (800a16c <USBD_LL_Init+0x9c>)
 800a152:	f7fa fa5b 	bl	800460c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800a156:	f44f 72ba 	mov.w	r2, #372	; 0x174
 800a15a:	2101      	movs	r1, #1
 800a15c:	4803      	ldr	r0, [pc, #12]	; (800a16c <USBD_LL_Init+0x9c>)
 800a15e:	f7fa fa55 	bl	800460c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	3708      	adds	r7, #8
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}
 800a16c:	200018b0 	.word	0x200018b0
 800a170:	40040000 	.word	0x40040000

0800a174 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a18a:	4618      	mov	r0, r3
 800a18c:	f7f9 f942 	bl	8003414 <HAL_PCD_Start>
 800a190:	4603      	mov	r3, r0
 800a192:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a194:	7bfb      	ldrb	r3, [r7, #15]
 800a196:	4618      	mov	r0, r3
 800a198:	f000 f942 	bl	800a420 <USBD_Get_USB_Status>
 800a19c:	4603      	mov	r3, r0
 800a19e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b084      	sub	sp, #16
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
 800a1b2:	4608      	mov	r0, r1
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	70fb      	strb	r3, [r7, #3]
 800a1bc:	460b      	mov	r3, r1
 800a1be:	70bb      	strb	r3, [r7, #2]
 800a1c0:	4613      	mov	r3, r2
 800a1c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a1d2:	78bb      	ldrb	r3, [r7, #2]
 800a1d4:	883a      	ldrh	r2, [r7, #0]
 800a1d6:	78f9      	ldrb	r1, [r7, #3]
 800a1d8:	f7f9 fe13 	bl	8003e02 <HAL_PCD_EP_Open>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 f91c 	bl	800a420 <USBD_Get_USB_Status>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3710      	adds	r7, #16
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}

0800a1f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b084      	sub	sp, #16
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
 800a1fe:	460b      	mov	r3, r1
 800a200:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a202:	2300      	movs	r3, #0
 800a204:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a206:	2300      	movs	r3, #0
 800a208:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a210:	78fa      	ldrb	r2, [r7, #3]
 800a212:	4611      	mov	r1, r2
 800a214:	4618      	mov	r0, r3
 800a216:	f7f9 fe5c 	bl	8003ed2 <HAL_PCD_EP_Close>
 800a21a:	4603      	mov	r3, r0
 800a21c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a21e:	7bfb      	ldrb	r3, [r7, #15]
 800a220:	4618      	mov	r0, r3
 800a222:	f000 f8fd 	bl	800a420 <USBD_Get_USB_Status>
 800a226:	4603      	mov	r3, r0
 800a228:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a22a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	460b      	mov	r3, r1
 800a23e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a240:	2300      	movs	r3, #0
 800a242:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a244:	2300      	movs	r3, #0
 800a246:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a24e:	78fa      	ldrb	r2, [r7, #3]
 800a250:	4611      	mov	r1, r2
 800a252:	4618      	mov	r0, r3
 800a254:	f7f9 ff34 	bl	80040c0 <HAL_PCD_EP_SetStall>
 800a258:	4603      	mov	r3, r0
 800a25a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a25c:	7bfb      	ldrb	r3, [r7, #15]
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 f8de 	bl	800a420 <USBD_Get_USB_Status>
 800a264:	4603      	mov	r3, r0
 800a266:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a268:	7bbb      	ldrb	r3, [r7, #14]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	460b      	mov	r3, r1
 800a27c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a27e:	2300      	movs	r3, #0
 800a280:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a28c:	78fa      	ldrb	r2, [r7, #3]
 800a28e:	4611      	mov	r1, r2
 800a290:	4618      	mov	r0, r3
 800a292:	f7f9 ff79 	bl	8004188 <HAL_PCD_EP_ClrStall>
 800a296:	4603      	mov	r3, r0
 800a298:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a29a:	7bfb      	ldrb	r3, [r7, #15]
 800a29c:	4618      	mov	r0, r3
 800a29e:	f000 f8bf 	bl	800a420 <USBD_Get_USB_Status>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3710      	adds	r7, #16
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b085      	sub	sp, #20
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a2c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a2c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	da0b      	bge.n	800a2e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a2cc:	78fb      	ldrb	r3, [r7, #3]
 800a2ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a2d2:	68f9      	ldr	r1, [r7, #12]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	4413      	add	r3, r2
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	440b      	add	r3, r1
 800a2de:	333e      	adds	r3, #62	; 0x3e
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	e00b      	b.n	800a2fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a2e4:	78fb      	ldrb	r3, [r7, #3]
 800a2e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a2ea:	68f9      	ldr	r1, [r7, #12]
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	00db      	lsls	r3, r3, #3
 800a2f0:	4413      	add	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	440b      	add	r3, r1
 800a2f6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a2fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b084      	sub	sp, #16
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	460b      	mov	r3, r1
 800a312:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a318:	2300      	movs	r3, #0
 800a31a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a322:	78fa      	ldrb	r2, [r7, #3]
 800a324:	4611      	mov	r1, r2
 800a326:	4618      	mov	r0, r3
 800a328:	f7f9 fd46 	bl	8003db8 <HAL_PCD_SetAddress>
 800a32c:	4603      	mov	r3, r0
 800a32e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a330:	7bfb      	ldrb	r3, [r7, #15]
 800a332:	4618      	mov	r0, r3
 800a334:	f000 f874 	bl	800a420 <USBD_Get_USB_Status>
 800a338:	4603      	mov	r3, r0
 800a33a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a33c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b086      	sub	sp, #24
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	60f8      	str	r0, [r7, #12]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	603b      	str	r3, [r7, #0]
 800a352:	460b      	mov	r3, r1
 800a354:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a356:	2300      	movs	r3, #0
 800a358:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a35a:	2300      	movs	r3, #0
 800a35c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a364:	7af9      	ldrb	r1, [r7, #11]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	f7f9 fe5f 	bl	800402c <HAL_PCD_EP_Transmit>
 800a36e:	4603      	mov	r3, r0
 800a370:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a372:	7dfb      	ldrb	r3, [r7, #23]
 800a374:	4618      	mov	r0, r3
 800a376:	f000 f853 	bl	800a420 <USBD_Get_USB_Status>
 800a37a:	4603      	mov	r3, r0
 800a37c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a37e:	7dbb      	ldrb	r3, [r7, #22]
}
 800a380:	4618      	mov	r0, r3
 800a382:	3718      	adds	r7, #24
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b086      	sub	sp, #24
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	607a      	str	r2, [r7, #4]
 800a392:	603b      	str	r3, [r7, #0]
 800a394:	460b      	mov	r3, r1
 800a396:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a398:	2300      	movs	r3, #0
 800a39a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a39c:	2300      	movs	r3, #0
 800a39e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a3a6:	7af9      	ldrb	r1, [r7, #11]
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	f7f9 fddb 	bl	8003f66 <HAL_PCD_EP_Receive>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3b4:	7dfb      	ldrb	r3, [r7, #23]
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f000 f832 	bl	800a420 <USBD_Get_USB_Status>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a3c0:	7dbb      	ldrb	r3, [r7, #22]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3718      	adds	r7, #24
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b082      	sub	sp, #8
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a3dc:	78fa      	ldrb	r2, [r7, #3]
 800a3de:	4611      	mov	r1, r2
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7f9 fe0b 	bl	8003ffc <HAL_PCD_EP_GetRxCount>
 800a3e6:	4603      	mov	r3, r0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3708      	adds	r7, #8
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a3f8:	4b03      	ldr	r3, [pc, #12]	; (800a408 <USBD_static_malloc+0x18>)
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop
 800a408:	20001dbc 	.word	0x20001dbc

0800a40c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]

}
 800a414:	bf00      	nop
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a420:	b480      	push	{r7}
 800a422:	b085      	sub	sp, #20
 800a424:	af00      	add	r7, sp, #0
 800a426:	4603      	mov	r3, r0
 800a428:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a42a:	2300      	movs	r3, #0
 800a42c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a42e:	79fb      	ldrb	r3, [r7, #7]
 800a430:	2b03      	cmp	r3, #3
 800a432:	d817      	bhi.n	800a464 <USBD_Get_USB_Status+0x44>
 800a434:	a201      	add	r2, pc, #4	; (adr r2, 800a43c <USBD_Get_USB_Status+0x1c>)
 800a436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a43a:	bf00      	nop
 800a43c:	0800a44d 	.word	0x0800a44d
 800a440:	0800a453 	.word	0x0800a453
 800a444:	0800a459 	.word	0x0800a459
 800a448:	0800a45f 	.word	0x0800a45f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a44c:	2300      	movs	r3, #0
 800a44e:	73fb      	strb	r3, [r7, #15]
    break;
 800a450:	e00b      	b.n	800a46a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a452:	2303      	movs	r3, #3
 800a454:	73fb      	strb	r3, [r7, #15]
    break;
 800a456:	e008      	b.n	800a46a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a458:	2301      	movs	r3, #1
 800a45a:	73fb      	strb	r3, [r7, #15]
    break;
 800a45c:	e005      	b.n	800a46a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a45e:	2303      	movs	r3, #3
 800a460:	73fb      	strb	r3, [r7, #15]
    break;
 800a462:	e002      	b.n	800a46a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a464:	2303      	movs	r3, #3
 800a466:	73fb      	strb	r3, [r7, #15]
    break;
 800a468:	bf00      	nop
  }
  return usb_status;
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3714      	adds	r7, #20
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <__libc_init_array>:
 800a478:	b570      	push	{r4, r5, r6, lr}
 800a47a:	4d0d      	ldr	r5, [pc, #52]	; (800a4b0 <__libc_init_array+0x38>)
 800a47c:	4c0d      	ldr	r4, [pc, #52]	; (800a4b4 <__libc_init_array+0x3c>)
 800a47e:	1b64      	subs	r4, r4, r5
 800a480:	10a4      	asrs	r4, r4, #2
 800a482:	2600      	movs	r6, #0
 800a484:	42a6      	cmp	r6, r4
 800a486:	d109      	bne.n	800a49c <__libc_init_array+0x24>
 800a488:	4d0b      	ldr	r5, [pc, #44]	; (800a4b8 <__libc_init_array+0x40>)
 800a48a:	4c0c      	ldr	r4, [pc, #48]	; (800a4bc <__libc_init_array+0x44>)
 800a48c:	f000 f834 	bl	800a4f8 <_init>
 800a490:	1b64      	subs	r4, r4, r5
 800a492:	10a4      	asrs	r4, r4, #2
 800a494:	2600      	movs	r6, #0
 800a496:	42a6      	cmp	r6, r4
 800a498:	d105      	bne.n	800a4a6 <__libc_init_array+0x2e>
 800a49a:	bd70      	pop	{r4, r5, r6, pc}
 800a49c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4a0:	4798      	blx	r3
 800a4a2:	3601      	adds	r6, #1
 800a4a4:	e7ee      	b.n	800a484 <__libc_init_array+0xc>
 800a4a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4aa:	4798      	blx	r3
 800a4ac:	3601      	adds	r6, #1
 800a4ae:	e7f2      	b.n	800a496 <__libc_init_array+0x1e>
 800a4b0:	0800ccac 	.word	0x0800ccac
 800a4b4:	0800ccac 	.word	0x0800ccac
 800a4b8:	0800ccac 	.word	0x0800ccac
 800a4bc:	0800ccb0 	.word	0x0800ccb0

0800a4c0 <memset>:
 800a4c0:	4402      	add	r2, r0
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d100      	bne.n	800a4ca <memset+0xa>
 800a4c8:	4770      	bx	lr
 800a4ca:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ce:	e7f9      	b.n	800a4c4 <memset+0x4>

0800a4d0 <strncmp>:
 800a4d0:	b510      	push	{r4, lr}
 800a4d2:	b17a      	cbz	r2, 800a4f4 <strncmp+0x24>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	3901      	subs	r1, #1
 800a4d8:	1884      	adds	r4, r0, r2
 800a4da:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a4de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a4e2:	4290      	cmp	r0, r2
 800a4e4:	d101      	bne.n	800a4ea <strncmp+0x1a>
 800a4e6:	42a3      	cmp	r3, r4
 800a4e8:	d101      	bne.n	800a4ee <strncmp+0x1e>
 800a4ea:	1a80      	subs	r0, r0, r2
 800a4ec:	bd10      	pop	{r4, pc}
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	d1f3      	bne.n	800a4da <strncmp+0xa>
 800a4f2:	e7fa      	b.n	800a4ea <strncmp+0x1a>
 800a4f4:	4610      	mov	r0, r2
 800a4f6:	e7f9      	b.n	800a4ec <strncmp+0x1c>

0800a4f8 <_init>:
 800a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fa:	bf00      	nop
 800a4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4fe:	bc08      	pop	{r3}
 800a500:	469e      	mov	lr, r3
 800a502:	4770      	bx	lr

0800a504 <_fini>:
 800a504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a506:	bf00      	nop
 800a508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a50a:	bc08      	pop	{r3}
 800a50c:	469e      	mov	lr, r3
 800a50e:	4770      	bx	lr
