Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  1 19:38:59 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.539        0.000                      0                 2789        0.055        0.000                      0                 2789        3.000        0.000                       0                  1502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
GCLK                    {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM  {0.000 4.000}        8.000           125.000         
  clkfbout_LCLK_MMCM    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM        1.539        0.000                      0                 2787        0.055        0.000                      0                 2787        3.500        0.000                       0                  1498  
  clkfbout_LCLK_MMCM                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        2.491        0.000                      0                    2        1.168        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.280ns (37.474%)  route 3.804ns (62.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6.530 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.847     5.327    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.604     6.530    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[1]/C
                         clock pessimism              0.576     7.106    
                         clock uncertainty           -0.072     7.034    
    SLICE_X98Y83         FDRE (Setup_fdre_C_CE)      -0.169     6.865    DAC_SPI/SERIAL_TX_0/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.280ns (37.474%)  route 3.804ns (62.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6.530 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.847     5.327    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.604     6.530    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[2]/C
                         clock pessimism              0.576     7.106    
                         clock uncertainty           -0.072     7.034    
    SLICE_X98Y83         FDRE (Setup_fdre_C_CE)      -0.169     6.865    DAC_SPI/SERIAL_TX_0/sr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.280ns (37.474%)  route 3.804ns (62.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6.530 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.847     5.327    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.604     6.530    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X98Y83         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[3]/C
                         clock pessimism              0.576     7.106    
                         clock uncertainty           -0.072     7.034    
    SLICE_X98Y83         FDRE (Setup_fdre_C_CE)      -0.169     6.865    DAC_SPI/SERIAL_TX_0/sr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.280ns (38.073%)  route 3.708ns (61.927%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 6.529 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.751     5.231    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.603     6.529    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[20]/C
                         clock pessimism              0.576     7.105    
                         clock uncertainty           -0.072     7.033    
    SLICE_X101Y82        FDRE (Setup_fdre_C_CE)      -0.205     6.828    DAC_SPI/SERIAL_TX_0/sr_reg[20]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.280ns (38.073%)  route 3.708ns (61.927%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 6.529 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.751     5.231    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.603     6.529    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[21]/C
                         clock pessimism              0.576     7.105    
                         clock uncertainty           -0.072     7.033    
    SLICE_X101Y82        FDRE (Setup_fdre_C_CE)      -0.205     6.828    DAC_SPI/SERIAL_TX_0/sr_reg[21]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.280ns (38.073%)  route 3.708ns (61.927%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 6.529 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.751     5.231    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.603     6.529    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X101Y82        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[22]/C
                         clock pessimism              0.576     7.105    
                         clock uncertainty           -0.072     7.033    
    SLICE_X101Y82        FDRE (Setup_fdre_C_CE)      -0.205     6.828    DAC_SPI/SERIAL_TX_0/sr_reg[22]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 2.280ns (38.364%)  route 3.663ns (61.636%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 6.531 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.706     5.186    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.605     6.531    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X101Y84        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[5]/C
                         clock pessimism              0.576     7.107    
                         clock uncertainty           -0.072     7.035    
    SLICE_X101Y84        FDRE (Setup_fdre_C_CE)      -0.205     6.830    DAC_SPI/SERIAL_TX_0/sr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 2.280ns (38.364%)  route 3.663ns (61.636%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 6.531 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.706     5.186    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.605     6.531    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X101Y84        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/C
                         clock pessimism              0.576     7.107    
                         clock uncertainty           -0.072     7.035    
    SLICE_X101Y84        FDRE (Setup_fdre_C_CE)      -0.205     6.830    DAC_SPI/SERIAL_TX_0/sr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 2.280ns (38.363%)  route 3.663ns (61.637%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 6.531 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.706     5.186    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X98Y84         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.605     6.531    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X98Y84         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[0]/C
                         clock pessimism              0.576     7.107    
                         clock uncertainty           -0.072     7.035    
    SLICE_X98Y84         FDRE (Setup_fdre_C_CE)      -0.169     6.866    DAC_SPI/SERIAL_TX_0/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 2.280ns (38.363%)  route 3.663ns (61.637%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 6.531 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.854    -0.758    DAC_SPI/clk_125MHz
    SLICE_X107Y69        FDCE                                         r  DAC_SPI/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.339 r  DAC_SPI/cnt_reg[3]/Q
                         net (fo=7, routed)           1.132     0.793    DAC_SPI/SERIAL_CK_0/Q[3]
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.324     1.117 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.828     1.945    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.332     2.277 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.277    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.827 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.827    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.941 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.941    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.169 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.998     4.167    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X102Y86        LUT3 (Prop_lut3_I1_O)        0.313     4.480 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.706     5.186    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X98Y84         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.605     6.531    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X98Y84         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[4]/C
                         clock pessimism              0.576     7.107    
                         clock uncertainty           -0.072     7.035    
    SLICE_X98Y84         FDRE (Setup_fdre_C_CE)      -0.169     6.866    DAC_SPI/SERIAL_TX_0/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  1.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.028 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.028    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_7
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.015 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.015    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_5
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.993%)  route 0.257ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.604    -0.575    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X90Y85         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  CUPPA_0/CRSM_0/y_wr_data_reg[6]/Q
                         net (fo=6, routed)           0.257    -0.154    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y16         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.913    -0.771    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    -0.519    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.223    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DIG_SPI/IILC_MISO_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.586    -0.593    DIG_SPI/IILC_MISO_0/clk_125MHz
    SLICE_X88Y99         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  DIG_SPI/IILC_MISO_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.173    -0.278    DIG_SPI/IILC_MISO_0/cnt_reg[19]
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  DIG_SPI/IILC_MISO_0/cnt[16]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.233    DIG_SPI/IILC_MISO_0/cnt[16]_i_2__3_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.118 r  DIG_SPI/IILC_MISO_0/cnt_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.118    DIG_SPI/IILC_MISO_0/cnt_reg[16]_i_1__3_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  DIG_SPI/IILC_MISO_0/cnt_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.064    DIG_SPI/IILC_MISO_0/cnt_reg[20]_i_1__3_n_7
    SLICE_X88Y100        FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.942    -0.743    DIG_SPI/IILC_MISO_0/clk_125MHz
    SLICE_X88Y100        FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[20]/C
                         clock pessimism              0.502    -0.241    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.105    -0.136    DIG_SPI/IILC_MISO_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DIG_SPI/IILC_MISO_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.586    -0.593    DIG_SPI/IILC_MISO_0/clk_125MHz
    SLICE_X88Y99         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  DIG_SPI/IILC_MISO_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.173    -0.278    DIG_SPI/IILC_MISO_0/cnt_reg[19]
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  DIG_SPI/IILC_MISO_0/cnt[16]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.233    DIG_SPI/IILC_MISO_0/cnt[16]_i_2__3_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.118 r  DIG_SPI/IILC_MISO_0/cnt_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.118    DIG_SPI/IILC_MISO_0/cnt_reg[16]_i_1__3_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  DIG_SPI/IILC_MISO_0/cnt_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.053    DIG_SPI/IILC_MISO_0/cnt_reg[20]_i_1__3_n_5
    SLICE_X88Y100        FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.942    -0.743    DIG_SPI/IILC_MISO_0/clk_125MHz
    SLICE_X88Y100        FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[22]/C
                         clock pessimism              0.502    -0.241    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.105    -0.136    DIG_SPI/IILC_MISO_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.008 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.008    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_6
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.010 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.010    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_4
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.041 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.041    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.012 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_7
    SLICE_X96Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.791%)  route 0.294ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.604    -0.575    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X90Y85         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  CUPPA_0/CRSM_0/y_wr_data_reg[14]/Q
                         net (fo=5, routed)           0.294    -0.116    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X4Y16         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.913    -0.771    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    -0.519    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.223    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.610    -0.569    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.122 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.122    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.082 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.081    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.041 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.041    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.025 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_5
    SLICE_X96Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.083    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y16     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y18     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y18     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y16     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X86Y86     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X85Y85     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y86     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y86     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y85     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y85     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y77    DAC_SPI/IILC_MOSI_0/i_dy_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y77    DAC_SPI/IILC_MOSI_0/i_dy_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X87Y85     CUPPA_0/CRSM_0/NEDGE_0/ff_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X87Y85     CUPPA_0/CRSM_0/NEDGE_0/ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y85     CUPPA_0/CRSM_0/busy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y85     CUPPA_0/CRSM_0/busy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y85     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y86     CUPPA_0/CRSM_0/FSM_sequential_i_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y86     CUPPA_0/CRSM_0/FSM_sequential_i_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X90Y96     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y97     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y103    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y103    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y77    DAC_SPI/IILC_MOSI_0/i_dy_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y77    DAC_SPI/IILC_MOSI_0/i_dy_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y71    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.890ns (19.297%)  route 3.722ns (80.703%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 6.471 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.979    -0.633    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y103        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.115 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.981     0.867    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X97Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.991 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.507     1.497    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X97Y104        LUT5 (Prop_lut5_I4_O)        0.124     1.621 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.747     2.369    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X97Y99         LUT5 (Prop_lut5_I2_O)        0.124     2.493 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.487     3.980    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X84Y87         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.545     6.471    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X84Y87         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.476     6.947    
                         clock uncertainty           -0.072     6.875    
    SLICE_X84Y87         FDCE (Recov_fdce_C_CLR)     -0.405     6.470    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.890ns (20.191%)  route 3.518ns (79.809%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.979    -0.633    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y103        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.115 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.981     0.867    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X97Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.991 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.507     1.497    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X97Y104        LUT5 (Prop_lut5_I4_O)        0.124     1.621 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.747     2.369    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X97Y99         LUT5 (Prop_lut5_I2_O)        0.124     2.493 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.282     3.775    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X89Y92         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.548     6.474    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X89Y92         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.476     6.950    
                         clock uncertainty           -0.072     6.878    
    SLICE_X89Y92         FDCE (Recov_fdce_C_CLR)     -0.405     6.473    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  2.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.254ns (20.595%)  route 0.979ns (79.405%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.692    -0.486    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/Q
                         net (fo=2, routed)           0.224    -0.098    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[15]
    SLICE_X95Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.053 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4/O
                         net (fo=1, routed)           0.149     0.096    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4_n_0
    SLICE_X97Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.141 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.606     0.747    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X89Y92         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.854    -0.831    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X89Y92         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.502    -0.329    
    SLICE_X89Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.254ns (19.291%)  route 1.063ns (80.709%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.692    -0.486    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X96Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[15]/Q
                         net (fo=2, routed)           0.224    -0.098    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[15]
    SLICE_X95Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.053 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4/O
                         net (fo=1, routed)           0.149     0.096    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4_n_0
    SLICE_X97Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.141 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.690     0.831    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X84Y87         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.850    -0.835    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X84Y87         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.502    -0.333    
    SLICE_X84Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.256    





