// Seed: 1451761239
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    input uwire id_4,
    output wor id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    output tri0 id_9,
    output wire id_10,
    output tri0 id_11,
    input uwire id_12,
    input supply0 id_13
    , id_15
);
  wire id_16 = id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    output tri1 id_4,
    input wand id_5,
    output tri id_6,
    output wand id_7,
    input wire id_8,
    output wire id_9,
    output tri0 id_10
);
  assign id_10 = {1 - 1'b0{(id_5)}};
  module_0(
      id_0, id_8, id_1, id_9, id_8, id_1, id_8, id_6, id_0, id_10, id_10, id_9, id_0, id_0
  );
endmodule
