; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_convolution_hardtanh_mean_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %12 = icmp slt i32 %11, 16, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 15, !dbg !12
  %15 = srem i32 %11, 4, !dbg !13
  %16 = shl i32 %11, 4, !dbg !14
  %17 = or disjoint i32 %16, %14, !dbg !15
  %18 = sext i32 %17 to i64, !dbg !16
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !16
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %19, i1 %12, i32 0, i1 %12) #5, !dbg !17
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %19, i1 %12, i32 0, i1 %12) #5, !dbg !17
  %22 = sext i32 %15 to i64, !dbg !18
  %23 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !18
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %12) #5, !dbg !19
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %12) #5, !dbg !19
  %26 = getelementptr float, ptr addrspace(1) %3, i64 %22, !dbg !20
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %12) #5, !dbg !21
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %12) #5, !dbg !21
  %29 = getelementptr float, ptr addrspace(1) %4, i64 %22, !dbg !22
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %12) #5, !dbg !23
  %31 = bitcast i32 %30 to float, !dbg !23
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %12) #5, !dbg !23
  %33 = bitcast i32 %32 to float, !dbg !23
  %34 = getelementptr float, ptr addrspace(1) %5, i64 %22, !dbg !24
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %12) #5, !dbg !25
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %12) #5, !dbg !25
  %37 = getelementptr float, ptr addrspace(1) %6, i64 %22, !dbg !26
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %12) #5, !dbg !27
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %12) #5, !dbg !27
  %40 = fadd float %31, 0x3EE4F8B580000000, !dbg !28
  %41 = fadd float %33, 0x3EE4F8B580000000, !dbg !28
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !29
  %.not.i = icmp eq i32 %42, 0, !dbg !29
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !29
  %.not1.i = icmp eq i32 %43, 0, !dbg !29
  br i1 %.not.i, label %49, label %44, !dbg !29

44:                                               ; preds = %10
  br i1 %.not1.i, label %47, label %45, !dbg !29

45:                                               ; preds = %44
  %46 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %40) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

47:                                               ; preds = %44
  %48 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %40) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

49:                                               ; preds = %10
  br i1 %.not1.i, label %52, label %50, !dbg !29

50:                                               ; preds = %49
  %51 = tail call float @llvm.nvvm.sqrt.rn.f(float %40) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

52:                                               ; preds = %49
  %53 = tail call float @llvm.nvvm.sqrt.approx.f(float %40) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

__nv_sqrtf.exit:                                  ; preds = %45, %47, %50, %52
  %.0.i = phi float [ %46, %45 ], [ %48, %47 ], [ %51, %50 ], [ %53, %52 ], !dbg !29
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !29
  %.not.i2 = icmp eq i32 %54, 0, !dbg !29
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !29
  %.not1.i5 = icmp eq i32 %55, 0, !dbg !29
  br i1 %.not.i2, label %61, label %56, !dbg !29

56:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %59, label %57, !dbg !29

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %41) #5, !dbg !29
  br label %__nv_sqrtf.exit6, !dbg !29

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %41) #5, !dbg !29
  br label %__nv_sqrtf.exit6, !dbg !29

61:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %64, label %62, !dbg !29

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.f(float %41) #5, !dbg !29
  br label %__nv_sqrtf.exit6, !dbg !29

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.f(float %41) #5, !dbg !29
  br label %__nv_sqrtf.exit6, !dbg !29

__nv_sqrtf.exit6:                                 ; preds = %57, %59, %62, %64
  %.0.i4 = phi float [ %58, %57 ], [ %60, %59 ], [ %63, %62 ], [ %65, %64 ], !dbg !29
  %66 = bitcast i32 %21 to float, !dbg !17
  %67 = bitcast i32 %25 to float, !dbg !19
  %68 = fadd float %66, %67, !dbg !30
  %69 = bitcast i32 %28 to float, !dbg !21
  %70 = fsub float %68, %69, !dbg !31
  %71 = bitcast i32 %20 to float, !dbg !17
  %72 = bitcast i32 %24 to float, !dbg !19
  %73 = fadd float %71, %72, !dbg !30
  %74 = bitcast i32 %27 to float, !dbg !21
  %75 = fsub float %73, %74, !dbg !31
  %76 = bitcast i32 %39 to float, !dbg !27
  %77 = bitcast i32 %38 to float, !dbg !27
  %78 = bitcast i32 %36 to float, !dbg !25
  %79 = bitcast i32 %35 to float, !dbg !25
  %80 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #5, !dbg !32
  %81 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i4) #5, !dbg !32
  %82 = fmul float %75, %80, !dbg !33
  %83 = fmul float %70, %81, !dbg !33
  %84 = fmul float %82, %79, !dbg !34
  %85 = fmul float %83, %78, !dbg !34
  %86 = fadd float %84, %77, !dbg !35
  %87 = fadd float %85, %76, !dbg !35
  %.inv = fcmp ole float %86, 0.000000e+00, !dbg !36
  %88 = select i1 %.inv, float 0.000000e+00, float %86, !dbg !36
  %.inv1 = fcmp ole float %87, 0.000000e+00, !dbg !36
  %89 = select i1 %.inv1, float 0.000000e+00, float %87, !dbg !36
  %90 = fcmp olt float %88, 6.000000e+00, !dbg !40
  %91 = fcmp olt float %89, 6.000000e+00, !dbg !40
  %92 = fcmp uno float %88, 0.000000e+00, !dbg !42
  %93 = fcmp uno float %89, 0.000000e+00, !dbg !42
  %94 = or i1 %90, %92, !dbg !43
  %95 = or i1 %91, %93, !dbg !43
  %96 = select i1 %94, float %88, float 6.000000e+00, !dbg !44
  %97 = select i1 %12, float %96, float 0.000000e+00, !dbg !45
  %98 = bitcast float %97 to i32, !dbg !46
  %99 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %98, i32 8, i32 31), !dbg !46
  %100 = bitcast i32 %99 to float, !dbg !46
  %101 = fadd float %97, %100, !dbg !50
  %102 = bitcast float %101 to i32, !dbg !46
  %103 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %102, i32 4, i32 31), !dbg !46
  %104 = bitcast i32 %103 to float, !dbg !46
  %105 = fadd float %101, %104, !dbg !50
  %106 = bitcast float %105 to i32, !dbg !46
  %107 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %106, i32 2, i32 31), !dbg !46
  %108 = bitcast i32 %107 to float, !dbg !46
  %109 = fadd float %105, %108, !dbg !50
  %110 = bitcast float %109 to i32, !dbg !46
  %111 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %110, i32 1, i32 31), !dbg !46
  %112 = bitcast i32 %111 to float, !dbg !46
  %113 = fadd float %109, %112, !dbg !50
  %114 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %113, float 1.600000e+01) #5, !dbg !52
  %115 = and i32 %13, 48, !dbg !53
  %116 = icmp eq i32 %115, 0, !dbg !53
  %117 = bitcast float %68 to i32, !dbg !53
  %118 = and i1 %116, %12, !dbg !53
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %117, ptr addrspace(1) %19, i1 %118) #5, !dbg !53
  %119 = getelementptr float, ptr addrspace(1) %7, i64 %18, !dbg !54
  %120 = bitcast float %89 to i32, !dbg !55
  %121 = select i1 %95, i32 %120, i32 1086324736, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %121, ptr addrspace(1) %119, i1 %118) #5, !dbg !55
  tail call void @llvm.nvvm.barrier0(), !dbg !56
  %122 = sext i32 %11 to i64, !dbg !57
  %123 = getelementptr float, ptr addrspace(1) %1, i64 %122, !dbg !57
  %urem = and i32 %13, 63, !dbg !58
  %124 = icmp eq i32 %urem, 0, !dbg !58
  %125 = bitcast float %114 to i32, !dbg !58
  %126 = and i1 %124, %12, !dbg !58
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %125, ptr addrspace(1) %123, i1 %126) #5, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvphim2xw2ho445vdihgksg56qisdp5a4zqinjdu6i2xv76thmk6.py", directory: "inductor_cache/vp")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_convolution_hardtanh_mean_3, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_convolution_hardtanh_mean_3, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_convolution_hardtanh_mean_3", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_convolution_hardtanh_mean_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 42, scope: !7)
!15 = !DILocation(line: 32, column: 39, scope: !7)
!16 = !DILocation(line: 32, column: 34, scope: !7)
!17 = !DILocation(line: 32, column: 47, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 34, column: 30, scope: !7)
!21 = !DILocation(line: 34, column: 35, scope: !7)
!22 = !DILocation(line: 35, column: 30, scope: !7)
!23 = !DILocation(line: 35, column: 35, scope: !7)
!24 = !DILocation(line: 36, column: 31, scope: !7)
!25 = !DILocation(line: 36, column: 36, scope: !7)
!26 = !DILocation(line: 37, column: 31, scope: !7)
!27 = !DILocation(line: 37, column: 36, scope: !7)
!28 = !DILocation(line: 41, column: 18, scope: !7)
!29 = !DILocation(line: 42, column: 26, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 44, column: 19, scope: !7)
!33 = !DILocation(line: 47, column: 19, scope: !7)
!34 = !DILocation(line: 48, column: 20, scope: !7)
!35 = !DILocation(line: 49, column: 20, scope: !7)
!36 = !DILocation(line: 121, column: 29, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!39 = !DILocation(line: 51, column: 42, scope: !7)
!40 = !DILocation(line: 110, column: 15, scope: !37, inlinedAt: !41)
!41 = !DILocation(line: 53, column: 42, scope: !7)
!42 = !DILocation(line: 112, column: 21, scope: !37, inlinedAt: !41)
!43 = !DILocation(line: 112, column: 16, scope: !37, inlinedAt: !41)
!44 = !DILocation(line: 113, column: 29, scope: !37, inlinedAt: !41)
!45 = !DILocation(line: 55, column: 35, scope: !7)
!46 = !DILocation(line: 267, column: 36, scope: !47, inlinedAt: !49)
!47 = distinct !DILexicalBlockFile(scope: !7, file: !48, discriminator: 0)
!48 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!49 = !DILocation(line: 56, column: 26, scope: !7)
!50 = !DILocation(line: 256, column: 15, scope: !51, inlinedAt: !49)
!51 = distinct !DILexicalBlockFile(scope: !47, file: !48, discriminator: 0)
!52 = !DILocation(line: 58, column: 20, scope: !7)
!53 = !DILocation(line: 59, column: 47, scope: !7)
!54 = !DILocation(line: 60, column: 25, scope: !7)
!55 = !DILocation(line: 60, column: 45, scope: !7)
!56 = !DILocation(line: 61, column: 4, scope: !7)
!57 = !DILocation(line: 62, column: 28, scope: !7)
!58 = !DILocation(line: 62, column: 40, scope: !7)
!59 = !DILocation(line: 62, column: 4, scope: !7)
