Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 29 18:58:19 2024
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_system_wrapper_control_sets_placed.rpt
| Design       : CPU_system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   179 |
|    Minimum number of control sets                        |   179 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   341 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   179 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             558 |          184 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             222 |           95 |
| Yes          | No                    | No                     |            2061 |          624 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             988 |          283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                       Enable Signal                                                                                       |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_640/E[0]                                                                                                                            |                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                   | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                        |                1 |              1 |         1.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter19_reg             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg                                                         |                1 |              3 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                     |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                              |                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                              |                3 |              4 |         1.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                          |                4 |              4 |         1.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                  |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0                                                      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_1_n_3                                                                                |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                 | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                        |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/bckgndId_read_reg_761_reg[1]_0                                                                                                                               |                2 |              4 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/E[0]                                                            | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                         | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                2 |              5 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/E[0]                                        | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                        | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                1 |              5 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/full_n_reg_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter2_hHatch_reg_13880110_out                    |                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter3_phi_ln1504_reg_14210                       |                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred617_state19_i_1_n_3                                                                 |                1 |              5 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/colorFormat_read_reg_781_reg[0]                                                                                                                              |                1 |              5 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_v_U/E[0]                                           |                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/entry_proc_U0/E[0]                                                                                                                  | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_1                                                        | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln1072_reg_4915_reg[0][0]                              |                2 |              6 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0                                                      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[5]_i_1_n_3                                                                                |                1 |              6 |         6.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/colorFormat_read_reg_781_reg[0]_0                                                                                                                            |                1 |              6 |         6.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                             | CPU_system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |         6.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter5_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter7_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter12_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgSinTableArray_ce0                                            |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter15_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgSinTableArray_9bit_0_ce0                                     |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter6_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter10_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter4_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter11_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter13_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter9_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter8_phi_ln1144_reg_14760                       |                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgTartanBarArray_U/DPtpgBarArray_ce0                           | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476[1]_i_1_n_3                                                 |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter18_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter16_phi_ln1144_reg_14760                      |                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3][0]                                             |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/E[0]                                                            |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                              |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                 | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_2[0]                                           |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_y_U/tpgBarSelYuv_y_ce0                             |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                          |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/bckgndId_read_reg_761_reg[1]                                                                                                                                 |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                         | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/r_reg_5145[7]_i_1_n_3                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_0                              | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_363115_out                                                            |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                          |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/rampVal_20                                                                                                         |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/rampVal_10                                                                                                         |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/full_n_reg_1                                                                                                                                                 |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/hdata0                                                                                                             |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                           | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2370_state21_reg_0[0]                          |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                              | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2320_state21_reg_0[0]                          |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2208_state20_reg_0[0]                          |                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_1[0]                                           |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                         | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_CS_fsm_state3                                                                                                   |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_4[0]                                           |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                            | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_0[0]                                           |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_6s_15ns_16_4_1_U39/CPU_system_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5_U/SS[0] |                1 |              8 |         8.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_8s_16s_16_4_1_U41/CPU_system_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/SS[0]   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                            | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/b_reg_5156[7]_i_1_n_3                                                                                |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/g_reg_5151[7]_i_1_n_3                                                                                |                4 |              8 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                              | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                |                3 |              9 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                5 |             10 |         2.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/grp_reg_ap_uint_10_s_fu_1707/E[0]                               | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln565_reg_4888_reg[0][0]                               |                3 |             10 |         3.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_3                                                        | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_0[0]                           |                2 |             10 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_0[9]_i_2_n_3                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/SR[0]                                                       |                3 |             10 |         3.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_3_0[9]_i_2_n_3                                           | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_1[0]                           |                3 |             10 |         3.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_2[9]_i_2_n_3                                             | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/and_ln1449_reg_4962_reg[0][0]                               |                2 |             10 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount                                                          | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg[0]                             |                2 |             10 |         5.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                |                4 |             10 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xBar_0[10]_i_2_n_3                                              | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/bckgndId_read_reg_761_reg[1][0]                             |                3 |             11 |         3.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                4 |             11 |         2.75 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0                               | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                                                                 |                3 |             12 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                            | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                      |                3 |             12 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/E[0]                                                                                                               | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                      | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                      |                3 |             12 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                              | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                       |                4 |             12 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_CS_fsm_state1                            |                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/j_fu_124[0]_i_2_n_3                         | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_NS_fsm1                                                                       |                4 |             13 |         3.25 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                             | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                          |                4 |             13 |         3.25 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgTartanBarArray_U/DPtpgBarArray_ce0                           |                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_0                              |                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_NS_fsm[2]                                                                                                       | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/push                                                                                                                                                    |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                 | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_3[0]                                           |                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_5[0]                                           |                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                 | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0                                                   | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/push                                                                                                                                                    |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter7_phi_ln1144_reg_14760                       | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                      |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                            | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132                                                        | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/empty_n_reg                                                 |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/zonePlateVDelta[0]_i_1_n_3                                      |                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                          | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                              | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_enable_reg_pp0_iter5_reg_0[0]                                |                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                 | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                 |                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                          | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                         | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                 | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                          | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                           | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                             | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                         | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                      | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/x_fu_476               | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                   |                5 |             16 |         3.20 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/ap_CS_fsm_state2                                                                                                   |                                                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                 |                                                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                      | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                  |                6 |             17 |         2.83 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                   |                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                   | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                6 |             21 |         3.50 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/push_0                                                          |                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                         |                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/entry_proc_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg[0]                                                                             | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/push_0                                                          |                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                         |                                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                        | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                5 |             24 |         4.80 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                7 |             24 |         3.43 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/grp_reg_ap_uint_10_s_fu_1707/ap_ce_reg                          |                                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                                                                |                7 |             28 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_640/E[0]                                                                                                                            | CPU_system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_640/count_new_0_reg_432                                                                                                                                                  |                8 |             31 |         3.88 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry          | CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                9 |             31 |         3.44 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/count0                                                                                                                                                          |                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140 |                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_640/count_new_0_reg_432                                                                                                             | CPU_system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_640/s                                                                                                                                                                    |                8 |             32 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           | CPU_system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                    |               14 |             32 |         2.29 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_CS_fsm_reg[3]_0[0]                                           |                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_CS_fsm_reg[3]_1[0]                                           |                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                     | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/bSerie0                                                         |                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_condition_226                                                |                                                                                                                                                                                                                                |               13 |             34 |         2.62 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter19_reg             |                                                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                            |                                                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/Q[1]                                                                                                               |                                                                                                                                                                                                                                |               17 |             49 |         2.88 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                     |                                                                                                                                                                                                                                |               19 |             53 |         2.79 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG | CPU_system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                      | CPU_system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                      |               22 |             54 |         2.45 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/entry_proc_U0/push                                                                                                                  |                                                                                                                                                                                                                                |               11 |             88 |         8.00 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           | CPU_system_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |               44 |            103 |         2.34 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/push                                                                                                               |                                                                                                                                                                                                                                |               51 |            139 |         2.73 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgForeground_U0/push                                                                                                               |                                                                                                                                                                                                                                |               50 |            197 |         3.94 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/ap_CS_fsm_state3                                                                                                                                                |                                                                                                                                                                                                                                |               63 |            208 |         3.30 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                           |                                                                                                                                                                                                                                |               70 |            240 |         3.43 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                           |                                                                                                                                                                                                                                |              115 |            319 |         2.77 |
|  CPU_system_i/processing_system7_0/inst/FCLK_CLK0      | CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                             |                                                                                                                                                                                                                                |              129 |            516 |         4.00 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


