
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102234                       # Number of seconds simulated
sim_ticks                                102233985561                       # Number of ticks simulated
final_tick                               630310695063                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116461                       # Simulator instruction rate (inst/s)
host_op_rate                                   147093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5426967                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886980                       # Number of bytes of host memory used
host_seconds                                 18838.14                       # Real time elapsed on the host
sim_insts                                  2193914031                       # Number of instructions simulated
sim_ops                                    2770961138                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3385472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4703616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8092544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2477696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2477696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        26449                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        36747                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63223                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19357                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19357                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33114937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46008340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                79157082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24235542                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24235542                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24235542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33114937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46008340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103392624                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245165434                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21494655                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426183                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1976483                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8762895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142641                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333154                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93548                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186248707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119843803                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21494655                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10475795                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26379346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023253                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5643244                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11505455                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1974455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222292568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.662185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.020442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195913222     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836484      0.83%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3339030      1.50%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3087525      1.39%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964390      0.88%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616394      0.73%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924035      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          953922      0.43%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657566      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222292568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087674                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.488828                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184337167                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7571610                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26316305                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46477                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4021008                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731542                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147103836                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4021008                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184810191                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1271326                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5204580                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25861784                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123678                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146981569                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        196628                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208488407                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684667906                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684667906                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36783885                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4121097                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13861342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7182220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82444                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1605587                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146025882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137929412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116196                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21967996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46187339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222292568                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.620486                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294628                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162807020     73.24%     73.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25181392     11.33%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13547667      6.09%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6868395      3.09%     93.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8179993      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2644750      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2482111      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438807      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142433      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222292568                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416266     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143184     20.54%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137685     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115986881     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978403      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12787607      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159614      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137929412                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562597                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697135                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498964722                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168027898                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134951309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138626547                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269399                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2667921                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91192                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4021008                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         868231                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       115621                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146059699                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13861342                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7182220                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1055192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1099912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2155104                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135943280                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337191                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986131                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496651                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19191726                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159460                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.554496                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134951350                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134951309                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77868450                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216895806                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.550450                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22930644                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2001619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218271560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564111                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166418769     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869341     10.94%     87.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380633      5.67%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981546      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5463460      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835745      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058202      0.48%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938601      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325263      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218271560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325263                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362006274                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296140998                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22872866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.451654                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.451654                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407888                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407888                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611445693                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188853939                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135766229                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245165434                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19355490                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15824727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1883136                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7934740                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7596463                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1984139                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85520                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186332122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108733357                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19355490                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9580602                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22649219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5226950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7120954                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11414233                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1884760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219414629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.948466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196765410     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1088777      0.50%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1659078      0.76%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2263385      1.03%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2325875      1.06%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1943916      0.89%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1109953      0.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1624816      0.74%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10633419      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219414629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078949                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.443510                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184185470                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9285789                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22587236                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44030                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3312095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3194192                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133207320                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3312095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184709530                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1465718                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6494556                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22117081                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1315640                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133124868                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1762                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        304916                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1332                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184994973                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    619560689                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    619560689                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159916130                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25078815                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36705                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3813315                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12633619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6933276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123135                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1507343                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132943031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126099030                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24412                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15117507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35874870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219414629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264810                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166092080     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21743056      9.91%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11239220      5.12%     90.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8469871      3.86%     94.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6586270      3.00%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2645578      1.21%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1681678      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       850125      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       106751      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219414629                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22401     10.08%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81413     36.64%     46.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118371     53.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105645895     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1955720      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15611      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11601263      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6880541      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126099030                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514343                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222185                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471859280                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148097546                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124210306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126321215                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297761                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2080782                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169187                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3312095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1196689                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124468                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132979717                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12633619                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6933276                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21074                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2168817                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124388006                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10940185                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1711018                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17819311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17582798                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6879126                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507364                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124210518                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124210306                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71496399                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191514541                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506639                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373321                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93655316                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115105991                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17876038                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1914024                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216102534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532645                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169046159     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23200182     10.74%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8818753      4.08%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4254659      1.97%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3520935      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2106825      0.97%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1782879      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       787949      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2584193      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216102534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93655316                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115105991                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17316926                       # Number of memory references committed
system.switch_cpus1.commit.loads             10552837                       # Number of loads committed
system.switch_cpus1.commit.membars              15612                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16508608                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103752649                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2348619                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2584193                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346500370                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          269276363                       # The number of ROB writes
system.switch_cpus1.timesIdled                2909243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25750805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93655316                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115105991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93655316                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.617742                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.617742                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.382009                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.382009                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560630827                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172346721                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123990772                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31224                       # number of misc regfile writes
system.l20.replacements                         26629                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21292                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27141                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.784496                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.264759                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.179068                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   498.580505                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             6.975668                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.973790                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.013624                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        12486                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  12486                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8305                       # number of Writeback hits
system.l20.Writeback_hits::total                 8305                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        12486                       # number of demand (read+write) hits
system.l20.demand_hits::total                   12486                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        12486                       # number of overall hits
system.l20.overall_hits::total                  12486                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        26449                       # number of ReadReq misses
system.l20.ReadReq_misses::total                26463                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        26449                       # number of demand (read+write) misses
system.l20.demand_misses::total                 26463                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        26449                       # number of overall misses
system.l20.overall_misses::total                26463                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2525327                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5392975331                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5395500658                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2525327                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5392975331                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5395500658                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2525327                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5392975331                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5395500658                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38935                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38949                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8305                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8305                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38935                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38949                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38935                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38949                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.679312                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.679427                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.679312                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.679427                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.679312                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.679427                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 180380.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203900.916140                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203888.472887                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 180380.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203900.916140                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203888.472887                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 180380.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203900.916140                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203888.472887                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6841                       # number of writebacks
system.l20.writebacks::total                     6841                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        26449                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           26463                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        26449                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            26463                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        26449                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           26463                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1688127                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3806876474                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3808564601                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1688127                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3806876474                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3808564601                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1688127                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3806876474                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3808564601                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.679312                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.679427                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.679312                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.679427                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.679312                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.679427                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120580.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143932.718590                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143920.364320                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120580.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143932.718590                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143920.364320                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120580.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143932.718590                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143920.364320                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         37123                       # number of replacements
system.l21.tagsinuse                       511.995708                       # Cycle average of tags in use
system.l21.total_refs                           27611                       # Total number of references to valid blocks.
system.l21.sampled_refs                         37635                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.733652                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.542244                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.129698                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   499.266313                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             4.057453                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016684                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000253                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.975130                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.007925                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        12496                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  12496                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15006                       # number of Writeback hits
system.l21.Writeback_hits::total                15006                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        12496                       # number of demand (read+write) hits
system.l21.demand_hits::total                   12496                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        12496                       # number of overall hits
system.l21.overall_hits::total                  12496                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        36744                       # number of ReadReq misses
system.l21.ReadReq_misses::total                36757                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        36747                       # number of demand (read+write) misses
system.l21.demand_misses::total                 36760                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        36747                       # number of overall misses
system.l21.overall_misses::total                36760                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2527879                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7459586892                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7462114771                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       559852                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       559852                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2527879                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7460146744                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7462674623                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2527879                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7460146744                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7462674623                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49240                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49253                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15006                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15006                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49243                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49256                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49243                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49256                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.746223                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.746290                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.746238                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.746305                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.746238                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.746305                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 194452.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203015.101568                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203012.073102                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 186617.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 186617.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 194452.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203013.762865                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203010.735120                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 194452.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203013.762865                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203010.735120                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               12516                       # number of writebacks
system.l21.writebacks::total                    12516                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        36744                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           36757                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        36747                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            36760                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        36747                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           36760                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1745374                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5247874117                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5249619491                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       379124                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       379124                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1745374                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5248253241                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5249998615                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1745374                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5248253241                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5249998615                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.746223                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.746290                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.746238                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.746305                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.746238                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.746305                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134259.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142822.613678                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142819.585140                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 126374.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 126374.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 134259.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142821.270879                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142818.243063                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 134259.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142821.270879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142818.243063                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997047                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011513090                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184693.498920                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997047                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11505439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11505439                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11505439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11505439                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11505439                       # number of overall hits
system.cpu0.icache.overall_hits::total       11505439                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3071278                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3071278                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3071278                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3071278                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3071278                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3071278                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11505455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11505455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11505455                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11505455                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11505455                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11505455                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191954.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191954.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191954.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191954.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191954.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191954.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2641527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2641527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2641527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2641527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2641527                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2641527                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188680.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188680.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188680.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188680.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188680.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188680.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38935                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085493                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39191                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.879921                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.583431                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.416569                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908529                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091471                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268261                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268261                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327163                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117470                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117470                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117470                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117470                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117470                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21029227068                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21029227068                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21029227068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21029227068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21029227068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21029227068                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9385731                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9385731                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16444633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16444633                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16444633                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16444633                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012516                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012516                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 179017.851945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 179017.851945                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 179017.851945                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 179017.851945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 179017.851945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 179017.851945                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8305                       # number of writebacks
system.cpu0.dcache.writebacks::total             8305                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78535                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78535                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78535                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78535                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38935                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6430910542                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6430910542                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6430910542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6430910542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6430910542                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6430910542                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165170.426146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165170.426146                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165170.426146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165170.426146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165170.426146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165170.426146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997261                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011680551                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052090.367140                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997261                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11414217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11414217                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11414217                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11414217                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11414217                       # number of overall hits
system.cpu1.icache.overall_hits::total       11414217                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3175667                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3175667                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3175667                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3175667                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3175667                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3175667                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11414233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11414233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11414233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11414233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11414233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11414233                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 198479.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 198479.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 198479.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 198479.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 198479.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 198479.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2635988                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2635988                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2635988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2635988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2635988                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2635988                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202768.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 202768.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 202768.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 202768.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 202768.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 202768.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170874792                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3452.085739                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.241902                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.758098                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911101                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088899                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8025089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8025089                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6729150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6729150                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15612                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14754239                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14754239                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14754239                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14754239                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139913                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139913                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2765                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2765                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142678                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142678                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142678                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142678                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26162163664                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26162163664                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    496973354                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    496973354                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26659137018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26659137018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26659137018                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26659137018                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8165002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8165002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6731915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6731915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15612                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15612                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14896917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14896917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14896917                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14896917                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017136                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009578                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186988.797781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186988.797781                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179737.198553                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179737.198553                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186848.266853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186848.266853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186848.266853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186848.266853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       867626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 144604.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15006                       # number of writebacks
system.cpu1.dcache.writebacks::total            15006                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90673                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90673                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2762                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2762                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93435                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93435                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49240                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8599144322                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8599144322                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       584752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       584752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8599729074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8599729074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8599729074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8599729074                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003306                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003306                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003306                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003306                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174637.374533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174637.374533                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 194917.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 194917.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 174638.610036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 174638.610036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 174638.610036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 174638.610036                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
