

================================================================
== Vitis HLS Report for 'SABR_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Thu Jan  9 21:43:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      271|      271|  2.168 us|  2.168 us|  202|  202|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |      269|      269|        72|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   660|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      0|   135|    -|
|Register         |        -|   -|    657|    32|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    657|   827|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       20|  20|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|      4|    10|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln12_fu_184_p2                       |         +|   0|  0|   14|           7|           1|
    |add_ln13_fu_214_p2                       |         +|   0|  0|   67|          60|          60|
    |add_ln14_fu_220_p2                       |         +|   0|  0|   67|          60|          60|
    |ap_block_pp0_stage0_11001_grp2           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp3           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp5           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp4           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp6           |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io_grp2                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io_grp3                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io_grp4                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state71_pp0_stage0_iter35_grp5  |       and|   0|  0|    2|           1|           1|
    |ap_block_state72_pp0_stage1_iter35_grp6  |       and|   0|  0|    2|           1|           1|
    |ap_condition_341                         |       and|   0|  0|    2|           1|           1|
    |ap_condition_353                         |       and|   0|  0|    2|           1|           1|
    |ap_condition_842                         |       and|   0|  0|    2|           1|           1|
    |ap_condition_847                         |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op104_writereq_state2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln12_fu_178_p2                      |      icmp|   0|  0|   14|           7|           6|
    |icmp_ln13_fu_208_p2                      |      icmp|   0|  0|   10|           2|           2|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001                |        or|   0|  0|    2|           1|           1|
    |select_ln13_fu_252_p3                    |    select|   0|  0|  256|           1|           1|
    |select_ln14_fu_315_p3                    |    select|   0|  0|  192|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                    |          |   0|  0|  660|         158|         152|
    +-----------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_2     |   9|          2|    7|         14|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |m_axi_gmem_0_AWADDR      |  15|          3|   64|        192|
    |m_axi_gmem_0_WDATA       |  15|          3|  256|        768|
    |m_fu_92                  |   9|          2|    7|         14|
    |phi_ln13_fu_88           |   9|          2|  192|        384|
    |phi_ln14_fu_84           |   9|          2|  192|        384|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         29|  725|       1771|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |add_ln13_reg_370                           |   60|   0|   60|          0|
    |add_ln14_reg_375                           |   60|   0|   60|          0|
    |ap_CS_fsm                                  |    2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp5_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp4_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp6_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |    1|   0|    1|          0|
    |icmp_ln12_reg_360                          |    1|   0|    1|          0|
    |icmp_ln13_reg_364                          |    1|   0|    1|          0|
    |m_fu_92                                    |    7|   0|    7|          0|
    |phi_ln13_fu_88                             |  192|   0|  192|          0|
    |phi_ln14_fu_84                             |  192|   0|  192|          0|
    |icmp_ln13_reg_364                          |   64|  32|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  657|  32|  594|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_12_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|  256|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|  256|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|empty_75               |   in|   64|     ap_none|                       empty_75|        scalar|
|empty                  |   in|   64|     ap_none|                          empty|        scalar|
|sext_ln12              |   in|   59|     ap_none|                      sext_ln12|        scalar|
|trunc_ln12_1_cast      |   in|   59|     ap_none|              trunc_ln12_1_cast|        scalar|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

