# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  "v/jpeg_core.v",
  "v/jpeg_bitbuffer.v",
  "v/jpeg_dht_std_cx_ac.v",
  "v/jpeg_dht_std_cx_dc.v",
  "v/jpeg_dht_std_y_ac.v",
  "v/jpeg_dht_std_y_dc.v",
  "v/jpeg_dht.v",
  "v/jpeg_dqt.v",
  "v/jpeg_idct_fifo.v",
  "v/jpeg_idct_ram_dp.v",
  "v/jpeg_idct_ram.v",
  "v/jpeg_idct_transpose_ram.v",
  "v/jpeg_idct_transpose.v",
  "v/jpeg_idct_x.v",
  "v/jpeg_idct_y.v",
  "v/jpeg_idct.v",
  "v/jpeg_input.v",
  "v/jpeg_mcu_id.v",
  "v/jpeg_mcu_proc.v",
  "v/jpeg_output_cx_ram.v",
  "v/jpeg_output_fifo.v",
  "v/jpeg_output_y_ram.v",
  "v/jpeg_output.v",


  
  

  # TODO: Add any additional BSG files needed
  "${bsg_root}/bsg_misc/bsg_defines.v",


  

]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
