package naxriscv.fetch

import spinal.core._
import spinal.core.fiber._
import spinal.lib._
import spinal.lib.pipeline._

import scala.collection.mutable.ArrayBuffer
import naxriscv._
import naxriscv.Global._
import naxriscv.Frontend._
import naxriscv.Fetch._
import naxriscv.frontend.FrontendPlugin
import naxriscv.interfaces.{AddressTranslationService, JumpService, LockedImpl}
import naxriscv.prediction.FetchWordPrediction
import naxriscv.utilities.{Plugin, Service}
import spinal.lib.pipeline.Connection.M2S
import spinal.lib.pipeline.Stageable
import naxriscv.prediction.Prediction._

import scala.collection.mutable



class AlignerPlugin(var decodeCount : Int,
                    var inputAt : Int) extends Plugin with FetchPipelineRequirements{


  create config {
    Frontend.DECODE_COUNT.set(decodeCount)
    Fetch.INSTRUCTION_WIDTH.set(32)
  }

  override def stagesCountMin = inputAt + 1

  val lastWordContextSpec = mutable.LinkedHashSet[Stageable[_ <: Data]]()
  def addLastWordContext(key : Stageable[_ <: Data]*): Unit = lastWordContextSpec ++= key


  val firstWordContextSpec = mutable.LinkedHashSet[Stageable[_ <: Data]]()
  def addFirstWordContext(key : Stageable[_ <: Data]*): Unit = firstWordContextSpec ++= key

  def setSingleFetch(){ setup.singleFetch := True}

  val setup = create early new Area{
    val fetch = getService[FetchPlugin]
    val frontend = getService[FrontendPlugin]
    val jump = getService[JumpService]
    fetch.retain()
    frontend.retain()

    val s2m = fetch.pipeline.newStage()
    fetch.pipeline.connect(fetch.pipeline.stages.last, s2m)(spinal.lib.pipeline.Connection.S2M()) //spinal.lib.pipeline.Connection.QueueLowLatency(16)
    val sequenceJump = jump.createJumpInterface(JumpService.Priorities.ALIGNER) //We don't patch the history here, as it is a very sporadic case

    val input = s2m

    if(!isServiceAvailable[FetchWordPrediction]){
      val stage = fetch.getStage(inputAt-1)
      import stage._
      WORD_BRANCH_VALID := False //TODO instead of tidding it low, we should remove its usage conditionaly ? seems so painefull todo XD
      WORD_BRANCH_SLICE := 0
      WORD_BRANCH_PC_NEXT.assignDontCare()
    }

    val singleFetch = False
  }

  val MASK_BACK, MASK_FRONT = Stageable(Bits(FETCH_DATA_WIDTH/SLICE_WIDTH bits))
  val logic = create late new Area {
    val frontend = getService[FrontendPlugin]
    val fetch = getService[FetchPlugin]
    val input = setup.input
    val output = setup.frontend.pipeline.aligned

    import input._

    val ignoreInput = CombInit(input.isSelfRemoved) // This is to ensure we don't propagate stuff futher if the instruction cache has a cache miss on that instruction
    val isInputValid = input.isValid && !ignoreInput
    val sliceRange = (SLICE_RANGE_LOW + log2Up(SLICE_COUNT) - 1) downto SLICE_RANGE_LOW
    val maskGen = new Area {
      val maskStage = fetch.getStage(inputAt-1)
      import maskStage._
      MASK_FRONT := B((0 until SLICE_COUNT).map(i => B((1 << SLICE_COUNT) - (1 << i), SLICE_COUNT bits)).read(FETCH_PC(sliceRange)))
    }

    MASK_BACK  := B((0 until SLICE_COUNT).map(i => B((2 << i)-1, SLICE_COUNT bits)).read(WORD_BRANCH_SLICE))
    when(!WORD_BRANCH_VALID){ MASK_BACK.setAll() }

    val buffer = new Area {
      val data = Reg(WORD)
      val mask = Reg(MASK_FRONT) init (0)
      val pc   = Reg(PC())
      val fault = Reg(Bool())
      val fault_page = Reg(Bool())
      val branchValid = Reg(WORD_BRANCH_VALID())
      val branchSlice = Reg(WORD_BRANCH_SLICE())
      val branchPcNext = Reg(WORD_BRANCH_PC_NEXT())
      val wordContexts = lastWordContextSpec.map(Reg(_))
      val firstWordContexts = firstWordContextSpec.map(Reg(_))
    }

    val slices = new Area {
      val data = (WORD ## buffer.data).subdivideIn(SLICE_WIDTH bits)
      var carry = (isInputValid ? input(MASK_FRONT) | B(0)) ## buffer.mask //Which slice have valid data
      var remains = CombInit(carry)
      var used = B(0, SLICE_COUNT*2 bits)
    }

    val decoders = for (i <- 0 until SLICE_COUNT * 2) yield new Area {
      val rvc = RVC.get generate slices.data(i)(1 downto 0) =/= 3


      val usage = if(RVC) {
        def mask16 = B(1 << i, SLICE_COUNT*2 bits)
        def mask32 = B(3 << i, SLICE_COUNT*2 bits)
        if(i == SLICE_COUNT*2 - 1) mask16 else rvc ? mask16 | mask32
      } else {
        B(1 << i, SLICE_COUNT*2 bits)
      }

      val notEnoughData = RVC.get match {
        case true =>
          if(i == SLICE_COUNT * 2 - 1)
            !rvc
          else if(i == SLICE_COUNT - 1)
            !rvc && (!MASK_FRONT.lsb || !isInputValid)
          else
            False
        case false => False
      }


      val pastPrediction = if(i <= SLICE_COUNT) False else WORD_BRANCH_VALID && U(i - SLICE_COUNT) > WORD_BRANCH_SLICE //TODO may use MASK_BACK instead for timings ?
      val usable = !notEnoughData && !pastPrediction
    }

    //This ensure that the input word isn't cut by some bad prediction aliasing (prediction from another part of the programm that had the same hash)
    class PredictionSanity{
      val failure = Bool()
    }
    val predictionSanity = RVC.get match {
      case true => new PredictionSanity {
        val sliceMasks = (MASK_FRONT & MASK_BACK) ## buffer.mask
        var skip = False
        val skips = Bits(SLICE_COUNT * 2 bits)
        val errors = Bits(SLICE_COUNT * 2 bits)
        for (i <- 0 until SLICE_COUNT * 2) { //TODO optimize, could skip the first SLICE_COUNT entry if their results was stored in the buffer
          errors(i) := skip && !sliceMasks(i)
          skip = !skip && sliceMasks(i) && !decoders(i).rvc
          skips(i) := skip
        }

        val backMaskError = errors(SLICE_COUNT, SLICE_COUNT bits).orR // The prediction is cutting on of the non RVC instruction (doesn't check last slice)
        val partialFetchError = WORD_BRANCH_SLICE.andR && skip // The prediction is cutting the last slice non rvc instruction
        failure := isInputValid && WORD_BRANCH_VALID && (backMaskError || partialFetchError) //TODO check that it only set in the right cases (as it can silently produce false positive)

        when(backMaskError) {
          for (decoder <- decoders.drop(SLICE_COUNT)) {
            decoder.pastPrediction := False
          }
        }
      }
      case false => new PredictionSanity {
        failure := False
      }
    }

    val extractors = for (i <- 0 until DECODE_COUNT) yield new Area {
      val maskOh = OHMasking.firstV2(slices.carry.drop(i))
      val usage  = MuxOH.or(maskOh, decoders.drop(i).map(_.usage))
      val usable = MuxOH.or(maskOh, decoders.drop(i).map(_.usable))
      val rvc    = RVC.get generate MuxOH.or(maskOh, decoders.drop(i).map(_.rvc))
      val slice0 = MuxOH.or(maskOh, slices.data.drop(i))
      val slice1 = RVC.get generate MuxOH.or(maskOh.dropHigh(1), slices.data.drop(i + 1))
      val instruction = if(RVC) slice1 ## slice0 else slice0
      val valid = slices.carry.drop(i).orR && usable
      if(i != 0) valid clearWhen(setup.singleFetch)

      slices.used \= slices.used | usage
      slices.carry \= slices.carry & ~usage
      slices.remains \= slices.remains & ~(usage.andMask(valid))
      output(INSTRUCTION_ALIGNED,i) := instruction
      output(MASK_ALIGNED, i) := valid
      output(INSTRUCTION_SLICE_COUNT, i) := (if(RVC) U(!rvc) else U(0))

      val sliceLast = RVC.get match {
        case true => output(PC, i)(sliceRange) + U(!rvc)
        case false => output(PC, i)(sliceRange)
      }
      val bufferPredictionLast = buffer.branchSlice === sliceLast
      val inputPredictionLast  = WORD_BRANCH_SLICE === sliceLast
      val lastWord = maskOh.drop(SLICE_COUNT-i).orR
      if(RVC) lastWord.setWhen(!rvc && maskOh(SLICE_COUNT-i-1))

      when(lastWord) {
        output(ALIGNED_BRANCH_VALID, i)   := WORD_BRANCH_VALID && !predictionSanity.failure && inputPredictionLast
        output(ALIGNED_BRANCH_PC_NEXT, i) := WORD_BRANCH_PC_NEXT
        for(key <- lastWordContextSpec) output(key, i).assignFrom(input(key))
      } otherwise {
        output(ALIGNED_BRANCH_VALID, i)   := buffer.branchValid && bufferPredictionLast
        output(ALIGNED_BRANCH_PC_NEXT, i) := buffer.branchPcNext
        for((value, key) <- (buffer.wordContexts, lastWordContextSpec).zipped) output(key, i).assignFrom(value)
      }

      val sliceOffset = OHToUInt(maskOh << i)
      val firstWord = sliceOffset.msb
      val pcWord = Vec(buffer.pc, input(FETCH_PC)).read(U(firstWord))
      output(PC, i) := (pcWord >> sliceRange.high+1) @@ U(sliceOffset.dropHigh(1)) @@ U(0, SLICE_RANGE_LOW bits)

      when(firstWord){
        for(key <- firstWordContextSpec) output(key, i).assignFrom(input(key))
      } otherwise {
        for((value, key) <- (buffer.firstWordContexts, firstWordContextSpec).zipped) output(key, i).assignFrom(value)
      }

      output(FETCH_FAULT, i) := False
      output(FETCH_FAULT_PAGE, i).assignDontCare()
      output(FETCH_FAULT_SLICE, i).assignDontCare()
      when((firstWord || lastWord) && input(WORD_FAULT)){
        output(FETCH_FAULT, i) := True
        output(FETCH_FAULT_PAGE, i) := input(WORD_FAULT_PAGE)
        if(RVC) output(FETCH_FAULT_SLICE, i)(0) := !firstWord
      }
      when((!firstWord || !lastWord) && buffer.fault){
        output(FETCH_FAULT, i) := True
        output(FETCH_FAULT_PAGE, i) := buffer.fault_page
        if(RVC) output(FETCH_FAULT_SLICE, i)(0) := False
      }
    }

    val fireOutput = CombInit(output.isFireing)
    val fireInput = isInputValid && buffer.mask === 0 || fireOutput && slices.remains(0, SLICE_COUNT bits) === 0 //WARNING NEED RVC FIX this seems to not handle unaligned none RVC


    when(fireOutput){
      buffer.mask := slices.remains(0, SLICE_COUNT bits)
    }

    val postMask = MASK_BACK.orMask(predictionSanity.failure)
    when(fireInput){
      buffer.mask := (fireOutput ? slices.remains(SLICE_COUNT, SLICE_COUNT bits) otherwise MASK_FRONT) & postMask
      buffer.data := WORD
      buffer.pc   := FETCH_PC
      buffer.fault  := WORD_FAULT
      buffer.fault_page  := WORD_FAULT_PAGE
      buffer.branchValid  := WORD_BRANCH_VALID && !predictionSanity.failure
      buffer.branchSlice  := WORD_BRANCH_SLICE
      buffer.branchPcNext := WORD_BRANCH_PC_NEXT
      for((reg, key) <- (buffer.wordContexts, lastWordContextSpec).zipped) reg := key
      for((reg, key) <- (buffer.firstWordContexts, firstWordContextSpec).zipped) reg := key
    }

    val correctionSent = RegInit(False) setWhen(setup.sequenceJump.valid) clearWhen(input.isReady || input.isFlushed)
    fetch.getStage(inputAt-1).flushIt(predictionSanity.failure && !correctionSent) //It is ok ot access stage inputAt-1, as the s2m buffer will always expose the first cycle of a transaction while that transaction is also on its input
    setup.sequenceJump.valid := predictionSanity.failure && !correctionSent
    setup.sequenceJump.pc    := input(FETCH_PC_INC)

    output.valid := extractors.head.valid
    input.haltIt(!fireInput)
    input.flushIt(output.isFlushed, root = false)
    when(output.isFlushed){
      buffer.mask := 0
    }

    setup.frontend.release()
    setup.fetch.release()
  }
}

