

================================================================
== Vitis HLS Report for 'signextend'
================================================================
* Date:           Mon Aug 23 09:42:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1   |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2   |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 3   |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- Loop 4   |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 5   |        4|        4|         1|          1|          1|     4|       yes|
        |- Loop 6   |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 7   |        4|        4|         1|          1|          1|     4|       yes|
        |- Loop 8   |        4|        4|         1|          1|          1|     4|       yes|
        |- Loop 9   |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 10  |        4|        4|         1|          1|          1|     4|       yes|
        |- Loop 11  |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 12  |        4|        4|         1|          1|          1|     4|       yes|
        |- Loop 13  |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 14  |        4|        4|         1|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 12
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
  Pipeline-2 : II = 1, D = 1, States = { 11 }
  Pipeline-3 : II = 1, D = 1, States = { 13 }
  Pipeline-4 : II = 1, D = 1, States = { 16 }
  Pipeline-5 : II = 1, D = 1, States = { 18 }
  Pipeline-6 : II = 1, D = 1, States = { 20 }
  Pipeline-7 : II = 1, D = 1, States = { 22 }
  Pipeline-8 : II = 1, D = 1, States = { 24 }
  Pipeline-9 : II = 1, D = 1, States = { 26 }
  Pipeline-10 : II = 1, D = 1, States = { 28 }
  Pipeline-11 : II = 1, D = 1, States = { 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 27 8 6 
6 --> 6 8 7 
7 --> 8 7 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 13 
14 --> 15 
15 --> 16 
16 --> 17 16 
17 --> 18 
18 --> 19 18 
19 --> 20 28 
20 --> 21 20 
21 --> 22 
22 --> 23 22 
23 --> 24 
24 --> 25 24 
25 --> 26 
26 --> 27 26 
27 --> 
28 --> 29 28 
29 --> 30 
30 --> 31 30 
31 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 32 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 33 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 34 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 35 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 36 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 37 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 38 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 39 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 40 [1/1] (1.05ns)   --->   "%add_ln60_3 = add i14 %trunc_ln60_4, i14 16383" [./execution_state.hpp:60]   --->   Operation 40 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_3, i5 0" [./execution_state.hpp:60]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln60_2 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 42 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln60_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_2, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 43 'partselect' 'lshr_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i14 %lshr_ln60_5" [./execution_state.hpp:60]   --->   Operation 44 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i256 %state, i64 0, i64 %zext_ln60_2" [./execution_state.hpp:60]   --->   Operation 45 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.29ns)   --->   "%state_load_7 = load i14 %state_addr_7" [./execution_state.hpp:60]   --->   Operation 46 'load' 'state_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 48 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (1.29ns)   --->   "%state_load_7 = load i14 %state_addr_7" [./execution_state.hpp:60]   --->   Operation 49 'load' 'state_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i256 %state_load_7" [./execution_state.hpp:60]   --->   Operation 50 'trunc' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 51 'partselect' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 52 'partselect' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 53 'partselect' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 54 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 3.19>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%i = phi i3 %i_25, void %.split15, i3 0, void %memset.loop107"   --->   Operation 55 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i1 %k_10, void %.split15, i1 0, void %memset.loop107"   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.71ns)   --->   "%i_25 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 57 'add' 'i_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 58 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split15, void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit" [./intx/int128.hpp:211]   --->   Operation 60 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 61 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_5, i64 %trunc_ln60_1, i64 %trunc_ln60_2, i64 %trunc_ln60_3, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 62 'mux' 'tmp' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.54ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 31, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 63 'mux' 'tmp_1' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %tmp_1" [./intx/int128.hpp:213]   --->   Operation 64 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %tmp_1" [./intx/int128.hpp:214]   --->   Operation 65 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 66 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 67 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.14ns)   --->   "%k_10 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 68 'or' 'k_10' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.05ns)   --->   "%add_ln42 = add i14 %trunc_ln60_4, i14 16382" [./execution_state.hpp:42]   --->   Operation 70 'add' 'add_ln42' <Predicate = (icmp_ln211)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0" [./execution_state.hpp:42]   --->   Operation 71 'bitconcatenate' 'shl_ln7' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.12ns)   --->   "%x = add i19 %shl_ln7, i19 64" [./execution_state.hpp:42]   --->   Operation 72 'add' 'x' <Predicate = (icmp_ln211)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %k, void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit._crit_edge, void %memset.loop105" [./instructions.hpp:151]   --->   Operation 73 'br' 'br_ln151' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln285)   --->   "%trunc_ln153 = trunc i256 %state_load_7" [./instructions.hpp:153]   --->   Operation 74 'trunc' 'trunc_ln153' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln285)   --->   "%shl_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln153, i3 0" [./instructions.hpp:153]   --->   Operation 75 'bitconcatenate' 'shl_ln8' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln153_1 = trunc i256 %state_load_7" [./instructions.hpp:153]   --->   Operation 76 'trunc' 'trunc_ln153_1' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln153_1, i3 0" [./instructions.hpp:153]   --->   Operation 77 'bitconcatenate' 'trunc_ln' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln285)   --->   "%sign_bit = or i32 %shl_ln8, i32 7" [./instructions.hpp:153]   --->   Operation 78 'or' 'sign_bit' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln285)   --->   "%tmp_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sign_bit, i32 8, i32 31" [./intx/intx.hpp:285]   --->   Operation 79 'partselect' 'tmp_11' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln285 = icmp_slt  i24 %tmp_11, i24 1" [./intx/intx.hpp:285]   --->   Operation 80 'icmp' 'icmp_ln285' <Predicate = (icmp_ln211 & k)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.50ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %memset.loop101, void %.preheader4_ifconv.preheader" [./intx/intx.hpp:285]   --->   Operation 81 'br' 'br_ln285' <Predicate = (icmp_ln211 & k)> <Delay = 0.50>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_3_0 = alloca i32 1"   --->   Operation 82 'alloca' 'sign_mask_word_num_bits_3_0' <Predicate = (icmp_ln211 & k & icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_2_0 = alloca i32 1"   --->   Operation 83 'alloca' 'sign_mask_word_num_bits_2_0' <Predicate = (icmp_ln211 & k & icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_1_0 = alloca i32 1"   --->   Operation 84 'alloca' 'sign_mask_word_num_bits_1_0' <Predicate = (icmp_ln211 & k & icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_0_0 = alloca i32 1"   --->   Operation 85 'alloca' 'sign_mask_word_num_bits_0_0' <Predicate = (icmp_ln211 & k & icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.46ns)   --->   "%br_ln29 = br void %.preheader4_ifconv" [./intx/intx.hpp:29]   --->   Operation 86 'br' 'br_ln29' <Predicate = (icmp_ln211 & k & icmp_ln285)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 1.46>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %.preheader4_ifconv, i2 0, void %.preheader4_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 87 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 88 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_3_0_load = load i64 %sign_mask_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 89 'load' 'sign_mask_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_2_0_load = load i64 %sign_mask_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 90 'load' 'sign_mask_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_1_0_load = load i64 %sign_mask_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 91 'load' 'sign_mask_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_0_0_load = load i64 %sign_mask_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 92 'load' 'sign_mask_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.39ns)   --->   "%icmp_ln29_6 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 93 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.43ns)   --->   "%select_ln29 = select i1 %icmp_ln29_6, i64 0, i64 %sign_mask_word_num_bits_0_0_load" [./intx/intx.hpp:29]   --->   Operation 94 'select' 'select_ln29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.39ns)   --->   "%icmp_ln29_7 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 95 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%select_ln29_1 = select i1 %icmp_ln29_7, i64 0, i64 %sign_mask_word_num_bits_1_0_load" [./intx/intx.hpp:29]   --->   Operation 96 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_1_0_load, i64 %select_ln29_1" [./intx/intx.hpp:29]   --->   Operation 97 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.39ns)   --->   "%icmp_ln29_8 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 98 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%select_ln29_3 = select i1 %icmp_ln29_8, i64 0, i64 %sign_mask_word_num_bits_2_0_load" [./intx/intx.hpp:29]   --->   Operation 99 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%select_ln29_4 = select i1 %icmp_ln29_7, i64 %sign_mask_word_num_bits_2_0_load, i64 %select_ln29_3" [./intx/intx.hpp:29]   --->   Operation 100 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_2_0_load, i64 %select_ln29_4" [./intx/intx.hpp:29]   --->   Operation 101 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%select_ln29_6 = select i1 %icmp_ln29_8, i64 %sign_mask_word_num_bits_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 102 'select' 'select_ln29_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%select_ln29_7 = select i1 %icmp_ln29_7, i64 %sign_mask_word_num_bits_3_0_load, i64 %select_ln29_6" [./intx/intx.hpp:29]   --->   Operation 103 'select' 'select_ln29_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_3_0_load, i64 %select_ln29_7" [./intx/intx.hpp:29]   --->   Operation 104 'select' 'select_ln29_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 105 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_121 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 106 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29, i64 %sign_mask_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 107 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_2, i64 %sign_mask_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 108 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_5, i64 %sign_mask_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 109 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_8, i64 %sign_mask_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 110 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.preheader4_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 111 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%s = or i6 %trunc_ln, i6 7" [./intx/intx.hpp:247]   --->   Operation 112 'or' 's' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %s" [./intx/intx.hpp:247]   --->   Operation 113 'zext' 'zext_ln247' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%skip = partselect i26 @_ssdm_op_PartSelect.i26.i256.i32.i32, i256 %state_load_7, i32 3, i32 28" [./intx/intx.hpp:248]   --->   Operation 114 'partselect' 'skip' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i26 %skip" [./intx/intx.hpp:248]   --->   Operation 115 'sext' 'sext_ln248' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i58 %sext_ln248" [./intx/intx.hpp:248]   --->   Operation 116 'zext' 'zext_ln248' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.33ns)   --->   "%sub_i_i = sub i59 4, i59 %zext_ln248" [./intx/intx.hpp:248]   --->   Operation 117 'sub' 'sub_i_i' <Predicate = (icmp_ln29)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sub_i_i_cast = sext i59 %sub_i_i" [./intx/intx.hpp:248]   --->   Operation 118 'sext' 'sub_i_i_cast' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.14ns)   --->   "%empty_122 = xor i6 %trunc_ln, i6 56" [./instructions.hpp:153]   --->   Operation 119 'xor' 'empty_122' <Predicate = (icmp_ln29)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %empty_122" [./intx/intx.hpp:252]   --->   Operation 120 'zext' 'zext_ln252' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.85ns)   --->   "%icmp_ln252 = icmp_eq  i26 %skip, i26 4" [./intx/intx.hpp:252]   --->   Operation 121 'icmp' 'icmp_ln252' <Predicate = (icmp_ln29)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.50ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %memset.loop101" [./intx/intx.hpp:252]   --->   Operation 122 'br' 'br_ln252' <Predicate = (icmp_ln29)> <Delay = 0.50>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_3_2 = alloca i32 1"   --->   Operation 123 'alloca' 'sign_mask_word_num_bits_3_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_2_2 = alloca i32 1"   --->   Operation 124 'alloca' 'sign_mask_word_num_bits_2_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_1_2 = alloca i32 1"   --->   Operation 125 'alloca' 'sign_mask_word_num_bits_1_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_0_2 = alloca i32 1"   --->   Operation 126 'alloca' 'sign_mask_word_num_bits_0_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln25 = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32.i32, i256 %state_load_7, i32 3, i32 4" [./intx/intx.hpp:254]   --->   Operation 127 'partselect' 'trunc_ln25' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29, i64 %sign_mask_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 128 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_6 : Operation 129 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_2, i64 %sign_mask_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_6 : Operation 130 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_5, i64 %sign_mask_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 130 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_6 : Operation 131 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %sign_mask_word_num_bits_3_2"   --->   Operation 131 'store' 'store_ln0' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_6 : Operation 132 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.64>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%i_26 = phi i64 0, void %.lr.ph.i.i.preheader, i64 %i_27, void %.split13152"   --->   Operation 133 'phi' 'i_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%carry = phi i63 0, void %.lr.ph.i.i.preheader, i63 %trunc_ln26, void %.split13152" [./intx/intx.hpp:252]   --->   Operation 134 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.36ns)   --->   "%i_27 = add i64 %i_26, i64 1" [./intx/intx.hpp:252]   --->   Operation 135 'add' 'i_27' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_3_2_load = load i64 %sign_mask_word_num_bits_3_2"   --->   Operation 136 'load' 'sign_mask_word_num_bits_3_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_2_2_load = load i64 %sign_mask_word_num_bits_2_2"   --->   Operation 137 'load' 'sign_mask_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_1_2_load = load i64 %sign_mask_word_num_bits_1_2"   --->   Operation 138 'load' 'sign_mask_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_0_2_load = load i64 %sign_mask_word_num_bits_0_2"   --->   Operation 139 'load' 'sign_mask_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.14ns)   --->   "%icmp_ln252_1 = icmp_eq  i64 %i_26, i64 %sub_i_i_cast" [./intx/intx.hpp:252]   --->   Operation 141 'icmp' 'icmp_ln252_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252_1, void %.split13, void %memset.loop101.loopexit" [./intx/intx.hpp:252]   --->   Operation 142 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %i_26" [./intx/intx.hpp:50]   --->   Operation 143 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.54ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_1" [./intx/intx.hpp:254]   --->   Operation 144 'mux' 'tmp_2' <Predicate = (!icmp_ln252_1)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (1.30ns)   --->   "%shl_ln254 = shl i64 %tmp_2, i64 %zext_ln247" [./intx/intx.hpp:254]   --->   Operation 145 'shl' 'shl_ln254' <Predicate = (!icmp_ln252_1)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i64 %shl_ln254" [./intx/intx.hpp:254]   --->   Operation 146 'trunc' 'trunc_ln254' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.33ns)   --->   "%or_ln254 = or i63 %trunc_ln254, i63 %carry" [./intx/intx.hpp:254]   --->   Operation 147 'or' 'or_ln254' <Predicate = (!icmp_ln252_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63" [./intx/intx.hpp:254]   --->   Operation 148 'bitselect' 'tmp_12' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_12, i63 %or_ln254" [./intx/intx.hpp:254]   --->   Operation 149 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %trunc_ln50_1, i2 %trunc_ln25" [./intx/intx.hpp:48]   --->   Operation 150 'add' 'add_ln48' <Predicate = (!icmp_ln252_1)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.72ns)   --->   "%switch_ln254 = switch i2 %add_ln48, void %branch15, i2 0, void %.split13..split13152_crit_edge, i2 1, void %branch13, i2 2, void %branch14" [./intx/intx.hpp:254]   --->   Operation 151 'switch' 'switch_ln254' <Predicate = (!icmp_ln252_1)> <Delay = 0.72>
ST_7 : Operation 152 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_2_2" [./intx/intx.hpp:254]   --->   Operation 152 'store' 'store_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 2)> <Delay = 0.46>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split13152" [./intx/intx.hpp:254]   --->   Operation 153 'br' 'br_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 2)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_1_2" [./intx/intx.hpp:254]   --->   Operation 154 'store' 'store_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 1)> <Delay = 0.46>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split13152" [./intx/intx.hpp:254]   --->   Operation 155 'br' 'br_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 1)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_0_2" [./intx/intx.hpp:254]   --->   Operation 156 'store' 'store_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 0)> <Delay = 0.46>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split13152" [./intx/intx.hpp:254]   --->   Operation 157 'br' 'br_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 0)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_3_2" [./intx/intx.hpp:254]   --->   Operation 158 'store' 'store_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 3)> <Delay = 0.46>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split13152" [./intx/intx.hpp:254]   --->   Operation 159 'br' 'br_ln254' <Predicate = (!icmp_ln252_1 & add_ln48 == 3)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.30ns)   --->   "%lshr_ln255 = lshr i64 %tmp_2, i64 %zext_ln252" [./intx/intx.hpp:255]   --->   Operation 160 'lshr' 'lshr_ln255' <Predicate = (!icmp_ln252_1)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln26 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63" [./intx/intx.hpp:252]   --->   Operation 161 'partselect' 'trunc_ln26' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.50>
ST_8 : Operation 163 [1/1] (0.50ns)   --->   "%br_ln0 = br void %memset.loop101"   --->   Operation 163 'br' 'br_ln0' <Predicate = (icmp_ln285 & !icmp_ln252)> <Delay = 0.50>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_0_4 = phi i64 %select_ln29, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_0_2_load, void %memset.loop101.loopexit" [./intx/intx.hpp:29]   --->   Operation 164 'phi' 'sign_mask_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_1_4 = phi i64 %select_ln29_2, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_1_2_load, void %memset.loop101.loopexit" [./intx/intx.hpp:29]   --->   Operation 165 'phi' 'sign_mask_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_2_4 = phi i64 %select_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_2_2_load, void %memset.loop101.loopexit" [./intx/intx.hpp:29]   --->   Operation 166 'phi' 'sign_mask_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sign_mask_word_num_bits_3_4 = phi i64 %select_ln29_8, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_3_2_load, void %memset.loop101.loopexit" [./intx/intx.hpp:29]   --->   Operation 167 'phi' 'sign_mask_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0 = alloca i32 1"   --->   Operation 168 'alloca' 'z_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%z_word_num_bits_138_0 = alloca i32 1"   --->   Operation 169 'alloca' 'z_word_num_bits_138_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0 = alloca i32 1"   --->   Operation 170 'alloca' 'z_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0 = alloca i32 1"   --->   Operation 171 'alloca' 'z_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [./intx/intx.hpp:29]   --->   Operation 172 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 0.62>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i2 0, void %memset.loop101, i2 %add_ln29_1, void %branch0" [./intx/intx.hpp:29]   --->   Operation 173 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.62ns)   --->   "%add_ln29_1 = add i2 %phi_ln29_1, i2 1" [./intx/intx.hpp:29]   --->   Operation 174 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0"   --->   Operation 175 'load' 'z_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%z_word_num_bits_138_0_load = load i64 %z_word_num_bits_138_0"   --->   Operation 176 'load' 'z_word_num_bits_138_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0"   --->   Operation 177 'load' 'z_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0"   --->   Operation 178 'load' 'z_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.54ns)   --->   "%z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 180 'mux' 'z_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.54ns)   --->   "%z_word_num_bits_138_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_138_0_load, i64 0, i64 %z_word_num_bits_138_0_load, i64 %z_word_num_bits_138_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 181 'mux' 'z_word_num_bits_138_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.54ns)   --->   "%z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 182 'mux' 'z_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.54ns)   --->   "%z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 183 'mux' 'z_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.39ns)   --->   "%icmp_ln29_1 = icmp_eq  i2 %phi_ln29_1, i2 3" [./intx/intx.hpp:29]   --->   Operation 184 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%empty_123 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 185 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 186 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 187 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_138_1, i64 %z_word_num_bits_138_0" [./intx/intx.hpp:29]   --->   Operation 188 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 189 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader" [./intx/intx.hpp:29]   --->   Operation 190 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.46>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_0_0 = alloca i32 1"   --->   Operation 191 'alloca' 'value_mask_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_1_0 = alloca i32 1"   --->   Operation 192 'alloca' 'value_mask_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_2_0 = alloca i32 1"   --->   Operation 193 'alloca' 'value_mask_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_3_0 = alloca i32 1"   --->   Operation 194 'alloca' 'value_mask_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %value_mask_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 195 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 196 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %value_mask_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 196 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 197 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_138_1, i64 %value_mask_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 197 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 198 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %value_mask_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 198 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 199 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20"   --->   Operation 199 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 3.72>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%i_28 = phi i3 %i_32, void %.split1147, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader"   --->   Operation 200 'phi' 'i_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%k_4 = phi i1 %k_11, void %.split1147, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader"   --->   Operation 201 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.71ns)   --->   "%i_32 = add i3 %i_28, i3 1" [./intx/int128.hpp:211]   --->   Operation 202 'add' 'i_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 203 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.56ns)   --->   "%icmp_ln211_1 = icmp_eq  i3 %i_28, i3 4" [./intx/int128.hpp:211]   --->   Operation 204 'icmp' 'icmp_ln211_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%empty_124 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 205 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211_1, void %.split11, void %_ifconv.preheader" [./intx/int128.hpp:211]   --->   Operation 206 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i3 %i_28" [./intx/intx.hpp:50]   --->   Operation 207 'trunc' 'trunc_ln50_2' <Predicate = (!icmp_ln211_1)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.54ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sign_mask_word_num_bits_0_4, i64 %sign_mask_word_num_bits_1_4, i64 %sign_mask_word_num_bits_2_4, i64 %sign_mask_word_num_bits_3_4, i2 %trunc_ln50_2" [./intx/int128.hpp:213]   --->   Operation 208 'mux' 'tmp_4' <Predicate = (!icmp_ln211_1)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.54ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_2" [./intx/int128.hpp:213]   --->   Operation 209 'mux' 'tmp_5' <Predicate = (!icmp_ln211_1)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (1.36ns)   --->   "%sub_ln213_1 = sub i64 %tmp_4, i64 %tmp_5" [./intx/int128.hpp:213]   --->   Operation 210 'sub' 'sub_ln213_1' <Predicate = (!icmp_ln211_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (1.14ns)   --->   "%k1_1 = icmp_ult  i64 %tmp_4, i64 %tmp_5" [./intx/int128.hpp:214]   --->   Operation 211 'icmp' 'k1_1' <Predicate = (!icmp_ln211_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %k_4" [./intx/int128.hpp:215]   --->   Operation 212 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln211_1)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (1.14ns)   --->   "%k2_1 = icmp_ult  i64 %sub_ln213_1, i64 %zext_ln215_1" [./intx/int128.hpp:215]   --->   Operation 213 'icmp' 'k2_1' <Predicate = (!icmp_ln211_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (1.36ns)   --->   "%sub_ln216 = sub i64 %sub_ln213_1, i64 %zext_ln215_1" [./intx/int128.hpp:216]   --->   Operation 214 'sub' 'sub_ln216' <Predicate = (!icmp_ln211_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.72ns)   --->   "%switch_ln216 = switch i2 %trunc_ln50_2, void %branch7, i2 0, void %.split11..split1147_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/int128.hpp:216]   --->   Operation 215 'switch' 'switch_ln216' <Predicate = (!icmp_ln211_1)> <Delay = 0.72>
ST_11 : Operation 216 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_2_0" [./intx/int128.hpp:216]   --->   Operation 216 'store' 'store_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 2)> <Delay = 0.46>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.split1147" [./intx/int128.hpp:216]   --->   Operation 217 'br' 'br_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 2)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_1_0" [./intx/int128.hpp:216]   --->   Operation 218 'store' 'store_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 1)> <Delay = 0.46>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.split1147" [./intx/int128.hpp:216]   --->   Operation 219 'br' 'br_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 1)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_0_0" [./intx/int128.hpp:216]   --->   Operation 220 'store' 'store_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 0)> <Delay = 0.46>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.split1147" [./intx/int128.hpp:216]   --->   Operation 221 'br' 'br_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 0)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.46ns)   --->   "%store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_3_0" [./intx/int128.hpp:216]   --->   Operation 222 'store' 'store_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 3)> <Delay = 0.46>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.split1147" [./intx/int128.hpp:216]   --->   Operation 223 'br' 'br_ln216' <Predicate = (!icmp_ln211_1 & trunc_ln50_2 == 3)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.14ns)   --->   "%k_11 = or i1 %k1_1, i1 %k2_1" [./intx/int128.hpp:217]   --->   Operation 224 'or' 'k_11' <Predicate = (!icmp_ln211_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln211_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%z_words_3_1_0 = alloca i32 1"   --->   Operation 226 'alloca' 'z_words_3_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%z_words_2_1_0 = alloca i32 1"   --->   Operation 227 'alloca' 'z_words_2_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%z_words_1_1_0 = alloca i32 1"   --->   Operation 228 'alloca' 'z_words_1_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%z_words_0_1_0 = alloca i32 1"   --->   Operation 229 'alloca' 'z_words_0_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 230 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 0.83>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i2 %add_ln29_2, void %_ifconv, i2 0, void %_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 231 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.62ns)   --->   "%add_ln29_2 = add i2 %phi_ln29_2, i2 1" [./intx/intx.hpp:29]   --->   Operation 232 'add' 'add_ln29_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%z_words_3_1_0_load = load i64 %z_words_3_1_0" [./intx/intx.hpp:29]   --->   Operation 233 'load' 'z_words_3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%z_words_2_1_0_load = load i64 %z_words_2_1_0" [./intx/intx.hpp:29]   --->   Operation 234 'load' 'z_words_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%z_words_1_1_0_load = load i64 %z_words_1_1_0" [./intx/intx.hpp:29]   --->   Operation 235 'load' 'z_words_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%z_words_0_1_0_load = load i64 %z_words_0_1_0" [./intx/intx.hpp:29]   --->   Operation 236 'load' 'z_words_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.39ns)   --->   "%icmp_ln29_9 = icmp_eq  i2 %phi_ln29_2, i2 0" [./intx/intx.hpp:29]   --->   Operation 238 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.43ns)   --->   "%select_ln29_9 = select i1 %icmp_ln29_9, i64 0, i64 %z_words_0_1_0_load" [./intx/intx.hpp:29]   --->   Operation 239 'select' 'select_ln29_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.39ns)   --->   "%icmp_ln29_10 = icmp_eq  i2 %phi_ln29_2, i2 1" [./intx/intx.hpp:29]   --->   Operation 240 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_11)   --->   "%select_ln29_10 = select i1 %icmp_ln29_10, i64 0, i64 %z_words_1_1_0_load" [./intx/intx.hpp:29]   --->   Operation 241 'select' 'select_ln29_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %icmp_ln29_9, i64 %z_words_1_1_0_load, i64 %select_ln29_10" [./intx/intx.hpp:29]   --->   Operation 242 'select' 'select_ln29_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.39ns)   --->   "%icmp_ln29_11 = icmp_eq  i2 %phi_ln29_2, i2 2" [./intx/intx.hpp:29]   --->   Operation 243 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_14)   --->   "%select_ln29_12 = select i1 %icmp_ln29_11, i64 0, i64 %z_words_2_1_0_load" [./intx/intx.hpp:29]   --->   Operation 244 'select' 'select_ln29_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_14)   --->   "%select_ln29_13 = select i1 %icmp_ln29_10, i64 %z_words_2_1_0_load, i64 %select_ln29_12" [./intx/intx.hpp:29]   --->   Operation 245 'select' 'select_ln29_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %icmp_ln29_9, i64 %z_words_2_1_0_load, i64 %select_ln29_13" [./intx/intx.hpp:29]   --->   Operation 246 'select' 'select_ln29_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_17)   --->   "%select_ln29_15 = select i1 %icmp_ln29_11, i64 %z_words_3_1_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 247 'select' 'select_ln29_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_17)   --->   "%select_ln29_16 = select i1 %icmp_ln29_10, i64 %z_words_3_1_0_load, i64 %select_ln29_15" [./intx/intx.hpp:29]   --->   Operation 248 'select' 'select_ln29_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %icmp_ln29_9, i64 %z_words_3_1_0_load, i64 %select_ln29_16" [./intx/intx.hpp:29]   --->   Operation 249 'select' 'select_ln29_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.39ns)   --->   "%icmp_ln29_2 = icmp_eq  i2 %phi_ln29_2, i2 3" [./intx/intx.hpp:29]   --->   Operation 250 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%empty_125 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 251 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_9, i64 %z_words_0_1_0" [./intx/intx.hpp:29]   --->   Operation 252 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_11, i64 %z_words_1_1_0" [./intx/intx.hpp:29]   --->   Operation 253 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_14, i64 %z_words_2_1_0" [./intx/intx.hpp:29]   --->   Operation 254 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_17, i64 %z_words_3_1_0" [./intx/intx.hpp:29]   --->   Operation 255 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_2, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 256 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%z_words_3 = alloca i32 1"   --->   Operation 257 'alloca' 'z_words_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%z_words_3_1 = alloca i32 1"   --->   Operation 258 'alloca' 'z_words_3_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%z_words_3_3 = alloca i32 1"   --->   Operation 259 'alloca' 'z_words_3_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%z_words_3_4 = alloca i32 1"   --->   Operation 260 'alloca' 'z_words_3_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln220_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x, i32 5, i32 18" [./intx/intx.hpp:220]   --->   Operation 261 'partselect' 'lshr_ln220_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i14 %lshr_ln220_2" [./intx/intx.hpp:220]   --->   Operation 262 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i256 %state, i64 0, i64 %zext_ln220" [./intx/intx.hpp:220]   --->   Operation 263 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [2/2] (1.29ns)   --->   "%state_load_8 = load i14 %state_addr_8" [./intx/intx.hpp:220]   --->   Operation 264 'load' 'state_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 265 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_9, i64 %z_words_3_4" [./intx/intx.hpp:29]   --->   Operation 265 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 266 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_11, i64 %z_words_3_3" [./intx/intx.hpp:29]   --->   Operation 266 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 267 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_14, i64 %z_words_3_1" [./intx/intx.hpp:29]   --->   Operation 267 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 268 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %z_words_3"   --->   Operation 268 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 269 [1/2] (1.29ns)   --->   "%state_load_8 = load i14 %state_addr_8" [./intx/intx.hpp:220]   --->   Operation 269 'load' 'state_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 270 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 16 <SV = 15> <Delay = 2.44>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %i_34, void %.split9244, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader"   --->   Operation 271 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.71ns)   --->   "%i_34 = add i3 %i_11, i3 1" [./intx/intx.hpp:219]   --->   Operation 272 'add' 'i_34' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 273 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.56ns)   --->   "%icmp_ln219 = icmp_eq  i3 %i_11, i3 4" [./intx/intx.hpp:219]   --->   Operation 274 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%empty_126 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 275 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.split9, void %memset.loop.preheader" [./intx/intx.hpp:219]   --->   Operation 276 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i3 %i_11" [./intx/intx.hpp:50]   --->   Operation 277 'trunc' 'trunc_ln50_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_3, i6 0" [./intx/intx.hpp:220]   --->   Operation 278 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%zext_ln220_1 = zext i8 %shl_ln9" [./intx/intx.hpp:220]   --->   Operation 279 'zext' 'zext_ln220_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%lshr_ln220 = lshr i256 %state_load_8, i256 %zext_ln220_1" [./intx/intx.hpp:220]   --->   Operation 280 'lshr' 'lshr_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%trunc_ln220 = trunc i256 %lshr_ln220" [./intx/intx.hpp:220]   --->   Operation 281 'trunc' 'trunc_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.54ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sign_mask_word_num_bits_0_4, i64 %sign_mask_word_num_bits_1_4, i64 %sign_mask_word_num_bits_2_4, i64 %sign_mask_word_num_bits_3_4, i2 %trunc_ln50_3" [./intx/intx.hpp:220]   --->   Operation 282 'mux' 'tmp_6' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (1.44ns) (out node of the LUT)   --->   "%z_words_0 = and i64 %tmp_6, i64 %trunc_ln220" [./intx/intx.hpp:220]   --->   Operation 283 'and' 'z_words_0' <Predicate = (!icmp_ln219)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50_3, void %branch19, i2 0, void %.split9..split9244_crit_edge, i2 1, void %branch17, i2 2, void %branch18" [./intx/intx.hpp:220]   --->   Operation 284 'switch' 'switch_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.72>
ST_16 : Operation 285 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_1" [./intx/intx.hpp:220]   --->   Operation 285 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 2)> <Delay = 0.46>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split9244" [./intx/intx.hpp:220]   --->   Operation 286 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 2)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_3" [./intx/intx.hpp:220]   --->   Operation 287 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 1)> <Delay = 0.46>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split9244" [./intx/intx.hpp:220]   --->   Operation 288 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 1)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3_4" [./intx/intx.hpp:220]   --->   Operation 289 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 0)> <Delay = 0.46>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split9244" [./intx/intx.hpp:220]   --->   Operation 290 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 0)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0, i64 %z_words_3" [./intx/intx.hpp:220]   --->   Operation 291 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 3)> <Delay = 0.46>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split9244" [./intx/intx.hpp:220]   --->   Operation 292 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_3 == 3)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i"   --->   Operation 293 'br' 'br_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.46>
ST_17 : Operation 294 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 18 <SV = 17> <Delay = 1.83>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%i_29 = phi i3 %i_33, void %.split7, i3 0, void %memset.loop.preheader"   --->   Operation 295 'phi' 'i_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%result = phi i1 %result_1, void %.split7, i1 1, void %memset.loop.preheader"   --->   Operation 296 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.71ns)   --->   "%i_33 = add i3 %i_29, i3 1" [./intx/intx.hpp:82]   --->   Operation 297 'add' 'i_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.56ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i_29, i3 4" [./intx/intx.hpp:82]   --->   Operation 299 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%empty_127 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 300 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split7, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit" [./intx/intx.hpp:82]   --->   Operation 301 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%z_words_3_load = load i64 %z_words_3" [./intx/intx.hpp:83]   --->   Operation 302 'load' 'z_words_3_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%z_words_3_1_load = load i64 %z_words_3_1" [./intx/intx.hpp:83]   --->   Operation 303 'load' 'z_words_3_1_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%z_words_3_3_load = load i64 %z_words_3_3" [./intx/intx.hpp:83]   --->   Operation 304 'load' 'z_words_3_3_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%z_words_3_4_load = load i64 %z_words_3_4" [./intx/intx.hpp:83]   --->   Operation 305 'load' 'z_words_3_4_load' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i3 %i_29" [./intx/intx.hpp:50]   --->   Operation 306 'trunc' 'trunc_ln50_4' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.54ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_4_load, i64 %z_words_3_3_load, i64 %z_words_3_1_load, i64 %z_words_3_load, i2 %trunc_ln50_4" [./intx/intx.hpp:83]   --->   Operation 307 'mux' 'tmp_7' <Predicate = (!icmp_ln82)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_4" [./intx/intx.hpp:83]   --->   Operation 308 'mux' 'tmp_8' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln83 = icmp_eq  i64 %tmp_7, i64 %tmp_8" [./intx/intx.hpp:83]   --->   Operation 309 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.14ns)   --->   "%result_1 = and i1 %icmp_ln83, i1 %result" [./intx/intx.hpp:83]   --->   Operation 310 'and' 'result_1' <Predicate = (!icmp_ln82)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 311 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.46>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_4 = alloca i32 1"   --->   Operation 312 'alloca' 'z_word_num_bits_1_0_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_4 = alloca i32 1"   --->   Operation 313 'alloca' 'z_word_num_bits_1_1_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_4 = alloca i32 1"   --->   Operation 314 'alloca' 'z_word_num_bits_1_2_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_4 = alloca i32 1"   --->   Operation 315 'alloca' 'z_word_num_bits_1_3_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %result, void %.preheader3_ifconv.preheader, void %.preheader.preheader" [./instructions.hpp:157]   --->   Operation 316 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.46ns)   --->   "%br_ln29 = br void %.preheader3_ifconv" [./intx/intx.hpp:29]   --->   Operation 317 'br' 'br_ln29' <Predicate = (!result)> <Delay = 0.46>
ST_19 : Operation 318 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 318 'br' 'br_ln0' <Predicate = (result)> <Delay = 0.46>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%phi_ln29_4 = phi i2 %add_ln29_4, void %.preheader3_ifconv, i2 0, void %.preheader3_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 319 'phi' 'phi_ln29_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.62ns)   --->   "%add_ln29_4 = add i2 %phi_ln29_4, i2 1" [./intx/intx.hpp:29]   --->   Operation 320 'add' 'add_ln29_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_4_load_1 = load i64 %z_word_num_bits_1_0_4" [./intx/intx.hpp:29]   --->   Operation 321 'load' 'z_word_num_bits_1_0_4_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_4_load_1 = load i64 %z_word_num_bits_1_1_4" [./intx/intx.hpp:29]   --->   Operation 322 'load' 'z_word_num_bits_1_1_4_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_4_load_1 = load i64 %z_word_num_bits_1_2_4" [./intx/intx.hpp:29]   --->   Operation 323 'load' 'z_word_num_bits_1_2_4_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_4_load_1 = load i64 %z_word_num_bits_1_3_4" [./intx/intx.hpp:29]   --->   Operation 324 'load' 'z_word_num_bits_1_3_4_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 325 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.39ns)   --->   "%icmp_ln29_12 = icmp_eq  i2 %phi_ln29_4, i2 0" [./intx/intx.hpp:29]   --->   Operation 326 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.43ns)   --->   "%select_ln29_18 = select i1 %icmp_ln29_12, i64 0, i64 %z_word_num_bits_1_3_4_load_1" [./intx/intx.hpp:29]   --->   Operation 327 'select' 'select_ln29_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (0.39ns)   --->   "%icmp_ln29_13 = icmp_eq  i2 %phi_ln29_4, i2 1" [./intx/intx.hpp:29]   --->   Operation 328 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%select_ln29_19 = select i1 %icmp_ln29_13, i64 0, i64 %z_word_num_bits_1_2_4_load_1" [./intx/intx.hpp:29]   --->   Operation 329 'select' 'select_ln29_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 330 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_2_4_load_1, i64 %select_ln29_19" [./intx/intx.hpp:29]   --->   Operation 330 'select' 'select_ln29_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (0.39ns)   --->   "%icmp_ln29_14 = icmp_eq  i2 %phi_ln29_4, i2 2" [./intx/intx.hpp:29]   --->   Operation 331 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_23)   --->   "%select_ln29_21 = select i1 %icmp_ln29_14, i64 0, i64 %z_word_num_bits_1_1_4_load_1" [./intx/intx.hpp:29]   --->   Operation 332 'select' 'select_ln29_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_23)   --->   "%select_ln29_22 = select i1 %icmp_ln29_13, i64 %z_word_num_bits_1_1_4_load_1, i64 %select_ln29_21" [./intx/intx.hpp:29]   --->   Operation 333 'select' 'select_ln29_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_1_4_load_1, i64 %select_ln29_22" [./intx/intx.hpp:29]   --->   Operation 334 'select' 'select_ln29_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_26)   --->   "%select_ln29_24 = select i1 %icmp_ln29_14, i64 %z_word_num_bits_1_0_4_load_1, i64 0" [./intx/intx.hpp:29]   --->   Operation 335 'select' 'select_ln29_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_26)   --->   "%select_ln29_25 = select i1 %icmp_ln29_13, i64 %z_word_num_bits_1_0_4_load_1, i64 %select_ln29_24" [./intx/intx.hpp:29]   --->   Operation 336 'select' 'select_ln29_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_0_4_load_1, i64 %select_ln29_25" [./intx/intx.hpp:29]   --->   Operation 337 'select' 'select_ln29_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.39ns)   --->   "%icmp_ln29_4 = icmp_eq  i2 %phi_ln29_4, i2 3" [./intx/intx.hpp:29]   --->   Operation 338 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%empty_128 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 339 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_18, i64 %z_word_num_bits_1_3_4" [./intx/intx.hpp:29]   --->   Operation 340 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 341 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_20, i64 %z_word_num_bits_1_2_4" [./intx/intx.hpp:29]   --->   Operation 341 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 342 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_23, i64 %z_word_num_bits_1_1_4" [./intx/intx.hpp:29]   --->   Operation 342 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 343 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_26, i64 %z_word_num_bits_1_0_4" [./intx/intx.hpp:29]   --->   Operation 343 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_4, void %.preheader3_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader" [./intx/intx.hpp:29]   --->   Operation 344 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.46>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%z_words_3_2 = alloca i32 1"   --->   Operation 345 'alloca' 'z_words_3_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%z_words_3_6 = alloca i32 1"   --->   Operation 346 'alloca' 'z_words_3_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%z_words_3_7 = alloca i32 1"   --->   Operation 347 'alloca' 'z_words_3_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%z_words_3_8 = alloca i32 1"   --->   Operation 348 'alloca' 'z_words_3_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_18, i64 %z_words_3_8" [./intx/intx.hpp:29]   --->   Operation 349 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 350 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_20, i64 %z_words_3_7" [./intx/intx.hpp:29]   --->   Operation 350 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 351 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_23, i64 %z_words_3_6" [./intx/intx.hpp:29]   --->   Operation 351 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 352 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %z_words_3_2"   --->   Operation 352 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 353 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61"   --->   Operation 353 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%i_18 = phi i3 %i_36, void %.split3301, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader"   --->   Operation 354 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.71ns)   --->   "%i_36 = add i3 %i_18, i3 1" [./intx/intx.hpp:237]   --->   Operation 355 'add' 'i_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 356 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.56ns)   --->   "%icmp_ln237 = icmp_eq  i3 %i_18, i3 4" [./intx/intx.hpp:237]   --->   Operation 357 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%empty_129 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 358 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split3, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader" [./intx/intx.hpp:237]   --->   Operation 359 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_0_0_load = load i64 %value_mask_word_num_bits_0_0" [./intx/intx.hpp:238]   --->   Operation 360 'load' 'value_mask_word_num_bits_0_0_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_1_0_load = load i64 %value_mask_word_num_bits_1_0" [./intx/intx.hpp:238]   --->   Operation 361 'load' 'value_mask_word_num_bits_1_0_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_2_0_load = load i64 %value_mask_word_num_bits_2_0" [./intx/intx.hpp:238]   --->   Operation 362 'load' 'value_mask_word_num_bits_2_0_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_3_0_load = load i64 %value_mask_word_num_bits_3_0" [./intx/intx.hpp:238]   --->   Operation 363 'load' 'value_mask_word_num_bits_3_0_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = trunc i3 %i_18" [./intx/intx.hpp:50]   --->   Operation 364 'trunc' 'trunc_ln50_6' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 365 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %value_mask_word_num_bits_0_0_load, i64 %value_mask_word_num_bits_1_0_load, i64 %value_mask_word_num_bits_2_0_load, i64 %value_mask_word_num_bits_3_0_load, i2 %trunc_ln50_6" [./intx/intx.hpp:238]   --->   Operation 365 'mux' 'tmp_s' <Predicate = (!icmp_ln237)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.32ns)   --->   "%z_words_0_1 = xor i64 %tmp_s, i64 18446744073709551615" [./intx/intx.hpp:238]   --->   Operation 366 'xor' 'z_words_0_1' <Predicate = (!icmp_ln237)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (0.72ns)   --->   "%switch_ln238 = switch i2 %trunc_ln50_6, void %branch43, i2 0, void %.split3..split3301_crit_edge, i2 1, void %branch41, i2 2, void %branch42" [./intx/intx.hpp:238]   --->   Operation 367 'switch' 'switch_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.72>
ST_22 : Operation 368 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_6" [./intx/intx.hpp:238]   --->   Operation 368 'store' 'store_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 2)> <Delay = 0.46>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split3301" [./intx/intx.hpp:238]   --->   Operation 369 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 2)> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_7" [./intx/intx.hpp:238]   --->   Operation 370 'store' 'store_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 1)> <Delay = 0.46>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split3301" [./intx/intx.hpp:238]   --->   Operation 371 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 1)> <Delay = 0.00>
ST_22 : Operation 372 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_8" [./intx/intx.hpp:238]   --->   Operation 372 'store' 'store_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 0)> <Delay = 0.46>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split3301" [./intx/intx.hpp:238]   --->   Operation 373 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 0)> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_2" [./intx/intx.hpp:238]   --->   Operation 374 'store' 'store_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 3)> <Delay = 0.46>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split3301" [./intx/intx.hpp:238]   --->   Operation 375 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_6 == 3)> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61"   --->   Operation 376 'br' 'br_ln0' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.46>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_0 = alloca i32 1"   --->   Operation 377 'alloca' 'z_word_num_bits_1_0_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_0 = alloca i32 1"   --->   Operation 378 'alloca' 'z_word_num_bits_1_1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_0 = alloca i32 1"   --->   Operation 379 'alloca' 'z_word_num_bits_1_2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_0 = alloca i32 1"   --->   Operation 380 'alloca' 'z_word_num_bits_1_3_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit"   --->   Operation 381 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 0.62>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%phi_ln29_5 = phi i2 %add_ln29_5, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit, i2 0, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader" [./intx/intx.hpp:29]   --->   Operation 382 'phi' 'phi_ln29_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.62ns)   --->   "%add_ln29_5 = add i2 %phi_ln29_5, i2 1" [./intx/intx.hpp:29]   --->   Operation 383 'add' 'add_ln29_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_0_load = load i64 %z_word_num_bits_1_0_0"   --->   Operation 384 'load' 'z_word_num_bits_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_0_load = load i64 %z_word_num_bits_1_1_0"   --->   Operation 385 'load' 'z_word_num_bits_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_0_load = load i64 %z_word_num_bits_1_2_0"   --->   Operation 386 'load' 'z_word_num_bits_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_0_load = load i64 %z_word_num_bits_1_3_0"   --->   Operation 387 'load' 'z_word_num_bits_1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 388 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_1_0_0_load, i64 %z_word_num_bits_1_0_0_load, i64 %z_word_num_bits_1_0_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 389 'mux' 'z_word_num_bits_1_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_1_0_load, i64 0, i64 %z_word_num_bits_1_1_0_load, i64 %z_word_num_bits_1_1_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 390 'mux' 'z_word_num_bits_1_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2_0_load, i64 %z_word_num_bits_1_2_0_load, i64 0, i64 %z_word_num_bits_1_2_0_load, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 391 'mux' 'z_word_num_bits_1_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_3_0_load, i64 %z_word_num_bits_1_3_0_load, i64 %z_word_num_bits_1_3_0_load, i64 0, i2 %phi_ln29_5" [./intx/intx.hpp:29]   --->   Operation 392 'mux' 'z_word_num_bits_1_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 393 [1/1] (0.39ns)   --->   "%icmp_ln29_5 = icmp_eq  i2 %phi_ln29_5, i2 3" [./intx/intx.hpp:29]   --->   Operation 393 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%empty_130 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 394 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_3_1, i64 %z_word_num_bits_1_3_0" [./intx/intx.hpp:29]   --->   Operation 395 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_2_1, i64 %z_word_num_bits_1_2_0" [./intx/intx.hpp:29]   --->   Operation 396 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1_1, i64 %z_word_num_bits_1_1_0" [./intx/intx.hpp:29]   --->   Operation 397 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_0_1, i64 %z_word_num_bits_1_0_0" [./intx/intx.hpp:29]   --->   Operation 398 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_5, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 399 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.46>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_2 = alloca i32 1"   --->   Operation 400 'alloca' 'z_word_num_bits_1_0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_2 = alloca i32 1"   --->   Operation 401 'alloca' 'z_word_num_bits_1_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_2 = alloca i32 1"   --->   Operation 402 'alloca' 'z_word_num_bits_1_2_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_2 = alloca i32 1"   --->   Operation 403 'alloca' 'z_word_num_bits_1_3_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_3_1, i64 %z_word_num_bits_1_3_2" [./intx/intx.hpp:29]   --->   Operation 404 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 405 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_2_1, i64 %z_word_num_bits_1_2_2" [./intx/intx.hpp:29]   --->   Operation 405 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 406 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1_1, i64 %z_word_num_bits_1_1_2" [./intx/intx.hpp:29]   --->   Operation 406 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 407 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_0_1, i64 %z_word_num_bits_1_0_2" [./intx/intx.hpp:29]   --->   Operation 407 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 408 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 408 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 26 <SV = 25> <Delay = 2.44>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%i_30 = phi i3 %i_37, void %.split258, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 409 'phi' 'i_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.71ns)   --->   "%i_37 = add i3 %i_30, i3 1" [./intx/intx.hpp:210]   --->   Operation 410 'add' 'i_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_2_load = load i64 %z_word_num_bits_1_0_2"   --->   Operation 411 'load' 'z_word_num_bits_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_2_load = load i64 %z_word_num_bits_1_1_2"   --->   Operation 412 'load' 'z_word_num_bits_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_2_load = load i64 %z_word_num_bits_1_2_2"   --->   Operation 413 'load' 'z_word_num_bits_1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_2_load = load i64 %z_word_num_bits_1_3_2"   --->   Operation 414 'load' 'z_word_num_bits_1_3_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 415 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 416 [1/1] (0.56ns)   --->   "%icmp_ln210 = icmp_eq  i3 %i_30, i3 4" [./intx/intx.hpp:210]   --->   Operation 416 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%empty_131 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 417 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split, void %.loopexit.loopexit10" [./intx/intx.hpp:210]   --->   Operation 418 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 419 [1/1] (0.00ns)   --->   "%z_words_3_2_load = load i64 %z_words_3_2" [./intx/intx.hpp:211]   --->   Operation 419 'load' 'z_words_3_2_load' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%z_words_3_6_load = load i64 %z_words_3_6" [./intx/intx.hpp:211]   --->   Operation 420 'load' 'z_words_3_6_load' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 421 [1/1] (0.00ns)   --->   "%z_words_3_7_load = load i64 %z_words_3_7" [./intx/intx.hpp:211]   --->   Operation 421 'load' 'z_words_3_7_load' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 422 [1/1] (0.00ns)   --->   "%z_words_3_8_load = load i64 %z_words_3_8" [./intx/intx.hpp:211]   --->   Operation 422 'load' 'z_words_3_8_load' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln50_7 = trunc i3 %i_30" [./intx/intx.hpp:50]   --->   Operation 423 'trunc' 'trunc_ln50_7' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%shl_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_7, i6 0" [./intx/intx.hpp:211]   --->   Operation 424 'bitconcatenate' 'shl_ln10' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%zext_ln211 = zext i8 %shl_ln10" [./intx/intx.hpp:211]   --->   Operation 425 'zext' 'zext_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%lshr_ln211 = lshr i256 %state_load_8, i256 %zext_ln211" [./intx/intx.hpp:211]   --->   Operation 426 'lshr' 'lshr_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%trunc_ln211 = trunc i256 %lshr_ln211" [./intx/intx.hpp:211]   --->   Operation 427 'trunc' 'trunc_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_26 : Operation 428 [1/1] (0.54ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_8_load, i64 %z_words_3_7_load, i64 %z_words_3_6_load, i64 %z_words_3_2_load, i2 %trunc_ln50_7" [./intx/intx.hpp:211]   --->   Operation 428 'mux' 'tmp_10' <Predicate = (!icmp_ln210)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 429 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln211 = or i64 %tmp_10, i64 %trunc_ln211" [./intx/intx.hpp:211]   --->   Operation 429 'or' 'or_ln211' <Predicate = (!icmp_ln210)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 430 [1/1] (0.72ns)   --->   "%switch_ln211 = switch i2 %trunc_ln50_7, void %branch31, i2 0, void %.split..split258_crit_edge, i2 1, void %branch29, i2 2, void %branch30" [./intx/intx.hpp:211]   --->   Operation 430 'switch' 'switch_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.72>
ST_26 : Operation 431 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_2_2" [./intx/intx.hpp:211]   --->   Operation 431 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 2)> <Delay = 0.46>
ST_26 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split258" [./intx/intx.hpp:211]   --->   Operation 432 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 2)> <Delay = 0.00>
ST_26 : Operation 433 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_1_2" [./intx/intx.hpp:211]   --->   Operation 433 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 1)> <Delay = 0.46>
ST_26 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split258" [./intx/intx.hpp:211]   --->   Operation 434 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 1)> <Delay = 0.00>
ST_26 : Operation 435 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_0_2" [./intx/intx.hpp:211]   --->   Operation 435 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 0)> <Delay = 0.46>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split258" [./intx/intx.hpp:211]   --->   Operation 436 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 0)> <Delay = 0.00>
ST_26 : Operation 437 [1/1] (0.46ns)   --->   "%store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_3_2" [./intx/intx.hpp:211]   --->   Operation 437 'store' 'store_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 3)> <Delay = 0.46>
ST_26 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln211 = br void %.split258" [./intx/intx.hpp:211]   --->   Operation 438 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_7 == 3)> <Delay = 0.00>
ST_26 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 439 'br' 'br_ln0' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.75>
ST_27 : Operation 440 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 440 'br' 'br_ln0' <Predicate = (k & !result)> <Delay = 0.46>
ST_27 : Operation 441 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_8 = phi i64 %z_word_num_bits_1_3_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_3_2_load, void %.loopexit.loopexit10"   --->   Operation 441 'phi' 'z_word_num_bits_1_3_8' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 442 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_8 = phi i64 %z_word_num_bits_1_2_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_2_2_load, void %.loopexit.loopexit10"   --->   Operation 442 'phi' 'z_word_num_bits_1_2_8' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 443 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_8 = phi i64 %z_word_num_bits_1_1_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_1_2_load, void %.loopexit.loopexit10"   --->   Operation 443 'phi' 'z_word_num_bits_1_1_8' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 444 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_8 = phi i64 %z_word_num_bits_1_0_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_0_2_load, void %.loopexit.loopexit10"   --->   Operation 444 'phi' 'z_word_num_bits_1_0_8' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln157_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_1_3_8, i64 %z_word_num_bits_1_2_8, i64 %z_word_num_bits_1_1_8, i64 %z_word_num_bits_1_0_8" [./instructions.hpp:157]   --->   Operation 445 'bitconcatenate' 'or_ln157_2' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 446 [1/1] (1.29ns)   --->   "%store_ln157 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_8, i256 %or_ln157_2, i32 4294967295" [./instructions.hpp:157]   --->   Operation 446 'store' 'store_ln157' <Predicate = (k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_27 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln158 = br void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit._crit_edge" [./instructions.hpp:158]   --->   Operation 447 'br' 'br_ln158' <Predicate = (k)> <Delay = 0.00>
ST_27 : Operation 448 [1/1] (0.00ns)   --->   "%ret_ln159 = ret" [./instructions.hpp:159]   --->   Operation 448 'ret' 'ret_ln159' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 1.00>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%phi_ln29_3 = phi i2 %add_ln29_3, void %.preheader, i2 0, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 449 'phi' 'phi_ln29_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.62ns)   --->   "%add_ln29_3 = add i2 %phi_ln29_3, i2 1" [./intx/intx.hpp:29]   --->   Operation 450 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 451 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_4_load = load i64 %z_word_num_bits_1_0_4"   --->   Operation 451 'load' 'z_word_num_bits_1_0_4_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_4_load = load i64 %z_word_num_bits_1_1_4"   --->   Operation 452 'load' 'z_word_num_bits_1_1_4_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_4_load = load i64 %z_word_num_bits_1_2_4"   --->   Operation 453 'load' 'z_word_num_bits_1_2_4_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_4_load = load i64 %z_word_num_bits_1_3_4"   --->   Operation 454 'load' 'z_word_num_bits_1_3_4_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 455 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 456 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_0_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_1_0_4_load, i64 %z_word_num_bits_1_0_4_load, i64 %z_word_num_bits_1_0_4_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 456 'mux' 'z_word_num_bits_1_0_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 457 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_1_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_1_4_load, i64 0, i64 %z_word_num_bits_1_1_4_load, i64 %z_word_num_bits_1_1_4_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 457 'mux' 'z_word_num_bits_1_1_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 458 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_2_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2_4_load, i64 %z_word_num_bits_1_2_4_load, i64 0, i64 %z_word_num_bits_1_2_4_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 458 'mux' 'z_word_num_bits_1_2_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 459 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_3_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_3_4_load, i64 %z_word_num_bits_1_3_4_load, i64 %z_word_num_bits_1_3_4_load, i64 0, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 459 'mux' 'z_word_num_bits_1_3_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 460 [1/1] (0.39ns)   --->   "%icmp_ln29_3 = icmp_eq  i2 %phi_ln29_3, i2 3" [./intx/intx.hpp:29]   --->   Operation 460 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%empty_132 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 461 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_3_5, i64 %z_word_num_bits_1_3_4" [./intx/intx.hpp:29]   --->   Operation 462 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 463 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_2_5, i64 %z_word_num_bits_1_2_4" [./intx/intx.hpp:29]   --->   Operation 463 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 464 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1_5, i64 %z_word_num_bits_1_1_4" [./intx/intx.hpp:29]   --->   Operation 464 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 465 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_0_5, i64 %z_word_num_bits_1_0_4" [./intx/intx.hpp:29]   --->   Operation 465 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_3, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader" [./intx/intx.hpp:29]   --->   Operation 466 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 29 <SV = 20> <Delay = 0.46>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_6 = alloca i32 1"   --->   Operation 467 'alloca' 'z_word_num_bits_1_0_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_6 = alloca i32 1"   --->   Operation 468 'alloca' 'z_word_num_bits_1_1_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_6 = alloca i32 1"   --->   Operation 469 'alloca' 'z_word_num_bits_1_2_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 470 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_6 = alloca i32 1"   --->   Operation 470 'alloca' 'z_word_num_bits_1_3_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 471 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_3_5, i64 %z_word_num_bits_1_3_6" [./intx/intx.hpp:29]   --->   Operation 471 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 472 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_2_5, i64 %z_word_num_bits_1_2_6" [./intx/intx.hpp:29]   --->   Operation 472 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 473 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1_5, i64 %z_word_num_bits_1_1_6" [./intx/intx.hpp:29]   --->   Operation 473 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 474 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_0_5, i64 %z_word_num_bits_1_0_6" [./intx/intx.hpp:29]   --->   Operation 474 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 475 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i83"   --->   Operation 475 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 30 <SV = 24> <Delay = 2.44>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%i_31 = phi i3 %i_35, void %.split5269, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader"   --->   Operation 476 'phi' 'i_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.71ns)   --->   "%i_35 = add i3 %i_31, i3 1" [./intx/intx.hpp:219]   --->   Operation 477 'add' 'i_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 478 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_6_load = load i64 %z_word_num_bits_1_0_6"   --->   Operation 478 'load' 'z_word_num_bits_1_0_6_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_1_6_load = load i64 %z_word_num_bits_1_1_6"   --->   Operation 479 'load' 'z_word_num_bits_1_1_6_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_6_load = load i64 %z_word_num_bits_1_2_6"   --->   Operation 480 'load' 'z_word_num_bits_1_2_6_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_3_6_load = load i64 %z_word_num_bits_1_3_6"   --->   Operation 481 'load' 'z_word_num_bits_1_3_6_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 482 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.56ns)   --->   "%icmp_ln219_1 = icmp_eq  i3 %i_31, i3 4" [./intx/intx.hpp:219]   --->   Operation 483 'icmp' 'icmp_ln219_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 484 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219_1, void %.split5, void %.loopexit.loopexit" [./intx/intx.hpp:219]   --->   Operation 485 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_0_0_load_1 = load i64 %value_mask_word_num_bits_0_0" [./intx/intx.hpp:220]   --->   Operation 486 'load' 'value_mask_word_num_bits_0_0_load_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_1_0_load_1 = load i64 %value_mask_word_num_bits_1_0" [./intx/intx.hpp:220]   --->   Operation 487 'load' 'value_mask_word_num_bits_1_0_load_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_2_0_load_1 = load i64 %value_mask_word_num_bits_2_0" [./intx/intx.hpp:220]   --->   Operation 488 'load' 'value_mask_word_num_bits_2_0_load_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%value_mask_word_num_bits_3_0_load_1 = load i64 %value_mask_word_num_bits_3_0" [./intx/intx.hpp:220]   --->   Operation 489 'load' 'value_mask_word_num_bits_3_0_load_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = trunc i3 %i_31" [./intx/intx.hpp:50]   --->   Operation 490 'trunc' 'trunc_ln50_5' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%shl_ln220_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_5, i6 0" [./intx/intx.hpp:220]   --->   Operation 491 'bitconcatenate' 'shl_ln220_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%zext_ln220_2 = zext i8 %shl_ln220_1" [./intx/intx.hpp:220]   --->   Operation 492 'zext' 'zext_ln220_2' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%lshr_ln220_1 = lshr i256 %state_load_8, i256 %zext_ln220_2" [./intx/intx.hpp:220]   --->   Operation 493 'lshr' 'lshr_ln220_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%trunc_ln220_1 = trunc i256 %lshr_ln220_1" [./intx/intx.hpp:220]   --->   Operation 494 'trunc' 'trunc_ln220_1' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.54ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %value_mask_word_num_bits_0_0_load_1, i64 %value_mask_word_num_bits_1_0_load_1, i64 %value_mask_word_num_bits_2_0_load_1, i64 %value_mask_word_num_bits_3_0_load_1, i2 %trunc_ln50_5" [./intx/intx.hpp:220]   --->   Operation 495 'mux' 'tmp_9' <Predicate = (!icmp_ln219_1)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln220 = and i64 %tmp_9, i64 %trunc_ln220_1" [./intx/intx.hpp:220]   --->   Operation 496 'and' 'and_ln220' <Predicate = (!icmp_ln219_1)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 497 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50_5, void %branch39, i2 0, void %.split5..split5269_crit_edge, i2 1, void %branch37, i2 2, void %branch38" [./intx/intx.hpp:220]   --->   Operation 497 'switch' 'switch_ln220' <Predicate = (!icmp_ln219_1)> <Delay = 0.72>
ST_30 : Operation 498 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_2_6" [./intx/intx.hpp:220]   --->   Operation 498 'store' 'store_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 2)> <Delay = 0.46>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split5269" [./intx/intx.hpp:220]   --->   Operation 499 'br' 'br_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 2)> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_1_6" [./intx/intx.hpp:220]   --->   Operation 500 'store' 'store_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 1)> <Delay = 0.46>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split5269" [./intx/intx.hpp:220]   --->   Operation 501 'br' 'br_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 1)> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_0_6" [./intx/intx.hpp:220]   --->   Operation 502 'store' 'store_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 0)> <Delay = 0.46>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split5269" [./intx/intx.hpp:220]   --->   Operation 503 'br' 'br_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 0)> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_3_6" [./intx/intx.hpp:220]   --->   Operation 504 'store' 'store_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 3)> <Delay = 0.46>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split5269" [./intx/intx.hpp:220]   --->   Operation 505 'br' 'br_ln220' <Predicate = (!icmp_ln219_1 & trunc_ln50_5 == 3)> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i83"   --->   Operation 506 'br' 'br_ln0' <Predicate = (!icmp_ln219_1)> <Delay = 0.00>

State 31 <SV = 25> <Delay = 0.46>
ST_31 : Operation 507 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 507 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', ./execution_state.hpp:60) [4]  (0 ns)
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)
	'add' operation ('add_ln60', ./execution_state.hpp:60) [8]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [10]  (1.3 ns)

 <State 3>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_3', ./execution_state.hpp:60) [11]  (1.06 ns)
	'add' operation ('add_ln60_2', ./execution_state.hpp:60) [13]  (1.12 ns)
	'getelementptr' operation ('state_addr_7', ./execution_state.hpp:60) [16]  (0 ns)
	'load' operation ('state_load_7', ./execution_state.hpp:60) on array 'state' [17]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_7', ./execution_state.hpp:60) on array 'state' [17]  (1.3 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [24]  (0 ns)
	'mux' operation ('tmp_1', ./intx/int128.hpp:213) [33]  (0.544 ns)
	'sub' operation ('sub_ln213', ./intx/int128.hpp:213) [34]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [37]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [38]  (0.148 ns)

 <State 6>: 1.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln252', ./intx/intx.hpp:252) [96]  (0.858 ns)
	multiplexor before 'phi' operation ('sign_mask_word_num_bits_0_4', ./intx/intx.hpp:29) with incoming values : ('select_ln29', ./intx/intx.hpp:29) ('sign_mask_word_num_bits_0_2_load') [149]  (0.502 ns)
	blocking operation 0.106 ns on control path)

 <State 7>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:252) [110]  (0 ns)
	'mux' operation ('tmp_2', ./intx/intx.hpp:254) [122]  (0.544 ns)
	'shl' operation ('shl_ln254', ./intx/intx.hpp:254) [123]  (1.31 ns)
	'or' operation ('or_ln254', ./intx/intx.hpp:254) [125]  (0.331 ns)
	'store' operation ('store_ln254', ./intx/intx.hpp:254) of variable 'or_ln', ./intx/intx.hpp:254 on local variable 'sign_mask_word_num_bits_3_2' [140]  (0.46 ns)

 <State 8>: 0.502ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sign_mask_word_num_bits_0_4', ./intx/intx.hpp:29) with incoming values : ('select_ln29', ./intx/intx.hpp:29) ('sign_mask_word_num_bits_0_2_load') [149]  (0.502 ns)

 <State 9>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_1', ./intx/intx.hpp:29) with incoming values : ('add_ln29_1', ./intx/intx.hpp:29) [159]  (0 ns)
	'add' operation ('add_ln29_1', ./intx/intx.hpp:29) [160]  (0.621 ns)

 <State 10>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('value_mask_word_num_bits_3_0') [181]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'z_word_num_bits_3_1', ./intx/intx.hpp:29 on local variable 'value_mask_word_num_bits_3_0' [182]  (0.46 ns)

 <State 11>: 3.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [188]  (0 ns)
	'mux' operation ('tmp_4', ./intx/int128.hpp:213) [197]  (0.544 ns)
	'sub' operation ('sub_ln213_1', ./intx/int128.hpp:213) [199]  (1.36 ns)
	'sub' operation ('sub_ln216', ./intx/int128.hpp:216) [203]  (1.36 ns)
	'store' operation ('store_ln216', ./intx/int128.hpp:216) of variable 'sub_ln216', ./intx/int128.hpp:216 on local variable 'value_mask_word_num_bits_0_0' [212]  (0.46 ns)

 <State 12>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_2', ./intx/intx.hpp:29) with incoming values : ('add_ln29_2', ./intx/intx.hpp:29) [227]  (0.46 ns)

 <State 13>: 0.837ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_2', ./intx/intx.hpp:29) with incoming values : ('add_ln29_2', ./intx/intx.hpp:29) [227]  (0 ns)
	'icmp' operation ('icmp_ln29_9', ./intx/intx.hpp:29) [234]  (0.399 ns)
	'select' operation ('select_ln29_9', ./intx/intx.hpp:29) [235]  (0.438 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_8', ./intx/intx.hpp:220) [260]  (0 ns)
	'load' operation ('state_load_8', ./intx/intx.hpp:220) on array 'state' [261]  (1.3 ns)

 <State 15>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_8', ./intx/intx.hpp:220) on array 'state' [261]  (1.3 ns)

 <State 16>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:219) [268]  (0 ns)
	'mux' operation ('tmp_6', ./intx/intx.hpp:220) [280]  (0.544 ns)
	'and' operation ('z.words_[0]', ./intx/intx.hpp:220) [281]  (1.44 ns)
	'store' operation ('store_ln220', ./intx/intx.hpp:220) of variable 'z.words_[0]', ./intx/intx.hpp:220 on local variable 'z.words_[3]' [284]  (0.46 ns)

 <State 17>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [300]  (0.46 ns)

 <State 18>: 1.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [300]  (0 ns)
	'mux' operation ('tmp_7', ./intx/intx.hpp:83) [313]  (0.544 ns)
	'icmp' operation ('icmp_ln83', ./intx/intx.hpp:83) [315]  (1.14 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [316]  (0.148 ns)

 <State 19>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_3', ./intx/intx.hpp:29) with incoming values : ('add_ln29_3', ./intx/intx.hpp:29) [471]  (0.46 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_4', ./intx/intx.hpp:29) with incoming values : ('add_ln29_4', ./intx/intx.hpp:29) [327]  (0 ns)
	'icmp' operation ('icmp_ln29_12', ./intx/intx.hpp:29) [334]  (0.399 ns)
	'select' operation ('select_ln29_18', ./intx/intx.hpp:29) [335]  (0.438 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'select_ln29_18', ./intx/intx.hpp:29 on local variable 'z_word_num_bits_1_3_4' [348]  (0.46 ns)

 <State 21>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('z.words_[3]') [357]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'select_ln29_18', ./intx/intx.hpp:29 on local variable 'z.words_[3]' [358]  (0.46 ns)

 <State 22>: 1.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:237) [364]  (0 ns)
	'mux' operation ('tmp_s', ./intx/intx.hpp:238) [376]  (0.544 ns)
	'xor' operation ('z.words_[0]', ./intx/intx.hpp:238) [377]  (0.326 ns)
	'store' operation ('store_ln238', ./intx/intx.hpp:238) of variable 'z.words_[0]', ./intx/intx.hpp:238 on local variable 'z.words_[3]' [380]  (0.46 ns)

 <State 23>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_5', ./intx/intx.hpp:29) with incoming values : ('add_ln29_5', ./intx/intx.hpp:29) [400]  (0.46 ns)

 <State 24>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_5', ./intx/intx.hpp:29) with incoming values : ('add_ln29_5', ./intx/intx.hpp:29) [400]  (0 ns)
	'add' operation ('add_ln29_5', ./intx/intx.hpp:29) [401]  (0.621 ns)

 <State 25>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('z_word_num_bits_1_3_2') [422]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'z_word_num_bits_1_3_1', ./intx/intx.hpp:29 on local variable 'z_word_num_bits_1_3_2' [423]  (0.46 ns)

 <State 26>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:210) [429]  (0 ns)
	'mux' operation ('tmp_10', ./intx/intx.hpp:211) [449]  (0.544 ns)
	'or' operation ('or_ln211', ./intx/intx.hpp:211) [450]  (1.44 ns)
	'store' operation ('store_ln211', ./intx/intx.hpp:211) of variable 'or_ln211', ./intx/intx.hpp:211 on local variable 'z_word_num_bits_1_0_2' [459]  (0.46 ns)

 <State 27>: 1.76ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_1_3_8') with incoming values : ('z_word_num_bits_1_3_2_load') ('z_word_num_bits_1_3_6_load') [540]  (0.46 ns)
	'phi' operation ('z_word_num_bits_1_3_8') with incoming values : ('z_word_num_bits_1_3_2_load') ('z_word_num_bits_1_3_6_load') [540]  (0 ns)
	'store' operation ('store_ln157', ./instructions.hpp:157) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [545]  (1.3 ns)

 <State 28>: 1ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_3', ./intx/intx.hpp:29) with incoming values : ('add_ln29_3', ./intx/intx.hpp:29) [471]  (0 ns)
	'mux' operation ('z_word_num_bits_1_3_5', ./intx/intx.hpp:29) [481]  (0.544 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'z_word_num_bits_1_3_5', ./intx/intx.hpp:29 on local variable 'z_word_num_bits_1_3_4' [484]  (0.46 ns)

 <State 29>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('z_word_num_bits_1_3_6') [493]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of variable 'z_word_num_bits_1_3_5', ./intx/intx.hpp:29 on local variable 'z_word_num_bits_1_3_6' [494]  (0.46 ns)

 <State 30>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:219) [500]  (0 ns)
	'mux' operation ('tmp_9', ./intx/intx.hpp:220) [520]  (0.544 ns)
	'and' operation ('and_ln220', ./intx/intx.hpp:220) [521]  (1.44 ns)
	'store' operation ('store_ln220', ./intx/intx.hpp:220) of variable 'and_ln220', ./intx/intx.hpp:220 on local variable 'z_word_num_bits_1_2_6' [524]  (0.46 ns)

 <State 31>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_1_3_8') with incoming values : ('z_word_num_bits_1_3_2_load') ('z_word_num_bits_1_3_6_load') [540]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
