<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - File</title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/file.css">

<!--script type="text/javascript" src=".js/.stickyheader.js"></script-->  

</head>


<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = fileHTMLlayout>

<div class='fileSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> File Summary of /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='fileSummaryTable'>
<tr>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='50px'> File ID </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='60px'> Modules Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='100px'> Total Instances Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Lines</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Statements</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Statement Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Statement Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Branch Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Branch Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Condition Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Condition Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Toggle Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Toggle Coverage </td>
</tr>
<tr>
<td class='fileSummaryTable'>4</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>5</td>
<td class='fileSummaryTable'>82</td>
<td class='fileSummaryTable'>162</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileLineCovContainer'>
<input type='checkbox' id='checkbox_file_linecov' onclick="checkdisplay('checkbox_file_linecov', 'file_linecov');
openFileContent('button_file_linecov');">
<span class='fileLineCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileBranchCovContainer'>
<input type='checkbox' id='checkbox_file_branchcov' onclick="checkdisplay('checkbox_file_branchcov', 'file_branchcov');
openFileContent('button_file_branchcov');">
<span class='fileBranchCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileCondCovContainer'>
<input type='checkbox' id='checkbox_file_condcov' onclick="checkdisplay('checkbox_file_condcov', 'file_condcov');
openFileContent('button_file_condcov');">
<span class='fileCondCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>46.63</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileToggleCovContainer'>
<input type='checkbox' id='checkbox_file_togglecov' onclick="checkdisplay('checkbox_file_togglecov', 'file_togglecov');
openFileContent('button_file_togglecov');">
<span class='fileToggleCovCheckmark'> </span> </label>
</td>
</tr>
</table>
</font>
</div>
<hr>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_linecov'>
<button class='fileCollapsible' id='button_file_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv</button> 
<div class='fileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'> Statement Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>162</td>
<td class='fileScoreTable' bgcolor='#98FF98'>162</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_axi.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_axi</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   AXI4-Lite Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Manages two independent matrices for Write Address/Data (AW/W/B) and</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   Read Address/Data (AR/R) channels.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//   Implements transaction locking to ensure ordering (Write Address matches Write Data).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard AXI4-Lite interfaces (AWADDR, AWVALID, WDATA, WVALID, BRESP, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_axi #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input logic aclk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input logic aresetn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces (Slave Ports on Matrix) - "m_axi_*"</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       awaddr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                awprot_i, // Added AXI Protections</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  awvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  awready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Data (Assumes Lite: no WID, WLAST ignored/implicit)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wdata_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wstrb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Response</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                bresp_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  bvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  bready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       araddr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                arprot_i, // Added AXI Protections</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  arvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  arready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       rdata_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                rresp_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  rvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  rready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces (Master Ports on Matrix) - "s_axi_*"</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        s_awaddr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 s_awprot_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_awvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_awready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        s_wdata_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    s_wstrb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_wvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_wready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Response</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 s_bresp_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_bvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_bready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        s_araddr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 s_arprot_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_arvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_arready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        s_rdata_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 s_rresp_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_rvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_rready_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    // Lock State Machine Enums</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {LOCK_IDLE, LOCK_W_PHASE, LOCK_B_PHASE} lock_aw_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic       {LOCK_IDLE_R, LOCK_R_PHASE} lock_ar_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    // WRITE PATH (AW + W + B)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. Write Address Decoder</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    // Channels</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_aw_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_aw_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_ar_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_ar_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_AW_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(.M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH), .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                                 .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)) u_dec_aw (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(awaddr_i[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(awvalid_i[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(!awprot_i[m*3 + 1]), // PROT[1]=0 is Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_aw_req_matrix[m] = sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_aw_err[m] = dec_err | sec_err; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Write Arbiter & Transaction Locking</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_aw_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_aw_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>    // To maintain transaction integrity, we must hold the grant </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>    // from AW Valid -&gt B Valid/Ready Handshake.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>    // Lock logic: Set lock on AW Shake, Release lock on B Shake.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0] aw_lock; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    // Transpose</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_aw_req_vector[s][m] = master_aw_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AW_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            // Lock State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>            lock_aw_t lock_state, next_lock_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>            always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegreen'>                if (!aresetn) lock_state &lt= LOCK_IDLE;</pre> </td>
<td class='lineTable'>20000096</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegreen'>                else          lock_state &lt= next_lock_state;</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegreen'>                next_lock_state = lock_state;</pre> </td>
<td class='lineTable'>548</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegreen'>                case (lock_state)</pre> </td>
<td class='lineTable'>548</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_IDLE:    if (s_awvalid_o[s] && s_awready_i[s]) next_lock_state = LOCK_W_PHASE; // AW accepted</pre> </td>
<td class='lineTable'>152</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_W_PHASE: if (s_wvalid_o[s] && s_wready_i[s])  next_lock_state = LOCK_B_PHASE; // W accepted</pre> </td>
<td class='lineTable'>84</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_B_PHASE: if (s_bvalid_i[s] && s_bready_o[s])  next_lock_state = LOCK_IDLE;    // B accepted</pre> </td>
<td class='lineTable'>86</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegreen'>                    default: next_lock_state = LOCK_IDLE;</pre> </td>
<td class='lineTable'>20</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'>            // For simplicty in AXI Lite, we assume AW and W come roughly together or we just lock until B done.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>            assign aw_lock[s] = (lock_state != LOCK_IDLE) || (s_awvalid_o[s] && !s_awready_i[s]); // Hold if busy or requesting</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb_aw (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(aclk), .rst_n(aresetn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_aw_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(aw_lock[s]), // Hold grant during transaction</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_aw_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Write Muxing (AW & W Channels: Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_W_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegreen'>                s_awaddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0; </pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegreen'>                s_awprot_o[s*3 +: 3] = '0;</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegreen'>                s_awvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegreen'>                s_wdata_o[s*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegreen'>                s_wstrb_o[s*(DATA_WIDTH/8) +: (DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegreen'>                s_wvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegreen'>                s_bready_o[s] = 1'b0; // Route BREADY too</pre> </td>
<td class='lineTable'>7179</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>2058</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_aw_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>2058</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegreen'>                        s_awvalid_o[s] = awvalid_i[i];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegreen'>                        s_awaddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = awaddr_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegreen'>                        s_awprot_o[s*3 +: 3] = awprot_i[i*3 +: 3];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                        </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                        // We also route W and Bready based on AW arbitration (Assuming Atomic/Locked)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegreen'>                        s_wvalid_o[s] = wvalid_i[i];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegreen'>                        s_wdata_o[s*DATA_WIDTH +: DATA_WIDTH] = wdata_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegreen'>                        s_wstrb_o[s*(DATA_WIDTH/8) +: (DATA_WIDTH/8)] = wstrb_i[i*(DATA_WIDTH/8) +: (DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegreen'>                        s_bready_o[s] = bready_i[i];</pre> </td>
<td class='lineTable'>665</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Error Responder Logic (Registered)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Error Responder Logic (Registered)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0] bvalid_err, rvalid_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][1:0] bresp_err, rresp_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegreen'>        if (!aresetn) begin</pre> </td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegreen'>            bvalid_err &lt= '0;</pre> </td>
<td class='lineTable'>49</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegreen'>            rvalid_err &lt= '0;</pre> </td>
<td class='lineTable'>49</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegreen'>            bresp_err  &lt= '0;</pre> </td>
<td class='lineTable'>49</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegreen'>            rresp_err  &lt= '0;</pre> </td>
<td class='lineTable'>49</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>            for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                // Write Error Capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_aw_err[i] && awvalid_i[i] && awready_o[i]) begin</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegreen'>                    bvalid_err[i] &lt= 1'b1;</pre> </td>
<td class='lineTable'>292</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegreen'>                    bresp_err[i]  &lt= 2'b11; // DECERR</pre> </td>
<td class='lineTable'>292</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (bvalid_o[i] && bready_i[i]) begin</pre> </td>
<td class='lineTable'>19999898</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                    bvalid_err[i] &lt= 1'b0;</pre> </td>
<td class='lineTable'>167</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                // Read Error Capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_ar_err[i] && arvalid_i[i] && arready_o[i]) begin</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegreen'>                    rvalid_err[i] &lt= 1'b1;</pre> </td>
<td class='lineTable'>262</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegreen'>                    rresp_err[i]  &lt= 2'b11; // DECERR</pre> </td>
<td class='lineTable'>262</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (rvalid_o[i] && rready_i[i]) begin</pre> </td>
<td class='lineTable'>19999913</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegreen'>                    rvalid_err[i] &lt= 1'b0;</pre> </td>
<td class='lineTable'>148</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>253</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>254</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>255</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Return Path Muxing (B Channel: Slave -&gt Master)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>256</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>257</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>258</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_B_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>259</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>260</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>261</td>
<td class='lineTable'> <pre class='codegreen'>                awready_o[m] = 1'b0;</pre> </td>
<td class='lineTable'>3426</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>262</td>
<td class='lineTable'> <pre class='codegreen'>                wready_o[m]  = 1'b0;</pre> </td>
<td class='lineTable'>3426</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>263</td>
<td class='lineTable'> <pre class='codegreen'>                bvalid_o[m]  = bvalid_err[m];</pre> </td>
<td class='lineTable'>3426</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>264</td>
<td class='lineTable'> <pre class='codegreen'>                bresp_o[m*2 +: 2] = bresp_err[m];</pre> </td>
<td class='lineTable'>3426</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>265</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>266</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_aw_err[m]) begin</pre> </td>
<td class='lineTable'>861</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>267</td>
<td class='lineTable'> <pre class='codegreen'>                    awready_o[m] = 1'b1;</pre> </td>
<td class='lineTable'>588</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>268</td>
<td class='lineTable'> <pre class='codegreen'>                    wready_o[m]  = 1'b1;</pre> </td>
<td class='lineTable'>588</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>269</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (!bvalid_err[m]) begin</pre> </td>
<td class='lineTable'>567</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>270</td>
<td class='lineTable'> <pre class='codegreen'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>794</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>271</td>
<td class='lineTable'> <pre class='codegreen'>                        if (slave_aw_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>794</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>272</td>
<td class='lineTable'> <pre class='codegreen'>                            awready_o[m] = s_awready_i[i];</pre> </td>
<td class='lineTable'>408</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>273</td>
<td class='lineTable'> <pre class='codegreen'>                            wready_o[m]  = s_wready_i[i];</pre> </td>
<td class='lineTable'>408</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>274</td>
<td class='lineTable'> <pre class='codegreen'>                            bvalid_o[m]  = s_bvalid_i[i];</pre> </td>
<td class='lineTable'>408</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>275</td>
<td class='lineTable'> <pre class='codegreen'>                            bresp_o[m*2 +: 2] = s_bresp_i[i*2 +: 2];</pre> </td>
<td class='lineTable'>408</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>276</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>277</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>278</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>279</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>280</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>281</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>282</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>283</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>284</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>285</td>
<td class='lineTable'> <pre class='codegrey'>    // READ PATH (AR + R)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>286</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>287</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>288</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>289</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>290</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>291</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_AR_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>292</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>293</td>
<td class='lineTable'> <pre class='codegrey'>            logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>294</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(.M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH), .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>295</td>
<td class='lineTable'> <pre class='codegrey'>                                 .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)) u_dec_ar (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>296</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(araddr_i[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>297</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(arvalid_i[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>298</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(!arprot_i[m*3+1]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>299</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>300</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>301</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>302</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>303</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_ar_req_matrix[m] = sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>304</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_ar_err[m] = dec_err | sec_err; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>305</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>306</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>307</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>308</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Read Arbiter & Transaction Locking (AR -&gt R done)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>309</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>310</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_ar_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>311</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_ar_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>312</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0] ar_lock;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>313</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>314</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>315</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>316</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>317</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_ar_req_vector[s][m] = master_ar_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>318</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>319</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>320</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>321</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>322</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>323</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AR_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>324</td>
<td class='lineTable'> <pre class='codegrey'>            lock_ar_t r_state, r_next;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>325</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>326</td>
<td class='lineTable'> <pre class='codegrey'>             always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>327</td>
<td class='lineTable'> <pre class='codegreen'>                if (!aresetn) r_state &lt= LOCK_IDLE_R;</pre> </td>
<td class='lineTable'>20000096</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>328</td>
<td class='lineTable'> <pre class='codegreen'>                else          r_state &lt= r_next;</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>329</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>330</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>331</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>332</td>
<td class='lineTable'> <pre class='codegreen'>                r_next = r_state;</pre> </td>
<td class='lineTable'>360</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>333</td>
<td class='lineTable'> <pre class='codegreen'>                case (r_state)</pre> </td>
<td class='lineTable'>360</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>334</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_IDLE_R:    if (s_arvalid_o[s] && s_arready_i[s]) r_next = LOCK_R_PHASE;</pre> </td>
<td class='lineTable'>127</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>335</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_R_PHASE:   if (s_rvalid_i[s] && s_rready_o[s])   r_next = LOCK_IDLE_R; // Single beat Lite</pre> </td>
<td class='lineTable'>70</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>336</td>
<td class='lineTable'> <pre class='codegreen'>                    default: r_next = LOCK_IDLE_R;</pre> </td>
<td class='lineTable'>20</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>337</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>338</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>339</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>340</td>
<td class='lineTable'> <pre class='codegrey'>            assign ar_lock[s] = (r_state != LOCK_IDLE_R) || (s_arvalid_o[s] && !s_arready_i[s]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>341</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>342</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb_ar (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>343</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(aclk), .rst_n(aresetn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>344</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_ar_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>345</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(ar_lock[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>346</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_ar_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>347</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>348</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>349</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>350</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>351</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Read Muxing (AR Channel: Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>352</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>353</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>354</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AR_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>355</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>356</td>
<td class='lineTable'> <pre class='codegreen'>                s_araddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0;</pre> </td>
<td class='lineTable'>2587</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>357</td>
<td class='lineTable'> <pre class='codegreen'>                s_arvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'>2587</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>358</td>
<td class='lineTable'> <pre class='codegreen'>                s_rready_o[s] = 1'b0; // Route RREADY logic here</pre> </td>
<td class='lineTable'>2587</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>359</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>360</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>1730</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>361</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_ar_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>1730</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>362</td>
<td class='lineTable'> <pre class='codegreen'>                        s_arvalid_o[s] = arvalid_i[i];</pre> </td>
<td class='lineTable'>180</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>363</td>
<td class='lineTable'> <pre class='codegreen'>                        s_araddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = araddr_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'>180</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>364</td>
<td class='lineTable'> <pre class='codegreen'>                        s_rready_o[s] = rready_i[i];</pre> </td>
<td class='lineTable'>180</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>365</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>366</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>367</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>368</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>369</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>370</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>371</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Return Path Muxing (R Channel: Slave -&gt Master)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>372</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>373</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>374</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_R_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>375</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>376</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>377</td>
<td class='lineTable'> <pre class='codegreen'>                arready_o[m] = 1'b0;</pre> </td>
<td class='lineTable'>2894</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>378</td>
<td class='lineTable'> <pre class='codegreen'>                rvalid_o[m]  = rvalid_err[m];</pre> </td>
<td class='lineTable'>2894</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>379</td>
<td class='lineTable'> <pre class='codegreen'>                rdata_o[m*DATA_WIDTH +: DATA_WIDTH] = rvalid_err[m] ? 32'hDEAD_BEEF : 32'h0;</pre> </td>
<td class='lineTable'>2894</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>380</td>
<td class='lineTable'> <pre class='codegreen'>                rresp_o[m*2 +: 2] = rresp_err[m];</pre> </td>
<td class='lineTable'>2894</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>381</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>382</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_ar_err[m]) begin</pre> </td>
<td class='lineTable'>728</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>383</td>
<td class='lineTable'> <pre class='codegreen'>                    arready_o[m] = 1'b1;</pre> </td>
<td class='lineTable'>265</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>384</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (!rvalid_err[m]) begin</pre> </td>
<td class='lineTable'>463</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>385</td>
<td class='lineTable'> <pre class='codegreen'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>618</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>386</td>
<td class='lineTable'> <pre class='codegreen'>                        if (slave_ar_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>618</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>387</td>
<td class='lineTable'> <pre class='codegreen'>                            arready_o[m] = s_arready_i[i];</pre> </td>
<td class='lineTable'>276</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>388</td>
<td class='lineTable'> <pre class='codegreen'>                            rvalid_o[m]  = s_rvalid_i[i];</pre> </td>
<td class='lineTable'>276</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>389</td>
<td class='lineTable'> <pre class='codegreen'>                            rdata_o[m*DATA_WIDTH +: DATA_WIDTH] = s_rdata_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'>276</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>390</td>
<td class='lineTable'> <pre class='codegreen'>                            rresp_o[m*2 +: 2] = s_rresp_i[i*2 +: 2];</pre> </td>
<td class='lineTable'>276</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>391</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>392</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>393</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>394</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>395</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>396</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>397</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>398</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_branchcov'>
<button class='fileBranchCollapsible' id='button_file_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv</button> 
<div class='fileBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>67</td>
<td class='fileScoreTable'>67</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_axi.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_axi</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   AXI4-Lite Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Manages two independent matrices for Write Address/Data (AW/W/B) and</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   Read Address/Data (AR/R) channels.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//   Implements transaction locking to ensure ordering (Write Address matches Write Data).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard AXI4-Lite interfaces (AWADDR, AWVALID, WDATA, WVALID, BRESP, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_axi #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input logic aclk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input logic aresetn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces (Slave Ports on Matrix) - "m_axi_*"</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       awaddr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                awprot_i, // Added AXI Protections</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  awvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  awready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Data (Assumes Lite: no WID, WLAST ignored/implicit)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wdata_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wstrb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Response</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                bresp_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  bvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  bready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       araddr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                arprot_i, // Added AXI Protections</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  arvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  arready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       rdata_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                rresp_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  rvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  rready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces (Master Ports on Matrix) - "s_axi_*"</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    // -----------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        s_awaddr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 s_awprot_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_awvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_awready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        s_wdata_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    s_wstrb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_wvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_wready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Response</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 s_bresp_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_bvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_bready_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        s_araddr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 s_arprot_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_arvalid_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_arready_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        s_rdata_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 s_rresp_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   s_rvalid_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   s_rready_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    // Lock State Machine Enums</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {LOCK_IDLE, LOCK_W_PHASE, LOCK_B_PHASE} lock_aw_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic       {LOCK_IDLE_R, LOCK_R_PHASE} lock_ar_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    // WRITE PATH (AW + W + B)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. Write Address Decoder</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    // Channels</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_aw_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_aw_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_ar_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_ar_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_AW_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(.M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH), .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                                 .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)) u_dec_aw (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(awaddr_i[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(awvalid_i[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(!awprot_i[m*3 + 1]), // PROT[1]=0 is Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_aw_req_matrix[m] = sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_aw_err[m] = dec_err | sec_err; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Write Arbiter & Transaction Locking</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_aw_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_aw_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>    // To maintain transaction integrity, we must hold the grant </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>    // from AW Valid -&gt B Valid/Ready Handshake.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>    // Lock logic: Set lock on AW Shake, Release lock on B Shake.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0] aw_lock; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    // Transpose</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_aw_req_vector[s][m] = master_aw_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AW_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            // Lock State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>            lock_aw_t lock_state, next_lock_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>            always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegreen'>                if (!aresetn) lock_state &lt= LOCK_IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegreen'>                else          lock_state &lt= next_lock_state;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>10000022</td>
<td class='lineTable'>10000022T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>10000022</td>
<td class='lineTable'>10000022T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>                next_lock_state = lock_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>                case (lock_state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_IDLE:    if (s_awvalid_o[s] && s_awready_i[s]) next_lock_state = LOCK_W_PHASE; // AW accepted</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>42</td>
<td class='lineTable'>7T 35F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 35</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>89</td>
<td class='lineTable'>14T 75F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 75</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_W_PHASE: if (s_wvalid_o[s] && s_wready_i[s])  next_lock_state = LOCK_B_PHASE; // W accepted</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>21</td>
<td class='lineTable'>7T 14F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 14</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'>42</td>
<td class='lineTable'>14T 28F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 28</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_B_PHASE: if (s_bvalid_i[s] && s_bready_o[s])  next_lock_state = LOCK_IDLE;    // B accepted</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>21</td>
<td class='lineTable'>8T 13F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 13</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'>42</td>
<td class='lineTable'>15T 27F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 27</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegreen'>                    default: next_lock_state = LOCK_IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'>            // For simplicty in AXI Lite, we assume AW and W come roughly together or we just lock until B done.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>            assign aw_lock[s] = (lock_state != LOCK_IDLE) || (s_awvalid_o[s] && !s_awready_i[s]); // Hold if busy or requesting</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb_aw (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(aclk), .rst_n(aresetn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_aw_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(aw_lock[s]), // Hold grant during transaction</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_aw_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Write Muxing (AW & W Channels: Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_W_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>                s_awaddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>                s_awprot_o[s*3 +: 3] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>                s_awvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                s_wdata_o[s*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                s_wstrb_o[s*(DATA_WIDTH/8) +: (DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                s_wvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                s_bready_o[s] = 1'b0; // Route BREADY too</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_aw_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'>1016</td>
<td class='lineTable'>28T 988F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 988</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'>1042</td>
<td class='lineTable'>67T 975F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 975</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                        s_awvalid_o[s] = awvalid_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                        s_awaddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = awaddr_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                        s_awprot_o[s*3 +: 3] = awprot_i[i*3 +: 3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                        </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                        // We also route W and Bready based on AW arbitration (Assuming Atomic/Locked)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wvalid_o[s] = wvalid_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdata_o[s*DATA_WIDTH +: DATA_WIDTH] = wdata_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wstrb_o[s*(DATA_WIDTH/8) +: (DATA_WIDTH/8)] = wstrb_i[i*(DATA_WIDTH/8) +: (DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                        s_bready_o[s] = bready_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Error Responder Logic (Registered)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Error Responder Logic (Registered)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0] bvalid_err, rvalid_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][1:0] bresp_err, rresp_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegreen'>        if (!aresetn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'>            bvalid_err &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>            rvalid_err &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>            bresp_err  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>            rresp_err  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>            for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                // Write Error Capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_aw_err[i] && awvalid_i[i] && awready_o[i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>146T 19999898F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                    bvalid_err[i] &lt= 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                    bresp_err[i]  &lt= 2'b11; // DECERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (bvalid_o[i] && bready_i[i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'>19999898</td>
<td class='lineTable'>167T 19999731F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 19999731</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                    bvalid_err[i] &lt= 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                // Read Error Capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_ar_err[i] && arvalid_i[i] && arready_o[i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>131T 19999913F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                    rvalid_err[i] &lt= 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                    rresp_err[i]  &lt= 2'b11; // DECERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegreen'>                end else if (rvalid_o[i] && rready_i[i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>19999913</td>
<td class='lineTable'>148T 19999765F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 19999765</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>                    rvalid_err[i] &lt= 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>253</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>254</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>255</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Return Path Muxing (B Channel: Slave -&gt Master)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>256</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>257</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>258</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_B_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>259</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>260</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>261</td>
<td class='lineTable'> <pre class='codegrey'>                awready_o[m] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>262</td>
<td class='lineTable'> <pre class='codegrey'>                wready_o[m]  = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>263</td>
<td class='lineTable'> <pre class='codegrey'>                bvalid_o[m]  = bvalid_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>264</td>
<td class='lineTable'> <pre class='codegrey'>                bresp_o[m*2 +: 2] = bresp_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>265</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>266</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_aw_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'>605</td>
<td class='lineTable'>236T 369F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 31</b></font></td>
<td class='lineTable'>256</td>
<td class='lineTable'>58T 198F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>267</td>
<td class='lineTable'> <pre class='codegrey'>                    awready_o[m] = 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>268</td>
<td class='lineTable'> <pre class='codegrey'>                    wready_o[m]  = 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>269</td>
<td class='lineTable'> <pre class='codegrey'>                end else if (!bvalid_err[m]) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 32</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 129</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 33</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 41</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>270</td>
<td class='lineTable'> <pre class='codegrey'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>271</td>
<td class='lineTable'> <pre class='codegreen'>                        if (slave_aw_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 34</b></font></td>
<td class='lineTable'>480</td>
<td class='lineTable'>79T 401F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 35</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 401</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 36</b></font></td>
<td class='lineTable'>314</td>
<td class='lineTable'>23T 291F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 37</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 291</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>272</td>
<td class='lineTable'> <pre class='codegrey'>                            awready_o[m] = s_awready_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>273</td>
<td class='lineTable'> <pre class='codegrey'>                            wready_o[m]  = s_wready_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>274</td>
<td class='lineTable'> <pre class='codegrey'>                            bvalid_o[m]  = s_bvalid_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>275</td>
<td class='lineTable'> <pre class='codegrey'>                            bresp_o[m*2 +: 2] = s_bresp_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>276</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>277</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>278</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>279</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>280</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>281</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>282</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>283</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>284</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>285</td>
<td class='lineTable'> <pre class='codegrey'>    // READ PATH (AR + R)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>286</td>
<td class='lineTable'> <pre class='codegrey'>    // =========================================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>287</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>288</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>289</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>290</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>291</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_AR_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>292</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>293</td>
<td class='lineTable'> <pre class='codegrey'>            logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>294</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(.M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH), .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>295</td>
<td class='lineTable'> <pre class='codegrey'>                                 .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)) u_dec_ar (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>296</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(araddr_i[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>297</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(arvalid_i[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>298</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(!arprot_i[m*3+1]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>299</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>300</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>301</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>302</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>303</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_ar_req_matrix[m] = sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>304</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_ar_err[m] = dec_err | sec_err; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>305</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>306</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>307</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>308</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Read Arbiter & Transaction Locking (AR -&gt R done)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>309</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>310</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_ar_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>311</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_ar_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>312</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0] ar_lock;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>313</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>314</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>315</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>316</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>317</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_ar_req_vector[s][m] = master_ar_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>318</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>319</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>320</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>321</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>322</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>323</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AR_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>324</td>
<td class='lineTable'> <pre class='codegrey'>            lock_ar_t r_state, r_next;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>325</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>326</td>
<td class='lineTable'> <pre class='codegrey'>             always_ff @(posedge aclk or negedge aresetn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>327</td>
<td class='lineTable'> <pre class='codegreen'>                if (!aresetn) r_state &lt= LOCK_IDLE_R;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 38</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 39</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>328</td>
<td class='lineTable'> <pre class='codegreen'>                else          r_state &lt= r_next;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 40</b></font></td>
<td class='lineTable'>10000022</td>
<td class='lineTable'>10000022T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 41</b></font></td>
<td class='lineTable'>10000022</td>
<td class='lineTable'>10000022T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>329</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>330</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>331</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>332</td>
<td class='lineTable'> <pre class='codegrey'>                r_next = r_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>333</td>
<td class='lineTable'> <pre class='codegrey'>                case (r_state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>334</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_IDLE_R:    if (s_arvalid_o[s] && s_arready_i[s]) r_next = LOCK_R_PHASE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 42</b></font></td>
<td class='lineTable'>19</td>
<td class='lineTable'>2T 17F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 43</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 17</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 44</b></font></td>
<td class='lineTable'>91</td>
<td class='lineTable'>15T 76F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 45</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 76</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>335</td>
<td class='lineTable'> <pre class='codegreen'>                    LOCK_R_PHASE:   if (s_rvalid_i[s] && s_rready_o[s])   r_next = LOCK_IDLE_R; // Single beat Lite</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 46</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>2T 4F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 47</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 48</b></font></td>
<td class='lineTable'>47</td>
<td class='lineTable'>15T 32F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 49</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 32</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>336</td>
<td class='lineTable'> <pre class='codegreen'>                    default: r_next = LOCK_IDLE_R;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 50</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 51</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>10T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>337</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>338</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>339</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>340</td>
<td class='lineTable'> <pre class='codegrey'>            assign ar_lock[s] = (r_state != LOCK_IDLE_R) || (s_arvalid_o[s] && !s_arready_i[s]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>341</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>342</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb_ar (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>343</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(aclk), .rst_n(aresetn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>344</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_ar_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>345</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(ar_lock[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>346</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_ar_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>347</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>348</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>349</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>350</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>351</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Read Muxing (AR Channel: Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>352</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>353</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>354</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_AR_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>355</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>356</td>
<td class='lineTable'> <pre class='codegrey'>                s_araddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>357</td>
<td class='lineTable'> <pre class='codegrey'>                s_arvalid_o[s] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>358</td>
<td class='lineTable'> <pre class='codegrey'>                s_rready_o[s] = 1'b0; // Route RREADY logic here</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>359</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>360</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>361</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_ar_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 52</b></font></td>
<td class='lineTable'>838</td>
<td class='lineTable'>6T 832F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 53</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 832</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 54</b></font></td>
<td class='lineTable'>892</td>
<td class='lineTable'>54T 838F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 55</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 838</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>362</td>
<td class='lineTable'> <pre class='codegrey'>                        s_arvalid_o[s] = arvalid_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>363</td>
<td class='lineTable'> <pre class='codegrey'>                        s_araddr_o[s*ADDR_WIDTH +: ADDR_WIDTH] = araddr_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>364</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rready_o[s] = rready_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>365</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>366</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>367</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>368</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>369</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>370</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>371</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Return Path Muxing (R Channel: Slave -&gt Master)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>372</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>373</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>374</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_R_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>375</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>376</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>377</td>
<td class='lineTable'> <pre class='codegrey'>                arready_o[m] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>378</td>
<td class='lineTable'> <pre class='codegrey'>                rvalid_o[m]  = rvalid_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>379</td>
<td class='lineTable'> <pre class='codegreen'>                rdata_o[m*DATA_WIDTH +: DATA_WIDTH] = rvalid_err[m] ? 32'hDEAD_BEEF : 32'h0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 56</b></font></td>
<td class='lineTable'>512</td>
<td class='lineTable'>212T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 57</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>300F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 58</b></font></td>
<td class='lineTable'>196</td>
<td class='lineTable'>53T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 59</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>143F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>380</td>
<td class='lineTable'> <pre class='codegrey'>                rresp_o[m*2 +: 2] = rresp_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>381</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>382</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_ar_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 60</b></font></td>
<td class='lineTable'>522</td>
<td class='lineTable'>212T 310F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 61</b></font></td>
<td class='lineTable'>206</td>
<td class='lineTable'>53T 153F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>383</td>
<td class='lineTable'> <pre class='codegrey'>                    arready_o[m] = 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>384</td>
<td class='lineTable'> <pre class='codegrey'>                end else if (!rvalid_err[m]) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 62</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 117</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 63</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 37</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>385</td>
<td class='lineTable'> <pre class='codegrey'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>386</td>
<td class='lineTable'> <pre class='codegreen'>                        if (slave_ar_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 64</b></font></td>
<td class='lineTable'>386</td>
<td class='lineTable'>51T 335F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 65</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 335</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 66</b></font></td>
<td class='lineTable'>232</td>
<td class='lineTable'>18T 214F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 67</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 214</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>387</td>
<td class='lineTable'> <pre class='codegrey'>                            arready_o[m] = s_arready_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>388</td>
<td class='lineTable'> <pre class='codegrey'>                            rvalid_o[m]  = s_rvalid_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>389</td>
<td class='lineTable'> <pre class='codegrey'>                            rdata_o[m*DATA_WIDTH +: DATA_WIDTH] = s_rdata_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>390</td>
<td class='lineTable'> <pre class='codegrey'>                            rresp_o[m*2 +: 2] = s_rresp_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>391</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>392</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>393</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>394</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>395</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>396</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>397</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>398</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_condcov'>
<button class='fileCondCollapsible' id='button_file_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv</button> 
<div class='fileCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AW_ARBITERS[0].lock_state  != LOCK_IDLE)__TRUE</pre> </td>
<td class='lineTable'>28 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AW_ARBITERS[0].lock_state  != LOCK_IDLE)__FALSE</pre> </td>
<td class='lineTable'>15 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AW_ARBITERS[1].lock_state  != LOCK_IDLE)__TRUE</pre> </td>
<td class='lineTable'>56 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AW_ARBITERS[1].lock_state  != LOCK_IDLE)__FALSE</pre> </td>
<td class='lineTable'>16 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>340</td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AR_ARBITERS[0].r_state  != LOCK_IDLE_R)__TRUE</pre> </td>
<td class='lineTable'>4 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AR_ARBITERS[0].r_state  != LOCK_IDLE_R)__FALSE</pre> </td>
<td class='lineTable'>23 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>340</td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AR_ARBITERS[1].r_state  != LOCK_IDLE_R)__TRUE</pre> </td>
<td class='lineTable'>32 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(\GEN_AR_ARBITERS[1].r_state  != LOCK_IDLE_R)__FALSE</pre> </td>
<td class='lineTable'>54 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_togglecov'>
<button class='fileToggleCollapsible' id='button_file_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of File 4 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv</button> 
<div class='fileToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Toggle Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_axi.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Toggles Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Score </th>
</tr>
<tr>
<td class='fileScoreTable'>56</td>
<td class='fileScoreTable'>33</td>
<td class='fileScoreTable'>23</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>58.92</td>
</tr>
</table>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Toggle Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Total Bits </font> </td>
<td class='fileScoreTable'> <font size='2'>1308</font> </td>
<td class='fileScoreTable'> <font size='2'>610</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>46.63</td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 0->1 </font> </td>
<td class='fileScoreTable'> <font size='2'>654</font> </td>
<td class='fileScoreTable'> <font size='2'>309 </font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>47.24</font> </td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 1->0 </font> </td>
<td class='fileScoreTable'> <font size='2'>654</font> </td>
<td class='fileScoreTable'> <font size='2'>301</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>46.02</font> </td>
</tr>
</table>
<br clear=all>
<div class='toggleCoverageTable'>
<table class='lineTable' id='sortable1'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,0)'> LineNumber <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,1)'> Variable Type <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' onclick='sortTable(1,2)'> Variable <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 0->1 </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 1->0 </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>31</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'> All bits of aclk</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>32</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'> All bits of aresetn</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>41</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of awready_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>47</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of wready_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>50</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of bresp_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>51</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of bvalid_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>58</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of arready_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>61</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [0:3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [5:13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [15:16]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [18:19]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [21]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [23:35]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [37:45]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [47:48]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [50:51]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [53]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>rdata_o [55:63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>61</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of rdata_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>62</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of rresp_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>63</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of rvalid_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>70</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_awaddr_o [2:15]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>70</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_awaddr_o [17:28]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>70</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_awaddr_o [34:59]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>70</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_awaddr_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>72</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_awvalid_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>76</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_wdata_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>78</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_wvalid_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>84</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_bready_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>87</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [2:5]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [9]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [11]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [15:18]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [21:24]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [26:28]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>s_araddr_o [34:59]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>87</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_araddr_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>89</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_arvalid_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>96</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of s_rready_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>71</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of s_awprot_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>77</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of s_wstrb_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of s_arprot_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>112</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of master_aw_req_matrix</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>113</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of master_aw_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>114</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>master_ar_req_matrix [0] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>114</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>master_ar_req_matrix [1] [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>114</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of master_ar_req_matrix</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>115</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of master_ar_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>120</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[0].sel</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>121</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[0].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>121</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[0].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>120</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[1].sel</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>121</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[1].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>121</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AW_DECODERS[1].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>138</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of slave_aw_req_vector</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>139</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of slave_aw_gnt_vector</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>145</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of aw_lock</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>225</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of bvalid_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>225</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of rvalid_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>226</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>bresp_err [0:1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>226</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>rresp_err [0:1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>292</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AR_DECODERS[0].sel</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>293</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AR_DECODERS[0].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>293</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AR_DECODERS[0].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>292</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>GEN_AR_DECODERS[1].sel [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>292</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_AR_DECODERS[1].sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>293</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AR_DECODERS[1].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>293</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_AR_DECODERS[1].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>310</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_ar_req_vector [0] [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>310</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_ar_req_vector [1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>310</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slave_ar_req_vector</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>311</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_ar_gnt_vector [0] [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>311</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_ar_gnt_vector [1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>311</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slave_ar_gnt_vector</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>312</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of ar_lock</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>202</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>202</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>202</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>202</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>235</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>270</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>270</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>270</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>270</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>360</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>360</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>360</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>360</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>385</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>385</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>385</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>385</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
</div>
</div>

<script type='text/javascript' src='jsCodeCov/fileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
<script> sortTable(1,0) </script>
</body>
</html>
