<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>Modules</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span><span onclick="javascript:toggleLevel(5);">5</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html" target="_self">xGPIO General Purpose Short Pin</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><img id="arr_1_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_')"/><a class="el" href="group___co_x___peripheral___lib.html" target="_self">CoX_Peripheral_Lib</a></td><td class="desc">Detect MCU Type </td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_0_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_0_')"/><a class="el" href="group___g_p_i_o.html" target="_self">GPIO</a></td><td class="desc"></td></tr>
<tr id="row_1_0_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html" target="_self">LPC17xx GPIO General Pin ID</a></td><td class="desc">The following values define the bit field for the ucPins argument to several of the APIs </td></tr>
<tr id="row_1_0_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html" target="_self">LPC17xx GPIO Configure parameters.</a></td><td class="desc"></td></tr>
<tr id="row_1_0_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___g_p_i_o___int___types.html" target="_self">LPC17xx GPIO Interrupt types</a></td><td class="desc"></td></tr>
<tr id="row_1_0_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html" target="_self">LPC17xx GPIO API</a></td><td class="desc">LPC17xx GPIO APIs Reference </td></tr>
<tr id="row_1_0_4_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_0_4_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_0_4_')"/><a class="el" href="group___l_p_c17xx___g_p_i_o___register.html" target="_self">GPIO Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_0_4_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html" target="_self">GPIO Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>GPIOx_BASE + offset</b>, (x=A/B/C...) </td></tr>
<tr id="row_1_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_1_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_1_')"/><a class="el" href="group___a_d_c.html" target="_self">ADC</a></td><td class="desc"></td></tr>
<tr id="row_1_1_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_1_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_1_0_')"/><a class="el" href="group__x_a_d_c.html" target="_self">XADC</a></td><td class="desc"></td></tr>
<tr id="row_1_1_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___data___resolution.html" target="_self">xADC Data Resolution</a></td><td class="desc">Show the ADC Data Resolution (Data Mask, Data Length) </td></tr>
<tr id="row_1_1_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___ints.html" target="_self">xADC Interrupt Source</a></td><td class="desc"></td></tr>
<tr id="row_1_1_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___events.html" target="_self">xADC Interrupt Event</a></td><td class="desc"></td></tr>
<tr id="row_1_1_0_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___mode.html" target="_self">xADC Operation Mode</a></td><td class="desc">Values that show the ADC Operation Mode </td></tr>
<tr id="row_1_1_0_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___trigger___source.html" target="_self">xADC Trigger Source</a></td><td class="desc">Values that show the ADC trigger source </td></tr>
<tr id="row_1_1_0_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___e_x_t___trigger___mode.html" target="_self">xADC External Tigger Source Mode</a></td><td class="desc">Can be passed to the ADCConfigure() as the ulTrigger parameter, when the trigger source set as xADC_TRIGGER_EXT_$ShortPin$. The ulTrigger parameter is an OR vaule with the <a class="el" href="group__x_a_d_c___trigger___source.html">xADC Trigger Source</a>. such as xADC_TRIGGER_EXT_PD2 | <a class="el" href="group__x_a_d_c___e_x_t___trigger___mode.html#ga0cc98a2500498de0455c4d16949f4db4">xADC_TRIGGER_EXT_RISING_EDGE</a> </td></tr>
<tr id="row_1_1_0_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_a_d_c___step___config.html" target="_self">xADC Step Config</a></td><td class="desc">ADC step config values, such as single-end / difference, channel source. They are can be passed to the <a class="el" href="group__x_a_d_c___exported___a_p_is.html#ga1f7790a5041fc4f10428fcdb983a2a3c" title="Configure ADC convert array. This function is used to fill ADC convert array, so you can use it to su...">xADCStepConfigure()</a> as the ulConfig parameter </td></tr>
<tr id="row_1_1_0_7_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_a_d_c___exported___a_p_is.html" target="_self">xADC API</a></td><td class="desc">XADC API Reference </td></tr>
<tr id="row_1_1_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_1_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_1_1_')"/><a class="el" href="group___l_p_c17xx___a_d_c.html" target="_self">LPC17xx_ADC</a></td><td class="desc"></td></tr>
<tr id="row_1_1_1_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___channel.html" target="_self">LPC17xx ADC channel ID</a></td><td class="desc">ADC channel ID can be used as ulChs parameters in APIs </td></tr>
<tr id="row_1_1_1_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html" target="_self">LPC17xx ADC Convert Mode.</a></td><td class="desc">Configure ADC convert mode, can be used as ulMode parameter in ADCStart function </td></tr>
<tr id="row_1_1_1_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___status___flag.html" target="_self">LPC17xx convert status flag.</a></td><td class="desc">LPC17xx ADC convet channel status flag, can be used to check Done/Overrun flag </td></tr>
<tr id="row_1_1_1_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html" target="_self">LPC17xx ADC APIs</a></td><td class="desc">LPC17xx ADC APIs Reference </td></tr>
<tr id="row_1_1_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_1_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_1_2_')"/><a class="el" href="group___l_p_c17xx___a_d_c___register.html" target="_self">ADC Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_1_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___offsets.html" target="_self">ADC Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>ADC_BASE + offset</b> </td></tr>
<tr id="row_1_1_2_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___c_r.html" target="_self">ADC Register CR</a></td><td class="desc">ADC CR Register description </td></tr>
<tr id="row_1_1_2_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___g_d_r.html" target="_self">ADC Register GDR</a></td><td class="desc">ADC GDR Register description </td></tr>
<tr id="row_1_1_2_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___i_n_t_e_n.html" target="_self">ADC Register INTEN</a></td><td class="desc">ADC INTEN Register description </td></tr>
<tr id="row_1_1_2_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___d_r.html" target="_self">ADC Register DR</a></td><td class="desc">ADC DR Register description </td></tr>
<tr id="row_1_1_2_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___a_d_c___register___s_t_a_t.html" target="_self">ADC Register STAT</a></td><td class="desc">ADC STAT Register description </td></tr>
<tr id="row_1_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_2_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_2_')"/><a class="el" href="group___c_o_r_e.html" target="_self">CORE</a></td><td class="desc"></td></tr>
<tr id="row_1_2_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_2_0_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_2_0_')"/><a class="el" href="group__x_c_o_r_e.html" target="_self">XCORE</a></td><td class="desc"></td></tr>
<tr id="row_1_2_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_c_o_r_e___exported___macros.html" target="_self">XCORE_Exported_Macros</a></td><td class="desc"></td></tr>
<tr id="row_1_2_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_c_o_r_e___exported___a_p_is.html" target="_self">XCORE_Exported_APIs</a></td><td class="desc"></td></tr>
<tr id="row_1_2_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img id="arr_1_2_0_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_2_0_2_')"/><a class="el" href="group___c_o_r_e___n_v_i_c___register.html" target="_self">NVIC Register</a></td><td class="desc">Here are the detailed info of NVIC registers </td></tr>
<tr id="row_1_2_0_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___address.html" target="_self">NVIC Address Register(NVIC_Address)</a></td><td class="desc">Defines for the bit fields in the NVIC_Register_Address register </td></tr>
<tr id="row_1_2_0_2_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e.html" target="_self">NVIC Interrupt Type Register(NVIC_INT_TYPE)</a></td><td class="desc">Defines for the bit fields in the NVIC_INT_TYPE register </td></tr>
<tr id="row_1_2_0_2_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___a_c_t_l_r.html" target="_self">NVIC ACTLR Register(NVIC_ACTLR)</a></td><td class="desc">Defines for the bit fields in the NVIC_ACTLR register </td></tr>
<tr id="row_1_2_0_2_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l.html" target="_self">NVIC Status Control Register(NVIC_ST_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CTRL register </td></tr>
<tr id="row_1_2_0_2_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d.html" target="_self">NVIC Status Reload Register(NVIC_ST_RELOAD)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_RELOAD register </td></tr>
<tr id="row_1_2_0_2_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t.html" target="_self">NVIC Status Current Register(NVIC_ST_CURRENT)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CURRENT register </td></tr>
<tr id="row_1_2_0_2_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_a_l.html" target="_self">NVIC Status Cal Register(NVIC_ST_CAL)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CAL register </td></tr>
<tr id="row_1_2_0_2_7_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___e_n0.html" target="_self">NVIC Ebanle0 Register(NVIC_EN0)</a></td><td class="desc">Defines for the bit fields in the NVIC_EN0 register </td></tr>
<tr id="row_1_2_0_2_8_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_i_s0.html" target="_self">NVIC Disable0 Register(NVIC_DIS0)</a></td><td class="desc">Defines for the bit fields in the NVIC_DIS0 register </td></tr>
<tr id="row_1_2_0_2_9_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_e_n_d0.html" target="_self">NVIC PEND 0 Register(NVIC_PEND0)</a></td><td class="desc">Defines for the bit fields in the NVIC_PEND0 register </td></tr>
<tr id="row_1_2_0_2_10_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0.html" target="_self">NVIC UNPEND 0 Register(NVIC_UNPEND0)</a></td><td class="desc">Defines for the bit fields in the NVIC_UNPEND0 register </td></tr>
<tr id="row_1_2_0_2_11_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i0.html" target="_self">NVIC Priority 0 Register(NVIC_PRI0)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI0 register </td></tr>
<tr id="row_1_2_0_2_12_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i1.html" target="_self">NVIC Priority 1 Register(NVIC_PRI1)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI1 register </td></tr>
<tr id="row_1_2_0_2_13_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i2.html" target="_self">NVIC Priority 2 Register(NVIC_PRI2)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI2 register </td></tr>
<tr id="row_1_2_0_2_14_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i3.html" target="_self">NVIC Priority 3 Register(NVIC_PRI3)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI3 register </td></tr>
<tr id="row_1_2_0_2_15_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i4.html" target="_self">NVIC Priority 4 Register(NVIC_PRI4)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI4 register </td></tr>
<tr id="row_1_2_0_2_16_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i5.html" target="_self">NVIC Priority 5 Register(NVIC_PRI5)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI5 register </td></tr>
<tr id="row_1_2_0_2_17_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i6.html" target="_self">NVIC Priority 6 Register(NVIC_PRI6)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI6 register </td></tr>
<tr id="row_1_2_0_2_18_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i7.html" target="_self">NVIC Priority 7 Register(NVIC_PRI7)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI7 register </td></tr>
<tr id="row_1_2_0_2_19_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___c_p_u_i_d.html" target="_self">NVIC CPUID Register(NVIC_CPUID)</a></td><td class="desc">Defines for the bit fields in the NVIC_CPUID register </td></tr>
<tr id="row_1_2_0_2_20_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l.html" target="_self">NVIC Interrupt Control Register(NVIC_INT_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_INT_CTRL register </td></tr>
<tr id="row_1_2_0_2_21_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___v_t_o_r.html" target="_self">NVIC Vector Table Offset Register.</a></td><td class="desc">Defines for the bit fields in the NVIC_VTOR register </td></tr>
<tr id="row_1_2_0_2_22_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html" target="_self">NVIC APINT Register(NVIC_APINT)</a></td><td class="desc">Defines for the bit fields in the NVIC_APINT register </td></tr>
<tr id="row_1_2_0_2_23_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l.html" target="_self">NVIC System Control Register(NVIC_SYS_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_CTRL register </td></tr>
<tr id="row_1_2_0_2_24_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l.html" target="_self">NVIC Cfg Control Register(NVIC_CFG_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_CFG_CTRL register </td></tr>
<tr id="row_1_2_0_2_25_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2.html" target="_self">NVIC System Priority 2 Register(NVIC_SYS_PRI2)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_PRI2 register </td></tr>
<tr id="row_1_2_0_2_26_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3.html" target="_self">NVIC System Priority 3 Register(NVIC_SYS_PRI3)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_PRI3 register </td></tr>
<tr id="row_1_2_0_2_27_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l.html" target="_self">NVIC HND Control Register(NVIC_SYS_HND_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_HND_CTRL register </td></tr>
<tr id="row_1_2_0_2_28_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t.html" target="_self">NVIC Debug State Register(NVIC_DEBUG_STAT)</a></td><td class="desc">Defines for the bit fields in the NVIC_DEBUG_STAT register </td></tr>
<tr id="row_1_2_0_2_29_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l.html" target="_self">NVIC Debug Control Register(NVIC_DBG_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_CTRL register </td></tr>
<tr id="row_1_2_0_2_30_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r.html" target="_self">NVIC XFER Register(NVIC_DBG_XFER)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_XFER register </td></tr>
<tr id="row_1_2_0_2_31_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a.html" target="_self">NVIC Debug Data Register       (NVIC_DBG_DATA)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_DATA register </td></tr>
<tr id="row_1_2_0_2_32_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t.html" target="_self">NVIC Debug Intrrupt Register(NVIC_DBG_INT)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_INT register </td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_3_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_3_')"/><a class="el" href="group__x_debug.html" target="_self">XDebug</a></td><td class="desc">Provided some assert macros to help debug. This module provides a macro called <a class="el" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>, Used to assert some conditions if is correct </td></tr>
<tr id="row_1_3_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_debug___exported___a_p_is.html" target="_self">xDebug API</a></td><td class="desc">XDebug API Reference </td></tr>
<tr id="row_1_4_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_4_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_4_')"/><a class="el" href="group___i2_c.html" target="_self">I2C</a></td><td class="desc"></td></tr>
<tr id="row_1_4_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_4_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_4_0_')"/><a class="el" href="group___l_p_c17xx___i2_c___register.html" target="_self">I2C Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_4_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___offsets.html" target="_self">I2C Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>I2Cn_BASE + offset</b>, (n=0/1/..) </td></tr>
<tr id="row_1_4_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___c_o_n_s_e_t.html" target="_self">I2C Register CONSET</a></td><td class="desc">I2C CONSET Register description </td></tr>
<tr id="row_1_4_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___c_o_n_c_l_r.html" target="_self">I2C Register CONCLR</a></td><td class="desc">I2C CONCLR Register description </td></tr>
<tr id="row_1_4_0_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___s_t_a_t.html" target="_self">I2C Register STAT</a></td><td class="desc">I2C STAT Register description </td></tr>
<tr id="row_1_4_0_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___d_a_t.html" target="_self">I2C Register DAT</a></td><td class="desc">I2C DAT Register description </td></tr>
<tr id="row_1_4_0_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___m_m_c_t_r_l.html" target="_self">I2C Register MMCTRL</a></td><td class="desc">I2C MMCTRL Register description </td></tr>
<tr id="row_1_4_0_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___d_a_t_a_b_u_f.html" target="_self">I2C Register DATABUF</a></td><td class="desc">I2C DATABUF Register description </td></tr>
<tr id="row_1_4_0_7_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___a_d_r.html" target="_self">I2C Register ADR</a></td><td class="desc">I2C ADR Register description </td></tr>
<tr id="row_1_4_0_8_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___m_a_s_k.html" target="_self">I2C Register MASK</a></td><td class="desc">I2C ADR Register description </td></tr>
<tr id="row_1_4_0_9_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___s_c_l_h.html" target="_self">I2C Register SCLH</a></td><td class="desc">I2C SCLH Register description </td></tr>
<tr id="row_1_4_0_10_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___register___s_c_l_l.html" target="_self">I2C Register SCLL</a></td><td class="desc">I2C SCLL Register description </td></tr>
<tr id="row_1_4_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_4_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_4_1_')"/><a class="el" href="group__x_i2_c.html" target="_self">XI2C</a></td><td class="desc"></td></tr>
<tr id="row_1_4_1_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___i_n_t___master.html" target="_self">xI2C Master Interrupt</a></td><td class="desc"></td></tr>
<tr id="row_1_4_1_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___event___master.html" target="_self">xI2C Master Event</a></td><td class="desc"></td></tr>
<tr id="row_1_4_1_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___i_n_t___slave.html" target="_self">xI2C Slave Interrupt</a></td><td class="desc">Slave Interrupt event </td></tr>
<tr id="row_1_4_1_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___event___slave.html" target="_self">xI2C Slave Event</a></td><td class="desc"></td></tr>
<tr id="row_1_4_1_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___master___error.html" target="_self">xI2C Master Error</a></td><td class="desc"></td></tr>
<tr id="row_1_4_1_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_i2_c___general___call.html" target="_self">xI2C General Call</a></td><td class="desc">Values that show xI2C General Call </td></tr>
<tr id="row_1_4_1_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_i2_c___exported___a_p_is.html" target="_self">xI2C API</a></td><td class="desc">XI2C API Reference </td></tr>
<tr id="row_1_4_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_4_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_4_2_')"/><a class="el" href="group___l_p_c17xx___i2_c.html" target="_self">LPC17xx_I2C</a></td><td class="desc"></td></tr>
<tr id="row_1_4_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html" target="_self">LPC I2C configure parameters.</a></td><td class="desc"></td></tr>
<tr id="row_1_4_2_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html" target="_self">LPC17xx I2C API</a></td><td class="desc">LPC17xx I2C API Reference </td></tr>
<tr id="row_1_5_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_5_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_5_')"/><a class="el" href="group___low_layer.html" target="_self">LowLayer</a></td><td class="desc"></td></tr>
<tr id="row_1_5_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_5_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_5_0_')"/><a class="el" href="group__x_low_layer.html" target="_self">XLowLayer</a></td><td class="desc"></td></tr>
<tr id="row_1_5_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_low_layer___interrupt___assignments.html" target="_self">xLowLayer Interrupt Assignments</a></td><td class="desc">Macro definitions for the fault/interrupt assignments </td></tr>
<tr id="row_1_5_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_low_layer___peripheral___memmap.html" target="_self">xLowLayer Peripheral Memmap</a></td><td class="desc">The following are definitions for the base addresses of the memories and peripherals </td></tr>
<tr id="row_1_5_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_low_layer___exported___types.html" target="_self">xLowLayer Types</a></td><td class="desc">Some type definitions </td></tr>
<tr id="row_1_5_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_5_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_5_1_')"/><a class="el" href="group___l_p_c___low_layer.html" target="_self">LPC_LowLayer</a></td><td class="desc"></td></tr>
<tr id="row_1_5_1_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c___low_layer___interrupt___assignments.html" target="_self">NXP LPC17xx Interrupt Assignments</a></td><td class="desc">Macros defines for the fault/interrupt assignments </td></tr>
<tr id="row_1_5_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_5_2_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_5_2_')"/><a class="el" href="group___l_p_c17xx___low_layer.html" target="_self">LPC17xx_LowLayer</a></td><td class="desc"></td></tr>
<tr id="row_1_5_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html" target="_self">LPC17xx LowLayer Peripheral Memmap</a></td><td class="desc">The following are defines for the base address of the memories and peripherals </td></tr>
<tr id="row_1_5_3_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_low_layer___hardware___access.html" target="_self">xLowLayer Hardware Access</a></td><td class="desc">Macros for hardware(register) accesses, both direct and via the bit-band region </td></tr>
<tr id="row_1_6_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_6_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_6_')"/><a class="el" href="group__x_c_o_r_e.html" target="_self">XCORE</a></td><td class="desc"></td></tr>
<tr id="row_1_6_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_c_o_r_e___exported___macros.html" target="_self">XCORE_Exported_Macros</a></td><td class="desc"></td></tr>
<tr id="row_1_6_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_c_o_r_e___exported___a_p_is.html" target="_self">XCORE_Exported_APIs</a></td><td class="desc"></td></tr>
<tr id="row_1_6_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_6_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_6_2_')"/><a class="el" href="group___c_o_r_e___n_v_i_c___register.html" target="_self">NVIC Register</a></td><td class="desc">Here are the detailed info of NVIC registers </td></tr>
<tr id="row_1_6_2_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___address.html" target="_self">NVIC Address Register(NVIC_Address)</a></td><td class="desc">Defines for the bit fields in the NVIC_Register_Address register </td></tr>
<tr id="row_1_6_2_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e.html" target="_self">NVIC Interrupt Type Register(NVIC_INT_TYPE)</a></td><td class="desc">Defines for the bit fields in the NVIC_INT_TYPE register </td></tr>
<tr id="row_1_6_2_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___a_c_t_l_r.html" target="_self">NVIC ACTLR Register(NVIC_ACTLR)</a></td><td class="desc">Defines for the bit fields in the NVIC_ACTLR register </td></tr>
<tr id="row_1_6_2_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l.html" target="_self">NVIC Status Control Register(NVIC_ST_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CTRL register </td></tr>
<tr id="row_1_6_2_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d.html" target="_self">NVIC Status Reload Register(NVIC_ST_RELOAD)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_RELOAD register </td></tr>
<tr id="row_1_6_2_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t.html" target="_self">NVIC Status Current Register(NVIC_ST_CURRENT)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CURRENT register </td></tr>
<tr id="row_1_6_2_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_t___c_a_l.html" target="_self">NVIC Status Cal Register(NVIC_ST_CAL)</a></td><td class="desc">Defines for the bit fields in the NVIC_ST_CAL register </td></tr>
<tr id="row_1_6_2_7_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___e_n0.html" target="_self">NVIC Ebanle0 Register(NVIC_EN0)</a></td><td class="desc">Defines for the bit fields in the NVIC_EN0 register </td></tr>
<tr id="row_1_6_2_8_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_i_s0.html" target="_self">NVIC Disable0 Register(NVIC_DIS0)</a></td><td class="desc">Defines for the bit fields in the NVIC_DIS0 register </td></tr>
<tr id="row_1_6_2_9_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_e_n_d0.html" target="_self">NVIC PEND 0 Register(NVIC_PEND0)</a></td><td class="desc">Defines for the bit fields in the NVIC_PEND0 register </td></tr>
<tr id="row_1_6_2_10_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0.html" target="_self">NVIC UNPEND 0 Register(NVIC_UNPEND0)</a></td><td class="desc">Defines for the bit fields in the NVIC_UNPEND0 register </td></tr>
<tr id="row_1_6_2_11_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i0.html" target="_self">NVIC Priority 0 Register(NVIC_PRI0)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI0 register </td></tr>
<tr id="row_1_6_2_12_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i1.html" target="_self">NVIC Priority 1 Register(NVIC_PRI1)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI1 register </td></tr>
<tr id="row_1_6_2_13_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i2.html" target="_self">NVIC Priority 2 Register(NVIC_PRI2)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI2 register </td></tr>
<tr id="row_1_6_2_14_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i3.html" target="_self">NVIC Priority 3 Register(NVIC_PRI3)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI3 register </td></tr>
<tr id="row_1_6_2_15_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i4.html" target="_self">NVIC Priority 4 Register(NVIC_PRI4)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI4 register </td></tr>
<tr id="row_1_6_2_16_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i5.html" target="_self">NVIC Priority 5 Register(NVIC_PRI5)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI5 register </td></tr>
<tr id="row_1_6_2_17_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i6.html" target="_self">NVIC Priority 6 Register(NVIC_PRI6)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI6 register </td></tr>
<tr id="row_1_6_2_18_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___p_r_i7.html" target="_self">NVIC Priority 7 Register(NVIC_PRI7)</a></td><td class="desc">Defines for the bit fields in the NVIC_PRI7 register </td></tr>
<tr id="row_1_6_2_19_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___c_p_u_i_d.html" target="_self">NVIC CPUID Register(NVIC_CPUID)</a></td><td class="desc">Defines for the bit fields in the NVIC_CPUID register </td></tr>
<tr id="row_1_6_2_20_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l.html" target="_self">NVIC Interrupt Control Register(NVIC_INT_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_INT_CTRL register </td></tr>
<tr id="row_1_6_2_21_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___v_t_o_r.html" target="_self">NVIC Vector Table Offset Register.</a></td><td class="desc">Defines for the bit fields in the NVIC_VTOR register </td></tr>
<tr id="row_1_6_2_22_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html" target="_self">NVIC APINT Register(NVIC_APINT)</a></td><td class="desc">Defines for the bit fields in the NVIC_APINT register </td></tr>
<tr id="row_1_6_2_23_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l.html" target="_self">NVIC System Control Register(NVIC_SYS_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_CTRL register </td></tr>
<tr id="row_1_6_2_24_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l.html" target="_self">NVIC Cfg Control Register(NVIC_CFG_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_CFG_CTRL register </td></tr>
<tr id="row_1_6_2_25_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2.html" target="_self">NVIC System Priority 2 Register(NVIC_SYS_PRI2)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_PRI2 register </td></tr>
<tr id="row_1_6_2_26_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3.html" target="_self">NVIC System Priority 3 Register(NVIC_SYS_PRI3)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_PRI3 register </td></tr>
<tr id="row_1_6_2_27_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l.html" target="_self">NVIC HND Control Register(NVIC_SYS_HND_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_SYS_HND_CTRL register </td></tr>
<tr id="row_1_6_2_28_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t.html" target="_self">NVIC Debug State Register(NVIC_DEBUG_STAT)</a></td><td class="desc">Defines for the bit fields in the NVIC_DEBUG_STAT register </td></tr>
<tr id="row_1_6_2_29_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l.html" target="_self">NVIC Debug Control Register(NVIC_DBG_CTRL)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_CTRL register </td></tr>
<tr id="row_1_6_2_30_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r.html" target="_self">NVIC XFER Register(NVIC_DBG_XFER)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_XFER register </td></tr>
<tr id="row_1_6_2_31_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a.html" target="_self">NVIC Debug Data Register       (NVIC_DBG_DATA)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_DATA register </td></tr>
<tr id="row_1_6_2_32_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t.html" target="_self">NVIC Debug Intrrupt Register(NVIC_DBG_INT)</a></td><td class="desc">Defines for the bit fields in the NVIC_DBG_INT register </td></tr>
<tr id="row_1_7_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_7_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_7_')"/><a class="el" href="group___p_w_m.html" target="_self">PWM</a></td><td class="desc"></td></tr>
<tr id="row_1_7_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_7_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_7_0_')"/><a class="el" href="group___l_p_c17xx___p_w_m___register.html" target="_self">LPC17xx PWM Register</a></td><td class="desc">Here are the detailed info of PWM registers. it contains: </td></tr>
<tr id="row_1_7_0_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html" target="_self">PWM Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>PWM1_BASE + offset</b> </td></tr>
<tr id="row_1_7_0_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html" target="_self">PWM Register IR</a></td><td class="desc">PWM IR Register description </td></tr>
<tr id="row_1_7_0_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___t_c_r.html" target="_self">PWM Register TCR</a></td><td class="desc">PWM TCR Register description </td></tr>
<tr id="row_1_7_0_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html" target="_self">PWM Register CTCR</a></td><td class="desc">PWM CTCR Register description </td></tr>
<tr id="row_1_7_0_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html" target="_self">PWM Register MCR</a></td><td class="desc">PWM MCR Register description </td></tr>
<tr id="row_1_7_0_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html" target="_self">PWM Register CCR</a></td><td class="desc">PWM CCR Register description </td></tr>
<tr id="row_1_7_0_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html" target="_self">PWM Register PCR</a></td><td class="desc">PWM PCR Register description </td></tr>
<tr id="row_1_7_0_7_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html" target="_self">PWM Register LER</a></td><td class="desc">PWM LER Register description </td></tr>
<tr id="row_1_7_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_7_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_7_1_')"/><a class="el" href="group__x_p_w_m.html" target="_self">XPWM</a></td><td class="desc"></td></tr>
<tr id="row_1_7_1_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_p_w_m___int___type.html" target="_self">xPWM Interrupt Type</a></td><td class="desc">Values that show xPWM Interrupt Type </td></tr>
<tr id="row_1_7_1_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_p_w_m___event___type.html" target="_self">xPWM Event Type</a></td><td class="desc">Values that show xPWM Event Type <br/>
</td></tr>
<tr id="row_1_7_1_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_p_w_m___freq___config.html" target="_self">xPWM Frequency Configure</a></td><td class="desc">XPWM Frequency Configure <br/>
</td></tr>
<tr id="row_1_7_1_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_p_w_m___channel.html" target="_self">xPWM Channel</a></td><td class="desc">Values that show xPWM Channel </td></tr>
<tr id="row_1_7_1_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_p_w_m___config.html" target="_self">xPWM Configuration</a></td><td class="desc">Values that show xPWM Configuration Values that can be passed to PWMConfigure() </td></tr>
<tr id="row_1_7_1_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_p_w_m___exported___a_p_is.html" target="_self">xPWM APIs</a></td><td class="desc">XPWM API Reference </td></tr>
<tr id="row_1_7_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_7_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_7_2_')"/><a class="el" href="group___l_p_c17xx___p_w_m.html" target="_self">LPC17xx_PWM</a></td><td class="desc"></td></tr>
<tr id="row_1_7_2_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___parameters.html" target="_self">LPC17xx_PWM_Parameters</a></td><td class="desc"></td></tr>
<tr id="row_1_7_2_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___p_w_m___exported___a_p_is.html" target="_self">LPC17xx PWM API</a></td><td class="desc">LPC17xx PWM API Reference </td></tr>
<tr id="row_1_8_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_8_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_8_')"/><a class="el" href="group___r_t_c.html" target="_self">RTC</a></td><td class="desc"></td></tr>
<tr id="row_1_8_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_8_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_8_0_')"/><a class="el" href="group___l_p_c17xx___r_t_c___register.html" target="_self">RTC Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_8_0_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___offsets.html" target="_self">RTC Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>RTC_BASE + offset</b> </td></tr>
<tr id="row_1_8_0_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___i_l_r.html" target="_self">RTC Register ILR.</a></td><td class="desc">WDT ILR Register description </td></tr>
<tr id="row_1_8_0_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_c_r.html" target="_self">RTC Register CCR.</a></td><td class="desc">WDT CCR Register description </td></tr>
<tr id="row_1_8_0_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_i_i_r.html" target="_self">RTC Register CIIR.</a></td><td class="desc">WDT CIIR Register description </td></tr>
<tr id="row_1_8_0_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___a_m_r.html" target="_self">RTC Register AMR.</a></td><td class="desc">WDT AMR Register description </td></tr>
<tr id="row_1_8_0_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___a_u_x.html" target="_self">RTC Register AUX.</a></td><td class="desc">WDT AUR Register description </td></tr>
<tr id="row_1_8_0_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___a_u_x_e_n.html" target="_self">RTC Register AUXEN.</a></td><td class="desc">WDT AUREN Register description </td></tr>
<tr id="row_1_8_0_7_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_t_i_m_e0.html" target="_self">RTC Register CTIME0.</a></td><td class="desc">WDT CTIME0 Register description </td></tr>
<tr id="row_1_8_0_8_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_t_i_m_e1.html" target="_self">RTC Register CTIME1.</a></td><td class="desc">WDT CTIME1 Register description </td></tr>
<tr id="row_1_8_0_9_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_t_i_m_e2.html" target="_self">RTC Register CTIME2.</a></td><td class="desc">WDT CTIME2 Register description </td></tr>
<tr id="row_1_8_0_10_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___register___c_a_l_i.html" target="_self">RTC Register CALI.</a></td><td class="desc">WDT CALI Register description </td></tr>
<tr id="row_1_8_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_8_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_8_1_')"/><a class="el" href="group__x_r_t_c.html" target="_self">XRTC</a></td><td class="desc"></td></tr>
<tr id="row_1_8_1_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___i_n_t___type.html" target="_self">xRTC Interrupt Type</a></td><td class="desc">Values that show xRTC Interrupt Type </td></tr>
<tr id="row_1_8_1_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___i_n_t___event.html" target="_self">xRTC Interrupt Event</a></td><td class="desc">Values that show xRTC Interrupt Event </td></tr>
<tr id="row_1_8_1_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___day___week.html" target="_self">xRTC Day Week</a></td><td class="desc">Values that show xRTC Day Week </td></tr>
<tr id="row_1_8_1_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___year___offset.html" target="_self">xRTC Year Offset</a></td><td class="desc">Values that show xRTC Year Offset </td></tr>
<tr id="row_1_8_1_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___time___type.html" target="_self">xRTC Time Type</a></td><td class="desc">Values that show xRTC Time Type </td></tr>
<tr id="row_1_8_1_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_r_t_c___exported___types.html" target="_self">xRTC Exported Types</a></td><td class="desc"></td></tr>
<tr id="row_1_8_1_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_r_t_c___exported___a_p_is.html" target="_self">xRTC API</a></td><td class="desc">XRTC API Reference </td></tr>
<tr id="row_1_8_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_8_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_8_2_')"/><a class="el" href="group___l_p_c17xx___r_t_c.html" target="_self">LPC17xx_RTC</a></td><td class="desc"></td></tr>
<tr id="row_1_8_2_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___t_i_m_e___t_y_p_e.html" target="_self">The type of the RTC time.</a></td><td class="desc"></td></tr>
<tr id="row_1_8_2_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___i_n_t___t_y_p_e.html" target="_self">RTC interrupt type.</a></td><td class="desc"></td></tr>
<tr id="row_1_8_2_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___i_n_t___c_f_g.html" target="_self">RTC interrupt configure mode.</a></td><td class="desc"></td></tr>
<tr id="row_1_8_2_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___g_e_n___r_e_g.html" target="_self">RTC general register ID</a></td><td class="desc"></td></tr>
<tr id="row_1_8_2_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___r_t_c___exported___a_p_is.html" target="_self">LPC17xx RTC API</a></td><td class="desc">LPC17xx RTC API Reference </td></tr>
<tr id="row_1_9_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_9_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_9_')"/><a class="el" href="group___s_p_i.html" target="_self">SPI</a></td><td class="desc"></td></tr>
<tr id="row_1_9_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_9_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_9_0_')"/><a class="el" href="group___l_p_c17xx___s_p_i___register.html" target="_self">SPI Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_9_0_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html" target="_self">SPI Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>SPI0_BASE + offset</b> </td></tr>
<tr id="row_1_9_0_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html" target="_self">SPI Register CTCR</a></td><td class="desc">SPI CTCR Register description </td></tr>
<tr id="row_1_9_0_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html" target="_self">SPI Register S0SPCR</a></td><td class="desc">SPI S0SPCR Register description </td></tr>
<tr id="row_1_9_0_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html" target="_self">SPI Register S0SPSR</a></td><td class="desc">SPI S0SPSR Register description </td></tr>
<tr id="row_1_9_0_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html" target="_self">SPI Register S0SPDR</a></td><td class="desc">SPI S0SPDR Register description </td></tr>
<tr id="row_1_9_0_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_c_r.html" target="_self">SPI Register S0SPCCR</a></td><td class="desc">SPI S0SPCCR Register description </td></tr>
<tr id="row_1_9_0_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html" target="_self">SPI Register S0SPINT</a></td><td class="desc">SPI S0SPINT Register description </td></tr>
<tr id="row_1_9_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_9_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_9_1_')"/><a class="el" href="group__x_s_p_i.html" target="_self">XSPI</a></td><td class="desc"></td></tr>
<tr id="row_1_9_1_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___ints.html" target="_self">xSPI Interrupts</a></td><td class="desc">Values that show xSPI interrupts </td></tr>
<tr id="row_1_9_1_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___ints___event.html" target="_self">xSPI Interrupt Event</a></td><td class="desc">Values that show xSPI interrupt events </td></tr>
<tr id="row_1_9_1_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___config.html" target="_self">xSPI Configure</a></td><td class="desc">Values that show xSPI Configure </td></tr>
<tr id="row_1_9_1_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___d_m_a.html" target="_self">xSPI DMA</a></td><td class="desc">Values that show xSPI DMA </td></tr>
<tr id="row_1_9_1_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___slave_sel_mode.html" target="_self">xSPI Slave Select Mode</a></td><td class="desc">Values show xSPI Slave Select Mode </td></tr>
<tr id="row_1_9_1_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_s_p_i___slave_sel.html" target="_self">xSPI Slave Select</a></td><td class="desc">Values that show xSPI Slave Select </td></tr>
<tr id="row_1_9_1_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_s_p_i___exported___a_p_is.html" target="_self">xSPI API</a></td><td class="desc">XSPI API Reference </td></tr>
<tr id="row_1_9_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx.html" target="_self">_SPI</a></td><td class="desc">Values show that xSPI Interrupts Values that can be passed to SPIIntEnable, SPIIntDisable, and SPIIntClear as the ulIntFlags parameter, and returned from SPIIntStatus </td></tr>
<tr id="row_1_10_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_10_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_10_')"/><a class="el" href="group___sys_ctl.html" target="_self">SysCtl</a></td><td class="desc"></td></tr>
<tr id="row_1_10_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_10_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_10_0_')"/><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html" target="_self">System Control Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_10_0_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html" target="_self">System Control Register Address</a></td><td class="desc">Here is the register address </td></tr>
<tr id="row_1_10_0_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html" target="_self">SysCtl Register FLASHCFG</a></td><td class="desc">Defines for the bit fields in the FLASHCFG register </td></tr>
<tr id="row_1_10_0_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html" target="_self">SysCtl Register PLLCON</a></td><td class="desc">Defines for the bit fields in the PLLCON register </td></tr>
<tr id="row_1_10_0_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html" target="_self">SysCtl Register PLLCFG</a></td><td class="desc">Defines for the bit fields in the PLLCFG register </td></tr>
<tr id="row_1_10_0_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html" target="_self">SysCtl Register PLLSTAT</a></td><td class="desc">Defines for the bit fields in the PLLSTAT register </td></tr>
<tr id="row_1_10_0_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_f_e_e_d.html" target="_self">SysCtl Register PLLFEED</a></td><td class="desc">Defines for the bit fields in the PLLFEED register </td></tr>
<tr id="row_1_10_0_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html" target="_self">SysCtl Register PCON</a></td><td class="desc">Defines for the bit fields in the PCON register </td></tr>
<tr id="row_1_10_0_7_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html" target="_self">SysCtl Register PCONP</a></td><td class="desc">Defines for the bit fields in the PCONP register </td></tr>
<tr id="row_1_10_0_8_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_l_k_s_e_l.html" target="_self">SysCtl Register EMCCLKSEL</a></td><td class="desc">Defines for the bit fields in the EMCCLKSEL register </td></tr>
<tr id="row_1_10_0_9_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_c_l_k_c_f_g.html" target="_self">SysCtl Register CCLKCFG</a></td><td class="desc">Defines for the bit fields in the CCLKCFG register </td></tr>
<tr id="row_1_10_0_10_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_c_l_k_s_e_l.html" target="_self">SysCtl Register CCLKSEL</a></td><td class="desc">Defines for the bit fields in the CCLKSEL register </td></tr>
<tr id="row_1_10_0_11_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_c_l_k_s_e_l.html" target="_self">SysCtl Register USBCLKSEL</a></td><td class="desc">Defines for the bit fields in the USBCLKSEL register </td></tr>
<tr id="row_1_10_0_12_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html" target="_self">SysCtl Register CLKSRCSEL</a></td><td class="desc">Defines for the bit fields in the CLKSRCSEL register </td></tr>
<tr id="row_1_10_0_13_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_s_l_e_e_p_c_l_r.html" target="_self">SysCtl Register CANSLEEPCLR</a></td><td class="desc">Defines for the bit fields in the CANSLEEPCLR register </td></tr>
<tr id="row_1_10_0_14_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_w_a_k_e_f_l_a_g_s.html" target="_self">SysCtl Register CANWAKEFLAGS</a></td><td class="desc">Defines for the bit fields in the CANWAKEFLAGS register </td></tr>
<tr id="row_1_10_0_15_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html" target="_self">SysCtl Register EXTINT</a></td><td class="desc">Defines for the bit fields in the EXTINT register </td></tr>
<tr id="row_1_10_0_16_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html" target="_self">SysCtl Register EXTMODE</a></td><td class="desc">Defines for the bit fields in the EXTMODE register </td></tr>
<tr id="row_1_10_0_17_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html" target="_self">SysCtl Register EXTPOLAR</a></td><td class="desc">Defines for the bit fields in the EXTPOLAR register </td></tr>
<tr id="row_1_10_0_18_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html" target="_self">SysCtl Register RSID</a></td><td class="desc">Defines for the bit fields in the RSID register </td></tr>
<tr id="row_1_10_0_19_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html" target="_self">SysCtl Register MATRIXARB</a></td><td class="desc">Defines for the bit fields in the MATRIXARB register </td></tr>
<tr id="row_1_10_0_20_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html" target="_self">SysCtl Register SCS</a></td><td class="desc">Defines for the bit fields in the SCS register </td></tr>
<tr id="row_1_10_0_21_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l.html" target="_self">SysCtl Register PCLKSEL</a></td><td class="desc">Defines for the bit fields in the PCLKSEL register </td></tr>
<tr id="row_1_10_0_22_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html" target="_self">SysCtl Register PCLKSEL0</a></td><td class="desc">Defines for the bit fields in the PCLKSEL0 register </td></tr>
<tr id="row_1_10_0_23_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html" target="_self">SysCtl Register PCLKSEL1</a></td><td class="desc">Defines for the bit fields in the PCLKSEL1 register </td></tr>
<tr id="row_1_10_0_24_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html" target="_self">SysCtl Register PBOOST</a></td><td class="desc">Defines for the bit fields in the PBOOST register </td></tr>
<tr id="row_1_10_0_25_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html" target="_self">SysCtl Register SPIFICLKSEL</a></td><td class="desc">Defines for the bit fields in the SPIFICLKSEL register </td></tr>
<tr id="row_1_10_0_26_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___l_c_d___c_f_g.html" target="_self">SysCtl Register LCD_CFG</a></td><td class="desc">Defines for the bit fields in the LCD_CFG register </td></tr>
<tr id="row_1_10_0_27_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html" target="_self">SysCtl Register USBINTST</a></td><td class="desc">Defines for the bit fields in the USBINTST register </td></tr>
<tr id="row_1_10_0_28_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html" target="_self">SysCtl Register DMAREQSEL</a></td><td class="desc">Defines for the bit fields in the DMAREQSEL register </td></tr>
<tr id="row_1_10_0_29_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html" target="_self">SysCtl Register CLKOUTCFG</a></td><td class="desc">Defines for the bit fields in the CLKOUTCFG register </td></tr>
<tr id="row_1_10_0_30_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html" target="_self">SysCtl Register RSTCON0</a></td><td class="desc">Defines for the bit fields in the RSTCON0 register </td></tr>
<tr id="row_1_10_0_31_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html" target="_self">SysCtl Register RSTCON1</a></td><td class="desc">Defines for the bit fields in the RSTCON1 register </td></tr>
<tr id="row_1_10_0_32_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html" target="_self">SysCtl Register EMCDLYCTL</a></td><td class="desc">Defines for the bit fields in the EMCDLYCTL register </td></tr>
<tr id="row_1_10_0_33_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html" target="_self">SysCtl Register EMCCAL</a></td><td class="desc">Defines for the bit fields in the EMCCAL register </td></tr>
<tr id="row_1_10_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_10_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_10_1_')"/><a class="el" href="group__x_sys_ctl.html" target="_self">XSysCtl</a></td><td class="desc"></td></tr>
<tr id="row_1_10_1_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_sys_ctl___peripheral___i_d.html" target="_self">xSysCtl Peripheral ID</a></td><td class="desc">Values that show xSysCtl Peripheral ID </td></tr>
<tr id="row_1_10_1_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_sys_ctl___clock___set___config.html" target="_self">xSysCtl Clock Set Configuration</a></td><td class="desc">Values that show xSysCtl Clock Set Configuration </td></tr>
<tr id="row_1_10_1_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html" target="_self">SysCtl Peripheral Source Clock</a></td><td class="desc">Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">xSysCtlPeripheralClockSourceSet()</a> API as the ulPeripheralsrc parameter </td></tr>
<tr id="row_1_10_1_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_sys_ctl___peripheral___short.html" target="_self">SysCtl Peripheral Short Name</a></td><td class="desc">Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga8714909504079f289ad6248ca5fb1860" title="Set a peripheral clock source and peripheral divide. ">xSysCtlPeripheralClockSourceSet2()</a> API as the ulPeripheral parameter </td></tr>
<tr id="row_1_10_1_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_sys_ctl___exported___a_p_is.html" target="_self">xSysCtl API</a></td><td class="desc">XSysCtl API Reference </td></tr>
<tr id="row_1_10_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_10_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_10_2_')"/><a class="el" href="group___l_p_c17xx___sys_ctl.html" target="_self">LPC17xx_SysCtl</a></td><td class="desc"></td></tr>
<tr id="row_1_10_2_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html" target="_self">LPC17xx SysCtl Clock Configuration</a></td><td class="desc">LPC17xx SysCtl Clock Configuration The following are values that can be passed to the <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet()</a> API as the ulConfig parameter </td></tr>
<tr id="row_1_10_2_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html" target="_self">LPC17xx SysCtl External Interrupt</a></td><td class="desc">LPC17xx SysCtl External Interrupt Configuration </td></tr>
<tr id="row_1_10_2_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html" target="_self">LPC17xx Sysctl Reset Configure.</a></td><td class="desc">LPC17xx SysCtl Reset source configuration </td></tr>
<tr id="row_1_10_2_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html" target="_self">LPC17xx Sysctl Peripheral</a></td><td class="desc">LPC17xx SysCtl Peripheral Clock Configure configuration </td></tr>
<tr id="row_1_10_2_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html" target="_self">LPC17xx Sysctl PowerManager.</a></td><td class="desc">LPC17xx SysCtl PowerManager configuration </td></tr>
<tr id="row_1_10_2_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html" target="_self">LPC17xx Sysctl BrownOut Configure.</a></td><td class="desc">LPC17xx SysCtl BrownOut configuration </td></tr>
<tr id="row_1_10_2_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html" target="_self">LPC17xx Sysctl MCO Configure.</a></td><td class="desc">LPC17xx SysCtl MCO configuration </td></tr>
<tr id="row_1_10_2_7_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html" target="_self">LPC17xx SysCtl APIs</a></td><td class="desc">LPC17xx SysCtl API Reference </td></tr>
<tr id="row_1_11_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_11_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_11_')"/><a class="el" href="group___t_i_m_e_r.html" target="_self">TIMER</a></td><td class="desc"></td></tr>
<tr id="row_1_11_0_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_11_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_11_0_')"/><a class="el" href="group___l_p_c17xx___t_i_m_e_r___register.html" target="_self">Timer Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_11_0_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___offsets.html" target="_self">Timer Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>TIMERn_BASE + offset</b>, (n=0/1/2...) </td></tr>
<tr id="row_1_11_0_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___i_r.html" target="_self">Timer Register IR</a></td><td class="desc">Timer IR Register description </td></tr>
<tr id="row_1_11_0_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___t_c_r.html" target="_self">Timer Register TCR</a></td><td class="desc">Timer TCR Register description </td></tr>
<tr id="row_1_11_0_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___c_t_c_r.html" target="_self">Timer Register CTCR</a></td><td class="desc">Timer CTCR Register description </td></tr>
<tr id="row_1_11_0_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___m_c_r.html" target="_self">Timer Register MCR</a></td><td class="desc">Timer MCR Register description </td></tr>
<tr id="row_1_11_0_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___e_m_r.html" target="_self">Timer Register EMR</a></td><td class="desc">Timer EMR Register description </td></tr>
<tr id="row_1_11_0_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___timer___register___c_c_r.html" target="_self">Capture control Register CCR</a></td><td class="desc">Timer CCR Register description </td></tr>
<tr id="row_1_11_1_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_11_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_11_1_')"/><a class="el" href="group__x_t_i_m_e_r.html" target="_self">XTIMER</a></td><td class="desc"></td></tr>
<tr id="row_1_11_1_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___mode___type.html" target="_self">xTIMER Mode Type</a></td><td class="desc">Values that show xTIMER Mode Type </td></tr>
<tr id="row_1_11_1_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___i_n_t___type.html" target="_self">xTIMER Interrupt</a></td><td class="desc">Values that show xTIMER Interrupt Type </td></tr>
<tr id="row_1_11_1_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___i_n_t___event.html" target="_self">xTIMER Interrupt Event</a></td><td class="desc">Values that show xTIMER Interrupt Events </td></tr>
<tr id="row_1_11_1_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___counter___phase___type.html" target="_self">xTIMER Counter Phase Type</a></td><td class="desc">Values that show xTIMER Counter Phase Type </td></tr>
<tr id="row_1_11_1_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___capture___edge___type.html" target="_self">xTIMER Capture Edge Type</a></td><td class="desc">Values that show xTIMER Capture Edge Type. <br/>
</td></tr>
<tr id="row_1_11_1_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___capture___mode___type.html" target="_self">xTIMER Capture Mode Type</a></td><td class="desc">Values that show xTIMER Capture Mode Type </td></tr>
<tr id="row_1_11_1_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___count___direction.html" target="_self">xTIMER Count Direction</a></td><td class="desc">Values that show the count direction </td></tr>
<tr id="row_1_11_1_7_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___count___channel.html" target="_self">xTIMER Count Channel</a></td><td class="desc">Timer Count Channels </td></tr>
<tr id="row_1_11_1_8_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_t_i_m_e_r___exported___a_p_is.html" target="_self">xTIMER API</a></td><td class="desc">XTIMER API Reference </td></tr>
<tr id="row_1_11_2_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___cfg___channels.html" target="_self">LPC17xx Configure parameters.</a></td><td class="desc">Parameters for timer function. The value below can be used in any timer function </td></tr>
<tr id="row_1_11_3_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___cfg___int.html" target="_self">LPC17xx Interrupt Configure parameters.</a></td><td class="desc">Parameters for timer interrupt function. The value below can be used in the function <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#gaf5aa17b3437b23e55a3d4c9f93c3a29d">TimerIntStatusGet</a> <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#gae87b8da751762e26df0649aa9a4b5e47">TimerIntStatusCheck</a> <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#ga5eb9c19edc1b5fd56a484cf30c6cb2ca">TimerIntStatusClear</a> </td></tr>
<tr id="row_1_11_4_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___cfg___match.html" target="_self">LPC17xx Match Configure parameters.</a></td><td class="desc">Parameters for timer match configure function. The value below can be used in the function <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#ga16e95332da70ae806108d98a5ea43285">TimerMatchCfg</a> </td></tr>
<tr id="row_1_11_5_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___cfg___capture.html" target="_self">LPC17xx TimerCapture Configure parameters.</a></td><td class="desc">Parameters for Timer Capture mode. The value below can be used in the function <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#ga83b066aac8128999027772a3d4cc4c4e">TimerCaptureCfg</a> </td></tr>
<tr id="row_1_11_6_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___cfg___counter.html" target="_self">LPC17xx TimerCounter Configure parameters.</a></td><td class="desc">Parameters for Timer Counter mode. The value below can be used in the function <a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html#ga17b8a76edad7d8b33f829da0444347a9">TimerCounterCfg</a> </td></tr>
<tr id="row_1_11_7_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___t_i_m_e_r___exported___a_p_is.html" target="_self">LPC17xx TIMER API</a></td><td class="desc">LPC17xx TIMER API Reference </td></tr>
<tr id="row_1_12_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_12_" src="ftv2mnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_12_')"/><a class="el" href="group___u_a_r_t.html" target="_self">UART</a></td><td class="desc"></td></tr>
<tr id="row_1_12_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_12_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_12_0_')"/><a class="el" href="group___l_p_c17xx___u_a_r_t___register.html" target="_self">UART Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_12_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___uart___register___offsets.html" target="_self">Uart Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>UARTn_BASE + offset</b>, (n=0/1/...) </td></tr>
<tr id="row_1_12_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___d_l_l.html" target="_self">UART Register DLL</a></td><td class="desc">UART DLL Register description </td></tr>
<tr id="row_1_12_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___d_l_m.html" target="_self">UART Register DLM</a></td><td class="desc">UART DLM Register description </td></tr>
<tr id="row_1_12_0_3_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html" target="_self">UART Register IER</a></td><td class="desc">UART IER Register description </td></tr>
<tr id="row_1_12_0_4_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html" target="_self">UART Register IIR</a></td><td class="desc">UART IIR Register description </td></tr>
<tr id="row_1_12_0_5_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html" target="_self">UART Register FCR</a></td><td class="desc">UART FCR Register description </td></tr>
<tr id="row_1_12_0_6_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html" target="_self">UART Register LCR</a></td><td class="desc">UART LCR Register description </td></tr>
<tr id="row_1_12_0_7_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html" target="_self">UART Register MCR</a></td><td class="desc">UART MCR Register description </td></tr>
<tr id="row_1_12_0_8_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html" target="_self">UART Register LSR</a></td><td class="desc">UART LSR Register description </td></tr>
<tr id="row_1_12_0_9_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html" target="_self">UART Register MSR</a></td><td class="desc">UART MSR Register description </td></tr>
<tr id="row_1_12_0_10_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___s_c_r.html" target="_self">UART Register SCR</a></td><td class="desc">UART SCR Register description </td></tr>
<tr id="row_1_12_0_11_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html" target="_self">UART Register ACR</a></td><td class="desc">UART ACR Register description </td></tr>
<tr id="row_1_12_0_12_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html" target="_self">UART Register ICR</a></td><td class="desc">UART ICR Register description </td></tr>
<tr id="row_1_12_0_13_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html" target="_self">UART Register FDR</a></td><td class="desc">UART FDR Register description </td></tr>
<tr id="row_1_12_0_14_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html" target="_self">UART Register TER</a></td><td class="desc">UART TER Register description </td></tr>
<tr id="row_1_12_0_15_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html" target="_self">UART Register RS485CTRL</a></td><td class="desc">UART RS485CTRL Register description </td></tr>
<tr id="row_1_12_0_16_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html" target="_self">UART Register RS485ADRMATCH</a></td><td class="desc">UART RS485ADRMATCH Register description </td></tr>
<tr id="row_1_12_0_17_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html" target="_self">UART Register RS485DLY</a></td><td class="desc">UART RS485DLY Register description </td></tr>
<tr id="row_1_12_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_12_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_12_1_')"/><a class="el" href="group__x_u_a_r_t.html" target="_self">XUART</a></td><td class="desc"></td></tr>
<tr id="row_1_12_1_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___ints.html" target="_self">xUART Interrupt</a></td><td class="desc">Values that show xUART Interrupt </td></tr>
<tr id="row_1_12_1_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___event___flag.html" target="_self">xUART Event Flags</a></td><td class="desc">Values that show xUART Event Flags </td></tr>
<tr id="row_1_12_1_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___error.html" target="_self">xUART Error</a></td><td class="desc">Values that show xUART Error </td></tr>
<tr id="row_1_12_1_3_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___frame___configs.html" target="_self">xUART Frame Configuration</a></td><td class="desc">Values that show xUART Frame Configuration </td></tr>
<tr id="row_1_12_1_4_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___enable___blocks.html" target="_self">xUART Enable Blocks</a></td><td class="desc">Values that show xUART Enable Blocks </td></tr>
<tr id="row_1_12_1_5_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html" target="_self">xUART FIFO Rx Tiggle Level</a></td><td class="desc">Values that show xUART FIFO Rx Tiggle Level </td></tr>
<tr id="row_1_12_1_6_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html" target="_self">xUART API</a></td><td class="desc">UART API Reference </td></tr>
<tr id="row_1_12_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_12_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_12_2_')"/><a class="el" href="group___l_p_c17xx___u_a_r_t.html" target="_self">LPC17xx_UART</a></td><td class="desc"></td></tr>
<tr id="row_1_12_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html" target="_self">UART configure parameters.</a></td><td class="desc"></td></tr>
<tr id="row_1_12_2_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx.html" target="_self">_SPI</a></td><td class="desc">Values show that xSPI Interrupts Values that can be passed to SPIIntEnable, SPIIntDisable, and SPIIntClear as the ulIntFlags parameter, and returned from SPIIntStatus </td></tr>
<tr id="row_1_13_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img id="arr_1_13_" src="ftv2mlastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_13_')"/><a class="el" href="group___w_d_t.html" target="_self">WDT</a></td><td class="desc"></td></tr>
<tr id="row_1_13_0_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img id="arr_1_13_0_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_13_0_')"/><a class="el" href="group___l_p_c17xx___w_d_t___register.html" target="_self">WDT Register Hardware Layer.</a></td><td class="desc">Here are detail register information. it contains: </td></tr>
<tr id="row_1_13_0_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___wdt___register___offsets.html" target="_self">Wdt Register Offset(Map)</a></td><td class="desc">Here is the register offset, users can get the register address via <b>WDT_BASE + offset</b> </td></tr>
<tr id="row_1_13_0_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___w_d_t___register___w_d_m_o_d.html" target="_self">WDMOD Register CLKSEL</a></td><td class="desc">WDT WDMOD Register description </td></tr>
<tr id="row_1_13_0_2_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___w_d_t___register___c_l_k_s_e_l.html" target="_self">WDT Register CLKSEL</a></td><td class="desc">WDT CLKSEL Register description </td></tr>
<tr id="row_1_13_1_" class="even"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img id="arr_1_13_1_" src="ftv2pnode.png" alt="o" width="16" height="22" onclick="toggleFolder('1_13_1_')"/><a class="el" href="group__x_w_d_t.html" target="_self">XWDT</a></td><td class="desc"></td></tr>
<tr id="row_1_13_1_0_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_w_d_t___function___type.html" target="_self">xWDT Function Type</a></td><td class="desc"></td></tr>
<tr id="row_1_13_1_1_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_w_d_t___clock___config.html" target="_self">xWDT Clock Configuration</a></td><td class="desc">Values that show xWDT Clock Configuration </td></tr>
<tr id="row_1_13_1_2_" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_w_d_t___exported___a_p_is.html" target="_self">xWDT API</a></td><td class="desc">XWDT API Reference </td></tr>
<tr id="row_1_13_2_"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img id="arr_1_13_2_" src="ftv2plastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('1_13_2_')"/><a class="el" href="group___l_p_c17xx___w_d_t.html" target="_self">LPC17xx_WDT</a></td><td class="desc"></td></tr>
<tr id="row_1_13_2_0_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___w_d_t___c_f_g.html" target="_self">LPC WDT configure parameter.</a></td><td class="desc"></td></tr>
<tr id="row_1_13_2_1_" class="even" style="display:none;"><td class="entry"><img src="ftv2vertline.png" alt="|" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group___l_p_c17xx___w_d_t___exported___a_p_is.html" target="_self">LPC17xx WDT API</a></td><td class="desc">LPC17xx WDT API Reference </td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html" target="_self">LPC17xx Sysctl Peripheral</a></td><td class="desc">LPC17xx SysCtl Peripheral Configure </td></tr>
<tr id="row_3_"><td class="entry"><img id="arr_3_" src="ftv2mlastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('3_')"/><a class="el" href="group___co_x___peripheral___interface.html" target="_self">CoX_Peripheral_Interface</a></td><td class="desc"></td></tr>
<tr id="row_3_0_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img id="arr_3_0_" src="ftv2mlastnode.png" alt="\" width="16" height="22" onclick="toggleFolder('3_0_')"/><a class="el" href="group__x_g_p_i_o.html" target="_self">XGPIO</a></td><td class="desc"></td></tr>
<tr id="row_3_0_0_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___config.html" target="_self">xGPIO interrupt number config</a></td><td class="desc"></td></tr>
<tr id="row_3_0_1_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___general___pin___i_ds.html" target="_self">xGPIO General Pin ID</a></td><td class="desc"></td></tr>
<tr id="row_3_0_2_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___dir___mode.html" target="_self">xGPIO Dir Mode</a></td><td class="desc"></td></tr>
<tr id="row_3_0_3_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___int___type.html" target="_self">xGPIO Int Type</a></td><td class="desc"></td></tr>
<tr id="row_3_0_4_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___pad___config___strength.html" target="_self">xGPIO Pad Config Strength</a></td><td class="desc"></td></tr>
<tr id="row_3_0_5_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___short___pin.html" target="_self">xGPIO Short Pin ID</a></td><td class="desc"></td></tr>
<tr id="row_3_0_6_"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2node.png" alt="o" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___peripheral___pin.html" target="_self">xGPIO General Peripheral Pin</a></td><td class="desc">General Peripheral Pin Name </td></tr>
<tr id="row_3_0_7_" class="even"><td class="entry"><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2blank.png" alt="&#160;" width="16" height="22" /><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><a class="el" href="group__x_g_p_i_o___exported___a_p_is.html" target="_self">xGPIO API</a></td><td class="desc">XGPIO API Reference </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
