
---------- Begin Simulation Statistics ----------
final_tick                               1348597697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 599439                       # Simulator instruction rate (inst/s)
host_mem_usage                                4584132                       # Number of bytes of host memory used
host_op_rate                                  1170381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2168.69                       # Real time elapsed on the host
host_tick_rate                               41093691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000007                       # Number of instructions simulated
sim_ops                                    2538198300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089120                       # Number of seconds simulated
sim_ticks                                 89119645000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           59                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3144070                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     60076029                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22913209                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29657932                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      6744723                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      70049124                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4861230                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2603692                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       284802983                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      154499997                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3144389                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455060                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30698215                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     87598709                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475224                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    165088118                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.940704                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.967815                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     50461746     30.57%     30.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     22747958     13.78%     44.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     16326598      9.89%     54.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20694107     12.54%     66.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8473154      5.13%     71.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7658735      4.64%     76.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5973497      3.62%     80.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2054108      1.24%     81.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30698215     18.60%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    165088118                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606594                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771682                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274111      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564368     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939232     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665497      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475224                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439595                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.712957                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.712957                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     30912886                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    619350146                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       47111872                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        92894434                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3150326                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4148586                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          64839504                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              369816                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          46101353                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               93052                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          70049124                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48034258                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           124587107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       870476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            327424381                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          499                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         2201                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       6300652                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.393006                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     50477792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27774439                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.836993                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    178218106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.583466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.573394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       74847583     42.00%     42.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6471229      3.63%     45.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7812986      4.38%     50.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6638672      3.73%     53.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6528224      3.66%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7613957      4.27%     61.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5212715      2.92%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3575497      2.01%     66.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       59517243     33.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    178218106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14083238                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7318565                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 21184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4124131                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57164348                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.004531                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          110870047                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         46078353                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      10918603                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     70237463                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        55013                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       103205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50347060                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    573142373                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     64791694                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7702675                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    535525462                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        28871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       284159                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3150326                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       341478                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7985648                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       118644                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14835                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        63175                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     11465769                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      7679144                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14835                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3958065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       166066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       606230360                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           532739073                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.631034                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       382551923                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.988898                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            534099255                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      795861486                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     421796317                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.402609                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.402609                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3551293      0.65%      0.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    417962257     76.94%     77.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       414049      0.08%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721154      0.13%     77.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288729      0.05%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       152516      0.03%     77.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          132      0.00%     77.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2254519      0.42%     78.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4196630      0.77%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63729699     11.73%     90.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     46736292      8.60%     99.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2445341      0.45%     99.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       775528      0.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    543228139                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      10628077                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     21212916                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      9976124                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     14986149                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7194500                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013244                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6457391     89.75%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          300      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         4668      0.06%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       371245      5.16%     94.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       139901      1.94%     96.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           84      0.00%     96.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       220909      3.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    536243269                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1251502381                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    522762949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    645828337                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        572978919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       543228139                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       163454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     87667092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       846415                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       163290                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    123988790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    178218106                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.048109                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.496712                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     45340831     25.44%     25.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15600564      8.75%     34.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20851478     11.70%     45.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     19064528     10.70%     56.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20304863     11.39%     67.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     19093259     10.71%     78.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19591309     10.99%     89.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12472758      7.00%     96.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5898516      3.31%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    178218106                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.047746                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48034634                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 416                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1932829                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       865510                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     70237463                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50347060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     227519714                       # number of misc regfile reads
system.switch_cpus_1.numCycles              178239290                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      12358829                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112517                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       782197                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       49984893                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10705059                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        80168                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1516334303                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    603234882                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    657159228                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        93943108                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6764456                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3150326                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18776182                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      124046637                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     16553952                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    914668211                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         4766                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9923583                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          165                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          707444089                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1159415322                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  7546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       219521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       422052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       139025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         2782                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       272176                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           2782                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              70320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73010                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22264                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70320                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       285552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       285552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 285552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10761536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     10761536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10761536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95139                       # Request fanout histogram
system.membus.reqLayer2.occupancy           510834000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          509974000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1348597697000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            165585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          126887                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        165585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        74127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       567446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                641573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3162752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14833792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17996544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           36196                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2123200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           255717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 255571     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    146      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             255717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          289691000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         275234487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37063500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        24469                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        44911                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69380                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        24469                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        44911                       # number of overall hits
system.l2.overall_hits::total                   69380                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       132911                       # number of demand (read+write) misses
system.l2.demand_misses::total                 133151                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          240                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       132911                       # number of overall misses
system.l2.overall_misses::total                133151                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     22817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10558857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10581674000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     22817000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10558857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10581674000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        24709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       177822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        24709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       177822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.009713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.747438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.657435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.009713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.747438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.657435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95070.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 79443.063403                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79471.231910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95070.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 79443.063403                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79471.231910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33174                       # number of writebacks
system.l2.writebacks::total                     33174                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       132911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            133151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       132911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           133151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     20417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9229747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9250164000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     20417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9229747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9250164000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.009713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.747438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.657435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.009713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.747438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.657435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85070.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69443.063403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69471.231910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85070.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69443.063403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69471.231910                       # average overall mshr miss latency
system.l2.replacements                          33414                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53956                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24709                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24709                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        99795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         99795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        11174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11174                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        16990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.342319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     95968000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95968000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.342319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.342319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16500.687758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16500.687758                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         9616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27330                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27330                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2584147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2584147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        36946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.739728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.739728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94553.494329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94553.494329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2310847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2310847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.739728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.739728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84553.494329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84553.494329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        24469                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        35295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              59764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       105581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           105821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     22817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7974710000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7997527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        24709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       140876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         165585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.009713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.749461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.639074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95070.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 75531.677101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75575.991533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       105581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       105821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     20417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6918900000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6939317000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.009713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.749461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.639074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85070.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 65531.677101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65575.991533                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4075.589750                       # Cycle average of tags in use
system.l2.tags.total_refs                      227472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.748740                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4075.589750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2483                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3455081                       # Number of tag accesses
system.l2.tags.data_accesses                  3455081                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           22                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        37990                       # number of demand (read+write) hits
system.l3.demand_hits::total                    38012                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           22                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        37990                       # number of overall hits
system.l3.overall_hits::total                   38012                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          218                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        94921                       # number of demand (read+write) misses
system.l3.demand_misses::total                  95139                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          218                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        94921                       # number of overall misses
system.l3.overall_misses::total                 95139                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     18699500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7956911500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7975611000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     18699500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7956911500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7975611000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          240                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       132911                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               133151                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          240                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       132911                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              133151                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.908333                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.714170                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.714520                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.908333                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.714170                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.714520                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85777.522936                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83826.671653                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83831.141803                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85777.522936                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83826.671653                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83831.141803                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               73010                       # number of writebacks
system.l3.writebacks::total                     73010                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          218                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        94921                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             95139                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          218                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        94921                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            95139                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     16519500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7007701500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7024221000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     16519500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7007701500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7024221000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.908333                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.714170                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.714520                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.908333                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.714170                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.714520                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75777.522936                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73826.671653                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73831.141803                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75777.522936                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73826.671653                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73831.141803                       # average overall mshr miss latency
system.l3.replacements                          97822                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33174                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33174                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33174                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33174                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          233                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           233                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5816                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5816                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data         2511                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  2511                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        24819                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               24819                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2115470500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2115470500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27330                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27330                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.908123                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.908123                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85235.928120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85235.928120                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        24819                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          24819                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1867280500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1867280500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.908123                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.908123                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75235.928120                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75235.928120                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           22                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        35479                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              35501                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          218                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        70102                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            70320                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     18699500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   5841441000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   5860140500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          240                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       105581                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         105821                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.908333                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.663964                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.664518                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85777.522936                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 83327.736726                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 83335.331342                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          218                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        70102                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        70320                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     16519500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5140421000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5156940500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.908333                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.663964                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.664518                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75777.522936                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73327.736726                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73335.331342                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                      699892                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    163358                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.284406                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     108.635329                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     43297.863334                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4815.039651                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   136.857919                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17177.603767                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.001658                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.660673                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.073472                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.262109                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2904                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        53849                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8488                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4452638                       # Number of tag accesses
system.l3.tags.data_accesses                  4452638                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            105821                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       106184                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          124847                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5816                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5816                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27330                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27330                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        105821                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       411143                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     10644800                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           97822                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4672640                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           236789                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.011749                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.107754                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 234007     98.83%     98.83% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2782      1.17%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             236789                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          169262000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         202634500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6074944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6088896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        13952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4672640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4672640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        94921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73010                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       156554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     68166160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68322714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       156554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           156554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52431089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52431089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52431089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       156554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     68166160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120753802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     73010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     94921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001405772750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73010                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4558                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1323299000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  475695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3107155250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13909.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32659.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    58044                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   87251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.059549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.470214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.366323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24332     51.13%     51.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10411     21.88%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2975      6.25%     79.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2117      4.45%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2320      4.87%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      3.02%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1134      2.38%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          834      1.75%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2032      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47591                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.700344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.294233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.725969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4063     93.08%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           219      5.02%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      0.87%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.30%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.16%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.14%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.02%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.692183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2789     63.89%     63.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.15%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1491     34.16%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.71%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6088896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4670784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6088896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4672640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        68.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89151191500                       # Total gap between requests
system.mem_ctrls.avgGap                     530191.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6074944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4670784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 156553.585912511218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 68166160.222025126219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52410262.630646698177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        94921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        73010                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7523750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3099631500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2100668619000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34512.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32654.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28772341.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            169089480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89865600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           342705720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          192398760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7034554800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19892170650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17470642080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45191427090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.087153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45212997000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2975700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40930948000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            170738820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90742245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           336586740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188562060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7034554800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19618878450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17700782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45140845995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.519589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45808848500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2975700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40335096500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384120690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69181945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48009143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501311778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384120690                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69181945                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48009143                       # number of overall hits
system.cpu.icache.overall_hits::total      1501311778                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        25112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2180                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        25112                       # number of overall misses
system.cpu.icache.overall_misses::total         27292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    350113500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    350113500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    350113500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    350113500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48034255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1501339070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48034255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1501339070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000523                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000523                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13942.079484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12828.429576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13942.079484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12828.429576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          973                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        26377                       # number of writebacks
system.cpu.icache.writebacks::total             26377                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          403                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        24709                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24709                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        24709                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24709                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    316837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    316837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    316837500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    316837500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12822.756890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12822.756890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12822.756890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12822.756890                       # average overall mshr miss latency
system.cpu.icache.replacements                  26377                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384120690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69181945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48009143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501311778                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        25112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    350113500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    350113500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48034255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1501339070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000523                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13942.079484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12828.429576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        24709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    316837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    316837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12822.756890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12822.756890                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1501338667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55834.678381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.672678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.319402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.020155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       12010739449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      12010739449                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    397985668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19917207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     98602404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        516505279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    397985668                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19917207                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     98602404                       # number of overall hits
system.cpu.dcache.overall_hits::total       516505279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        19326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       515014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1017001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       482661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        19326                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       515014                       # number of overall misses
system.cpu.dcache.overall_misses::total       1017001                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    827253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  34163036500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34990290000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    827253500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  34163036500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34990290000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     99117418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    517522280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     99117418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    517522280                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.005196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.005196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42805.210597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 66334.189944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34405.364400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42805.210597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 66334.189944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34405.364400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       277117                       # number of writebacks
system.cpu.dcache.writebacks::total            277117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       320288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       320288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       320288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       320288                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        19326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       194726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       214052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        19326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       194726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       214052                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    807927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11546038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12353965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    807927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11546038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12353965500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41805.210597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 59293.766626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57714.786594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41805.210597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 59293.766626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57714.786594                       # average overall mshr miss latency
system.cpu.dcache.replacements                 648094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222401914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11108457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     55967434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       289477805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       267234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        11302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       461078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        739614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    310826500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  31121337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31432163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     56428512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    290217419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.008171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27501.902318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 67496.902910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42498.064531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       320202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       320202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        11302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       140876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    299524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   8558274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8857799000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.002497                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26501.902318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 60750.408160                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58206.830159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175583754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8808750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42634970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227027474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        53936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    516427000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3041699500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3558126500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64360.294118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 56394.606571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12827.300847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        53850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    508403000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2987763500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3496166500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63360.294118                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 55483.073352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56504.614216                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           517214427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            648606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            797.424672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   455.552726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.279516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.162317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.889751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.056958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2070737726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2070737726                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348597697000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538804500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 179058892500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
