\section{F\+S\+M\+C\+\_\+\+N\+O\+R\+\_\+\+S\+R\+A\+M\+\_\+\+Controller}
\label{group__FSMC__NOR__SRAM__Controller}\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+\_\+\+S\+R\+A\+M\+\_\+\+Controller@{F\+S\+M\+C\+\_\+\+N\+O\+R\+\_\+\+S\+R\+A\+M\+\_\+\+Controller}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Access\+\_\+\+Mode}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Address\+\_\+\+Hold\+\_\+\+Time}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Address\+\_\+\+Setup\+\_\+\+Time}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Burst\+\_\+\+Access\+\_\+\+Mode}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Bus\+\_\+\+Turn\+\_\+around\+\_\+\+Duration}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+C\+L\+K\+\_\+\+Division}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Data\+\_\+\+Address\+\_\+\+Bus\+\_\+\+Multiplexing}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Data\+\_\+\+Latency}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Data\+\_\+\+Setup\+\_\+\+Time}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Extended\+\_\+\+Mode}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Memory\+\_\+\+Type}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal\+\_\+\+Polarity}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Timing}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Wrap\+\_\+\+Mode}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Write\+\_\+\+Burst}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Write\+\_\+\+Operation}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
