0 1 1 the
1 2 2 gate-to-emitter
2 3 3 voltage
3 4 4 vge
4 5 5 reaches
5 6 6 0
6 7 7 at
7 8 8 time
8 9 9 t5
9 10 10 and
10 11 11 the
11 12 12 operation
12 13 13 is
13 14 14 completed
14 15 15 .
15
