# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/logictronix-Default-string:@/tmp/.ICE-unix/1313,unix/logictronix-Default-string:/tmp/.ICE-unix/1313
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
FREETYPE_PROPERTIES=truetype:interpreter-version=35
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin
LC_ADDRESS=en_US.UTF-8
XILINX_VIVADO=/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2
GNOME_SHELL_SESSION_MODE=ubuntu
LC_NAME=en_US.UTF-8
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/media/logictronix/ML_WORKSPACE/Xilinx
LIBOVERLAY_SCROLLBAR=0
RDI_PATCHROOT=
XMODIFIERS=@im=ibus
DESKTOP_SESSION=ubuntu
LC_MONETARY=en_US.UTF-8
SSH_AGENT_PID=1278
XILINX_XRT=/opt/xilinx/xrt
GDK_CORE_DEVICE_EVENTS=1
GTK_MODULES=gail:atk-bridge
DBUS_STARTER_BUS_TYPE=session
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o
PWD=/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware
LOGNAME=logictronix
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin
XILINX_DSP=
WINDOWPATH=2
HOME=/home/logictronix
USERNAME=logictronix
IM_CONFIG_PHASE=1
SYNTH_COMMON=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6003
XILINX_HLS=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis_HLS/2022.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/5100ce09_5177_4f33_82c9_7345dfbc7d02
XILINX_RS_SESSION=6b53f5ab-854c-4c01-a459-15760267fbeb
RDI_PROG=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=2ce9ce180753490baeeea6043890a327
MANAGERPID=1005
RT_TCL_PATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
PYTHONPATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib/python3.8/
TERM=xterm-256color
LC_IDENTIFICATION=en_US.UTF-8
XILINX_RS_PORT=34511
LESSOPEN=| /usr/bin/lesspipe %s
PYTHONHOME=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/
USER=logictronix
XILINX_PLANAHEAD=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2
GNOME_TERMINAL_SERVICE=:1.125
RDI_BASEROOT=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis
RDI_TPS_ROOT=/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data
DISPLAY=:0
SHLVL=4
OXYGEN_DISABLE_INNER_SHADOWS_HACK=1
MAKELEVEL=1
LC_TELEPHONE=en_US.UTF-8
RDI_USE_JDK11=1
QT_IM_MODULE=ibus
LC_MEASUREMENT=en_US.UTF-8
XILINX_VIVADO_HLS=/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
PAPERSIZE=letter
DBUS_STARTER_ADDRESS=unix:path=/run/user/1000/bus,guid=1e3dc125b08c0594bc1c3a7964671455
LD_LIBRARY_PATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/javafx-sdk-11.0.2/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/javafx-sdk-11.0.2/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/javafx-sdk-11.0.2/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/lib/lnx64.o:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/opt/xilinx/xrt/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
LC_TIME=en_US.UTF-8
TCL_LIBRARY=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
JOURNAL_STREAM=8:41952
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
CWD=/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware
PATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_be/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.21.4/bin::/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/aietools/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/bin:/opt/xilinx/xrt/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis_HLS/2022.2/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Model_Composer/2022.2/bin:/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/media/logictronix/ML_WORKSPACE/Xilinx/DocNav:/home/logictronix/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus,guid=1e3dc125b08c0594bc1c3a7964671455
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/tps/isl
LC_NUMERIC=en_US.UTF-8
XILINX_VITIS=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2
OLDPWD=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin
_=/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=44115
XILINX_CD_SESSION=62527cfa-4814-416c-a108-840e0ff0717d


V++ command line:
------------------------------------------
/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config dpu-link.cfg -odpu.xclbin ../../dpu_system_kernels/Hardware/DPUCZDX8G.xo ../../dpu_system_kernels/Hardware/sfm_xrt_top.xo 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=link
--clock.freqHz 300000000:DPUCZDX8G_1.aclk
--clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2
--clock.freqHz 300000000:DPUCZDX8G_2.aclk
--clock.freqHz 600000000:DPUCZDX8G_2.ap_clk_2
--config dpu-link.cfg
--connectivity.nk DPUCZDX8G:2:DPUCZDX8G_1.DPUCZDX8G_2
--connectivity.nk sfm_xrt_top:1:sfm_xrt_top_1
--connectivity.sp DPUCZDX8G_1.M_AXI_GP0:HPC0
--connectivity.sp DPUCZDX8G_1.M_AXI_HP0:HP0
--connectivity.sp DPUCZDX8G_1.M_AXI_HP2:HP1
--connectivity.sp DPUCZDX8G_2.M_AXI_GP0:HPC0
--connectivity.sp DPUCZDX8G_2.M_AXI_HP0:HP2
--connectivity.sp DPUCZDX8G_2.M_AXI_HP2:HP3
--input_files ../../dpu_system_kernels/Hardware/DPUCZDX8G.xo
--input_files ../../dpu_system_kernels/Hardware/sfm_xrt_top.xo
--link
--log_dir dpu.build/logs
--messageDb dpu.mdb
--optimize 0
--output dpu.xclbin
--platform /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm
--report_dir dpu.build/reports
--report_level 0
--save-temps
--target hw
--temp_dir dpu.build

PARSED COMMAND LINE OPTIONS
--target hw 
--link 
--config dpu-link.cfg 
-odpu.xclbin 
../../dpu_system_kernels/Hardware/DPUCZDX8G.xo 
../../dpu_system_kernels/Hardware/sfm_xrt_top.xo 

PARSED CONFIG FILE (1) OPTIONS
file: dpu-link.cfg
platform /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm 
save-temps 1 
messageDb dpu.mdb 
temp_dir dpu.build 
report_dir dpu.build/reports 
log_dir dpu.build/logs 
advanced.misc solution_name=link 
clock.freqHz 300000000:DPUCZDX8G_1.aclk 
clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2 
clock.freqHz 300000000:DPUCZDX8G_2.aclk 
clock.freqHz 600000000:DPUCZDX8G_2.ap_clk_2 
connectivity.nk DPUCZDX8G:2:DPUCZDX8G_1.DPUCZDX8G_2 
connectivity.nk sfm_xrt_top:1:sfm_xrt_top_1 
connectivity.sp DPUCZDX8G_1.M_AXI_GP0:HPC0 
connectivity.sp DPUCZDX8G_1.M_AXI_HP0:HP0 
connectivity.sp DPUCZDX8G_1.M_AXI_HP2:HP1 
connectivity.sp DPUCZDX8G_2.M_AXI_GP0:HPC0 
connectivity.sp DPUCZDX8G_2.M_AXI_HP0:HP2 
connectivity.sp DPUCZDX8G_2.M_AXI_HP2:HP3 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 May 2023 13:19:08
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 May 2023 13:19:08
output: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml
------------------------------------------
step: running system_link
timestamp: 19 May 2023 13:19:08
cmd: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/system_link --xo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/DPUCZDX8G.xo --xo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/sfm_xrt_top.xo -keep --config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/syslinkConfig.ini --xpfm /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm --target hw --output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int --temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 19 May 2023 13:19:18
cmd: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/cf2sw -sdsl /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/sdsl.dat -rtd /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/cf2sw.rtd -nofilter /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/cf2sw_full.rtd -xclbin /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.xml -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 19 May 2023 13:19:20
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 19 May 2023 13:19:20
cmd: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/vpl -t hw -f /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm -s --remote_ip_cache /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/.ipcache --output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int --log_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link --report_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link --config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/vplConfig.ini -k /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link --no-info --iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0 --iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 --messageDb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link/vpl.pb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dr.bd.tcl
Vivado Log File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=solution_name=link
param=compiler.vppCurrentWorkingDir=/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware
misc=BinaryName=dpu
[connectivity]
nk=DPUCZDX8G:2:DPUCZDX8G_1,DPUCZDX8G_2
nk=sfm_xrt_top:1:sfm_xrt_top_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc solution_name=link
--advanced.misc BinaryName=dpu
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware
--config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/vplConfig.ini
--connectivity.nk DPUCZDX8G:2:DPUCZDX8G_1,DPUCZDX8G_2
--connectivity.nk sfm_xrt_top:1:sfm_xrt_top_1
--input_file /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dr.bd.tcl
--iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0
--iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0
--kernels /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/kernel_info.dat
--log_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link
--messageDb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link/vpl.pb
--no-info
--output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int
--platform /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm
--remote_ip_cache /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/.ipcache
--report_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link
--save_temps
--target hw
--temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm 
-s 
--remote_ip_cache /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/.ipcache 
--output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int 
--log_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link 
--report_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link 
--config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/vplConfig.ini 
-k /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link 
--no-info 
--iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0 
--iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 
--messageDb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link/vpl.pb 
/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.misc solution_name=link 
advanced.param compiler.vppCurrentWorkingDir=/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware 
advanced.misc BinaryName=dpu 
connectivity.nk DPUCZDX8G:2:DPUCZDX8G_1,DPUCZDX8G_2 
connectivity.nk sfm_xrt_top:1:sfm_xrt_top_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 19 May 2023 13:19:22
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 19 May 2023 13:19:30
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 19 May 2023 13:19:30
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 19 May 2023 13:19:30
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:608
   timestamp: 19 May 2023 13:19:30
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 19 May 2023 13:19:40
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/.ipcache
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:2438
   timestamp: 19 May 2023 13:19:40
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files design_1.bd]
   File: vpl.tcl:193
   timestamp: 19 May 2023 13:19:40
   -----------------------
   VPL internal step: report locked IPs
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3145
   timestamp: 19 May 2023 13:19:44
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 19 May 2023 13:19:44
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:235
   timestamp: 19 May 2023 13:20:30
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:281
   timestamp: 19 May 2023 13:20:30
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:293
   timestamp: 19 May 2023 13:20:31
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:303
   timestamp: 19 May 2023 13:20:31
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:307
   timestamp: 19 May 2023 13:20:31
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:310
   timestamp: 19 May 2023 13:20:31
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files design_1.bd]
   File: vpl.tcl:356
   timestamp: 19 May 2023 13:20:31
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files design_1.bd]]
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:2276
   timestamp: 19 May 2023 13:21:18
   -----------------------
   VPL internal step: write_hwdef -force -file /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/system.hdf
   File: vpl.tcl:366
   timestamp: 19 May 2023 13:21:18
   -----------------------
   VPL internal step: writing user synth clock constraints in /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/design_1_ooc_copy.xdc
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:2504
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: add_files /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/design_1_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:2508
   timestamp: 19 May 2023 13:21:21
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3929
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:403
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:411
   timestamp: 19 May 2023 13:21:21
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:473
   timestamp: 19 May 2023 13:21:25
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 6  
   File: vpl.tcl:517
   timestamp: 19 May 2023 13:21:25
   -----------------------
   VPL internal step: generating resource usage report '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/resource.json'
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:5426
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/generated_reports.log'
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_zynq_ultra_ps_e_0_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_clk_wiz_0_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_proc_sys_reset_0_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_proc_sys_reset_1_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_proc_sys_reset_1_1_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_axi_intc_0_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s00_regslice_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_us_df_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s01_regslice_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_us_df_1_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m00_data_fifo_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m00_regslice_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s00_regslice_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s00_data_fifo_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_cc_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s01_regslice_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_s01_data_fifo_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m00_data_fifo_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m00_regslice_3_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_cc_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_clk_wiz_1_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_rst_clk_wiz_299M_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_rst_clk_wiz_599M_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_cc_1_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m02_regslice_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_cc_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_auto_pc_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m01_regslice_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_DPUCZDX8G_1_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_DPUCZDX8G_2_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_sfm_xrt_top_1_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_xbar_1_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_xbar_2_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_m03_regslice_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: launched run design_1_xbar_0_synth_1
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 19 May 2023 13:41:02
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 6  
   File: vpl.tcl:587
   timestamp: 19 May 2023 13:41:02
   -----------------------
   VPL internal step: log_generated_reports for implementation '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/output/generated_reports.log'
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:994
   timestamp: 19 May 2023 14:48:11
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/ocl_util.tcl:1608
   timestamp: 19 May 2023 14:48:12
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 19 May 2023 14:48:15
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 19 May 2023 14:48:15
cmd: cf2sw -a /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/address_map.xml -sdsl /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/sdsl.dat -xclbin /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.xml -rtd /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.rtd -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 19 May 2023 14:48:18
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 19 May 2023 14:48:19
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 19 May 2023 14:48:19
cmd: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/xclbinutil --add-section BITSTREAM:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_xml.rtd --add-section BUILD_METADATA:JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml --add-section SYSTEM_METADATA:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu102_zcu102_custom_platform_0_0 --output /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 19 May 2023 14:48:19
cmd: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/xclbinutil --quiet --force --info /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin.info --input /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 19 May 2023 14:48:19
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 19 May 2023 14:48:19
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 May 2023 14:48:19
output: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link/system_estimate_dpu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 19 May 2023 14:48:19
