# Hi there, I'm Arya Pandit! ðŸ‘‹

ðŸŽ“ **Third-year Electronics and Telecommunications Engineering student at Jadavpur University, Kolkata**

ðŸ’» **Tech Enthusiast | Digital Electronics & Digital Signal Processing | Aspiring Technologist**

---

## ðŸ”§ Technologies & Tools

- **Programming Languages:** C, C++, Python, Verilog, System Verilog
- **Hardware & Digital Electronics:** Vivado, FPGA, RTL Design
- **Scripting & Automation:** Currently learning **Tcl**


---

## ðŸ“¬ Let's Connect

- **Email:** [arya.pandit@example.com](mailto:aryapandit200408@gmail.com)
- **GitHub:** [github.com/your_username](https://github.com/aryapandit200408)
- **LinkedIn:** [linkedin.com/in/arya-pandit](https://www.linkedin.com/in/arya-pandit-146023250/)
- **Google Scholar:**[https://scholar.google.com/citations?user=hm8RhdwAAAAJ&hl=en](https://scholar.google.com/citations?user=hm8RhdwAAAAJ&hl=en)

Feel free to reach out for collaborations, brainstorming, or tech talks!
