#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17d9010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d91a0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x17c1d50 .functor NOT 1, L_0x181c290, C4<0>, C4<0>, C4<0>;
L_0x181c090 .functor XOR 10, L_0x181bec0, L_0x181bff0, C4<0000000000>, C4<0000000000>;
L_0x181c1a0 .functor XOR 10, L_0x181c090, L_0x181c100, C4<0000000000>, C4<0000000000>;
v0x1817790_0 .net *"_ivl_10", 9 0, L_0x181c100;  1 drivers
v0x1817890_0 .net *"_ivl_12", 9 0, L_0x181c1a0;  1 drivers
v0x1817970_0 .net *"_ivl_2", 9 0, L_0x181be20;  1 drivers
v0x1817a30_0 .net *"_ivl_4", 9 0, L_0x181bec0;  1 drivers
v0x1817b10_0 .net *"_ivl_6", 9 0, L_0x181bff0;  1 drivers
v0x1817c40_0 .net *"_ivl_8", 9 0, L_0x181c090;  1 drivers
v0x1817d20_0 .var "clk", 0 0;
v0x1817dc0_0 .net "in", 3 0, v0x18148d0_0;  1 drivers
v0x1817e60_0 .net "out_any_dut", 3 1, L_0x181a430;  1 drivers
v0x1817f20_0 .net "out_any_ref", 3 1, L_0x17c2310;  1 drivers
v0x1817ff0_0 .net "out_both_dut", 2 0, L_0x18194e0;  1 drivers
v0x18180c0_0 .net "out_both_ref", 2 0, L_0x17c2040;  1 drivers
v0x1818190_0 .net "out_different_dut", 3 0, L_0x181b3e0;  1 drivers
v0x1818260_0 .net "out_different_ref", 3 0, L_0x17c2560;  1 drivers
v0x1818330_0 .var/2u "stats1", 287 0;
v0x18183f0_0 .var/2u "strobe", 0 0;
v0x18184b0_0 .net "tb_match", 0 0, L_0x181c290;  1 drivers
v0x1818580_0 .net "tb_mismatch", 0 0, L_0x17c1d50;  1 drivers
v0x1818620_0 .net "wavedrom_enable", 0 0, v0x1814a30_0;  1 drivers
v0x18186f0_0 .net "wavedrom_title", 511 0, v0x1814ad0_0;  1 drivers
E_0x17d2d80/0 .event negedge, v0x1814810_0;
E_0x17d2d80/1 .event posedge, v0x1814810_0;
E_0x17d2d80 .event/or E_0x17d2d80/0, E_0x17d2d80/1;
L_0x181be20 .concat [ 4 3 3 0], L_0x17c2560, L_0x17c2310, L_0x17c2040;
L_0x181bec0 .concat [ 4 3 3 0], L_0x17c2560, L_0x17c2310, L_0x17c2040;
L_0x181bff0 .concat [ 4 3 3 0], L_0x181b3e0, L_0x181a430, L_0x18194e0;
L_0x181c100 .concat [ 4 3 3 0], L_0x17c2560, L_0x17c2310, L_0x17c2040;
L_0x181c290 .cmp/eeq 10, L_0x181be20, L_0x181c1a0;
S_0x17d9330 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x17d91a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x17c2040 .functor AND 3, L_0x18187f0, L_0x1818890, C4<111>, C4<111>;
L_0x17c2310 .functor OR 3, L_0x1818a20, L_0x1818ac0, C4<000>, C4<000>;
L_0x17c2560 .functor XOR 4, v0x18148d0_0, L_0x1818f10, C4<0000>, C4<0000>;
v0x17c1540_0 .net *"_ivl_1", 2 0, L_0x18187f0;  1 drivers
v0x17c1880_0 .net *"_ivl_13", 0 0, L_0x1818c80;  1 drivers
v0x17c1b50_0 .net *"_ivl_15", 2 0, L_0x1818e30;  1 drivers
v0x17c1e60_0 .net *"_ivl_16", 3 0, L_0x1818f10;  1 drivers
v0x17c2150_0 .net *"_ivl_3", 2 0, L_0x1818890;  1 drivers
v0x17c2420_0 .net *"_ivl_7", 2 0, L_0x1818a20;  1 drivers
v0x17c2630_0 .net *"_ivl_9", 2 0, L_0x1818ac0;  1 drivers
v0x1813be0_0 .net "in", 3 0, v0x18148d0_0;  alias, 1 drivers
v0x1813cc0_0 .net "out_any", 3 1, L_0x17c2310;  alias, 1 drivers
v0x1813e30_0 .net "out_both", 2 0, L_0x17c2040;  alias, 1 drivers
v0x1813f10_0 .net "out_different", 3 0, L_0x17c2560;  alias, 1 drivers
L_0x18187f0 .part v0x18148d0_0, 0, 3;
L_0x1818890 .part v0x18148d0_0, 1, 3;
L_0x1818a20 .part v0x18148d0_0, 0, 3;
L_0x1818ac0 .part v0x18148d0_0, 1, 3;
L_0x1818c80 .part v0x18148d0_0, 0, 1;
L_0x1818e30 .part v0x18148d0_0, 1, 3;
L_0x1818f10 .concat [ 3 1 0 0], L_0x1818e30, L_0x1818c80;
S_0x1814070 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x17d91a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1814810_0 .net "clk", 0 0, v0x1817d20_0;  1 drivers
v0x18148d0_0 .var "in", 3 0;
v0x1814990_0 .net "tb_match", 0 0, L_0x181c290;  alias, 1 drivers
v0x1814a30_0 .var "wavedrom_enable", 0 0;
v0x1814ad0_0 .var "wavedrom_title", 511 0;
E_0x17d2910 .event posedge, v0x1814810_0;
E_0x17d3200 .event negedge, v0x1814810_0;
S_0x1814310 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1814070;
 .timescale -12 -12;
v0x1814510_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1814610 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1814070;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1814ca0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x17d91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x17d9f70 .functor AND 1, L_0x18190f0, L_0x1819190, C4<1>, C4<1>;
L_0x17ec770 .functor AND 1, L_0x18192d0, L_0x1819370, C4<1>, C4<1>;
L_0x17ec7e0 .functor AND 1, L_0x1819670, L_0x1819750, C4<1>, C4<1>;
L_0x1819c80 .functor OR 1, L_0x1819af0, L_0x1819be0, C4<0>, C4<0>;
L_0x1819ec0 .functor OR 1, L_0x1819c80, L_0x1819dc0, C4<0>, C4<0>;
L_0x181a130 .functor OR 1, L_0x1819f80, L_0x181a020, C4<0>, C4<0>;
L_0x181a320 .functor OR 1, L_0x181a130, L_0x181a280, C4<0>, C4<0>;
L_0x181a0c0 .functor OR 1, L_0x181a640, L_0x181a6e0, C4<0>, C4<0>;
L_0x181a9a0 .functor OR 1, L_0x181a0c0, L_0x181a900, C4<0>, C4<0>;
L_0x181ace0 .functor XOR 1, L_0x181ab00, L_0x181ac40, C4<0>, C4<0>;
L_0x181afa0 .functor XOR 1, L_0x181ae50, L_0x181aba0, C4<0>, C4<0>;
L_0x181b260 .functor XOR 1, L_0x181b060, L_0x181b1c0, C4<0>, C4<0>;
L_0x181bcc0 .functor XOR 1, L_0x181b690, L_0x181bb40, C4<0>, C4<0>;
v0x1814f10_0 .net *"_ivl_11", 0 0, L_0x18192d0;  1 drivers
v0x1814ff0_0 .net *"_ivl_13", 0 0, L_0x1819370;  1 drivers
v0x18150d0_0 .net *"_ivl_14", 0 0, L_0x17ec770;  1 drivers
v0x18151c0_0 .net *"_ivl_20", 0 0, L_0x1819670;  1 drivers
v0x18152a0_0 .net *"_ivl_22", 0 0, L_0x1819750;  1 drivers
v0x18153d0_0 .net *"_ivl_23", 0 0, L_0x17ec7e0;  1 drivers
v0x18154b0_0 .net *"_ivl_28", 0 0, L_0x1819af0;  1 drivers
v0x1815590_0 .net *"_ivl_3", 0 0, L_0x18190f0;  1 drivers
v0x1815670_0 .net *"_ivl_30", 0 0, L_0x1819be0;  1 drivers
v0x18157e0_0 .net *"_ivl_31", 0 0, L_0x1819c80;  1 drivers
v0x18158c0_0 .net *"_ivl_34", 0 0, L_0x1819dc0;  1 drivers
v0x18159a0_0 .net *"_ivl_35", 0 0, L_0x1819ec0;  1 drivers
v0x1815a80_0 .net *"_ivl_40", 0 0, L_0x1819f80;  1 drivers
v0x1815b60_0 .net *"_ivl_42", 0 0, L_0x181a020;  1 drivers
v0x1815c40_0 .net *"_ivl_43", 0 0, L_0x181a130;  1 drivers
v0x1815d20_0 .net *"_ivl_46", 0 0, L_0x181a280;  1 drivers
v0x1815e00_0 .net *"_ivl_47", 0 0, L_0x181a320;  1 drivers
v0x1815ee0_0 .net *"_ivl_5", 0 0, L_0x1819190;  1 drivers
v0x1815fc0_0 .net *"_ivl_53", 0 0, L_0x181a640;  1 drivers
v0x18160a0_0 .net *"_ivl_55", 0 0, L_0x181a6e0;  1 drivers
v0x1816180_0 .net *"_ivl_56", 0 0, L_0x181a0c0;  1 drivers
v0x1816260_0 .net *"_ivl_59", 0 0, L_0x181a900;  1 drivers
v0x1816340_0 .net *"_ivl_6", 0 0, L_0x17d9f70;  1 drivers
v0x1816420_0 .net *"_ivl_60", 0 0, L_0x181a9a0;  1 drivers
v0x1816500_0 .net *"_ivl_65", 0 0, L_0x181ab00;  1 drivers
v0x18165e0_0 .net *"_ivl_67", 0 0, L_0x181ac40;  1 drivers
v0x18166c0_0 .net *"_ivl_68", 0 0, L_0x181ace0;  1 drivers
v0x18167a0_0 .net *"_ivl_73", 0 0, L_0x181ae50;  1 drivers
v0x1816880_0 .net *"_ivl_75", 0 0, L_0x181aba0;  1 drivers
v0x1816960_0 .net *"_ivl_76", 0 0, L_0x181afa0;  1 drivers
v0x1816a40_0 .net *"_ivl_81", 0 0, L_0x181b060;  1 drivers
v0x1816b20_0 .net *"_ivl_83", 0 0, L_0x181b1c0;  1 drivers
v0x1816c00_0 .net *"_ivl_84", 0 0, L_0x181b260;  1 drivers
v0x1816ef0_0 .net *"_ivl_90", 0 0, L_0x181b690;  1 drivers
v0x1816fd0_0 .net *"_ivl_92", 0 0, L_0x181bb40;  1 drivers
v0x18170b0_0 .net *"_ivl_93", 0 0, L_0x181bcc0;  1 drivers
v0x1817190_0 .net "in", 3 0, v0x18148d0_0;  alias, 1 drivers
v0x1817250_0 .net "out_any", 3 1, L_0x181a430;  alias, 1 drivers
v0x1817330_0 .net "out_both", 2 0, L_0x18194e0;  alias, 1 drivers
v0x1817410_0 .net "out_different", 3 0, L_0x181b3e0;  alias, 1 drivers
L_0x18190f0 .part v0x18148d0_0, 0, 1;
L_0x1819190 .part v0x18148d0_0, 3, 1;
L_0x18192d0 .part v0x18148d0_0, 1, 1;
L_0x1819370 .part v0x18148d0_0, 0, 1;
L_0x18194e0 .concat8 [ 1 1 1 0], L_0x17d9f70, L_0x17ec770, L_0x17ec7e0;
L_0x1819670 .part v0x18148d0_0, 2, 1;
L_0x1819750 .part v0x18148d0_0, 1, 1;
L_0x1819af0 .part v0x18148d0_0, 1, 1;
L_0x1819be0 .part v0x18148d0_0, 2, 1;
L_0x1819dc0 .part v0x18148d0_0, 3, 1;
L_0x1819f80 .part v0x18148d0_0, 2, 1;
L_0x181a020 .part v0x18148d0_0, 3, 1;
L_0x181a280 .part v0x18148d0_0, 0, 1;
L_0x181a430 .concat8 [ 1 1 1 0], L_0x1819ec0, L_0x181a320, L_0x181a9a0;
L_0x181a640 .part v0x18148d0_0, 3, 1;
L_0x181a6e0 .part v0x18148d0_0, 0, 1;
L_0x181a900 .part v0x18148d0_0, 1, 1;
L_0x181ab00 .part v0x18148d0_0, 0, 1;
L_0x181ac40 .part v0x18148d0_0, 3, 1;
L_0x181ae50 .part v0x18148d0_0, 1, 1;
L_0x181aba0 .part v0x18148d0_0, 0, 1;
L_0x181b060 .part v0x18148d0_0, 2, 1;
L_0x181b1c0 .part v0x18148d0_0, 1, 1;
L_0x181b3e0 .concat8 [ 1 1 1 1], L_0x181ace0, L_0x181afa0, L_0x181b260, L_0x181bcc0;
L_0x181b690 .part v0x18148d0_0, 3, 1;
L_0x181bb40 .part v0x18148d0_0, 0, 1;
S_0x1817570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x17d91a0;
 .timescale -12 -12;
E_0x17baa20 .event anyedge, v0x18183f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18183f0_0;
    %nor/r;
    %assign/vec4 v0x18183f0_0, 0;
    %wait E_0x17baa20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1814070;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d3200;
    %wait E_0x17d2910;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d2910;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d2910;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d2910;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d2910;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d3200;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1814610;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18148d0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d3200;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18148d0_0, 0;
    %wait E_0x17d2910;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18148d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17d91a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1817d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18183f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17d91a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1817d20_0;
    %inv;
    %store/vec4 v0x1817d20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17d91a0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1814810_0, v0x1818580_0, v0x1817dc0_0, v0x18180c0_0, v0x1817ff0_0, v0x1817f20_0, v0x1817e60_0, v0x1818260_0, v0x1818190_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17d91a0;
T_7 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1818330_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17d91a0;
T_8 ;
    %wait E_0x17d2d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1818330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
    %load/vec4 v0x18184b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1818330_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18180c0_0;
    %load/vec4 v0x18180c0_0;
    %load/vec4 v0x1817ff0_0;
    %xor;
    %load/vec4 v0x18180c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1817f20_0;
    %load/vec4 v0x1817f20_0;
    %load/vec4 v0x1817e60_0;
    %xor;
    %load/vec4 v0x1817f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1818260_0;
    %load/vec4 v0x1818260_0;
    %load/vec4 v0x1818190_0;
    %xor;
    %load/vec4 v0x1818260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1818330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1818330_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/gatesv/iter5/response0/top_module.sv";
