

================================================================
== Vitis HLS Report for 'lz4CompressPart2_Pipeline_lz4_compress'
================================================================
* Date:           Fri Oct 31 14:49:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.702 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_compress  |        ?|        ?|         5|          4|          4|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inIdx = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 8 'alloca' 'inIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readOffsetFlag_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 9 'alloca' 'readOffsetFlag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%extra_match_len = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 10 'alloca' 'extra_match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 11 'alloca' 'lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%match_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 12 'alloca' 'match_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 13 'alloca' 'write_lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%next_state = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 14 'alloca' 'next_state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%readOffsetFlag = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 15 'alloca' 'readOffsetFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%is_special_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 16 'alloca' 'is_special_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%is_normal_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 17 'alloca' 'is_normal_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lit_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 18 'alloca' 'lit_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lit_len_gt_0 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 19 'alloca' 'lit_len_gt_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%match_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 20 'alloca' 'match_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%compressedSize = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 21 'alloca' 'compressedSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%match_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 22 'alloca' 'match_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lit_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:156]   --->   Operation 23 'alloca' 'lit_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%match_offset_plus_one = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 24 'alloca' 'match_offset_plus_one' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lit_outStream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:130]   --->   Operation 31 'read' 'input_size_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln153 = store i16 0, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 32 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 0, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 33 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln163 = store i1 0, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 34 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln162 = store i1 0, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 35 'store' 'store_ln162' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln161 = store i1 0, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 36 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln160 = store i1 0, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 37 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln159 = store i1 0, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 38 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 1, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 39 'store' 'store_ln149' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 40 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 0, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 40 'store' 'store_ln142' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 0, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 41 'store' 'store_ln145' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 0, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 42 'store' 'store_ln144' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 43 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 0, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 43 'store' 'store_ln143' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln148 = store i1 0, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 44 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 45 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 0, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 46 'store' 'store_ln173' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 47 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%inIdx_2 = load i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 48 'load' 'inIdx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%readOffsetFlag_3 = load i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 49 'load' 'readOffsetFlag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%compressedSize_1 = load i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 50 'load' 'compressedSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_ult  i32 %inIdx_2, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 51 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln173)   --->   "%xor_ln173 = xor i1 %readOffsetFlag_3, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 52 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln173 = or i1 %icmp_ln173, i1 %xor_ln173" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 53 'or' 'or_ln173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %or_ln173, void %for.end.exitStub, void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 54 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:174]   --->   Operation 55 'specpipeline' 'specpipeline_ln174' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 56 'specloopname' 'specloopname_ln173' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%should_write = icmp_ult  i32 %compressedSize_1, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179]   --->   Operation 57 'icmp' 'should_write' <Predicate = (or_ln173)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %readOffsetFlag_3, void %if.end, void %if.then" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 58 'br' 'br_ln182' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %should_write, void %if.end131, void %if.then129" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:340]   --->   Operation 59 'br' 'br_ln340' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 60 'br' 'br_ln173' <Predicate = (or_ln173)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compressedSize_out, i32 %compressedSize_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 181 'write' 'write_ln343' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (!or_ln173)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 61 [1/1] ( I:3.15ns O:3.15ns )   --->   "%nextLenOffsetValue = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183]   --->   Operation 61 'read' 'nextLenOffsetValue' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 512> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lit_len_tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32, i64 %nextLenOffsetValue, i32 32" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:187]   --->   Operation 62 'partselect' 'lit_len_tmp_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%match_len_tmp_1 = trunc i64 %nextLenOffsetValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:188]   --->   Operation 63 'trunc' 'match_len_tmp_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%match_off_tmp = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32, i64 %nextLenOffsetValue, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:189]   --->   Operation 64 'partselect' 'match_off_tmp' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.07ns)   --->   "%icmp_ln192 = icmp_eq  i16 %match_len_tmp_1, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 65 'icmp' 'icmp_ln192' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node is_normal_end_1)   --->   "%or_ln193 = or i16 %match_off_tmp, i16 %match_len_tmp_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193]   --->   Operation 66 'or' 'or_ln193' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.07ns) (out node of the LUT)   --->   "%is_normal_end_1 = icmp_eq  i16 %or_ln193, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193]   --->   Operation 67 'icmp' 'is_normal_end_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%lit_len_ge_15_1 = icmp_ugt  i32 %lit_len_tmp_1, i32 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:194]   --->   Operation 68 'icmp' 'lit_len_ge_15_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (2.55ns)   --->   "%lit_len_gt_0_1 = icmp_ne  i32 %lit_len_tmp_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:195]   --->   Operation 69 'icmp' 'lit_len_gt_0_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.07ns)   --->   "%match_len_ge_15_1 = icmp_ugt  i16 %match_len_tmp_1, i16 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:196]   --->   Operation 70 'icmp' 'match_len_ge_15_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %lit_len_tmp_1, i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:156]   --->   Operation 71 'store' 'store_ln156' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %match_len_tmp_1, i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 72 'store' 'store_ln157' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%compressedSize_2 = add i32 %compressedSize_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343]   --->   Operation 73 'add' 'compressedSize_2' <Predicate = (or_ln173 & should_write)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 %compressedSize_2, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:141]   --->   Operation 74 'store' 'store_ln141' <Predicate = (or_ln173 & should_write)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 75 [1/1] (2.07ns)   --->   "%icmp_ln192_1 = icmp_eq  i16 %match_off_tmp, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 75 'icmp' 'icmp_ln192_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns)   --->   "%is_special_end_1 = and i1 %icmp_ln192, i1 %icmp_ln192_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 76 'and' 'is_special_end_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.07ns)   --->   "%match_offset_plus_one_1 = add i16 %match_off_tmp, i16 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:199]   --->   Operation 77 'add' 'match_offset_plus_one_1' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln153 = store i16 %match_offset_plus_one_1, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 78 'store' 'store_ln153' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln163 = store i1 %match_len_ge_15_1, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:163]   --->   Operation 79 'store' 'store_ln163' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln162 = store i1 %lit_len_gt_0_1, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 80 'store' 'store_ln162' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln161 = store i1 %lit_len_ge_15_1, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:161]   --->   Operation 81 'store' 'store_ln161' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln160 = store i1 %is_normal_end_1, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:160]   --->   Operation 82 'store' 'store_ln160' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln159 = store i1 %is_special_end_1, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159]   --->   Operation 83 'store' 'store_ln159' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln200 = br void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:200]   --->   Operation 84 'br' 'br_ln200' <Predicate = (or_ln173 & readOffsetFlag_3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%next_state_load = load i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205]   --->   Operation 85 'load' 'next_state_load' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%match_len_tmp_3 = load i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:253]   --->   Operation 86 'load' 'match_len_tmp_3' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%lit_len_tmp_2 = load i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:247]   --->   Operation 87 'load' 'lit_len_tmp_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%switch_ln205 = switch i32 %next_state_load, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %sw.bb87, i32 3, void %sw.bb100, i32 4, void %sw.bb108, i32 5, void %sw.bb111, i32 2, void %sw.bb116" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205]   --->   Operation 88 'switch' 'switch_ln205' <Predicate = (or_ln173)> <Delay = 2.55>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%write_lit_length_load = load i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299]   --->   Operation 89 'load' 'write_lit_length_load' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.07ns)   --->   "%write_lit_length_2 = add i16 %write_lit_length_load, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299]   --->   Operation 90 'add' 'write_lit_length_2' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.07ns)   --->   "%icmp_ln301 = icmp_eq  i16 %write_lit_length_2, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 91 'icmp' 'icmp_ln301' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 %write_lit_length_2, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 92 'store' 'store_ln145' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 1.70>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%lit_length_7 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:207]   --->   Operation 93 'trunc' 'lit_length_7' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln219 = add i16 %match_len_tmp_3, i16 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:219]   --->   Operation 94 'add' 'add_ln219' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_with_4_low = add i16 %add_ln219, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:219]   --->   Operation 95 'add' 'sum_with_4_low' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 96 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.94>
ST_4 : Operation 97 [1/1] (1.70ns)   --->   "%store_ln145 = store i16 %lit_length_7, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:145]   --->   Operation 97 'store' 'store_ln145' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%is_special_end_2 = load i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 98 'load' 'is_special_end_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%is_normal_end_2 = load i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 99 'load' 'is_normal_end_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lit_len_ge_15_2 = load i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 100 'load' 'lit_len_ge_15_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lit_len_gt_0_2 = load i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 101 'load' 'lit_len_gt_0_2' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%match_len_ge_15_3 = load i1 %match_len_ge_15"   --->   Operation 102 'load' 'match_len_ge_15_3' <Predicate = (or_ln173)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%match_length_load = load i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 103 'load' 'match_length_load' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.07ns)   --->   "%match_len_ge_255 = icmp_ugt  i16 %match_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:326]   --->   Operation 104 'icmp' 'match_len_ge_255' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 105 'trunc' 'trunc_ln327' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.24ns)   --->   "%outValue_10 = select i1 %match_len_ge_255, i8 255, i8 %trunc_ln327" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327]   --->   Operation 106 'select' 'outValue_10' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.07ns)   --->   "%match_length_15 = add i16 %match_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330]   --->   Operation 107 'add' 'match_length_15' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node readOffsetFlag_8)   --->   "%xor_ln329 = xor i1 %match_len_ge_255, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 108 'xor' 'xor_ln329' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%readOffsetFlag_8 = or i1 %readOffsetFlag_3, i1 %xor_ln329" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 109 'or' 'readOffsetFlag_8' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%match_length_16 = select i1 %match_len_ge_255, i16 %match_length_15, i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329]   --->   Operation 110 'select' 'match_length_16' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.98ns)   --->   "%select_ln144 = select i1 %match_len_ge_255, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 111 'select' 'select_ln144' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_8, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 112 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.94>
ST_5 : Operation 113 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln144, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 113 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.18>
ST_5 : Operation 114 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 %match_length_16, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 114 'store' 'store_ln144' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 1.70>
ST_5 : Operation 115 [1/1] (2.18ns)   --->   "%br_ln335 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:335]   --->   Operation 115 'br' 'br_ln335' <Predicate = (or_ln173 & next_state_load == 2)> <Delay = 2.18>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%extra_match_len_load = load i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 116 'load' 'extra_match_len_load' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load_1 = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:319]   --->   Operation 117 'load' 'match_offset_plus_one_load_1' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%outValue_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %match_offset_plus_one_load_1, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:319]   --->   Operation 118 'partselect' 'outValue_9' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.98ns)   --->   "%select_ln321 = select i1 %extra_match_len_load, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 119 'select' 'select_ln321' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%readOffsetFlag_7 = xor i1 %extra_match_len_load, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 120 'xor' 'readOffsetFlag_7' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_7, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 121 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 1.94>
ST_5 : Operation 122 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln321, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 122 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 2.18>
ST_5 : Operation 123 [1/1] (2.18ns)   --->   "%br_ln322 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:322]   --->   Operation 123 'br' 'br_ln322' <Predicate = (or_ln173 & next_state_load == 5)> <Delay = 2.18>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:312]   --->   Operation 124 'load' 'match_offset_plus_one_load' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%outValue_8 = trunc i16 %match_offset_plus_one_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:312]   --->   Operation 125 'trunc' 'outValue_8' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 126 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 1.94>
ST_5 : Operation 127 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 5, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 127 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 2.18>
ST_5 : Operation 128 [1/1] (2.18ns)   --->   "%br_ln315 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:315]   --->   Operation 128 'br' 'br_ln315' <Predicate = (or_ln173 & next_state_load == 4)> <Delay = 2.18>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load_1 = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 129 'load' 'readOffsetFlag_1_load_1' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] ( I:3.15ns O:3.15ns )   --->   "%outValue_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %lit_outStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:298]   --->   Operation 130 'read' 'outValue_7' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 65536> <FIFO>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node next_state_3)   --->   "%next_state_2 = select i1 %readOffsetFlag_1_load_1, i3 0, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302]   --->   Operation 131 'select' 'next_state_2' <Predicate = (or_ln173 & next_state_load == 3 & icmp_ln301)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%readOffsetFlag_6 = and i1 %icmp_ln301, i1 %readOffsetFlag_1_load_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 132 'and' 'readOffsetFlag_6' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_3 = select i1 %icmp_ln301, i3 %next_state_2, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301]   --->   Operation 133 'select' 'next_state_3' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i3 %next_state_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 134 'zext' 'zext_ln142' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 %readOffsetFlag_6, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 135 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 1.94>
ST_5 : Operation 136 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %zext_ln142, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 136 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.18>
ST_5 : Operation 137 [1/1] (2.18ns)   --->   "%br_ln307 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:307]   --->   Operation 137 'br' 'br_ln307' <Predicate = (or_ln173 & next_state_load == 3)> <Delay = 2.18>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%lit_length_load = load i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 138 'load' 'lit_length_load' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.07ns)   --->   "%lit_len_ge_255 = icmp_ugt  i16 %lit_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:285]   --->   Operation 139 'icmp' 'lit_len_ge_255' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 140 'trunc' 'trunc_ln286' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.24ns)   --->   "%outValue_6 = select i1 %lit_len_ge_255, i8 255, i8 %trunc_ln286" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286]   --->   Operation 141 'select' 'outValue_6' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.07ns)   --->   "%lit_length_5 = add i16 %lit_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:289]   --->   Operation 142 'add' 'lit_length_5' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.80ns)   --->   "%lit_length_6 = select i1 %lit_len_ge_255, i16 %lit_length_5, i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:288]   --->   Operation 143 'select' 'lit_length_6' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.98ns)   --->   "%select_ln143 = select i1 %lit_len_ge_255, i32 1, i32 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 144 'select' 'select_ln143' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.94ns)   --->   "%store_ln149 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 145 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.94>
ST_5 : Operation 146 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %select_ln143, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 146 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.18>
ST_5 : Operation 147 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 %lit_length_6, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 147 'store' 'store_ln143' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 1.70>
ST_5 : Operation 148 [1/1] (2.18ns)   --->   "%br_ln294 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:294]   --->   Operation 148 'br' 'br_ln294' <Predicate = (or_ln173 & next_state_load == 1)> <Delay = 2.18>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 149 'load' 'readOffsetFlag_1_load' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i16 %sum_with_4_low" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 150 'zext' 'zext_ln228' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.55ns)   --->   "%inIdx_3 = add i32 %inIdx_2, i32 %zext_ln228" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 151 'add' 'inIdx_3' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.69ns)   --->   "%inIdx_4 = select i1 %is_special_end_2, i32 %input_size_4_read, i32 %inIdx_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:230]   --->   Operation 152 'select' 'inIdx_4' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node lit_ending)   --->   "%or_ln237 = or i1 %readOffsetFlag_1_load, i1 %is_normal_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 153 'or' 'or_ln237' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%lit_ending = or i1 %or_ln237, i1 %is_special_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 154 'or' 'lit_ending' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%trunc_ln247 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:247]   --->   Operation 155 'trunc' 'trunc_ln247' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%lit_token = select i1 %lit_len_gt_0_2, i4 %trunc_ln247, i4 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 156 'select' 'lit_token' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.02ns) (out node of the LUT)   --->   "%lit_token_1 = select i1 %lit_len_ge_15_2, i4 15, i4 %lit_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:244]   --->   Operation 157 'select' 'lit_token_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%match_token = trunc i16 %match_len_tmp_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:253]   --->   Operation 158 'trunc' 'match_token' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.02ns)   --->   "%match_token_1 = select i1 %match_len_ge_15_3, i4 15, i4 %match_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:250]   --->   Operation 159 'select' 'match_token_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%outValue = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lit_token_1, i4 %match_token_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:257]   --->   Operation 160 'bitconcatenate' 'outValue' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.07ns)   --->   "%lit_length_2 = add i16 %lit_length_7, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262]   --->   Operation 161 'add' 'lit_length_2' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lit_length_4)   --->   "%lit_length_3 = select i1 %lit_len_gt_0_2, i16 0, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:264]   --->   Operation 162 'select' 'lit_length_3' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.80ns) (out node of the LUT)   --->   "%lit_length_4 = select i1 %lit_len_ge_15_2, i16 %lit_length_2, i16 %lit_length_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 163 'select' 'lit_length_4' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%select_ln261_1 = select i1 %lit_len_ge_15_2, i3 1, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 164 'select' 'select_ln261_1' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%or_ln261 = or i1 %lit_len_ge_15_2, i1 %lit_len_gt_0_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 165 'or' 'or_ln261' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_tmp = select i1 %or_ln261, i3 %select_ln261_1, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261]   --->   Operation 166 'select' 'next_state_tmp' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i3 %next_state_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:260]   --->   Operation 167 'zext' 'zext_ln260' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.07ns)   --->   "%match_length_13 = add i16 %match_len_tmp_3, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:272]   --->   Operation 168 'add' 'match_length_13' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.80ns)   --->   "%match_length_14 = select i1 %match_len_ge_15_3, i16 %match_length_13, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:271]   --->   Operation 169 'select' 'match_length_14' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (2.18ns)   --->   "%store_ln142 = store i32 %zext_ln260, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142]   --->   Operation 170 'store' 'store_ln142' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.18>
ST_5 : Operation 171 [1/1] (1.70ns)   --->   "%store_ln144 = store i16 %match_length_14, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144]   --->   Operation 171 'store' 'store_ln144' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>
ST_5 : Operation 172 [1/1] (1.70ns)   --->   "%store_ln143 = store i16 %lit_length_4, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143]   --->   Operation 172 'store' 'store_ln143' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.70>
ST_5 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln148 = store i1 %match_len_ge_15_3, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:148]   --->   Operation 173 'store' 'store_ln148' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln149 = store i1 %lit_ending, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:149]   --->   Operation 174 'store' 'store_ln149' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 %inIdx_4, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173]   --->   Operation 175 'store' 'store_ln173' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 1.58>
ST_5 : Operation 176 [1/1] (2.18ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 176 'br' 'br_ln0' <Predicate = (or_ln173 & next_state_load == 0)> <Delay = 2.18>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%outValue_11 = phi i8 %outValue_10, void %sw.bb116, i8 %outValue_9, void %sw.bb111, i8 %outValue_8, void %sw.bb108, i8 %outValue_7, void %sw.bb100, i8 %outValue_6, void %sw.bb87, i8 %outValue, void %sw.bb, i8 0, void %if.end"   --->   Operation 177 'phi' 'outValue_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 %outValue_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:341]   --->   Operation 178 'write' 'write_ln341' <Predicate = (should_write)> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 179 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln342 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:342]   --->   Operation 179 'write' 'write_ln342' <Predicate = (should_write)> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln344 = br void %if.end131" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:344]   --->   Operation 180 'br' 'br_ln344' <Predicate = (should_write)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 2.184ns
The critical path consists of the following:
	'alloca' operation 32 bit ('next_state', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142) [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln142', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142) of constant 0 on local variable 'next_state', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142 [39]  (2.184 ns)

 <State 2>: 3.530ns
The critical path consists of the following:
	'load' operation 32 bit ('inIdx', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228) on local variable 'inIdx', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173 [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln173', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173) [51]  (2.552 ns)
	'or' operation 1 bit ('or_ln173', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173) [53]  (0.978 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	fifo read operation ('nextLenOffsetValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183) on port 'lenOffset_Stream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183) [61]  (3.150 ns)
	'icmp' operation 1 bit ('lit_len_ge_15', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:194) [70]  (2.552 ns)

 <State 4>: 4.643ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln192_1', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192) [66]  (2.077 ns)
	'and' operation 1 bit ('is_special_end', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192) [67]  (0.978 ns)
	'store' operation 0 bit ('store_ln159', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159) of variable 'is_special_end', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192 on local variable 'is_special_end', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:159 [81]  (1.588 ns)

 <State 5>: 5.242ns
The critical path consists of the following:
	'load' operation 16 bit ('lit_length_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286) on local variable 'lit_length', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143 [137]  (0.000 ns)
	'icmp' operation 1 bit ('lit_len_ge_255', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:285) [138]  (2.077 ns)
	'select' operation 32 bit ('select_ln143', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143) [143]  (0.980 ns)
	'store' operation 0 bit ('store_ln142', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142) of variable 'select_ln143', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143 on local variable 'next_state', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:142 [145]  (2.184 ns)

 <State 6>: 3.150ns
The critical path consists of the following:
	'phi' operation 8 bit ('outValue') with incoming values : ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327) ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:319) ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:312) ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:298) ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286) ('outValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:257) [183]  (0.000 ns)
	fifo write operation ('write_ln341', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:341) on port 'lz4Out' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:341) [186]  (3.150 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
