$date
	Thu Dec 30 12:55:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 4 ! Y [3:0] $end
$var wire 2 " A [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b1 !
$end
#100000
b10 !
b1 "
#200000
b100 !
b10 "
#300000
b1000 !
b11 "
#400000
