<root><simulation><result_generated_time />2023-05-12 16:20:11<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 36864, 'I': 215296, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 536.9607609988109, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />52/86</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [96, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('FY', 3), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('FY', 3)], [('C', 32)]], [], []]<O />[[[('FY', 3)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 8), ('FX', 3), ('K', 2), ('OX', 56), ('OY', 7)], [('C', 2), ('K', 4)], []]<I />[[('OY', 8), ('FX', 3), ('K', 2)], [('OX', 56), ('OY', 7), ('C', 2), ('K', 4)], []]<O />[[('OY', 8), ('FX', 3)], [('K', 2), ('OX', 56), ('OY', 7), ('C', 2), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 3136, 1, 1], 'I': [8.0, 13.9, 4.83, 1.0], 'O': [96.0, 3, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [48, 294912, 294912], 'I': [192, 1722368, 1722368], 'O': [64, 1605632, 1605632], 'O_partial': [64, 1605632, 0], 'O_final': [0, 0, 1605632]}<actual_mem_utilization_individual />{'W': [0.09, 0.01, 0.0], 'I': [0.38, 0.05, 0.0], 'O': [0.12, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.11, 0.0], 'I': [0.38, 0.11, 0.0], 'O': [0.12, 0.11, 0.0]}<effective_mem_size_bit />{'W': [48, 147456, 294912], 'I': [192, 1722368, 1722368], 'O': [64, 401408, 1605632], 'O_partial': [64, 401408, 0], 'O_final': [0, 0, 1605632]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 96, 1, 1], 'O': [768, 8, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [96, 96, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14450688, 36864], [36864, 36864], [36864, 0]]<I />[[14450687, 1039360], [1039360, 215296], [215296, 0]]<O />[[(1003520, 1204224), (401408, 200704)], [(200704, 401408), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1003520, 1204224), (401408, 200704)], [(200704, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1806336, 4608], [576, 576], [144, 0]]<I />[[1806336, 129920], [16240, 3364], [841, 0]]<O />[[(125440, 150528), (50176, 25088)], [(3136, 6272), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([125440, 150528], [50176, 25088]), ([3136, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />38535168</mac_count></basic_info><energy><total_energy />254647511.7<mem_energy_breakdown><W />[608.7, 114.2, 191.8]<I />[654.3, 2022.3, 1120.1]<O />[123.0, 1243.0, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1926758.4<total />254640390.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7307<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9743<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />154504<latency_cycle_without_data_loading />150528<ideal_computing_cycle />150528<data_loading><load_cycle_total />3976<load_cycle_individual />{'W': [72, 576, 0], 'I': [36, 3364, 0]}<load_cycle_combined />{'W': 576, 'I': 3364}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-150527], [-131705, -131208], [-150528, -150528]], 'I': [[-150527], [-141075, -37620], [-150528, -150528]], 'O': [[-150528], [-144256, -144256], [-147392, -149744]]}<mem_stall_cycle_shared />{'W': [[-150527], [-131705, 0], [0, 0]], 'I': [[-150527], [-141075, 0], [0, 0]], 'O': [[-150528], [-144256, -144256], [-147392, -149744]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 294912, 294912], 'I': [192, 1722368, 1722368], 'O': [64, 1605632, 1605632], 'O_partial': [64, 1605632, 0], 'O_final': [0, 0, 1605632]}<data_size_each_level_total />{'W': [36864, 294912, 294912], 'I': [18432, 1722368, 1722368], 'O': [512, 1605632, 1605632]}<loop_cycles_each_level />{'W': [18816, 150528, 150528], 'I': [48, 150528, 150528], 'O': [24, 150528, 150528]}<top_ir_loop_size />{'W': [392, 1, 1], 'I': [6, 4, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 4.0], [384.0, 11.4], [11.4, 11.4]], 'O': [[8.0, 2.7], [21.3, 10.7], [10.7, 10.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [768.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 24.0], [2304.0, 45.8], [45.8, 11.4]], 'O': [[8.0, 8.0], [64.0, 10.7], [10.7, 10.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]], 'I': [[8.0, 4.0], [384.0, 11.4], [11.4, 0]], 'O': [[8.0, 2.7], [21.3, 10.7], [10.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [418.0, 34.7], [13.4, 10.7]], 'I': [[8.0, 4.0], [418.0, 34.7], [13.4, 10.7]], 'O': [[8.0, 2.7], [418.0, 34.7], [13.4, 10.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 150528], [18816, 18816, 8], [150528, 150528, 1]], 'I': [[1, 1, 150528], [48, 48, 3136], [150528, 150528, 1]], 'O': [[1, 1, 150528], [24, 24, 6272], [150528, 150528, 1]]}<trans_time_real />{'W': [[0, 1, 150528], [[1, 18816, 8], [72, 18816, 8]], [[576, 150528, 1], [144, 150528, 1]]], 'I': [[0, 1, 150528], [[3, 48, 3136], [36, 48, 3136]], [[3364, 150528, 1], [841, 150528, 1]]], 'O': [[0, 1, 150528], [[1, 24, 6272], [1, 24, 6272]], [[3136, 150528, 1], [784, 150528, 1]]]}<single_stall_cycle />{'W': [[-1], [-18815, -18744], [-149952, -150384]], 'I': [[-1], [-45, -12], [-147164, -149687]], 'O': [[-1], [-23, -23], [-147392, -149744]]}<single_stall_count />{'W': [150527, 7, 0], 'I': [150527, 3135, 0], 'O': [150528, 6272, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [504, 0], 'I': [112860, 0], 'O': [6272, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-30892, -150528], [-144256, -147392]], 1: [[-150528, -150528], [-147392, -150528]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />4</simulation></root>