
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_4.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_4.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_border line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mul_border/31   |   8    |    1    |      3       |
======================================================

Inferred memory devices in process
	in routine acc line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   mul_inner/31   |   8    |    1    |      3       |
======================================================

Inferred memory devices in process
	in routine pe_inner line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 9 designs.
Current design is 'ireg_border'.
ireg_border wreg mul_border acc pe_border ireg_inner mul_inner pe_inner array_4
set current_design array_4
array_4
link

  Linking design 'array_4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_4                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_4.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (8 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,IDEPTH=3,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_IDEPTH3_OWIDTH24 line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_IDEPTH3_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,IDEPTH=3,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_IDEPTH3_OWIDTH24 line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_IDEPTH3_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8,DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH8_DEPTH3 line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|      block name/line        | Inputs | Outputs | # sel inputs |
=================================================================
| mul_border_WIDTH8_DEPTH3/31 |   8    |    1    |      3       |
=================================================================
Presto compilation completed successfully. (mul_border_WIDTH8_DEPTH3)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'ireg_inner' instantiated from design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_inner_WIDTH8 line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_inner_WIDTH8)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8,DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8_DEPTH3 line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| mul_inner_WIDTH8_DEPTH3/31 |   8    |    1    |      3       |
================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8_DEPTH3)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght[3][7] wght[3][6] wght[3][5] wght[3][4] wght[3][3] wght[3][2] wght[3][1] wght[3][0] wght[2][7] wght[2][6] wght[2][5] wght[2][4] wght[2][3] wght[2][2] wght[2][1] wght[2][0] wght[1][7] wght[1][6] wght[1][5] wght[1][4] wght[1][3] wght[1][2] wght[1][1] wght[1][0] wght[0][7] wght[0][6] wght[0][5] wght[0][4] wght[0][3] wght[0][2] wght[0][1] wght[0][0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght[3][7] wght[3][6] wght[3][5] wght[3][4] wght[3][3] wght[3][2] wght[3][1] wght[3][0] wght[2][7] wght[2][6] wght[2][5] wght[2][4] wght[2][3] wght[2][2] wght[2][1] wght[2][0] wght[1][7] wght[1][6] wght[1][5] wght[1][4] wght[1][3] wght[1][2] wght[1][1] wght[1][0] wght[0][7] wght[0][6] wght[0][5] wght[0][4] wght[0][3] wght[0][2] wght[0][1] wght[0][0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_4'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 230 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH8_DEPTH3_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_WIDTH8_0'
  Processing 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0'
  Processing 'mul_border_WIDTH8_DEPTH3_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0'
  Processing 'array_4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0_DW01_add_1'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_2'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_3'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_4'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_5'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_6'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_7'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_8'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_9'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_10'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_11'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_12'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_13'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_14'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_15'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_16'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   20355.2      0.11       1.3       3.4                          
    0:00:11   20354.6      0.11       1.3       3.4                          
    0:00:11   20354.6      0.11       1.3       3.4                          
    0:00:11   20354.6      0.11       1.3       3.4                          
    0:00:11   20354.6      0.11       1.3       3.4                          
    0:00:12   17317.9      0.08       0.8       0.0                          
    0:00:12   17340.2      0.10       0.6       0.0                          
    0:00:13   17362.4      0.07       0.4       0.0                          
    0:00:13   17372.0      0.07       0.2       0.0                          
    0:00:13   17369.5      0.02       0.1       0.0                          
    0:00:13   17372.0      0.03       0.1       0.0                          
    0:00:13   17376.6      0.03       0.1       0.0                          
    0:00:13   17377.1      0.02       0.1       0.0                          
    0:00:13   17424.6      0.02       0.1       0.0                          
    0:00:13   17424.6      0.02       0.1       0.0                          
    0:00:13   17424.6      0.02       0.1       0.0                          
    0:00:14   17424.6      0.02       0.1       0.0                          
    0:00:14   17424.6      0.02       0.1       0.0                          
    0:00:14   17424.6      0.02       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   17424.6      0.02       0.1       0.0                          
    0:00:14   17424.9      0.01       0.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:14   17427.4      0.01       0.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:14   17428.4      0.01       0.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:14   17437.8      0.00       0.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:14   17437.8      0.00       0.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:14   17437.8      0.00       0.0       0.0                          
    0:00:14   17436.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   17436.6      0.00       0.0       0.0                          
    0:00:14   17436.6      0.00       0.0       0.0                          
    0:00:14   17324.5      0.02       0.1       0.0                          
    0:00:14   17295.8      0.02       0.1       0.0                          
    0:00:14   17293.2      0.02       0.1       0.0                          
    0:00:14   17293.2      0.02       0.1       0.0                          
    0:00:14   17293.2      0.02       0.1       0.0                          
    0:00:14   17316.9      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:14   17244.4      0.01       0.1       0.0                          
    0:00:15   17267.8      0.01       0.1       0.0                          
    0:00:15   17271.1      0.01       0.1       0.0                          
    0:00:15   17273.9      0.01       0.1       0.0                          
    0:00:15   17283.6      0.01       0.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:15   17283.6      0.01       0.1       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 16:17:12 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    44

Cells                                                             179
    Connected to power or ground (LINT-32)                        156
    Nets connected to multiple pins on same cell (LINT-33)         23
--------------------------------------------------------------------------------

Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_4', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[0].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[1].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[2].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 40 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_4'
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21   20216.6      0.49      19.1      33.6                                0.00  
    0:00:21   20183.9      0.49      18.7      33.6                                0.00  
    0:00:21   20183.9      0.49      18.7      33.6                                0.00  
    0:00:21   20183.9      0.49      18.7      33.6                                0.00  
    0:00:21   20183.9      0.49      18.7      33.6                                0.00  
    0:00:22   16611.1      0.48      16.5       0.1                                0.00  
    0:00:22   16637.5      0.45      15.6       0.1                                0.00  
    0:00:23   16676.7      0.42      14.5       0.1                                0.00  
    0:00:23   16701.8      0.38      13.3       0.1                                0.00  
    0:00:23   16765.6      0.37      12.7       0.1                                0.00  
    0:00:23   16758.3      0.36      12.4       0.1                                0.00  
    0:00:23   16804.0      0.34      12.1       0.1                                0.00  
    0:00:23   16816.2      0.34      11.9       0.1                                0.00  
    0:00:23   16892.7      0.33      11.8       0.1                                0.00  
    0:00:24   16865.0      0.32      11.0       0.1                                0.00  
    0:00:24   16897.5      0.31      10.8       0.1                                0.00  
    0:00:24   16923.4      0.29      10.5       0.1                                0.00  
    0:00:24   16968.9      0.29      10.5       0.1                                0.00  
    0:00:24   16968.9      0.29      10.5       0.1                                0.00  
    0:00:24   16968.9      0.29      10.5       0.1                                0.00  
    0:00:24   16970.7      0.29      10.5       0.0                                0.00  
    0:00:24   16970.7      0.29      10.5       0.0                                0.00  
    0:00:24   16970.7      0.29      10.5       0.0                                0.00  
    0:00:24   16970.7      0.29      10.5       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24   16970.7      0.29      10.5       0.0                                0.00  
    0:00:24   16981.6      0.28      10.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   16996.1      0.27      10.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   17014.9      0.27       9.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   17041.6      0.26       9.8       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   17079.5      0.26       9.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   17093.5      0.26       9.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:24   17124.0      0.26       9.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17139.2      0.25       9.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17139.0      0.25       9.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17149.4      0.25       8.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17158.0      0.24       8.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17163.4      0.24       8.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17193.9      0.24       8.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17198.2      0.24       8.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17259.9      0.24       7.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17291.2      0.23       7.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:25   17316.9      0.23       7.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:25   17331.1      0.23       7.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17332.9      0.22       6.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17342.3      0.22       6.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17349.1      0.22       7.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17350.7      0.21       7.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:25   17363.1      0.21       6.8       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:26   17383.4      0.20       6.7       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17402.3      0.20       6.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17412.9      0.20       6.4       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17434.8      0.19       6.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17453.3      0.19       6.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17474.2      0.19       6.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17486.4      0.18       5.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17506.2      0.18       5.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17520.4      0.17       5.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17523.0      0.17       5.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17562.4      0.17       5.6       0.6                                0.00  
    0:00:26   17576.1      0.17       5.6       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:26   17587.3      0.17       5.5       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17610.4      0.17       5.3       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:27   17632.3      0.17       5.3       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17629.7      0.17       5.0       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17653.9      0.17       5.0       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17660.5      0.16       4.9       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17676.7      0.16       4.8       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17704.9      0.16       4.7       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17729.3      0.16       4.5       0.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:00:27   17731.9      0.15       4.5       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:27   17761.4      0.15       4.3       0.6                                0.00  
    0:00:28   17771.5      0.15       4.2       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17780.2      0.15       4.2       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17790.8      0.15       4.1       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17797.7      0.15       4.1       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17810.9      0.14       4.0       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17810.7      0.14       4.0       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:28   17823.6      0.13       3.9       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17825.7      0.13       3.9       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17826.4      0.13       3.7       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17839.4      0.13       3.6       0.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:28   17850.8      0.13       3.5       0.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17857.7      0.12       3.3       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17850.8      0.12       3.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17850.8      0.12       3.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17856.9      0.12       3.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17858.2      0.12       3.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17862.0      0.12       3.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17875.7      0.12       3.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17875.7      0.12       3.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17874.5      0.12       3.1       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17874.5      0.11       3.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:29   17895.8      0.11       3.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   17906.7      0.11       3.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   17907.0      0.11       3.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:30   17914.6      0.11       3.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   17923.5      0.11       2.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   17938.5      0.10       2.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   17950.7      0.10       2.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   18028.7      0.10       2.8       0.0                                0.00  
    0:00:30   18029.0      0.10       2.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:30   18029.0      0.10       2.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18029.5      0.10       2.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18032.5      0.10       2.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18032.0      0.10       2.6       0.1                                0.00  
    0:00:31   18040.2      0.10       2.6       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18057.4      0.09       2.6       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18080.1      0.09       2.5       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18090.0      0.09       2.5       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:31   18093.3      0.09       2.4       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18120.7      0.09       2.3       0.1                                0.00  
    0:00:32   18124.3      0.08       2.2       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18124.8      0.08       2.2       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18124.3      0.08       2.0       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18129.6      0.08       2.1       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18127.1      0.08       1.9       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18150.2      0.08       1.9       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18171.6      0.08       1.8       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:32   18169.0      0.08       1.8       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18168.8      0.08       1.8       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:32   18182.0      0.08       1.8       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18191.9      0.08       1.7       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18201.5      0.07       1.6       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18250.1      0.07       1.5       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18246.3      0.06       1.4       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18255.2      0.06       1.4       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18279.6      0.06       1.4       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18319.5      0.06       1.3       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18320.7      0.06       1.2       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18323.3      0.05       1.3       0.1                                0.00  
    0:00:33   18330.1      0.05       1.3       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18346.1      0.05       1.2       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18354.3      0.05       1.2       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18355.8      0.05       1.2       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18345.4      0.05       1.1       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:33   18356.6      0.05       1.1       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18381.7      0.05       1.0       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18385.0      0.05       1.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18400.8      0.04       0.9       0.6                                0.00  
    0:00:34   18410.4      0.04       0.9       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18432.8      0.04       0.8       0.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18442.5      0.04       0.8       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18449.1      0.04       0.8       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18443.2      0.04       0.7       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18461.5      0.04       0.7       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18450.3      0.04       0.7       0.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18446.3      0.03       0.7       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18460.8      0.03       0.6       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:34   18464.6      0.03       0.6       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18467.1      0.03       0.6       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18478.3      0.03       0.6       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18497.1      0.03       0.6       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18497.6      0.03       0.6       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18535.0      0.03       0.5       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18551.5      0.03       0.5       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18568.5      0.02       0.5       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18566.5      0.02       0.4       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18556.1      0.02       0.4       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18558.9      0.02       0.4       0.6                                0.00  
    0:00:35   18558.9      0.02       0.4       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:35   18576.7      0.02       0.4       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18579.5      0.02       0.4       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18582.8      0.02       0.3       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18586.8      0.02       0.3       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18588.3      0.02       0.3       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18588.3      0.02       0.3       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18604.6      0.02       0.2       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18605.1      0.01       0.2       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18618.1      0.01       0.2       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18607.7      0.01       0.2       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:36   18599.8      0.01       0.2       0.6                                0.00  
    0:00:36   18618.6      0.01       0.2       3.2                                0.00  
    0:00:36   18618.6      0.01       0.2       3.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:37   18619.9      0.01       0.2       3.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:37   18632.8      0.01       0.2       3.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:37   18662.3      0.01       0.2       3.2                                0.00  
    0:00:37   18661.8      0.01       0.2       3.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:37   18661.8      0.01       0.2       3.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:37   18678.6      0.01       0.1       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:38   18693.6      0.01       0.1       3.2                                0.00  
    0:00:38   18738.8      0.01       0.1       3.2                                0.00  
    0:00:38   18720.5      0.01       0.1       3.2                                0.00  
    0:00:39   18719.7      0.01       0.1       3.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:39   18733.0      0.01       0.1       3.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:39   18765.7      0.01       0.1       8.0                                0.00  
    0:00:39   18765.5      0.01       0.1       8.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:39   18752.3      0.01       0.1      12.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:39   18741.8      0.01       0.1      12.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:40   18801.8      0.01       0.0      13.2                                0.00  
    0:00:40   18800.0      0.01       0.0      13.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:40   18800.0      0.01       0.0      13.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:40   18816.6      0.01       0.0      13.2                                0.00  
    0:00:41   18815.8      0.00       0.0      13.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:41   18825.5      0.00       0.0      13.2                                0.00  
    0:00:41   18885.2      0.00       0.0      17.1                                0.00  
    0:00:41   18908.3      0.00       0.0      17.1                                0.00  
    0:00:41   18908.1      0.00       0.0      17.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:42   18881.4      0.00       0.0      17.1                                0.00  
    0:00:42   18855.2      0.00       0.0      17.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:42   18866.1      0.00       0.0      17.1                                0.00  
    0:00:42   18865.9      0.00       0.0      17.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:42   18865.1      0.00       0.0      17.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:42   18865.1      0.00       0.0      17.1                                0.00  
    0:00:43   18595.2      0.00       0.0      16.7                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:43   18595.2      0.00       0.0      16.7                               -0.01  
    0:00:43   18601.8      0.00       0.0       0.0 net31250                      -0.01  
    0:00:43   18598.3      0.00       0.0       0.0                               -0.01  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:43   18598.3      0.00       0.0       0.0                               -0.01  
    0:00:43   18598.3      0.00       0.0       0.0                               -0.01  
    0:00:44   17673.2      0.05       0.2       0.0                               -0.02  
    0:00:44   17440.4      0.05       0.2       0.0                               -0.02  
    0:00:44   17343.8      0.05       0.2       0.0                               -0.02  
    0:00:44   17300.6      0.05       0.2       0.0                               -0.02  
    0:00:44   17274.4      0.05       0.3       0.0                               -0.02  
    0:00:44   17251.5      0.05       0.3       0.0                               -0.02  
    0:00:44   17229.2      0.05       0.3       0.0                               -0.02  
    0:00:44   17211.4      0.05       0.3       0.0                               -0.02  
    0:00:44   17192.1      0.05       0.3       0.0                               -0.02  
    0:00:45   17176.6      0.05       0.3       0.0                               -0.02  
    0:00:45   17159.0      0.05       0.3       0.0                               -0.02  
    0:00:45   17144.6      0.05       0.3       0.0                               -0.02  
    0:00:45   17144.6      0.05       0.3       0.0                               -0.02  
    0:00:45   17144.3      0.05       0.3       0.0 net46599                      -0.02  
    0:00:45   17156.5      0.05       0.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.02  
    0:00:45   17166.2      0.04       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.02  
    0:00:45   17171.5      0.02       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.02  
    0:00:45   17175.3      0.02       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.02  
    0:00:45   17180.6      0.02       0.2       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.02  
    0:00:45   17181.9      0.02       0.2       0.0                               -0.02  
    0:00:46   17193.1      0.02       0.2       0.0                               -0.02  
    0:00:46   17199.2      0.01       0.2       0.0                               -0.02  
    0:00:46   17210.1      0.01       0.2       0.0                               -0.02  
    0:00:46   17210.1      0.01       0.2       0.0                               -0.02  
    0:00:46   17006.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16896.8      0.02       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16883.3      0.03       0.2       0.0                               -0.02  
    0:00:46   16885.6      0.01       0.1       0.0 genblk3[3].U_pe_border/U_mul_border/o_idx_reg[0]/D     -0.01  
    0:00:46   16893.2      0.01       0.1       0.0                                0.00  
    0:00:46   16894.0      0.01       0.1       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_4_area.txt
report_power > array_4_power.txt
report_timing -delay min > array_4_min_delay.txt
report_timing -delay max > array_4_max_delay.txt
#### write out final netlist ######
write -format verilog array_4 -output array_4.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_4.vg'.
1
exit
Memory usage for this session 172 Mbytes.
Memory usage for this session including child processes 172 Mbytes.
CPU usage for this session 46 seconds ( 0.01 hours ).
Elapsed time for this session 49 seconds ( 0.01 hours ).

Thank you...
