###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       747986   # Number of WRITE/WRITEP commands
num_reads_done                 =      1349101   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1040428   # Number of read row buffer hits
num_read_cmds                  =      1349086   # Number of READ/READP commands
num_writes_done                =       747986   # Number of read requests issued
num_write_row_hits             =       613843   # Number of write row buffer hits
num_act_cmds                   =       447376   # Number of ACT commands
num_pre_cmds                   =       447346   # Number of PRE commands
num_ondemand_pres              =       419149   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641933   # Cyles of rank active rank.0
rank_active_cycles.1           =      9599210   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358067   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       400790   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2030301   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31131   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5080   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3301   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2653   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1845   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1481   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          997   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          906   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18168   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          194   # Write cmd latency (cycles)
write_latency[20-39]           =         2320   # Write cmd latency (cycles)
write_latency[40-59]           =         3254   # Write cmd latency (cycles)
write_latency[60-79]           =         5401   # Write cmd latency (cycles)
write_latency[80-99]           =         7177   # Write cmd latency (cycles)
write_latency[100-119]         =         9168   # Write cmd latency (cycles)
write_latency[120-139]         =        11087   # Write cmd latency (cycles)
write_latency[140-159]         =        12642   # Write cmd latency (cycles)
write_latency[160-179]         =        14968   # Write cmd latency (cycles)
write_latency[180-199]         =        17679   # Write cmd latency (cycles)
write_latency[200-]            =       664096   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       196847   # Read request latency (cycles)
read_latency[40-59]            =       102338   # Read request latency (cycles)
read_latency[60-79]            =       116938   # Read request latency (cycles)
read_latency[80-99]            =        81223   # Read request latency (cycles)
read_latency[100-119]          =        68426   # Read request latency (cycles)
read_latency[120-139]          =        60314   # Read request latency (cycles)
read_latency[140-159]          =        50867   # Read request latency (cycles)
read_latency[160-179]          =        43843   # Read request latency (cycles)
read_latency[180-199]          =        38185   # Read request latency (cycles)
read_latency[200-]             =       590105   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.73395e+09   # Write energy
read_energy                    =  5.43951e+09   # Read energy
act_energy                     =  1.22402e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71872e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.92379e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01657e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98991e+09   # Active standby energy rank.1
average_read_latency           =      316.439   # Average read request latency (cycles)
average_interarrival           =      4.76828   # Average request interarrival latency (cycles)
total_energy                   =  2.34729e+10   # Total energy (pJ)
average_power                  =      2347.29   # Average power (mW)
average_bandwidth              =      17.8951   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       780074   # Number of WRITE/WRITEP commands
num_reads_done                 =      1397090   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1079050   # Number of read row buffer hits
num_read_cmds                  =      1397085   # Number of READ/READP commands
num_writes_done                =       780083   # Number of read requests issued
num_write_row_hits             =       643020   # Number of write row buffer hits
num_act_cmds                   =       460442   # Number of ACT commands
num_pre_cmds                   =       460410   # Number of PRE commands
num_ondemand_pres              =       432636   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9622765   # Cyles of rank active rank.0
rank_active_cycles.1           =      9608507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       377235   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       391493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2113560   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28928   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4784   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3210   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2539   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1776   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1347   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1140   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          998   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          891   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18035   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          178   # Write cmd latency (cycles)
write_latency[20-39]           =         2571   # Write cmd latency (cycles)
write_latency[40-59]           =         3810   # Write cmd latency (cycles)
write_latency[60-79]           =         5755   # Write cmd latency (cycles)
write_latency[80-99]           =         7356   # Write cmd latency (cycles)
write_latency[100-119]         =         8930   # Write cmd latency (cycles)
write_latency[120-139]         =        10512   # Write cmd latency (cycles)
write_latency[140-159]         =        11640   # Write cmd latency (cycles)
write_latency[160-179]         =        13434   # Write cmd latency (cycles)
write_latency[180-199]         =        15388   # Write cmd latency (cycles)
write_latency[200-]            =       700500   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       162439   # Read request latency (cycles)
read_latency[40-59]            =        86746   # Read request latency (cycles)
read_latency[60-79]            =        96756   # Read request latency (cycles)
read_latency[80-99]            =        72539   # Read request latency (cycles)
read_latency[100-119]          =        62972   # Read request latency (cycles)
read_latency[120-139]          =        57322   # Read request latency (cycles)
read_latency[140-159]          =        49750   # Read request latency (cycles)
read_latency[160-179]          =        43905   # Read request latency (cycles)
read_latency[180-199]          =        39385   # Read request latency (cycles)
read_latency[200-]             =       725271   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.89413e+09   # Write energy
read_energy                    =  5.63305e+09   # Read energy
act_energy                     =  1.25977e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81073e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87917e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00461e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99571e+09   # Active standby energy rank.1
average_read_latency           =      388.887   # Average read request latency (cycles)
average_interarrival           =      4.59288   # Average request interarrival latency (cycles)
total_energy                   =  2.38609e+10   # Total energy (pJ)
average_power                  =      2386.09   # Average power (mW)
average_bandwidth              =      18.5785   # Average bandwidth
