18:33:58 INFO  : Registering command handlers for SDK TCF services
18:33:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\hls_proj_2\vivado\addb\addb.sdk\temp_xsdb_launch_script.tcl
18:34:00 INFO  : XSCT server has started successfully.
18:34:00 INFO  : Successfully done setting XSCT server connection channel  
18:34:00 INFO  : Successfully done setting SDK workspace  
18:34:00 INFO  : Processing command line option -hwspec C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper.hdf.
18:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:38:39 INFO  : 'fpga -state' command is executed.
18:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:38:54 INFO  : 'jtag frequency' command is executed.
18:38:54 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:54 INFO  : Context for 'APU' is selected.
18:38:54 INFO  : 'stop' command is executed.
18:38:55 INFO  : 'ps7_init' command is executed.
18:38:55 INFO  : 'ps7_post_config' command is executed.
18:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:57 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb/Debug/addb.elf
----------------End of Script----------------

18:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:39:48 INFO  : 'fpga -state' command is executed.
18:39:53 INFO  : Memory regions updated for context APU
18:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:40:07 INFO  : 'fpga -state' command is executed.
18:40:11 INFO  : Memory regions updated for context APU
18:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:40:42 INFO  : 'fpga -state' command is executed.
18:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:40:42 INFO  : 'jtag frequency' command is executed.
18:40:42 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:43 INFO  : Context for 'APU' is selected.
18:40:43 INFO  : 'stop' command is executed.
18:40:43 INFO  : 'ps7_init' command is executed.
18:40:43 INFO  : 'ps7_post_config' command is executed.
18:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:45 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb/Debug/addb.elf
----------------End of Script----------------

18:46:30 INFO  : Registering command handlers for SDK TCF services
18:46:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\hls_proj_2\vivado\addb\addb.sdk\temp_xsdb_launch_script.tcl
18:46:33 INFO  : XSCT server has started successfully.
18:46:33 INFO  : Successfully done setting XSCT server connection channel  
18:46:33 INFO  : Successfully done setting SDK workspace  
18:46:33 INFO  : Processing command line option -hwspec C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper.hdf.
18:46:33 INFO  : Checking for hwspec changes in the project base_zynq_wrapper_hw_platform_0.
18:46:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561567538289,  Project:1561566798327
18:46:35 INFO  : The hardware specification for project 'base_zynq_wrapper_hw_platform_0' is different from C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper.hdf.
18:46:35 INFO  : Copied contents of C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper.hdf into \base_zynq_wrapper_hw_platform_0\system.hdf.
18:46:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:46:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_2::gener
18:46:42 ERROR : (XSDB Server)ate : No driver for stdin peripheral ps7_uart_1. Check the following reasons: 
 1. ps7_uart_1 is not accessible from processor ps7_cortexa9_0.
 2. No Driver block is defined for ps7_uart_1 in MSS file.
    while executing
"error "No driver for stdin peripheral $stdin. Check the following reasons: \n 1. $stdin is not accessible from processor $processor.\n 2. No Driver bl..."
    (procedure "::hsi::utils::handle_stdin" line 11)
    invoked from within
"::hsi::utils::handle_stdin $os_handle"
    (procedure "::sw_standalone_v6_2::generate" line 294)
    invoked from within
"::sw_standalone_v6_2::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

18:46:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running gener
18:46:42 ERROR : (XSDB Server)ate_bsp.

18:46:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

18:46:42 ERROR : Error updating BSP project MSS files.
18:46:43 INFO  : Updating hardware inferred compiler options for addb.
18:46:44 INFO  : Updating hardware inferred compiler options for addb_test.
18:46:44 INFO  : Clearing existing target manager status.
18:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb
18:47:06 ERROR : (XSDB Server)_test_bsp/system.mss line 57 - No IP instance named ps7_can_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss line 123 - No IP instance named ps7_i2c_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss line 225 - No IP instance named ps7_ttc_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss line 231 - No IP instance named ps7_uart_1 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:47:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/viva
18:47:06 ERROR : (XSDB Server)do/addb/addb.sdk/addb_test_bsp/system.mss line 57 - No IP instance named ps7_can_0 present in hardware design
ERROR: [Hsi 55-1403] C:/Users/hls_proj_2/vivado/addb/add
18:47:06 ERROR : (XSDB Server)b.sdk/addb_test_bsp/system.mss line 123 - No IP instance named ps7_i2c_0 present in hardware design

18:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/hls_pr
18:47:06 ERROR : (XSDB Server)oj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss line
18:47:06 ERROR : (XSDB Server) 225 - No IP instance named ps7_ttc_0 present in hardware design

18:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/hls_pro
18:47:06 ERROR : (XSDB Server)j_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss line 231 - N
18:47:06 ERROR : (XSDB Server)o IP instance named ps7_uart_1 present in hardware design

18:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_de
18:47:06 ERROR : (XSDB Server)sign.

18:47:06 INFO  : Unable to read in MSS file C:\Users\hls_proj_2\vivado\addb\addb.sdk\addb_test_bsp\system.mss : null
18:47:06 ERROR : Failed to closesw "C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/addb_test_bsp/system.mss'.
Design is not opened in the current session.


18:47:10 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:47:24 INFO  : Registering command handlers for SDK TCF services
18:47:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\hls_proj_2\vivado\addb\addb.sdk\temp_xsdb_launch_script.tcl
18:47:26 INFO  : XSCT server has started successfully.
18:47:26 INFO  : Successfully done setting XSCT server connection channel  
18:47:27 INFO  : Successfully done setting SDK workspace  
18:47:27 INFO  : Processing command line option -hwspec C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper.hdf.
18:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:49:05 INFO  : 'fpga -state' command is executed.
18:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:49:05 INFO  : 'jtag frequency' command is executed.
18:49:05 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:05 INFO  : Context for 'APU' is selected.
18:49:05 INFO  : 'stop' command is executed.
18:49:05 ERROR : AP transaction error, DAP status f0000021
18:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
stop
ps7_init
----------------End of Script----------------

18:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:50:12 INFO  : 'fpga -state' command is executed.
18:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:50:12 INFO  : 'jtag frequency' command is executed.
18:50:12 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:12 INFO  : Context for 'APU' is selected.
18:50:12 INFO  : 'stop' command is executed.
18:50:13 INFO  : 'ps7_init' command is executed.
18:50:13 INFO  : 'ps7_post_config' command is executed.
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:50:13 INFO  : Memory regions updated for context APU
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : 'con' command is executed.
18:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:50:13 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:50:52 INFO  : Disconnected from the channel tcfchan#1.
18:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:50:54 INFO  : 'fpga -state' command is executed.
18:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:50:54 INFO  : 'jtag frequency' command is executed.
18:50:54 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:54 INFO  : Context for 'APU' is selected.
18:50:54 INFO  : 'stop' command is executed.
18:50:54 INFO  : 'ps7_init' command is executed.
18:50:54 INFO  : 'ps7_post_config' command is executed.
18:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:54 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:50:55 INFO  : Memory regions updated for context APU
18:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:55 INFO  : 'con' command is executed.
18:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:50:55 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:00 INFO  : Disconnected from the channel tcfchan#2.
18:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:52:02 INFO  : 'jtag frequency' command is executed.
18:52:02 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:02 INFO  : Context for 'APU' is selected.
18:52:02 INFO  : System reset is completed.
18:52:05 INFO  : 'after 3000' command is executed.
18:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:52:07 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:52:07 INFO  : Context for 'APU' is selected.
18:52:08 INFO  : 'ps7_init' command is executed.
18:52:08 INFO  : 'ps7_post_config' command is executed.
18:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:08 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:52:08 INFO  : Memory regions updated for context APU
18:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:08 INFO  : 'con' command is executed.
18:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:52:08 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:52:49 INFO  : Disconnected from the channel tcfchan#3.
18:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:52:50 INFO  : 'jtag frequency' command is executed.
18:52:50 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:50 INFO  : Context for 'APU' is selected.
18:52:50 INFO  : System reset is completed.
18:52:53 INFO  : 'after 3000' command is executed.
18:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:52:56 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:52:56 INFO  : Context for 'APU' is selected.
18:52:56 INFO  : 'ps7_init' command is executed.
18:52:56 INFO  : 'ps7_post_config' command is executed.
18:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:56 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:52:57 INFO  : Memory regions updated for context APU
18:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:57 INFO  : 'con' command is executed.
18:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:52:57 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:55:43 INFO  : Disconnected from the channel tcfchan#4.
18:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:55:44 INFO  : 'jtag frequency' command is executed.
18:55:44 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:44 INFO  : Context for 'APU' is selected.
18:55:44 INFO  : System reset is completed.
18:55:47 INFO  : 'after 3000' command is executed.
18:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:55:49 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:55:49 INFO  : Context for 'APU' is selected.
18:55:50 INFO  : 'ps7_init' command is executed.
18:55:50 INFO  : 'ps7_post_config' command is executed.
18:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:50 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:55:50 INFO  : Memory regions updated for context APU
18:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:50 INFO  : 'con' command is executed.
18:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:55:50 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:56:23 INFO  : Disconnected from the channel tcfchan#5.
18:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:56:24 INFO  : 'jtag frequency' command is executed.
18:56:24 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:24 INFO  : Context for 'APU' is selected.
18:56:24 INFO  : System reset is completed.
18:56:27 INFO  : 'after 3000' command is executed.
18:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:56:30 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:56:30 INFO  : Context for 'APU' is selected.
18:56:30 INFO  : 'ps7_init' command is executed.
18:56:30 INFO  : 'ps7_post_config' command is executed.
18:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:30 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:56:30 INFO  : Memory regions updated for context APU
18:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:30 INFO  : 'con' command is executed.
18:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:56:30 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:57:29 INFO  : Disconnected from the channel tcfchan#6.
18:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:58:13 INFO  : 'jtag frequency' command is executed.
18:58:13 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:14 INFO  : Context for 'APU' is selected.
18:58:14 INFO  : System reset is completed.
18:58:17 INFO  : 'after 3000' command is executed.
18:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:58:20 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:58:21 INFO  : Context for 'APU' is selected.
18:58:21 INFO  : 'ps7_init' command is executed.
18:58:21 INFO  : 'ps7_post_config' command is executed.
18:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:21 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:58:21 INFO  : Memory regions updated for context APU
18:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:21 INFO  : 'con' command is executed.
18:58:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:58:21 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:58:35 INFO  : Disconnected from the channel tcfchan#7.
18:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
18:58:36 INFO  : 'jtag frequency' command is executed.
18:58:36 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:36 INFO  : Context for 'APU' is selected.
18:58:36 INFO  : System reset is completed.
18:58:39 INFO  : 'after 3000' command is executed.
18:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
18:58:42 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
18:58:42 INFO  : Context for 'APU' is selected.
18:58:42 INFO  : 'ps7_init' command is executed.
18:58:42 INFO  : 'ps7_post_config' command is executed.
18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

18:58:42 INFO  : Memory regions updated for context APU
18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : 'con' command is executed.
18:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

18:58:42 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:59:40 INFO  : Disconnected from the channel tcfchan#8.
18:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
19:00:04 INFO  : 'jtag frequency' command is executed.
19:00:04 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:04 INFO  : Context for 'APU' is selected.
19:00:04 INFO  : System reset is completed.
19:00:07 INFO  : 'after 3000' command is executed.
19:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
19:00:09 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
19:00:09 INFO  : Context for 'APU' is selected.
19:00:10 INFO  : 'ps7_init' command is executed.
19:00:10 INFO  : 'ps7_post_config' command is executed.
19:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:10 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

19:00:10 INFO  : Memory regions updated for context APU
19:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:10 INFO  : 'con' command is executed.
19:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

19:00:10 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:01:57 INFO  : Disconnected from the channel tcfchan#9.
19:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
19:11:48 INFO  : 'jtag frequency' command is executed.
19:11:49 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:49 INFO  : Context for 'APU' is selected.
19:11:49 INFO  : System reset is completed.
19:11:52 INFO  : 'after 3000' command is executed.
19:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
19:11:54 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
19:11:54 INFO  : Context for 'APU' is selected.
19:11:55 INFO  : 'ps7_init' command is executed.
19:11:55 INFO  : 'ps7_post_config' command is executed.
19:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:55 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

19:11:55 INFO  : Memory regions updated for context APU
19:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:55 INFO  : 'con' command is executed.
19:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

19:11:55 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:13:13 INFO  : Disconnected from the channel tcfchan#10.
19:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
19:13:14 INFO  : 'jtag frequency' command is executed.
19:13:14 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:14 INFO  : Context for 'APU' is selected.
19:13:15 INFO  : System reset is completed.
19:13:18 INFO  : 'after 3000' command is executed.
19:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
19:13:20 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
19:13:20 INFO  : Context for 'APU' is selected.
19:13:20 INFO  : 'ps7_init' command is executed.
19:13:20 INFO  : 'ps7_post_config' command is executed.
19:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:21 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

19:13:21 INFO  : Memory regions updated for context APU
19:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:21 INFO  : 'con' command is executed.
19:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

19:13:21 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:13:47 INFO  : Disconnected from the channel tcfchan#11.
19:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC79A' is selected.
19:13:48 INFO  : 'jtag frequency' command is executed.
19:13:48 INFO  : Sourcing of 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:48 INFO  : Context for 'APU' is selected.
19:13:48 INFO  : System reset is completed.
19:13:51 INFO  : 'after 3000' command is executed.
19:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1' command is executed.
19:13:54 INFO  : FPGA configured successfully with bitstream "C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit"
19:13:54 INFO  : Context for 'APU' is selected.
19:13:54 INFO  : 'ps7_init' command is executed.
19:13:54 INFO  : 'ps7_post_config' command is executed.
19:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:54 INFO  : The application 'C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A" && level==0} -index 1
fpga -file C:/Users/hls_proj_2/vivado/addb/addb.sdk/base_zynq_wrapper_hw_platform_0/base_zynq_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
dow C:/Users/hls_proj_2/vivado/addb/addb.sdk/test/Debug/test.elf
----------------End of Script----------------

19:13:54 INFO  : Memory regions updated for context APU
19:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:54 INFO  : 'con' command is executed.
19:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC79A"} -index 0
con
----------------End of Script----------------

19:13:54 INFO  : Launch script is exported to file 'C:\Users\hls_proj_2\vivado\addb\addb.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
