\babel@toc {english}{}\relax 
\contentsline {chapter}{List of figures}{9}{}%
\contentsline {chapter}{List of tables}{10}{}%
\contentsline {chapter}{\numberline {1}Introduction}{11}{}%
\contentsline {section}{\numberline {1.1}Context and motivation}{12}{}%
\contentsline {subsection}{\numberline {1.1.1}Low jitter PLLs in modern IC design}{12}{}%
\contentsline {subsection}{\numberline {1.1.2}Limitations of analog PLLs}{12}{}%
\contentsline {subsection}{\numberline {1.1.3}Limitations of traditional PFDs}{12}{}%
\contentsline {section}{\numberline {1.2}Problem statement}{12}{}%
\contentsline {section}{\numberline {1.3}Objectives}{12}{}%
\contentsline {subsection}{\numberline {1.3.1}General objective}{12}{}%
\contentsline {subsection}{\numberline {1.3.2}Specific objectives}{12}{}%
\contentsline {section}{\numberline {1.4}Significance}{12}{}%
\contentsline {subsection}{\numberline {1.4.1}Academic significance}{12}{}%
\contentsline {subsection}{\numberline {1.4.2}Industry significance}{12}{}%
\contentsline {subsubsection}{\numberline {1.4.2.1}Clock generation}{12}{}%
\contentsline {subsubsection}{\numberline {1.4.2.2}SerDes}{12}{}%
\contentsline {subsubsection}{\numberline {1.4.2.3}Wireless communication}{12}{}%
\contentsline {section}{\numberline {1.5}Scope and limitations}{12}{}%
\contentsline {section}{\numberline {1.6}Thesis roadmap}{12}{}%
\contentsline {chapter}{\numberline {2}Theoretical framework}{13}{}%
\contentsline {section}{\numberline {2.1}Phase-locked loop fundamentals}{13}{}%
\contentsline {subsection}{\numberline {2.1.1}Basic concept}{13}{}%
\contentsline {subsection}{\numberline {2.1.2}Key PLL parameters}{14}{}%
\contentsline {subsubsection}{\numberline {2.1.2.1}Phase noise / jitter}{14}{}%
\contentsline {subsubsection}{\numberline {2.1.2.2}Output frequency}{14}{}%
\contentsline {subsubsection}{\numberline {2.1.2.3}Loop bandwidth}{15}{}%
\contentsline {subsubsection}{\numberline {2.1.2.4}Noise bandwidth}{15}{}%
\contentsline {subsubsection}{\numberline {2.1.2.5}Beat-note period}{15}{}%
\contentsline {subsubsection}{\numberline {2.1.2.6}Lock-in time}{16}{}%
\contentsline {subsubsection}{\numberline {2.1.2.7}Pull-in time}{16}{}%
\contentsline {subsubsection}{\numberline {2.1.2.8}Lock-in range}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.9}Pull-in range}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.10}Pull-out range}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.11}Hold range}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.12}SNR}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.13}Power consumption}{17}{}%
\contentsline {subsubsection}{\numberline {2.1.2.14}Spurs}{18}{}%
\contentsline {subsection}{\numberline {2.1.3}Analog phase-locked loop}{18}{}%
\contentsline {subsubsection}{\numberline {2.1.3.1}Linear phase model of the PLL}{18}{}%
\contentsline {subsubsection}{\numberline {2.1.3.2}Phase frequency detector}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.3.3}Loop filter}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.3.4}Charge pump}{22}{}%
\contentsline {subsubsection}{\numberline {2.1.3.5}Voltage-controlled oscillator}{24}{}%
\contentsline {subsubsection}{\numberline {2.1.3.6}Frequency divider}{28}{}%
\contentsline {section}{\numberline {2.2}Digital phase-locked loop}{30}{}%
\contentsline {subsection}{\numberline {2.2.1}Time-to-digital converter}{30}{}%
\contentsline {subsubsection}{\numberline {2.2.1.1}Delay-locked loop fundamentals}{32}{}%
\contentsline {subsection}{\numberline {2.2.2}Digital loop filter}{33}{}%
\contentsline {subsection}{\numberline {2.2.3}Digitally controlled oscillator}{34}{}%
\contentsline {chapter}{\numberline {3}Literature review}{37}{}%
\contentsline {chapter}{\numberline {4}Methodology}{43}{}%
\contentsline {section}{\numberline {4.1}Time to Digital Converter}{43}{}%
\contentsline {subsection}{\numberline {4.1.1}specifications}{43}{}%
\contentsline {subsection}{\numberline {4.1.2}Architecture}{44}{}%
\contentsline {subsection}{\numberline {4.1.3}System behavior}{46}{}%
\contentsline {subsection}{\numberline {4.1.4}Design}{48}{}%
\contentsline {subsubsection}{\numberline {4.1.4.1}DLL}{48}{}%
\contentsline {paragraph}{VCDL}{48}{}%
\contentsline {paragraph}{PFD}{49}{}%
\contentsline {paragraph}{Charge pump}{50}{}%
\contentsline {subsubsection}{\numberline {4.1.4.2}Sampling flip-flops}{51}{}%
\contentsline {subsubsection}{\numberline {4.1.4.3}modified thermometer-to-binary decoders}{51}{}%
\contentsline {subsubsection}{\numberline {4.1.4.4}PFD selector circuit}{54}{}%
\contentsline {subsubsection}{\numberline {4.1.4.5}Adder}{55}{}%
\contentsline {subsubsection}{\numberline {4.1.4.6}multiplexer}{56}{}%
\contentsline {section}{\numberline {4.2}Digitally controlled oscillator}{56}{}%
\contentsline {subsection}{\numberline {4.2.1}System behavior}{57}{}%
\contentsline {subsection}{\numberline {4.2.2}Specifications}{57}{}%
\contentsline {subsection}{\numberline {4.2.3}Design process}{57}{}%
\contentsline {subsubsection}{\numberline {4.2.3.1}Inductor}{58}{}%
\contentsline {subsubsection}{\numberline {4.2.3.2}Cross-coupled pair}{58}{}%
\contentsline {subsubsection}{\numberline {4.2.3.3}Capacitor array}{59}{}%
\contentsline {subsubsection}{\numberline {4.2.3.4}Switches}{59}{}%
\contentsline {section}{\numberline {4.3}Digital loop filter}{60}{}%
\contentsline {chapter}{\numberline {5}Results}{61}{}%
\contentsline {chapter}{\numberline {6}Discussion}{63}{}%
\contentsline {chapter}{\numberline {7}Conclusion}{65}{}%
\contentsline {chapter}{\numberline {A}Appendix}{67}{}%
