/dts-v1/;
#include "imx6q.dtsi"

/ {
	model = "NTLab Saturn";
	compatible = "ntlab,saturn";

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

reg_2p5v: regulator@0 {
			  compatible = "regulator-fixed";
			  reg = <0>;
			  regulator-name = "2P5V";
			  regulator-min-microvolt = <2500000>;
			  regulator-max-microvolt = <2500000>;
			  regulator-always-on;
		  };

reg_3p3v: regulator@1 {
			  compatible = "regulator-fixed";
			  reg = <1>;
			  regulator-name = "3P3V";
			  regulator-min-microvolt = <3300000>;
			  regulator-max-microvolt = <3300000>;
			  regulator-always-on;
		  };
	};

};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-wandboard {
		pinctrl_hog: hoggrp {
				 fsl,pins = <
					 MX6QDL_PAD_GPIO_0__CCM_CLKO1 	 0x130b0
					 MX6QDL_PAD_GPIO_2__GPIO1_IO02	 0x80000000
					 MX6QDL_PAD_EIM_DA9__GPIO3_IO09	 0x80000000
					 MX6QDL_PAD_EIM_EB1__GPIO2_IO29   0x80000000 /* WL_REF_ON */
					 MX6QDL_PAD_EIM_A25__GPIO5_IO02   0x80000000 /* WL_RST_N */
					 MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x80000000 /* WL_REG_ON */
					 MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000 /* WL_HOST_WAKE */
					 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000 /* WL_WAKE */
					 MX6QDL_PAD_EIM_D29__GPIO3_IO29   0x80000000
					 >;
			 };

		pinctrl_audmux: audmuxgrp {
					fsl,pins = <
						MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
						MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
						MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
						MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
						>;
				};

		pinctrl_enet: enetgrp {
				  fsl,pins = <
					  MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
					  MX6QDL_PAD_ENET_MDC__ENET_MDC			0x1b0b0
					  MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
					  MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
					  MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
					  MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
					  MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
					  MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
					  MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
					  MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
					  MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
					  MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
					  MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
					  MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
					  MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
					  MX6QDL_PAD_GPIO_16__ENET_REF_CLK		0x4001b0a8
					  >;
			  };

		pinctrl_i2c2: i2c2grp {
				  fsl,pins = <
					  MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
					  MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
					  >;
			  };

		pinctrl_spdif: spdifgrp {
				   fsl,pins = <
					   MX6QDL_PAD_ENET_RXD0__SPDIF_OUT		0x1b0b0
					   >;
			   };

		pinctrl_uart1: uart1grp {
				   fsl,pins = <
					   MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
					   MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
					   MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x1b0b1
					   MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x1b0b1
					   >;
			   };
		
		pinctrl_uart2: uart2grp {
				   fsl,pins = <
				   MX6QDL_PAD_GPIO_8__UART2_RX_DATA			0x1b0b1
				   MX6QDL_PAD_GPIO_7__UART2_TX_DATA			0x1b0b1
					   >;
			   };
		
		pinctrl_uart3: uart3grp {
				   fsl,pins = <
				   MX6QDL_PAD_EIM_D24__UART3_TX_DATA		0x1b0b1
				   MX6QDL_PAD_EIM_D25__UART3_RX_DATA		0x1b0b1
					   >;
			   };
			   
		pinctrl_uart4: uart4grp {
				   fsl,pins = <
				   MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA		0x1b0b1
				   MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA		0x1b0b1
					   >;
			   };
			   
		pinctrl_uart5: uart5grp {
				   fsl,pins = <
				   MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA		0x1b0b1
				   MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA		0x1b0b1
				   MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05		0x1b0b1
					   >;
			   };

		pinctrl_usbotg: usbotggrp {
					fsl,pins = <
						MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
						>;
				};

		pinctrl_usdhc1: usdhc1grp {
					fsl,pins = <
						MX6QDL_PAD_SD1_CMD__SD1_CMD			0x17059
						MX6QDL_PAD_SD1_CLK__SD1_CLK			0x10059
						MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17059
						MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17059
						MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17059
						MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17059
						>;
				};

		pinctrl_usdhc2: usdhc2grp {
					fsl,pins = <
						MX6QDL_PAD_SD2_CMD__SD2_CMD			0x17059
						MX6QDL_PAD_SD2_CLK__SD2_CLK			0x10059
						MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
						MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
						MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
						MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
						>;
				};

		pinctrl_usdhc3: usdhc3grp {
					fsl,pins = <
						MX6QDL_PAD_SD3_CMD__SD3_CMD			0x17059
						MX6QDL_PAD_SD3_CLK__SD3_CLK			0x10059
						MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
						MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
						MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
						MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
						>;
				};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	gpio_rs485_txen = <&gpio6 5 GPIO_ACTIVE_HIGH>;
	gpio_rs485_name = "gpio_rs485";	
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio1 2 0>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio3 9 0>;
	status = "okay";
};
