// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module msm_arr_bucket_unit_Loop_1_proc15 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        num_padd_ops,
        B_i_address0,
        B_i_ce0,
        B_i_we0,
        B_i_d0,
        B_i_address1,
        B_i_ce1,
        B_i_we1,
        B_i_d1,
        BFIFO_1176_dout,
        BFIFO_1176_empty_n,
        BFIFO_1176_read,
        count_B_address0,
        count_B_ce0,
        count_B_q0,
        BFIFO_2_dout,
        BFIFO_2_empty_n,
        BFIFO_2_read,
        B_0_din,
        B_0_full_n,
        B_0_write,
        B_1_din,
        B_1_full_n,
        B_1_write,
        B_2_din,
        B_2_full_n,
        B_2_write,
        B_3_din,
        B_3_full_n,
        B_3_write,
        B_4_din,
        B_4_full_n,
        B_4_write,
        B_5_din,
        B_5_full_n,
        B_5_write,
        B_6_din,
        B_6_full_n,
        B_6_write,
        B_7_din,
        B_7_full_n,
        B_7_write,
        B_8_din,
        B_8_full_n,
        B_8_write,
        B_9_din,
        B_9_full_n,
        B_9_write,
        B_10_din,
        B_10_full_n,
        B_10_write,
        B_11_din,
        B_11_full_n,
        B_11_write,
        B_12_din,
        B_12_full_n,
        B_12_write,
        B_13_din,
        B_13_full_n,
        B_13_write,
        B_14_din,
        B_14_full_n,
        B_14_write,
        B_15_din,
        B_15_full_n,
        B_15_write,
        OVFIFO_din,
        OVFIFO_full_n,
        OVFIFO_write,
        num_padd_ops_out_din,
        num_padd_ops_out_full_n,
        num_padd_ops_out_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state4 = 13'd4;
parameter    ap_ST_fsm_state5 = 13'd8;
parameter    ap_ST_fsm_state6 = 13'd16;
parameter    ap_ST_fsm_state7 = 13'd32;
parameter    ap_ST_fsm_state8 = 13'd64;
parameter    ap_ST_fsm_state9 = 13'd128;
parameter    ap_ST_fsm_state10 = 13'd256;
parameter    ap_ST_fsm_state11 = 13'd512;
parameter    ap_ST_fsm_pp1_stage0 = 13'd1024;
parameter    ap_ST_fsm_pp1_stage1 = 13'd2048;
parameter    ap_ST_fsm_state16 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [12:0] num_padd_ops;
output  [4:0] B_i_address0;
output   B_i_ce0;
output   B_i_we0;
output  [31:0] B_i_d0;
output  [4:0] B_i_address1;
output   B_i_ce1;
output   B_i_we1;
output  [31:0] B_i_d1;
input  [42:0] BFIFO_1176_dout;
input   BFIFO_1176_empty_n;
output   BFIFO_1176_read;
output  [3:0] count_B_address0;
output   count_B_ce0;
input  [12:0] count_B_q0;
input  [42:0] BFIFO_2_dout;
input   BFIFO_2_empty_n;
output   BFIFO_2_read;
output  [38:0] B_0_din;
input   B_0_full_n;
output   B_0_write;
output  [38:0] B_1_din;
input   B_1_full_n;
output   B_1_write;
output  [38:0] B_2_din;
input   B_2_full_n;
output   B_2_write;
output  [38:0] B_3_din;
input   B_3_full_n;
output   B_3_write;
output  [38:0] B_4_din;
input   B_4_full_n;
output   B_4_write;
output  [38:0] B_5_din;
input   B_5_full_n;
output   B_5_write;
output  [38:0] B_6_din;
input   B_6_full_n;
output   B_6_write;
output  [38:0] B_7_din;
input   B_7_full_n;
output   B_7_write;
output  [38:0] B_8_din;
input   B_8_full_n;
output   B_8_write;
output  [38:0] B_9_din;
input   B_9_full_n;
output   B_9_write;
output  [38:0] B_10_din;
input   B_10_full_n;
output   B_10_write;
output  [38:0] B_11_din;
input   B_11_full_n;
output   B_11_write;
output  [38:0] B_12_din;
input   B_12_full_n;
output   B_12_write;
output  [38:0] B_13_din;
input   B_13_full_n;
output   B_13_write;
output  [38:0] B_14_din;
input   B_14_full_n;
output   B_14_write;
output  [38:0] B_15_din;
input   B_15_full_n;
output   B_15_write;
output  [42:0] OVFIFO_din;
input   OVFIFO_full_n;
output   OVFIFO_write;
output  [12:0] num_padd_ops_out_din;
input   num_padd_ops_out_full_n;
output   num_padd_ops_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[4:0] B_i_address0;
reg B_i_ce0;
reg B_i_we0;
reg[31:0] B_i_d0;
reg[4:0] B_i_address1;
reg B_i_ce1;
reg B_i_we1;
reg[31:0] B_i_d1;
reg BFIFO_1176_read;
reg[3:0] count_B_address0;
reg count_B_ce0;
reg BFIFO_2_read;
reg B_0_write;
reg B_1_write;
reg B_2_write;
reg B_3_write;
reg B_4_write;
reg B_5_write;
reg B_6_write;
reg B_7_write;
reg B_8_write;
reg B_9_write;
reg B_10_write;
reg B_11_write;
reg B_12_write;
reg B_13_write;
reg B_14_write;
reg B_15_write;
reg OVFIFO_write;
reg num_padd_ops_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_address0;
reg    bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_ce0;
wire   [0:0] bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_q0;
reg    BFIFO_1176_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] or_ln384_fu_698_p2;
wire   [0:0] icmp_ln878_fu_687_p2;
wire   [0:0] tmp_i_nbreadreq_fu_226_p3;
reg    BFIFO_2_blk_n;
wire   [0:0] icmp_ln878_13_fu_693_p2;
wire   [0:0] tmp_8_i_nbreadreq_fu_234_p3;
reg    B_0_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage1;
reg   [0:0] tmp_i_reg_990;
reg   [0:0] tmp_i_reg_990_pp1_iter1_reg;
reg   [0:0] icmp_ln878_13_reg_982;
reg   [0:0] icmp_ln878_13_reg_982_pp1_iter1_reg;
reg   [0:0] tmp_8_i_reg_994;
reg   [0:0] tmp_8_i_reg_994_pp1_iter1_reg;
reg   [0:0] icmp_ln870_3_reg_1038;
reg   [0:0] icmp_ln874_reg_1050;
reg   [0:0] fill_B_load_reg_1059;
reg   [3:0] nibble_K_V_reg_1046;
reg   [0:0] icmp_ln878_reg_978;
reg   [0:0] icmp_ln878_reg_978_pp1_iter1_reg;
reg   [0:0] icmp_ln870_reg_1042;
reg    B_1_blk_n;
reg    B_2_blk_n;
reg    B_3_blk_n;
reg    B_4_blk_n;
reg    B_5_blk_n;
reg    B_6_blk_n;
reg    B_7_blk_n;
reg    B_8_blk_n;
reg    B_9_blk_n;
reg    B_10_blk_n;
reg    B_11_blk_n;
reg    B_12_blk_n;
reg    B_13_blk_n;
reg    B_14_blk_n;
reg    B_15_blk_n;
reg    OVFIFO_blk_n;
reg    num_padd_ops_out_blk_n;
reg   [4:0] loop_index_i_i_i_reg_614;
reg   [42:0] data_V_reg_625;
wire   [4:0] empty_fu_644_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] exitcond2134_i_i_i_fu_650_p2;
reg   [0:0] exitcond2134_i_i_i_reg_940;
wire   [63:0] loop_index_i_i_cast_i_fu_656_p1;
reg   [63:0] loop_index_i_i_cast_i_reg_944;
reg   [12:0] count_BF2_V_2_reg_968;
reg    ap_predicate_op128_read_state12;
reg    ap_predicate_op135_read_state12;
reg    ap_block_state12_pp1_stage0_iter0;
wire    ap_block_state14_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
reg   [12:0] count_BF1_V_2_reg_973;
reg   [0:0] or_ln384_reg_986;
reg   [42:0] p_Val2_1_reg_998;
wire   [3:0] lhs_V_2_fu_704_p4;
reg   [3:0] lhs_V_2_reg_1005;
reg   [3:0] padd_count_V_addr_16_reg_1010;
reg   [42:0] p_Val2_s_reg_1021;
wire   [3:0] lhs_V_fu_720_p4;
reg   [3:0] lhs_V_reg_1028;
wire   [0:0] icmp_ln870_3_fu_762_p2;
wire    ap_block_state13_pp1_stage1_iter0;
reg    ap_predicate_op218_write_state15;
reg    ap_predicate_op221_write_state15;
reg    ap_predicate_op222_write_state15;
reg    ap_predicate_op223_write_state15;
reg    ap_predicate_op224_write_state15;
reg    ap_predicate_op225_write_state15;
reg    ap_predicate_op226_write_state15;
reg    ap_predicate_op227_write_state15;
reg    ap_predicate_op228_write_state15;
reg    ap_predicate_op229_write_state15;
reg    ap_predicate_op230_write_state15;
reg    ap_predicate_op231_write_state15;
reg    ap_predicate_op232_write_state15;
reg    ap_predicate_op233_write_state15;
reg    ap_predicate_op234_write_state15;
reg    ap_predicate_op235_write_state15;
reg    ap_predicate_op236_write_state15;
reg    ap_block_state15_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
wire   [0:0] icmp_ln870_fu_825_p2;
wire   [3:0] nibble_K_V_fu_831_p4;
wire   [0:0] icmp_ln874_fu_841_p2;
reg   [3:0] fill_B_addr_1_reg_1054;
wire   [0:0] fill_B_q0;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state11;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state12;
reg    ap_block_pp1_stage1_subdone;
reg   [3:0] fill_B_address0;
reg    fill_B_ce0;
reg    fill_B_we0;
reg   [0:0] fill_B_d0;
reg   [3:0] padd_count_V_address0;
reg    padd_count_V_ce0;
reg    padd_count_V_we0;
wire   [12:0] padd_count_V_q0;
reg   [3:0] padd_count_V_address1;
reg    padd_count_V_ce1;
reg    padd_count_V_we1;
reg   [12:0] padd_count_V_d1;
reg   [42:0] ap_phi_mux_data_V_phi_fu_629_p4;
wire   [42:0] ap_phi_reg_pp1_iter0_data_V_reg_625;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln708_1_fu_714_p1;
wire   [63:0] zext_ln708_fu_730_p1;
wire   [63:0] zext_ln405_fu_795_p1;
wire   [63:0] zext_ln406_fu_814_p1;
wire   [63:0] zext_ln534_fu_847_p1;
wire   [63:0] zext_ln392_fu_879_p1;
wire   [63:0] zext_ln393_fu_898_p1;
reg   [12:0] count_BF2_V_fu_204;
wire   [12:0] count_BF2_V_3_fu_735_p2;
reg   [12:0] count_BF1_V_fu_208;
wire   [12:0] count_BF1_V_3_fu_819_p2;
reg    ap_block_pp1_stage1_01001;
wire   [38:0] trunc_ln674_2_fu_910_p1;
wire   [0:0] xor_ln419_fu_903_p2;
wire   [12:0] add_ln691_fu_741_p2;
wire   [31:0] zext_ln358_2_fu_777_p1;
wire   [31:0] zext_ln358_3_fu_803_p1;
wire   [31:0] zext_ln358_fu_861_p1;
wire   [31:0] zext_ln358_1_fu_887_p1;
wire   [5:0] tmp_fu_677_p4;
wire   [13:0] zext_ln1347_fu_752_p1;
wire   [13:0] zext_ln870_fu_748_p1;
wire   [13:0] ret_V_1_fu_756_p2;
wire   [25:0] p_Result_13_i_fu_768_p4;
wire   [3:0] ret_V_2_fu_782_p2;
wire   [4:0] shl_ln1_fu_787_p3;
wire   [12:0] trunc_ln674_1_fu_800_p1;
wire   [4:0] or_ln406_fu_808_p2;
wire   [25:0] p_Result_9_i_fu_852_p4;
wire   [3:0] ret_V_fu_866_p2;
wire   [4:0] shl_ln_fu_871_p3;
wire   [12:0] trunc_ln674_fu_884_p1;
wire   [4:0] or_ln393_fu_892_p2;
wire    ap_CS_fsm_state16;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_783;
reg    ap_condition_792;
reg    ap_condition_779;
reg    ap_condition_192;
reg    ap_condition_176;
reg    ap_condition_167;
reg    ap_condition_594;
reg    ap_condition_695;
reg    ap_condition_693;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

msm_arr_bucket_unit_Loop_1_proc15_bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_bkb #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_address0),
    .ce0(bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_ce0),
    .q0(bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_q0)
);

msm_arr_bucket_unit_Loop_1_proc15_fill_B #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fill_B_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fill_B_address0),
    .ce0(fill_B_ce0),
    .we0(fill_B_we0),
    .d0(fill_B_d0),
    .q0(fill_B_q0)
);

msm_arr_bucket_unit_Loop_1_proc15_padd_count_V #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padd_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padd_count_V_address0),
    .ce0(padd_count_V_ce0),
    .we0(padd_count_V_we0),
    .d0(13'd0),
    .q0(padd_count_V_q0),
    .address1(padd_count_V_address1),
    .ce1(padd_count_V_ce1),
    .we1(padd_count_V_we1),
    .d1(padd_count_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        count_BF1_V_fu_208 <= 13'd0;
    end else if ((((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((icmp_ln870_fu_825_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        count_BF1_V_fu_208 <= count_BF1_V_3_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        count_BF2_V_fu_204 <= 13'd0;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        count_BF2_V_fu_204 <= count_BF2_V_3_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_693)) begin
        if ((1'b1 == ap_condition_695)) begin
            data_V_reg_625 <= p_Val2_1_reg_998;
        end else if ((1'b1 == ap_condition_594)) begin
            data_V_reg_625 <= p_Val2_s_reg_1021;
        end else if ((1'b1 == 1'b1)) begin
            data_V_reg_625 <= ap_phi_reg_pp1_iter0_data_V_reg_625;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2134_i_i_i_fu_650_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        loop_index_i_i_i_reg_614 <= empty_fu_644_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        loop_index_i_i_i_reg_614 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        count_BF1_V_2_reg_973 <= count_BF1_V_fu_208;
        count_BF2_V_2_reg_968 <= count_BF2_V_fu_204;
        icmp_ln878_13_reg_982 <= icmp_ln878_13_fu_693_p2;
        icmp_ln878_13_reg_982_pp1_iter1_reg <= icmp_ln878_13_reg_982;
        icmp_ln878_reg_978 <= icmp_ln878_fu_687_p2;
        icmp_ln878_reg_978_pp1_iter1_reg <= icmp_ln878_reg_978;
        or_ln384_reg_986 <= or_ln384_fu_698_p2;
        tmp_8_i_reg_994_pp1_iter1_reg <= tmp_8_i_reg_994;
        tmp_i_reg_990_pp1_iter1_reg <= tmp_i_reg_990;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond2134_i_i_i_reg_940 <= exitcond2134_i_i_i_fu_650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & ((((icmp_ln874_fu_841_p2 == 1'd0) & (icmp_ln870_fu_825_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1)) | ((icmp_ln874_fu_841_p2 == 1'd0) & (icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0))) | ((icmp_ln874_fu_841_p2 == 1'd0) & (icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1))))) begin
        fill_B_addr_1_reg_1054 <= zext_ln534_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & ((((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990 == 1'd1)) | ((icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0))) | ((icmp_ln878_reg_978 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1))))) begin
        fill_B_load_reg_1059 <= fill_B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (((or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0))))) begin
        icmp_ln870_3_reg_1038 <= icmp_ln870_3_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        icmp_ln870_reg_1042 <= icmp_ln870_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & ((((icmp_ln870_fu_825_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0))) | ((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1))))) begin
        icmp_ln874_reg_1050 <= icmp_ln874_fu_841_p2;
        nibble_K_V_reg_1046 <= {{ap_phi_mux_data_V_phi_fu_629_p4[42:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1))))) begin
        lhs_V_2_reg_1005 <= {{BFIFO_2_dout[42:39]}};
        padd_count_V_addr_16_reg_1010 <= zext_ln708_1_fu_714_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_nbreadreq_fu_226_p3 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        lhs_V_reg_1028 <= {{BFIFO_1176_dout[42:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2134_i_i_i_fu_650_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        loop_index_i_i_cast_i_reg_944[4 : 0] <= loop_index_i_i_cast_i_fu_656_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op128_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_1_reg_998 <= BFIFO_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op135_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_s_reg_1021 <= BFIFO_1176_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (((icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1))))) begin
        tmp_8_i_reg_994 <= tmp_8_i_nbreadreq_fu_234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_i_reg_990 <= tmp_i_nbreadreq_fu_226_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_nbreadreq_fu_226_p3 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        BFIFO_1176_blk_n = BFIFO_1176_empty_n;
    end else begin
        BFIFO_1176_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op135_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        BFIFO_1176_read = 1'b1;
    end else begin
        BFIFO_1176_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1))))) begin
        BFIFO_2_blk_n = BFIFO_2_empty_n;
    end else begin
        BFIFO_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op128_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        BFIFO_2_read = 1'b1;
    end else begin
        BFIFO_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1)) | ((nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_0_blk_n = B_0_full_n;
    end else begin
        B_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op235_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_0_write = 1'b1;
    end else begin
        B_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_10_blk_n = B_10_full_n;
    end else begin
        B_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op225_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_10_write = 1'b1;
    end else begin
        B_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_11_blk_n = B_11_full_n;
    end else begin
        B_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op224_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_11_write = 1'b1;
    end else begin
        B_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_12_blk_n = B_12_full_n;
    end else begin
        B_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op223_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_12_write = 1'b1;
    end else begin
        B_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_13_blk_n = B_13_full_n;
    end else begin
        B_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op222_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_13_write = 1'b1;
    end else begin
        B_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_14_blk_n = B_14_full_n;
    end else begin
        B_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_14_write = 1'b1;
    end else begin
        B_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_15_blk_n = B_15_full_n;
    end else begin
        B_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op236_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_15_write = 1'b1;
    end else begin
        B_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_1_blk_n = B_1_full_n;
    end else begin
        B_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op234_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_1_write = 1'b1;
    end else begin
        B_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_2_blk_n = B_2_full_n;
    end else begin
        B_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op233_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_2_write = 1'b1;
    end else begin
        B_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_3_blk_n = B_3_full_n;
    end else begin
        B_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op232_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_3_write = 1'b1;
    end else begin
        B_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_4_blk_n = B_4_full_n;
    end else begin
        B_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op231_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_4_write = 1'b1;
    end else begin
        B_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_5_blk_n = B_5_full_n;
    end else begin
        B_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op230_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_5_write = 1'b1;
    end else begin
        B_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_6_blk_n = B_6_full_n;
    end else begin
        B_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op229_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_6_write = 1'b1;
    end else begin
        B_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_7_blk_n = B_7_full_n;
    end else begin
        B_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op228_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_7_write = 1'b1;
    end else begin
        B_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_8_blk_n = B_8_full_n;
    end else begin
        B_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op227_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_8_write = 1'b1;
    end else begin
        B_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        B_9_blk_n = B_9_full_n;
    end else begin
        B_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op226_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        B_9_write = 1'b1;
    end else begin
        B_9_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_792)) begin
            B_i_address0 = zext_ln393_fu_898_p1;
        end else if ((1'b1 == ap_condition_783)) begin
            B_i_address0 = zext_ln406_fu_814_p1;
        end else begin
            B_i_address0 = 'bx;
        end
    end else begin
        B_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_792)) begin
            B_i_address1 = zext_ln392_fu_879_p1;
        end else if ((1'b1 == ap_condition_783)) begin
            B_i_address1 = zext_ln405_fu_795_p1;
        end else begin
            B_i_address1 = 'bx;
        end
    end else begin
        B_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        B_i_ce0 = 1'b1;
    end else begin
        B_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        B_i_ce1 = 1'b1;
    end else begin
        B_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_792)) begin
            B_i_d0 = zext_ln358_1_fu_887_p1;
        end else if ((1'b1 == ap_condition_783)) begin
            B_i_d0 = zext_ln358_3_fu_803_p1;
        end else begin
            B_i_d0 = 'bx;
        end
    end else begin
        B_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((1'b1 == ap_condition_792)) begin
            B_i_d1 = zext_ln358_fu_861_p1;
        end else if ((1'b1 == ap_condition_783)) begin
            B_i_d1 = zext_ln358_2_fu_777_p1;
        end else begin
            B_i_d1 = 'bx;
        end
    end else begin
        B_i_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        B_i_we0 = 1'b1;
    end else begin
        B_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        B_i_we1 = 1'b1;
    end else begin
        B_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & ((((fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1))))) begin
        OVFIFO_blk_n = OVFIFO_full_n;
    end else begin
        OVFIFO_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op218_write_state15 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        OVFIFO_write = 1'b1;
    end else begin
        OVFIFO_write = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2134_i_i_i_fu_650_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((or_ln384_fu_698_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))) begin
        ap_phi_mux_data_V_phi_fu_629_p4 = p_Val2_1_reg_998;
    end else if (((icmp_ln870_fu_825_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1))) begin
        ap_phi_mux_data_V_phi_fu_629_p4 = p_Val2_s_reg_1021;
    end else begin
        ap_phi_mux_data_V_phi_fu_629_p4 = ap_phi_reg_pp1_iter0_data_V_reg_625;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_ce0 = 1'b1;
    end else begin
        bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_167)) begin
        if ((1'b1 == ap_condition_176)) begin
            count_B_address0 = zext_ln708_fu_730_p1;
        end else if ((1'b1 == ap_condition_192)) begin
            count_B_address0 = zext_ln708_1_fu_714_p1;
        end else begin
            count_B_address0 = 'bx;
        end
    end else begin
        count_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_nbreadreq_fu_226_p3 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        count_B_ce0 = 1'b1;
    end else begin
        count_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        fill_B_address0 = fill_B_addr_1_reg_1054;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        fill_B_address0 = zext_ln534_fu_847_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fill_B_address0 = loop_index_i_i_cast_i_reg_944;
    end else begin
        fill_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        fill_B_ce0 = 1'b1;
    end else begin
        fill_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        fill_B_d0 = xor_ln419_fu_903_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fill_B_d0 = bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_q0;
    end else begin
        fill_B_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2134_i_i_i_reg_940 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & ((((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990 == 1'd1)) | ((icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0))) | ((icmp_ln878_reg_978 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)))))) begin
        fill_B_we0 = 1'b1;
    end else begin
        fill_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_padd_ops_out_blk_n = num_padd_ops_out_full_n;
    end else begin
        num_padd_ops_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_padd_ops_out_write = 1'b1;
    end else begin
        num_padd_ops_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        padd_count_V_address0 = zext_ln708_1_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        padd_count_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padd_count_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        padd_count_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        padd_count_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        padd_count_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        padd_count_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        padd_count_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        padd_count_V_address0 = 64'd1;
    end else begin
        padd_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        padd_count_V_address1 = padd_count_V_addr_16_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        padd_count_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padd_count_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        padd_count_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        padd_count_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        padd_count_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        padd_count_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        padd_count_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        padd_count_V_address1 = 64'd0;
    end else begin
        padd_count_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        padd_count_V_ce0 = 1'b1;
    end else begin
        padd_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        padd_count_V_ce1 = 1'b1;
    end else begin
        padd_count_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        padd_count_V_d1 = add_ln691_fu_741_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11))) begin
        padd_count_V_d1 = 13'd0;
    end else begin
        padd_count_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11))) begin
        padd_count_V_we0 = 1'b1;
    end else begin
        padd_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (((or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)))))) begin
        padd_count_V_we1 = 1'b1;
    end else begin
        padd_count_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((exitcond2134_i_i_i_fu_650_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((exitcond2134_i_i_i_fu_650_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (or_ln384_fu_698_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (or_ln384_fu_698_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_0_din = trunc_ln674_2_fu_910_p1;

assign B_10_din = trunc_ln674_2_fu_910_p1;

assign B_11_din = trunc_ln674_2_fu_910_p1;

assign B_12_din = trunc_ln674_2_fu_910_p1;

assign B_13_din = trunc_ln674_2_fu_910_p1;

assign B_14_din = trunc_ln674_2_fu_910_p1;

assign B_15_din = trunc_ln674_2_fu_910_p1;

assign B_1_din = trunc_ln674_2_fu_910_p1;

assign B_2_din = trunc_ln674_2_fu_910_p1;

assign B_3_din = trunc_ln674_2_fu_910_p1;

assign B_4_din = trunc_ln674_2_fu_910_p1;

assign B_5_din = trunc_ln674_2_fu_910_p1;

assign B_6_din = trunc_ln674_2_fu_910_p1;

assign B_7_din = trunc_ln674_2_fu_910_p1;

assign B_8_din = trunc_ln674_2_fu_910_p1;

assign B_9_din = trunc_ln674_2_fu_910_p1;

assign OVFIFO_din = data_V_reg_625;

assign add_ln691_fu_741_p2 = (padd_count_V_q0 + 13'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op135_read_state12 == 1'b1) & (1'b0 == BFIFO_1176_empty_n)) | ((ap_predicate_op128_read_state12 == 1'b1) & (1'b0 == BFIFO_2_empty_n))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op135_read_state12 == 1'b1) & (1'b0 == BFIFO_1176_empty_n)) | ((ap_predicate_op128_read_state12 == 1'b1) & (1'b0 == BFIFO_2_empty_n))));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op236_write_state15 == 1'b1) & (1'b0 == B_15_full_n)) | ((ap_predicate_op235_write_state15 == 1'b1) & (1'b0 == B_0_full_n)) | ((ap_predicate_op234_write_state15 == 1'b1) & (1'b0 == B_1_full_n)) | ((ap_predicate_op233_write_state15 == 1'b1) & (1'b0 == B_2_full_n)) | ((ap_predicate_op232_write_state15 == 1'b1) & (1'b0 == B_3_full_n)) | ((ap_predicate_op231_write_state15 == 1'b1) & (1'b0 == B_4_full_n)) | ((ap_predicate_op230_write_state15 == 1'b1) & (1'b0 == B_5_full_n)) | ((ap_predicate_op229_write_state15 == 1'b1) & (1'b0 == B_6_full_n)) | ((ap_predicate_op228_write_state15 == 1'b1) & (1'b0 == B_7_full_n)) | ((ap_predicate_op227_write_state15 == 1'b1) & (1'b0 == B_8_full_n)) | ((ap_predicate_op226_write_state15 == 1'b1) & (1'b0 == B_9_full_n)) | ((ap_predicate_op225_write_state15 == 1'b1) & (1'b0 == B_10_full_n)) | ((ap_predicate_op224_write_state15 == 1'b1) & (1'b0 == B_11_full_n)) | ((ap_predicate_op223_write_state15 == 1'b1) & (1'b0 == B_12_full_n)) | ((ap_predicate_op222_write_state15 == 1'b1) & (1'b0 == B_13_full_n)) | ((ap_predicate_op221_write_state15 == 1'b1) & (1'b0 == B_14_full_n)) | ((ap_predicate_op218_write_state15 == 1'b1) & (1'b0 == OVFIFO_full_n))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op236_write_state15 == 1'b1) & (1'b0 == B_15_full_n)) | ((ap_predicate_op235_write_state15 == 1'b1) & (1'b0 == B_0_full_n)) | ((ap_predicate_op234_write_state15 == 1'b1) & (1'b0 == B_1_full_n)) | ((ap_predicate_op233_write_state15 == 1'b1) & (1'b0 == B_2_full_n)) | ((ap_predicate_op232_write_state15 == 1'b1) & (1'b0 == B_3_full_n)) | ((ap_predicate_op231_write_state15 == 1'b1) & (1'b0 == B_4_full_n)) | ((ap_predicate_op230_write_state15 == 1'b1) & (1'b0 == B_5_full_n)) | ((ap_predicate_op229_write_state15 == 1'b1) & (1'b0 == B_6_full_n)) | ((ap_predicate_op228_write_state15 == 1'b1) & (1'b0 == B_7_full_n)) | ((ap_predicate_op227_write_state15 == 1'b1) & (1'b0 == B_8_full_n)) | ((ap_predicate_op226_write_state15 == 1'b1) & (1'b0 == B_9_full_n)) | ((ap_predicate_op225_write_state15 == 1'b1) & (1'b0 == B_10_full_n)) | ((ap_predicate_op224_write_state15 == 1'b1) & (1'b0 == B_11_full_n)) | ((ap_predicate_op223_write_state15 == 1'b1) & (1'b0 == B_12_full_n)) | ((ap_predicate_op222_write_state15 == 1'b1) & (1'b0 == B_13_full_n)) | ((ap_predicate_op221_write_state15 == 1'b1) & (1'b0 == B_14_full_n)) | ((ap_predicate_op218_write_state15 == 1'b1) & (1'b0 == OVFIFO_full_n))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op236_write_state15 == 1'b1) & (1'b0 == B_15_full_n)) | ((ap_predicate_op235_write_state15 == 1'b1) & (1'b0 == B_0_full_n)) | ((ap_predicate_op234_write_state15 == 1'b1) & (1'b0 == B_1_full_n)) | ((ap_predicate_op233_write_state15 == 1'b1) & (1'b0 == B_2_full_n)) | ((ap_predicate_op232_write_state15 == 1'b1) & (1'b0 == B_3_full_n)) | ((ap_predicate_op231_write_state15 == 1'b1) & (1'b0 == B_4_full_n)) | ((ap_predicate_op230_write_state15 == 1'b1) & (1'b0 == B_5_full_n)) | ((ap_predicate_op229_write_state15 == 1'b1) & (1'b0 == B_6_full_n)) | ((ap_predicate_op228_write_state15 == 1'b1) & (1'b0 == B_7_full_n)) | ((ap_predicate_op227_write_state15 == 1'b1) & (1'b0 == B_8_full_n)) | ((ap_predicate_op226_write_state15 == 1'b1) & (1'b0 == B_9_full_n)) | ((ap_predicate_op225_write_state15 == 1'b1) & (1'b0 == B_10_full_n)) | ((ap_predicate_op224_write_state15 == 1'b1) & (1'b0 == B_11_full_n)) | ((ap_predicate_op223_write_state15 == 1'b1) & (1'b0 == B_12_full_n)) | ((ap_predicate_op222_write_state15 == 1'b1) & (1'b0 == B_13_full_n)) | ((ap_predicate_op221_write_state15 == 1'b1) & (1'b0 == B_14_full_n)) | ((ap_predicate_op218_write_state15 == 1'b1) & (1'b0 == OVFIFO_full_n))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp1_stage0_iter0 = (((ap_predicate_op135_read_state12 == 1'b1) & (1'b0 == BFIFO_1176_empty_n)) | ((ap_predicate_op128_read_state12 == 1'b1) & (1'b0 == BFIFO_2_empty_n)));
end

assign ap_block_state13_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage1_iter1 = (((ap_predicate_op236_write_state15 == 1'b1) & (1'b0 == B_15_full_n)) | ((ap_predicate_op235_write_state15 == 1'b1) & (1'b0 == B_0_full_n)) | ((ap_predicate_op234_write_state15 == 1'b1) & (1'b0 == B_1_full_n)) | ((ap_predicate_op233_write_state15 == 1'b1) & (1'b0 == B_2_full_n)) | ((ap_predicate_op232_write_state15 == 1'b1) & (1'b0 == B_3_full_n)) | ((ap_predicate_op231_write_state15 == 1'b1) & (1'b0 == B_4_full_n)) | ((ap_predicate_op230_write_state15 == 1'b1) & (1'b0 == B_5_full_n)) | ((ap_predicate_op229_write_state15 == 1'b1) & (1'b0 == B_6_full_n)) | ((ap_predicate_op228_write_state15 == 1'b1) & (1'b0 == B_7_full_n)) | ((ap_predicate_op227_write_state15 == 1'b1) & (1'b0 == B_8_full_n)) | ((ap_predicate_op226_write_state15 == 1'b1) & (1'b0 == B_9_full_n)) | ((ap_predicate_op225_write_state15 == 1'b1) & (1'b0 == B_10_full_n)) | ((ap_predicate_op224_write_state15 == 1'b1) & (1'b0 == B_11_full_n)) | ((ap_predicate_op223_write_state15 == 1'b1) & (1'b0 == B_12_full_n)) | ((ap_predicate_op222_write_state15 == 1'b1) & (1'b0 == B_13_full_n)) | ((ap_predicate_op221_write_state15 == 1'b1) & (1'b0 == B_14_full_n)) | ((ap_predicate_op218_write_state15 == 1'b1) & (1'b0 == OVFIFO_full_n)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_167 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_176 = ((tmp_i_nbreadreq_fu_226_p3 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_192 = (((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_594 = ((icmp_ln870_fu_825_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1));
end

always @ (*) begin
    ap_condition_693 = ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_695 = (((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd0) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)));
end

always @ (*) begin
    ap_condition_779 = ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_783 = (((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd0) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1)) | ((icmp_ln870_3_fu_762_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (tmp_8_i_reg_994 == 1'd1) & (icmp_ln878_13_reg_982 == 1'd1) & (tmp_i_reg_990 == 1'd0)));
end

always @ (*) begin
    ap_condition_792 = ((icmp_ln870_fu_825_p2 == 1'd1) & (or_ln384_reg_986 == 1'd1) & (icmp_ln878_reg_978 == 1'd1) & (tmp_i_reg_990 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_data_V_reg_625 = 'bx;

always @ (*) begin
    ap_predicate_op128_read_state12 = (((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)) | ((tmp_8_i_nbreadreq_fu_234_p3 == 1'd1) & (icmp_ln878_13_fu_693_p2 == 1'd1) & (tmp_i_nbreadreq_fu_226_p3 == 1'd0) & (or_ln384_fu_698_p2 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op135_read_state12 = ((tmp_i_nbreadreq_fu_226_p3 == 1'd1) & (icmp_ln878_fu_687_p2 == 1'd1) & (or_ln384_fu_698_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op218_write_state15 = ((((fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (fill_B_load_reg_1059 == 1'd0) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op221_write_state15 = ((((nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd14) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op222_write_state15 = ((((nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd13) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op223_write_state15 = ((((nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd12) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op224_write_state15 = ((((nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd11) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op225_write_state15 = ((((nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd10) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op226_write_state15 = ((((nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd9) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op227_write_state15 = ((((nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd8) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op228_write_state15 = ((((nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd7) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op229_write_state15 = ((((nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd6) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op230_write_state15 = ((((nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd5) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op231_write_state15 = ((((nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd4) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op232_write_state15 = ((((nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd3) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op233_write_state15 = ((((nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd2) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op234_write_state15 = ((((nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd1) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op235_write_state15 = ((((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1)) | ((nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd0) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op236_write_state15 = ((((nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1) & (tmp_i_reg_990_pp1_iter1_reg == 1'd0)) | ((icmp_ln870_reg_1042 == 1'd0) & (icmp_ln878_reg_978_pp1_iter1_reg == 1'd1) & (nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (tmp_i_reg_990_pp1_iter1_reg == 1'd1))) | ((icmp_ln878_reg_978_pp1_iter1_reg == 1'd0) & (nibble_K_V_reg_1046 == 4'd15) & (fill_B_load_reg_1059 == 1'd1) & (icmp_ln874_reg_1050 == 1'd0) & (icmp_ln870_3_reg_1038 == 1'd0) & (tmp_8_i_reg_994_pp1_iter1_reg == 1'd1) & (icmp_ln878_13_reg_982_pp1_iter1_reg == 1'd1)));
end

assign ap_ready = internal_ap_ready;

assign bucket_unit_ap_uint_13_stream_ap_uint_43_0_ap_uint_32_ap_uint_13_fill_B_address0 = loop_index_i_i_cast_i_fu_656_p1;

assign count_BF1_V_3_fu_819_p2 = (count_BF1_V_2_reg_973 + 13'd1);

assign count_BF2_V_3_fu_735_p2 = (count_BF2_V_2_reg_968 + 13'd1);

assign empty_fu_644_p2 = (loop_index_i_i_i_reg_614 + 5'd1);

assign exitcond2134_i_i_i_fu_650_p2 = ((loop_index_i_i_i_reg_614 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_762_p2 = ((zext_ln870_fu_748_p1 == ret_V_1_fu_756_p2) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_825_p2 = ((count_B_q0 == 13'd1) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_841_p2 = ((nibble_K_V_fu_831_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_13_fu_693_p2 = ((count_BF2_V_fu_204 < num_padd_ops) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_687_p2 = ((tmp_fu_677_p4 == 6'd0) ? 1'b1 : 1'b0);

assign lhs_V_2_fu_704_p4 = {{BFIFO_2_dout[42:39]}};

assign lhs_V_fu_720_p4 = {{BFIFO_1176_dout[42:39]}};

assign loop_index_i_i_cast_i_fu_656_p1 = loop_index_i_i_i_reg_614;

assign nibble_K_V_fu_831_p4 = {{ap_phi_mux_data_V_phi_fu_629_p4[42:39]}};

assign num_padd_ops_out_din = num_padd_ops;

assign or_ln384_fu_698_p2 = (icmp_ln878_fu_687_p2 | icmp_ln878_13_fu_693_p2);

assign or_ln393_fu_892_p2 = (shl_ln_fu_871_p3 | 5'd1);

assign or_ln406_fu_808_p2 = (shl_ln1_fu_787_p3 | 5'd1);

assign p_Result_13_i_fu_768_p4 = {{p_Val2_1_reg_998[38:13]}};

assign p_Result_9_i_fu_852_p4 = {{p_Val2_s_reg_1021[38:13]}};

assign ret_V_1_fu_756_p2 = ($signed(zext_ln1347_fu_752_p1) + $signed(14'd16383));

assign ret_V_2_fu_782_p2 = (lhs_V_2_reg_1005 + 4'd15);

assign ret_V_fu_866_p2 = (lhs_V_reg_1028 + 4'd15);

assign shl_ln1_fu_787_p3 = {{ret_V_2_fu_782_p2}, {1'd0}};

assign shl_ln_fu_871_p3 = {{ret_V_fu_866_p2}, {1'd0}};

assign start_out = real_start;

assign tmp_8_i_nbreadreq_fu_234_p3 = BFIFO_2_empty_n;

assign tmp_fu_677_p4 = {{count_BF1_V_fu_208[12:7]}};

assign tmp_i_nbreadreq_fu_226_p3 = BFIFO_1176_empty_n;

assign trunc_ln674_1_fu_800_p1 = p_Val2_1_reg_998[12:0];

assign trunc_ln674_2_fu_910_p1 = data_V_reg_625[38:0];

assign trunc_ln674_fu_884_p1 = p_Val2_s_reg_1021[12:0];

assign xor_ln419_fu_903_p2 = (fill_B_q0 ^ 1'd1);

assign zext_ln1347_fu_752_p1 = count_B_q0;

assign zext_ln358_1_fu_887_p1 = trunc_ln674_fu_884_p1;

assign zext_ln358_2_fu_777_p1 = p_Result_13_i_fu_768_p4;

assign zext_ln358_3_fu_803_p1 = trunc_ln674_1_fu_800_p1;

assign zext_ln358_fu_861_p1 = p_Result_9_i_fu_852_p4;

assign zext_ln392_fu_879_p1 = shl_ln_fu_871_p3;

assign zext_ln393_fu_898_p1 = or_ln393_fu_892_p2;

assign zext_ln405_fu_795_p1 = shl_ln1_fu_787_p3;

assign zext_ln406_fu_814_p1 = or_ln406_fu_808_p2;

assign zext_ln534_fu_847_p1 = nibble_K_V_fu_831_p4;

assign zext_ln708_1_fu_714_p1 = lhs_V_2_fu_704_p4;

assign zext_ln708_fu_730_p1 = lhs_V_fu_720_p4;

assign zext_ln870_fu_748_p1 = add_ln691_fu_741_p2;

always @ (posedge ap_clk) begin
    loop_index_i_i_cast_i_reg_944[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //msm_arr_bucket_unit_Loop_1_proc15
