
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ba8 <.init>:
  401ba8:	stp	x29, x30, [sp, #-16]!
  401bac:	mov	x29, sp
  401bb0:	bl	403574 <__fxstatat@plt+0x1434>
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret

Disassembly of section .plt:

0000000000401bc0 <mbrtowc@plt-0x20>:
  401bc0:	stp	x16, x30, [sp, #-16]!
  401bc4:	adrp	x16, 424000 <__fxstatat@plt+0x21ec0>
  401bc8:	ldr	x17, [x16, #4088]
  401bcc:	add	x16, x16, #0xff8
  401bd0:	br	x17
  401bd4:	nop
  401bd8:	nop
  401bdc:	nop

0000000000401be0 <mbrtowc@plt>:
  401be0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401be4:	ldr	x17, [x16]
  401be8:	add	x16, x16, #0x0
  401bec:	br	x17

0000000000401bf0 <memcpy@plt>:
  401bf0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401bf4:	ldr	x17, [x16, #8]
  401bf8:	add	x16, x16, #0x8
  401bfc:	br	x17

0000000000401c00 <memmove@plt>:
  401c00:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c04:	ldr	x17, [x16, #16]
  401c08:	add	x16, x16, #0x10
  401c0c:	br	x17

0000000000401c10 <_exit@plt>:
  401c10:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c14:	ldr	x17, [x16, #24]
  401c18:	add	x16, x16, #0x18
  401c1c:	br	x17

0000000000401c20 <getcwd@plt>:
  401c20:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c24:	ldr	x17, [x16, #32]
  401c28:	add	x16, x16, #0x20
  401c2c:	br	x17

0000000000401c30 <strlen@plt>:
  401c30:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c34:	ldr	x17, [x16, #40]
  401c38:	add	x16, x16, #0x28
  401c3c:	br	x17

0000000000401c40 <__sprintf_chk@plt>:
  401c40:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c44:	ldr	x17, [x16, #48]
  401c48:	add	x16, x16, #0x30
  401c4c:	br	x17

0000000000401c50 <mbstowcs@plt>:
  401c50:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c54:	ldr	x17, [x16, #56]
  401c58:	add	x16, x16, #0x38
  401c5c:	br	x17

0000000000401c60 <exit@plt>:
  401c60:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c64:	ldr	x17, [x16, #64]
  401c68:	add	x16, x16, #0x40
  401c6c:	br	x17

0000000000401c70 <error@plt>:
  401c70:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c74:	ldr	x17, [x16, #72]
  401c78:	add	x16, x16, #0x48
  401c7c:	br	x17

0000000000401c80 <fchdir@plt>:
  401c80:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c84:	ldr	x17, [x16, #80]
  401c88:	add	x16, x16, #0x50
  401c8c:	br	x17

0000000000401c90 <readlink@plt>:
  401c90:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401c94:	ldr	x17, [x16, #88]
  401c98:	add	x16, x16, #0x58
  401c9c:	br	x17

0000000000401ca0 <__cxa_atexit@plt>:
  401ca0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ca4:	ldr	x17, [x16, #96]
  401ca8:	add	x16, x16, #0x60
  401cac:	br	x17

0000000000401cb0 <iswcntrl@plt>:
  401cb0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401cb4:	ldr	x17, [x16, #104]
  401cb8:	add	x16, x16, #0x68
  401cbc:	br	x17

0000000000401cc0 <statfs@plt>:
  401cc0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401cc4:	ldr	x17, [x16, #112]
  401cc8:	add	x16, x16, #0x70
  401ccc:	br	x17

0000000000401cd0 <lseek@plt>:
  401cd0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401cd4:	ldr	x17, [x16, #120]
  401cd8:	add	x16, x16, #0x78
  401cdc:	br	x17

0000000000401ce0 <__fpending@plt>:
  401ce0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ce4:	ldr	x17, [x16, #128]
  401ce8:	add	x16, x16, #0x80
  401cec:	br	x17

0000000000401cf0 <localeconv@plt>:
  401cf0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401cf4:	ldr	x17, [x16, #136]
  401cf8:	add	x16, x16, #0x88
  401cfc:	br	x17

0000000000401d00 <fileno@plt>:
  401d00:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d04:	ldr	x17, [x16, #144]
  401d08:	add	x16, x16, #0x90
  401d0c:	br	x17

0000000000401d10 <__memcpy_chk@plt>:
  401d10:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d14:	ldr	x17, [x16, #152]
  401d18:	add	x16, x16, #0x98
  401d1c:	br	x17

0000000000401d20 <fclose@plt>:
  401d20:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d24:	ldr	x17, [x16, #160]
  401d28:	add	x16, x16, #0xa0
  401d2c:	br	x17

0000000000401d30 <nl_langinfo@plt>:
  401d30:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d34:	ldr	x17, [x16, #168]
  401d38:	add	x16, x16, #0xa8
  401d3c:	br	x17

0000000000401d40 <fopen@plt>:
  401d40:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d44:	ldr	x17, [x16, #176]
  401d48:	add	x16, x16, #0xb0
  401d4c:	br	x17

0000000000401d50 <malloc@plt>:
  401d50:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d54:	ldr	x17, [x16, #184]
  401d58:	add	x16, x16, #0xb8
  401d5c:	br	x17

0000000000401d60 <wcwidth@plt>:
  401d60:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d64:	ldr	x17, [x16, #192]
  401d68:	add	x16, x16, #0xc0
  401d6c:	br	x17

0000000000401d70 <open@plt>:
  401d70:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d74:	ldr	x17, [x16, #200]
  401d78:	add	x16, x16, #0xc8
  401d7c:	br	x17

0000000000401d80 <wcswidth@plt>:
  401d80:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d84:	ldr	x17, [x16, #208]
  401d88:	add	x16, x16, #0xd0
  401d8c:	br	x17

0000000000401d90 <strncmp@plt>:
  401d90:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401d94:	ldr	x17, [x16, #216]
  401d98:	add	x16, x16, #0xd8
  401d9c:	br	x17

0000000000401da0 <bindtextdomain@plt>:
  401da0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401da4:	ldr	x17, [x16, #224]
  401da8:	add	x16, x16, #0xe0
  401dac:	br	x17

0000000000401db0 <__libc_start_main@plt>:
  401db0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401db4:	ldr	x17, [x16, #232]
  401db8:	add	x16, x16, #0xe8
  401dbc:	br	x17

0000000000401dc0 <strverscmp@plt>:
  401dc0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401dc4:	ldr	x17, [x16, #240]
  401dc8:	add	x16, x16, #0xf0
  401dcc:	br	x17

0000000000401dd0 <__printf_chk@plt>:
  401dd0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401dd4:	ldr	x17, [x16, #248]
  401dd8:	add	x16, x16, #0xf8
  401ddc:	br	x17

0000000000401de0 <memset@plt>:
  401de0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401de4:	ldr	x17, [x16, #256]
  401de8:	add	x16, x16, #0x100
  401dec:	br	x17

0000000000401df0 <__strtoul_internal@plt>:
  401df0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401df4:	ldr	x17, [x16, #264]
  401df8:	add	x16, x16, #0x108
  401dfc:	br	x17

0000000000401e00 <calloc@plt>:
  401e00:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e04:	ldr	x17, [x16, #272]
  401e08:	add	x16, x16, #0x110
  401e0c:	br	x17

0000000000401e10 <setmntent@plt>:
  401e10:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e14:	ldr	x17, [x16, #280]
  401e18:	add	x16, x16, #0x118
  401e1c:	br	x17

0000000000401e20 <endmntent@plt>:
  401e20:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e24:	ldr	x17, [x16, #288]
  401e28:	add	x16, x16, #0x120
  401e2c:	br	x17

0000000000401e30 <realloc@plt>:
  401e30:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e34:	ldr	x17, [x16, #296]
  401e38:	add	x16, x16, #0x128
  401e3c:	br	x17

0000000000401e40 <strdup@plt>:
  401e40:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e44:	ldr	x17, [x16, #304]
  401e48:	add	x16, x16, #0x130
  401e4c:	br	x17

0000000000401e50 <close@plt>:
  401e50:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e54:	ldr	x17, [x16, #312]
  401e58:	add	x16, x16, #0x138
  401e5c:	br	x17

0000000000401e60 <strrchr@plt>:
  401e60:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e64:	ldr	x17, [x16, #320]
  401e68:	add	x16, x16, #0x140
  401e6c:	br	x17

0000000000401e70 <__gmon_start__@plt>:
  401e70:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e74:	ldr	x17, [x16, #328]
  401e78:	add	x16, x16, #0x148
  401e7c:	br	x17

0000000000401e80 <abort@plt>:
  401e80:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e84:	ldr	x17, [x16, #336]
  401e88:	add	x16, x16, #0x150
  401e8c:	br	x17

0000000000401e90 <statvfs@plt>:
  401e90:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401e94:	ldr	x17, [x16, #344]
  401e98:	add	x16, x16, #0x158
  401e9c:	br	x17

0000000000401ea0 <mbsinit@plt>:
  401ea0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ea4:	ldr	x17, [x16, #352]
  401ea8:	add	x16, x16, #0x160
  401eac:	br	x17

0000000000401eb0 <__overflow@plt>:
  401eb0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401eb4:	ldr	x17, [x16, #360]
  401eb8:	add	x16, x16, #0x168
  401ebc:	br	x17

0000000000401ec0 <canonicalize_file_name@plt>:
  401ec0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ec4:	ldr	x17, [x16, #368]
  401ec8:	add	x16, x16, #0x170
  401ecc:	br	x17

0000000000401ed0 <memcmp@plt>:
  401ed0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ed4:	ldr	x17, [x16, #376]
  401ed8:	add	x16, x16, #0x178
  401edc:	br	x17

0000000000401ee0 <textdomain@plt>:
  401ee0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ee4:	ldr	x17, [x16, #384]
  401ee8:	add	x16, x16, #0x180
  401eec:	br	x17

0000000000401ef0 <__asprintf_chk@plt>:
  401ef0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ef4:	ldr	x17, [x16, #392]
  401ef8:	add	x16, x16, #0x188
  401efc:	br	x17

0000000000401f00 <getopt_long@plt>:
  401f00:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f04:	ldr	x17, [x16, #400]
  401f08:	add	x16, x16, #0x190
  401f0c:	br	x17

0000000000401f10 <__fprintf_chk@plt>:
  401f10:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f14:	ldr	x17, [x16, #408]
  401f18:	add	x16, x16, #0x198
  401f1c:	br	x17

0000000000401f20 <strcmp@plt>:
  401f20:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f24:	ldr	x17, [x16, #416]
  401f28:	add	x16, x16, #0x1a0
  401f2c:	br	x17

0000000000401f30 <__ctype_b_loc@plt>:
  401f30:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f34:	ldr	x17, [x16, #424]
  401f38:	add	x16, x16, #0x1a8
  401f3c:	br	x17

0000000000401f40 <fseeko@plt>:
  401f40:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f44:	ldr	x17, [x16, #432]
  401f48:	add	x16, x16, #0x1b0
  401f4c:	br	x17

0000000000401f50 <chdir@plt>:
  401f50:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f54:	ldr	x17, [x16, #440]
  401f58:	add	x16, x16, #0x1b8
  401f5c:	br	x17

0000000000401f60 <free@plt>:
  401f60:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f64:	ldr	x17, [x16, #448]
  401f68:	add	x16, x16, #0x1c0
  401f6c:	br	x17

0000000000401f70 <sync@plt>:
  401f70:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f74:	ldr	x17, [x16, #456]
  401f78:	add	x16, x16, #0x1c8
  401f7c:	br	x17

0000000000401f80 <__ctype_get_mb_cur_max@plt>:
  401f80:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f84:	ldr	x17, [x16, #464]
  401f88:	add	x16, x16, #0x1d0
  401f8c:	br	x17

0000000000401f90 <mempcpy@plt>:
  401f90:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401f94:	ldr	x17, [x16, #472]
  401f98:	add	x16, x16, #0x1d8
  401f9c:	br	x17

0000000000401fa0 <hasmntopt@plt>:
  401fa0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401fa4:	ldr	x17, [x16, #480]
  401fa8:	add	x16, x16, #0x1e0
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401fb4:	ldr	x17, [x16, #488]
  401fb8:	add	x16, x16, #0x1e8
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401fc4:	ldr	x17, [x16, #496]
  401fc8:	add	x16, x16, #0x1f0
  401fcc:	br	x17

0000000000401fd0 <memrchr@plt>:
  401fd0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401fd4:	ldr	x17, [x16, #504]
  401fd8:	add	x16, x16, #0x1f8
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401fe4:	ldr	x17, [x16, #512]
  401fe8:	add	x16, x16, #0x200
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  401ff4:	ldr	x17, [x16, #520]
  401ff8:	add	x16, x16, #0x208
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402004:	ldr	x17, [x16, #528]
  402008:	add	x16, x16, #0x210
  40200c:	br	x17

0000000000402010 <__lxstat@plt>:
  402010:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402014:	ldr	x17, [x16, #536]
  402018:	add	x16, x16, #0x218
  40201c:	br	x17

0000000000402020 <memchr@plt>:
  402020:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402024:	ldr	x17, [x16, #544]
  402028:	add	x16, x16, #0x220
  40202c:	br	x17

0000000000402030 <isatty@plt>:
  402030:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402034:	ldr	x17, [x16, #552]
  402038:	add	x16, x16, #0x228
  40203c:	br	x17

0000000000402040 <wcstombs@plt>:
  402040:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402044:	ldr	x17, [x16, #560]
  402048:	add	x16, x16, #0x230
  40204c:	br	x17

0000000000402050 <strstr@plt>:
  402050:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402054:	ldr	x17, [x16, #568]
  402058:	add	x16, x16, #0x238
  40205c:	br	x17

0000000000402060 <dcgettext@plt>:
  402060:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402064:	ldr	x17, [x16, #576]
  402068:	add	x16, x16, #0x240
  40206c:	br	x17

0000000000402070 <__isoc99_sscanf@plt>:
  402070:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402074:	ldr	x17, [x16, #584]
  402078:	add	x16, x16, #0x248
  40207c:	br	x17

0000000000402080 <fputs_unlocked@plt>:
  402080:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402084:	ldr	x17, [x16, #592]
  402088:	add	x16, x16, #0x250
  40208c:	br	x17

0000000000402090 <__freading@plt>:
  402090:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402094:	ldr	x17, [x16, #600]
  402098:	add	x16, x16, #0x258
  40209c:	br	x17

00000000004020a0 <getmntent@plt>:
  4020a0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020a4:	ldr	x17, [x16, #608]
  4020a8:	add	x16, x16, #0x260
  4020ac:	br	x17

00000000004020b0 <iswprint@plt>:
  4020b0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020b4:	ldr	x17, [x16, #616]
  4020b8:	add	x16, x16, #0x268
  4020bc:	br	x17

00000000004020c0 <openat@plt>:
  4020c0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020c4:	ldr	x17, [x16, #624]
  4020c8:	add	x16, x16, #0x270
  4020cc:	br	x17

00000000004020d0 <__assert_fail@plt>:
  4020d0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020d4:	ldr	x17, [x16, #632]
  4020d8:	add	x16, x16, #0x278
  4020dc:	br	x17

00000000004020e0 <__errno_location@plt>:
  4020e0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020e4:	ldr	x17, [x16, #640]
  4020e8:	add	x16, x16, #0x280
  4020ec:	br	x17

00000000004020f0 <uname@plt>:
  4020f0:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  4020f4:	ldr	x17, [x16, #648]
  4020f8:	add	x16, x16, #0x288
  4020fc:	br	x17

0000000000402100 <getenv@plt>:
  402100:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402104:	ldr	x17, [x16, #656]
  402108:	add	x16, x16, #0x290
  40210c:	br	x17

0000000000402110 <__xstat@plt>:
  402110:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402114:	ldr	x17, [x16, #664]
  402118:	add	x16, x16, #0x298
  40211c:	br	x17

0000000000402120 <__getdelim@plt>:
  402120:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402124:	ldr	x17, [x16, #672]
  402128:	add	x16, x16, #0x2a0
  40212c:	br	x17

0000000000402130 <setlocale@plt>:
  402130:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402134:	ldr	x17, [x16, #680]
  402138:	add	x16, x16, #0x2a8
  40213c:	br	x17

0000000000402140 <__fxstatat@plt>:
  402140:	adrp	x16, 425000 <__fxstatat@plt+0x22ec0>
  402144:	ldr	x17, [x16, #688]
  402148:	add	x16, x16, #0x2b0
  40214c:	br	x17

Disassembly of section .text:

0000000000402150 <.text>:
  402150:	sub	sp, sp, #0x170
  402154:	stp	x29, x30, [sp, #16]
  402158:	add	x29, sp, #0x10
  40215c:	stp	x19, x20, [sp, #32]
  402160:	mov	w20, w0
  402164:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  402168:	add	x19, x0, #0x5c8
  40216c:	stp	x21, x22, [sp, #48]
  402170:	mov	x22, x1
  402174:	ldr	x0, [x1]
  402178:	stp	x23, x24, [sp, #64]
  40217c:	adrp	x21, 40f000 <__fxstatat@plt+0xcec0>
  402180:	stp	x25, x26, [sp, #80]
  402184:	adrp	x26, 411000 <__fxstatat@plt+0xeec0>
  402188:	add	x26, x26, #0x138
  40218c:	stp	x27, x28, [sp, #96]
  402190:	bl	408380 <__fxstatat@plt+0x6240>
  402194:	mov	x1, x26
  402198:	mov	w0, #0x6                   	// #6
  40219c:	bl	402130 <setlocale@plt>
  4021a0:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4021a4:	add	x1, x1, #0x9a8
  4021a8:	add	x21, x21, #0xdf0
  4021ac:	mov	w23, #0xffffffff            	// #-1
  4021b0:	mov	x0, x21
  4021b4:	bl	401da0 <bindtextdomain@plt>
  4021b8:	mov	x0, x21
  4021bc:	bl	401ee0 <textdomain@plt>
  4021c0:	adrp	x0, 405000 <__fxstatat@plt+0x2ec0>
  4021c4:	add	x0, x0, #0x508
  4021c8:	bl	40fd98 <__fxstatat@plt+0xdc58>
  4021cc:	str	w23, [x19, #36]
  4021d0:	mov	x3, #0x1                   	// #1
  4021d4:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	add	x1, x1, #0x9c0
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	strb	wzr, [x19, #49]
  4021e8:	strb	wzr, [x19, #50]
  4021ec:	mov	w24, w23
  4021f0:	stp	xzr, xzr, [x19, #56]
  4021f4:	adrp	x21, 410000 <__fxstatat@plt+0xdec0>
  4021f8:	add	x21, x21, #0x9f0
  4021fc:	str	wzr, [x19, #72]
  402200:	mov	w27, #0x0                   	// #0
  402204:	strb	wzr, [x19, #88]
  402208:	adrp	x25, 425000 <__fxstatat@plt+0x22ec0>
  40220c:	strb	wzr, [x19, #89]
  402210:	str	x3, [x19, #96]
  402214:	strb	wzr, [x19, #152]
  402218:	bl	402060 <dcgettext@plt>
  40221c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  402220:	add	x1, x1, #0xd50
  402224:	add	x23, x1, #0x88
  402228:	stp	x0, x1, [sp, #112]
  40222c:	nop
  402230:	add	x4, sp, #0xf0
  402234:	mov	x3, x23
  402238:	mov	x2, x21
  40223c:	mov	x1, x22
  402240:	mov	w0, w20
  402244:	str	w24, [sp, #240]
  402248:	bl	401f00 <getopt_long@plt>
  40224c:	mov	w28, w0
  402250:	cmn	w0, #0x1
  402254:	b.eq	4024d0 <__fxstatat@plt+0x390>  // b.none
  402258:	cmp	w0, #0x6b
  40225c:	b.eq	4024ac <__fxstatat@plt+0x36c>  // b.none
  402260:	b.gt	40229c <__fxstatat@plt+0x15c>
  402264:	cmp	w0, #0x50
  402268:	b.eq	402414 <__fxstatat@plt+0x2d4>  // b.none
  40226c:	b.le	402314 <__fxstatat@plt+0x1d4>
  402270:	cmp	w0, #0x68
  402274:	b.eq	4024bc <__fxstatat@plt+0x37c>  // b.none
  402278:	b.le	4022f4 <__fxstatat@plt+0x1b4>
  40227c:	cmp	w0, #0x69
  402280:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  402284:	ldr	w0, [x19, #32]
  402288:	cmp	w0, #0x4
  40228c:	b.eq	4034d0 <__fxstatat@plt+0x1390>  // b.none
  402290:	mov	w0, #0x1                   	// #1
  402294:	str	w0, [x19, #32]
  402298:	b	402230 <__fxstatat@plt+0xf0>
  40229c:	cmp	w0, #0x78
  4022a0:	b.eq	402480 <__fxstatat@plt+0x340>  // b.none
  4022a4:	b.le	402354 <__fxstatat@plt+0x214>
  4022a8:	cmp	w0, #0x102
  4022ac:	b.eq	402458 <__fxstatat@plt+0x318>  // b.none
  4022b0:	b.le	402344 <__fxstatat@plt+0x204>
  4022b4:	cmp	w0, #0x103
  4022b8:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  4022bc:	ldr	w28, [x19, #32]
  4022c0:	cmp	w28, #0x1
  4022c4:	b.eq	4034d0 <__fxstatat@plt+0x1390>  // b.none
  4022c8:	cmp	w28, #0x0
  4022cc:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  4022d0:	b.ne	40350c <__fxstatat@plt+0x13cc>  // b.any
  4022d4:	ldrb	w0, [x19, #152]
  4022d8:	cbnz	w0, 4034f4 <__fxstatat@plt+0x13b4>
  4022dc:	ldr	x0, [x25, #1440]
  4022e0:	mov	w1, #0x4                   	// #4
  4022e4:	str	w1, [x19, #32]
  4022e8:	cbz	x0, 402230 <__fxstatat@plt+0xf0>
  4022ec:	bl	404808 <__fxstatat@plt+0x26c8>
  4022f0:	b	402230 <__fxstatat@plt+0xf0>
  4022f4:	cmp	w0, #0x54
  4022f8:	b.ne	4023a0 <__fxstatat@plt+0x260>  // b.any
  4022fc:	ldr	w0, [x19, #32]
  402300:	cmp	w0, #0x4
  402304:	b.eq	4034f4 <__fxstatat@plt+0x13b4>  // b.none
  402308:	mov	w0, #0x1                   	// #1
  40230c:	strb	w0, [x19, #152]
  402310:	b	402230 <__fxstatat@plt+0xf0>
  402314:	cmp	w0, #0x42
  402318:	b.eq	402428 <__fxstatat@plt+0x2e8>  // b.none
  40231c:	b.le	4023b4 <__fxstatat@plt+0x274>
  402320:	cmp	w0, #0x46
  402324:	b.eq	402464 <__fxstatat@plt+0x324>  // b.none
  402328:	cmp	w0, #0x48
  40232c:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  402330:	mov	w1, #0x90                  	// #144
  402334:	mov	x0, #0x1                   	// #1
  402338:	str	w1, [x19, #36]
  40233c:	str	x0, [x19, #40]
  402340:	b	402230 <__fxstatat@plt+0xf0>
  402344:	cmp	w0, #0x100
  402348:	b.ne	402378 <__fxstatat@plt+0x238>  // b.any
  40234c:	strb	wzr, [x19, #153]
  402350:	b	402230 <__fxstatat@plt+0xf0>
  402354:	cmp	w0, #0x6d
  402358:	b.eq	40249c <__fxstatat@plt+0x35c>  // b.none
  40235c:	b.le	40238c <__fxstatat@plt+0x24c>
  402360:	cmp	w0, #0x74
  402364:	b.eq	402464 <__fxstatat@plt+0x324>  // b.none
  402368:	cmp	w0, #0x76
  40236c:	b.eq	402230 <__fxstatat@plt+0xf0>  // b.none
  402370:	mov	w0, #0x1                   	// #1
  402374:	bl	404400 <__fxstatat@plt+0x22c0>
  402378:	cmp	w0, #0x101
  40237c:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  402380:	mov	w0, #0x1                   	// #1
  402384:	strb	w0, [x19, #153]
  402388:	b	402230 <__fxstatat@plt+0xf0>
  40238c:	cmp	w0, #0x6c
  402390:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  402394:	mov	w0, #0x1                   	// #1
  402398:	strb	w0, [x19, #48]
  40239c:	b	402230 <__fxstatat@plt+0xf0>
  4023a0:	cmp	w0, #0x61
  4023a4:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  4023a8:	mov	w0, #0x1                   	// #1
  4023ac:	strb	w0, [x19, #49]
  4023b0:	b	402230 <__fxstatat@plt+0xf0>
  4023b4:	cmn	w0, #0x3
  4023b8:	b.ne	402404 <__fxstatat@plt+0x2c4>  // b.any
  4023bc:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4023c0:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4023c4:	adrp	x6, 410000 <__fxstatat@plt+0xdec0>
  4023c8:	adrp	x5, 410000 <__fxstatat@plt+0xdec0>
  4023cc:	ldr	x3, [x1, #1296]
  4023d0:	add	x6, x6, #0xa30
  4023d4:	ldr	x0, [x0, #1456]
  4023d8:	add	x5, x5, #0xa40
  4023dc:	adrp	x4, 410000 <__fxstatat@plt+0xdec0>
  4023e0:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  4023e4:	add	x4, x4, #0xa50
  4023e8:	add	x2, x2, #0x880
  4023ec:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4023f0:	add	x1, x1, #0xf00
  4023f4:	mov	x7, #0x0                   	// #0
  4023f8:	bl	40c1c0 <__fxstatat@plt+0xa080>
  4023fc:	mov	w0, #0x0                   	// #0
  402400:	bl	401c60 <exit@plt>
  402404:	cmn	w0, #0x2
  402408:	b.ne	402370 <__fxstatat@plt+0x230>  // b.any
  40240c:	mov	w0, #0x0                   	// #0
  402410:	bl	404400 <__fxstatat@plt+0x22c0>
  402414:	ldr	w0, [x19, #32]
  402418:	cmp	w0, #0x4
  40241c:	b.eq	40350c <__fxstatat@plt+0x13cc>  // b.none
  402420:	mov	w27, #0x1                   	// #1
  402424:	b	402230 <__fxstatat@plt+0xf0>
  402428:	ldr	x0, [x25, #1440]
  40242c:	add	x2, x19, #0x28
  402430:	add	x1, x19, #0x24
  402434:	bl	407aa0 <__fxstatat@plt+0x5960>
  402438:	cbz	w0, 402230 <__fxstatat@plt+0xf0>
  40243c:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  402440:	add	x2, x2, #0x5a0
  402444:	ldr	w1, [sp, #240]
  402448:	mov	x3, x23
  40244c:	ldr	x4, [x2]
  402450:	mov	w2, w28
  402454:	bl	40c780 <__fxstatat@plt+0xa640>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	strb	w0, [x19, #89]
  402460:	b	402230 <__fxstatat@plt+0xf0>
  402464:	ldr	x28, [x25, #1440]
  402468:	mov	x0, #0x10                  	// #16
  40246c:	bl	40c528 <__fxstatat@plt+0xa3e8>
  402470:	ldr	x1, [x19, #56]
  402474:	str	x0, [x19, #56]
  402478:	stp	x28, x1, [x0]
  40247c:	b	402230 <__fxstatat@plt+0xf0>
  402480:	ldr	x28, [x25, #1440]
  402484:	mov	x0, #0x10                  	// #16
  402488:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40248c:	ldr	x1, [x19, #64]
  402490:	str	x0, [x19, #64]
  402494:	stp	x28, x1, [x0]
  402498:	b	402230 <__fxstatat@plt+0xf0>
  40249c:	mov	x0, #0x100000              	// #1048576
  4024a0:	str	wzr, [x19, #36]
  4024a4:	str	x0, [x19, #40]
  4024a8:	b	402230 <__fxstatat@plt+0xf0>
  4024ac:	mov	x0, #0x400                 	// #1024
  4024b0:	str	wzr, [x19, #36]
  4024b4:	str	x0, [x19, #40]
  4024b8:	b	402230 <__fxstatat@plt+0xf0>
  4024bc:	mov	w1, #0xb0                  	// #176
  4024c0:	mov	x0, #0x1                   	// #1
  4024c4:	str	w1, [x19, #36]
  4024c8:	str	x0, [x19, #40]
  4024cc:	b	402230 <__fxstatat@plt+0xf0>
  4024d0:	ldr	w0, [x19, #36]
  4024d4:	cmn	w0, #0x1
  4024d8:	b.eq	4026a0 <__fxstatat@plt+0x560>  // b.none
  4024dc:	ldr	w0, [x19, #32]
  4024e0:	cmp	w0, #0x1
  4024e4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4024e8:	b.ne	402668 <__fxstatat@plt+0x528>  // b.any
  4024ec:	ldr	x23, [x19, #56]
  4024f0:	mov	w25, #0x0                   	// #0
  4024f4:	cbz	x23, 402568 <__fxstatat@plt+0x428>
  4024f8:	adrp	x24, 410000 <__fxstatat@plt+0xdec0>
  4024fc:	add	x24, x24, #0xa88
  402500:	ldr	x27, [x19, #64]
  402504:	cbz	x27, 40255c <__fxstatat@plt+0x41c>
  402508:	ldr	x21, [x23]
  40250c:	b	402518 <__fxstatat@plt+0x3d8>
  402510:	ldr	x27, [x27, #8]
  402514:	cbz	x27, 40255c <__fxstatat@plt+0x41c>
  402518:	ldr	x1, [x27]
  40251c:	mov	x0, x21
  402520:	bl	401f20 <strcmp@plt>
  402524:	cbnz	w0, 402510 <__fxstatat@plt+0x3d0>
  402528:	mov	x1, x24
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, #0x0                   	// #0
  402534:	bl	402060 <dcgettext@plt>
  402538:	mov	x21, x0
  40253c:	mov	w25, #0x1                   	// #1
  402540:	ldr	x0, [x23]
  402544:	bl	40b668 <__fxstatat@plt+0x9528>
  402548:	mov	x3, x0
  40254c:	mov	x2, x21
  402550:	mov	w1, #0x0                   	// #0
  402554:	mov	w0, #0x0                   	// #0
  402558:	bl	401c70 <error@plt>
  40255c:	ldr	x23, [x23, #8]
  402560:	cbnz	x23, 402500 <__fxstatat@plt+0x3c0>
  402564:	cbnz	w25, 40267c <__fxstatat@plt+0x53c>
  402568:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40256c:	ldr	w0, [x0, #1448]
  402570:	cmp	w0, w20
  402574:	b.ge	4026cc <__fxstatat@plt+0x58c>  // b.tcont
  402578:	sub	w0, w20, w0
  40257c:	sbfiz	x0, x0, #7, #32
  402580:	bl	40c528 <__fxstatat@plt+0xa3e8>
  402584:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  402588:	str	x0, [sp, #152]
  40258c:	ldr	w1, [x1, #1448]
  402590:	cmp	w20, w1
  402594:	b.le	4026cc <__fxstatat@plt+0x58c>
  402598:	sxtw	x27, w1
  40259c:	mvn	w21, w1
  4025a0:	add	w21, w21, w20
  4025a4:	add	x28, x27, #0x1
  4025a8:	adrp	x24, 411000 <__fxstatat@plt+0xeec0>
  4025ac:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4025b0:	add	x21, x21, x28
  4025b4:	add	x23, x0, #0x5a8
  4025b8:	add	x24, x24, #0xc78
  4025bc:	b	402608 <__fxstatat@plt+0x4c8>
  4025c0:	ldr	w0, [x23]
  4025c4:	ldr	x1, [sp, #152]
  4025c8:	sub	w0, w27, w0
  4025cc:	sbfiz	x0, x0, #7, #32
  4025d0:	add	x0, x1, x0
  4025d4:	ldr	w0, [x0, #16]
  4025d8:	and	w0, w0, #0xf000
  4025dc:	cmp	w0, #0x1, lsl #12
  4025e0:	b.eq	4025f8 <__fxstatat@plt+0x4b8>  // b.none
  4025e4:	ldr	x0, [x22, x27, lsl #3]
  4025e8:	mov	w1, #0x100                 	// #256
  4025ec:	bl	401d70 <open@plt>
  4025f0:	tbnz	w0, #31, 4025f8 <__fxstatat@plt+0x4b8>
  4025f4:	bl	401e50 <close@plt>
  4025f8:	cmp	x21, x28
  4025fc:	mov	x27, x28
  402600:	b.eq	4026cc <__fxstatat@plt+0x58c>  // b.none
  402604:	add	x28, x28, #0x1
  402608:	ldr	w2, [x23]
  40260c:	mov	w0, #0x0                   	// #0
  402610:	ldr	x1, [x22, x27, lsl #3]
  402614:	sub	w2, w27, w2
  402618:	ldr	x3, [sp, #152]
  40261c:	sbfiz	x2, x2, #7, #32
  402620:	add	x2, x3, x2
  402624:	bl	402110 <__xstat@plt>
  402628:	cbz	w0, 4025c0 <__fxstatat@plt+0x480>
  40262c:	bl	4020e0 <__errno_location@plt>
  402630:	ldr	w25, [x0]
  402634:	ldr	x2, [x22, x27, lsl #3]
  402638:	mov	w1, #0x3                   	// #3
  40263c:	mov	w0, #0x0                   	// #0
  402640:	bl	40ad60 <__fxstatat@plt+0x8c20>
  402644:	mov	x3, x0
  402648:	mov	x2, x24
  40264c:	mov	w0, #0x0                   	// #0
  402650:	mov	w1, w25
  402654:	bl	401c70 <error@plt>
  402658:	mov	w0, #0x1                   	// #1
  40265c:	str	xzr, [x22, x27, lsl #3]
  402660:	str	w0, [x19, #72]
  402664:	b	4025f8 <__fxstatat@plt+0x4b8>
  402668:	ldr	w0, [x19, #36]
  40266c:	tbz	w0, #4, 402f0c <__fxstatat@plt+0xdcc>
  402670:	mov	w0, #0x2                   	// #2
  402674:	str	w0, [x19, #32]
  402678:	b	4024ec <__fxstatat@plt+0x3ac>
  40267c:	mov	w0, #0x1                   	// #1
  402680:	ldp	x29, x30, [sp, #16]
  402684:	ldp	x19, x20, [sp, #32]
  402688:	ldp	x21, x22, [sp, #48]
  40268c:	ldp	x23, x24, [sp, #64]
  402690:	ldp	x25, x26, [sp, #80]
  402694:	ldp	x27, x28, [sp, #96]
  402698:	add	sp, sp, #0x170
  40269c:	ret
  4026a0:	cbz	w27, 4032b8 <__fxstatat@plt+0x1178>
  4026a4:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  4026a8:	add	x0, x0, #0xa68
  4026ac:	str	wzr, [x19, #36]
  4026b0:	bl	402100 <getenv@plt>
  4026b4:	cmp	x0, #0x0
  4026b8:	mov	x1, #0x200                 	// #512
  4026bc:	mov	x0, #0x400                 	// #1024
  4026c0:	csel	x1, x1, x0, ne  // ne = any
  4026c4:	str	x1, [x19, #40]
  4026c8:	b	4024dc <__fxstatat@plt+0x39c>
  4026cc:	ldr	x0, [x19, #56]
  4026d0:	cbz	x0, 4029b8 <__fxstatat@plt+0x878>
  4026d4:	mov	w0, #0x1                   	// #1
  4026d8:	and	w0, w0, #0x1
  4026dc:	bl	40d2c0 <__fxstatat@plt+0xb180>
  4026e0:	str	x0, [x19, #160]
  4026e4:	cbz	x0, 4031ec <__fxstatat@plt+0x10ac>
  4026e8:	ldrb	w0, [x19, #153]
  4026ec:	cbnz	w0, 402f38 <__fxstatat@plt+0xdf8>
  4026f0:	ldr	w21, [x19, #32]
  4026f4:	cmp	w21, #0x2
  4026f8:	b.eq	403338 <__fxstatat@plt+0x11f8>  // b.none
  4026fc:	b.gt	402a20 <__fxstatat@plt+0x8e0>
  402700:	cbnz	w21, 4029dc <__fxstatat@plt+0x89c>
  402704:	mov	w0, #0x0                   	// #0
  402708:	bl	403780 <__fxstatat@plt+0x1640>
  40270c:	ldrb	w0, [x19, #152]
  402710:	cbnz	w0, 4032ec <__fxstatat@plt+0x11ac>
  402714:	mov	w0, #0x2                   	// #2
  402718:	bl	403780 <__fxstatat@plt+0x1640>
  40271c:	mov	w0, #0x3                   	// #3
  402720:	bl	403780 <__fxstatat@plt+0x1640>
  402724:	mov	w0, #0x4                   	// #4
  402728:	bl	403780 <__fxstatat@plt+0x1640>
  40272c:	mov	w0, #0x5                   	// #5
  402730:	bl	403780 <__fxstatat@plt+0x1640>
  402734:	mov	w0, #0xa                   	// #10
  402738:	bl	403780 <__fxstatat@plt+0x1640>
  40273c:	bl	403818 <__fxstatat@plt+0x16d8>
  402740:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  402744:	ldr	w1, [x0, #1448]
  402748:	cmp	w1, w20
  40274c:	b.ge	402f1c <__fxstatat@plt+0xddc>  // b.tcont
  402750:	sxtw	x0, w1
  402754:	mvn	w1, w1
  402758:	add	w20, w1, w20
  40275c:	add	x1, x0, #0x1
  402760:	str	x1, [sp, #144]
  402764:	add	x1, x20, x1
  402768:	str	x1, [sp, #160]
  40276c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  402770:	add	x1, x1, #0xc78
  402774:	str	x1, [sp, #200]
  402778:	mov	w1, #0x1                   	// #1
  40277c:	strb	w1, [x19, #50]
  402780:	ldr	x2, [x22, x0, lsl #3]
  402784:	str	x2, [sp, #128]
  402788:	mov	x20, x2
  40278c:	cbz	x2, 402b38 <__fxstatat@plt+0x9f8>
  402790:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  402794:	ldr	w24, [x1, #1448]
  402798:	mov	w1, #0xb000                	// #45056
  40279c:	sub	w24, w0, w24
  4027a0:	ldr	x0, [sp, #152]
  4027a4:	sbfiz	x24, x24, #7, #32
  4027a8:	add	x0, x0, x24
  4027ac:	str	x0, [sp, #120]
  4027b0:	ldr	w0, [x0, #16]
  4027b4:	and	w0, w0, w1
  4027b8:	cmp	w0, #0x2, lsl #12
  4027bc:	b.ne	402908 <__fxstatat@plt+0x7c8>  // b.any
  4027c0:	mov	x0, x2
  4027c4:	bl	401ec0 <canonicalize_file_name@plt>
  4027c8:	str	x0, [sp, #192]
  4027cc:	mov	x1, x0
  4027d0:	cbz	x0, 402ee4 <__fxstatat@plt+0xda4>
  4027d4:	ldrb	w0, [x0]
  4027d8:	cmp	w0, #0x2f
  4027dc:	csel	x26, x20, x1, ne  // ne = any
  4027e0:	ldr	x21, [x19, #160]
  4027e4:	cbz	x21, 403490 <__fxstatat@plt+0x1350>
  4027e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4027ec:	mov	w25, #0x0                   	// #0
  4027f0:	str	wzr, [sp, #112]
  4027f4:	str	x0, [sp, #136]
  4027f8:	str	xzr, [sp, #176]
  4027fc:	nop
  402800:	ldr	x23, [x21]
  402804:	mov	x0, x23
  402808:	bl	401ec0 <canonicalize_file_name@plt>
  40280c:	mov	x20, x0
  402810:	cbz	x0, 402820 <__fxstatat@plt+0x6e0>
  402814:	ldrb	w0, [x0]
  402818:	cmp	w0, #0x2f
  40281c:	csel	x23, x23, x20, ne  // ne = any
  402820:	mov	x1, x23
  402824:	mov	x0, x26
  402828:	bl	401f20 <strcmp@plt>
  40282c:	cbnz	w0, 4028e4 <__fxstatat@plt+0x7a4>
  402830:	ldr	x25, [x19, #160]
  402834:	mov	x24, #0x0                   	// #0
  402838:	ldr	x28, [x21, #8]
  40283c:	cbz	x25, 402b64 <__fxstatat@plt+0xa24>
  402840:	ldr	x0, [x25, #8]
  402844:	mov	x1, x28
  402848:	bl	401f20 <strcmp@plt>
  40284c:	cmp	w0, #0x0
  402850:	csel	x24, x24, x25, ne  // ne = any
  402854:	ldr	x25, [x25, #48]
  402858:	cbnz	x25, 402840 <__fxstatat@plt+0x700>
  40285c:	cbz	x24, 402b64 <__fxstatat@plt+0xa24>
  402860:	ldr	x0, [x24]
  402864:	bl	401ec0 <canonicalize_file_name@plt>
  402868:	mov	x27, x0
  40286c:	cbz	x0, 40287c <__fxstatat@plt+0x73c>
  402870:	ldrb	w0, [x0]
  402874:	cmp	w0, #0x2f
  402878:	b.eq	402894 <__fxstatat@plt+0x754>  // b.none
  40287c:	mov	x0, x27
  402880:	bl	401f60 <free@plt>
  402884:	ldr	x0, [x24]
  402888:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40288c:	mov	x27, x0
  402890:	cbz	x0, 402b60 <__fxstatat@plt+0xa20>
  402894:	mov	x1, x23
  402898:	mov	x0, x27
  40289c:	bl	401f20 <strcmp@plt>
  4028a0:	cbnz	w0, 402b58 <__fxstatat@plt+0xa18>
  4028a4:	ldr	x28, [x21, #8]
  4028a8:	mov	x0, x28
  4028ac:	bl	401c30 <strlen@plt>
  4028b0:	mov	x4, x0
  4028b4:	ldr	w0, [sp, #112]
  4028b8:	eor	w23, w0, #0x1
  4028bc:	ldr	x0, [sp, #136]
  4028c0:	and	w23, w23, #0xff
  4028c4:	cmp	x0, x4
  4028c8:	cset	w5, hi  // hi = pmore
  4028cc:	orr	w25, w23, w5
  4028d0:	cbnz	w25, 402b6c <__fxstatat@plt+0xa2c>
  4028d4:	mov	w0, #0x1                   	// #1
  4028d8:	str	w0, [sp, #112]
  4028dc:	mov	x0, x27
  4028e0:	bl	401f60 <free@plt>
  4028e4:	mov	x0, x20
  4028e8:	bl	401f60 <free@plt>
  4028ec:	ldr	x21, [x21, #48]
  4028f0:	cbnz	x21, 402800 <__fxstatat@plt+0x6c0>
  4028f4:	ldr	x0, [sp, #192]
  4028f8:	bl	401f60 <free@plt>
  4028fc:	ldr	x0, [sp, #176]
  402900:	cbnz	x0, 402e84 <__fxstatat@plt+0xd44>
  402904:	cbnz	w25, 403430 <__fxstatat@plt+0x12f0>
  402908:	ldr	x0, [sp, #128]
  40290c:	bl	401ec0 <canonicalize_file_name@plt>
  402910:	mov	x23, x0
  402914:	ldr	x26, [x19, #160]
  402918:	cbz	x0, 402928 <__fxstatat@plt+0x7e8>
  40291c:	ldrb	w1, [x0]
  402920:	cmp	w1, #0x2f
  402924:	b.eq	402d80 <__fxstatat@plt+0xc40>  // b.none
  402928:	mov	x0, x23
  40292c:	bl	401f60 <free@plt>
  402930:	cbz	x26, 402af4 <__fxstatat@plt+0x9b4>
  402934:	mov	x20, #0x0                   	// #0
  402938:	b	402944 <__fxstatat@plt+0x804>
  40293c:	ldr	x26, [x26, #48]
  402940:	cbz	x26, 402bdc <__fxstatat@plt+0xa9c>
  402944:	ldr	x0, [x26, #32]
  402948:	cmn	x0, #0x1
  40294c:	b.eq	402bbc <__fxstatat@plt+0xa7c>  // b.none
  402950:	ldr	x1, [sp, #120]
  402954:	ldr	x1, [x1]
  402958:	cmp	x1, x0
  40295c:	b.ne	40293c <__fxstatat@plt+0x7fc>  // b.any
  402960:	ldr	x0, [x26, #24]
  402964:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  402968:	add	x1, x1, #0xbb0
  40296c:	bl	401f20 <strcmp@plt>
  402970:	cbz	w0, 40293c <__fxstatat@plt+0x7fc>
  402974:	cbz	x20, 402988 <__fxstatat@plt+0x848>
  402978:	ldrb	w0, [x20, #40]
  40297c:	tbnz	w0, #0, 402988 <__fxstatat@plt+0x848>
  402980:	ldrb	w0, [x26, #40]
  402984:	tbnz	w0, #0, 40293c <__fxstatat@plt+0x7fc>
  402988:	ldr	x1, [x26, #8]
  40298c:	add	x2, sp, #0xf0
  402990:	mov	w0, #0x0                   	// #0
  402994:	bl	402110 <__xstat@plt>
  402998:	cbnz	w0, 4029ac <__fxstatat@plt+0x86c>
  40299c:	ldr	x0, [x26, #32]
  4029a0:	ldr	x1, [sp, #240]
  4029a4:	cmp	x1, x0
  4029a8:	b.eq	403300 <__fxstatat@plt+0x11c0>  // b.none
  4029ac:	mov	x0, #0xfffffffffffffffe    	// #-2
  4029b0:	str	x0, [x26, #32]
  4029b4:	b	40293c <__fxstatat@plt+0x7fc>
  4029b8:	ldr	x0, [x19, #64]
  4029bc:	cbnz	x0, 4026d4 <__fxstatat@plt+0x594>
  4029c0:	ldrb	w0, [x19, #152]
  4029c4:	cbnz	w0, 4026d4 <__fxstatat@plt+0x594>
  4029c8:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4029cc:	ldrb	w0, [x0, #804]
  4029d0:	cbnz	w0, 4026d4 <__fxstatat@plt+0x594>
  4029d4:	ldrb	w0, [x19, #48]
  4029d8:	b	4026d8 <__fxstatat@plt+0x598>
  4029dc:	cmp	w21, #0x1
  4029e0:	b.ne	4034b0 <__fxstatat@plt+0x1370>  // b.any
  4029e4:	mov	w0, #0x0                   	// #0
  4029e8:	bl	403780 <__fxstatat@plt+0x1640>
  4029ec:	ldrb	w0, [x19, #152]
  4029f0:	cbnz	w0, 4032e0 <__fxstatat@plt+0x11a0>
  4029f4:	mov	w0, #0x6                   	// #6
  4029f8:	bl	403780 <__fxstatat@plt+0x1640>
  4029fc:	mov	w0, #0x7                   	// #7
  402a00:	bl	403780 <__fxstatat@plt+0x1640>
  402a04:	mov	w0, #0x8                   	// #8
  402a08:	bl	403780 <__fxstatat@plt+0x1640>
  402a0c:	mov	w0, #0x9                   	// #9
  402a10:	bl	403780 <__fxstatat@plt+0x1640>
  402a14:	mov	w0, #0xa                   	// #10
  402a18:	bl	403780 <__fxstatat@plt+0x1640>
  402a1c:	b	40273c <__fxstatat@plt+0x5fc>
  402a20:	cmp	w21, #0x3
  402a24:	b.ne	402ac8 <__fxstatat@plt+0x988>  // b.any
  402a28:	mov	w0, #0x0                   	// #0
  402a2c:	bl	403780 <__fxstatat@plt+0x1640>
  402a30:	ldrb	w0, [x19, #152]
  402a34:	cbnz	w0, 4032d4 <__fxstatat@plt+0x1194>
  402a38:	mov	w0, #0x2                   	// #2
  402a3c:	bl	403780 <__fxstatat@plt+0x1640>
  402a40:	mov	w0, #0x3                   	// #3
  402a44:	bl	403780 <__fxstatat@plt+0x1640>
  402a48:	mov	w0, #0x4                   	// #4
  402a4c:	bl	403780 <__fxstatat@plt+0x1640>
  402a50:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  402a54:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  402a58:	ldr	x2, [x0, #1480]
  402a5c:	ldr	x0, [x19, #8]
  402a60:	add	x2, x2, #0x1
  402a64:	str	x2, [x1, #1480]
  402a68:	cmp	xzr, x2, lsr #61
  402a6c:	lsl	x1, x2, #3
  402a70:	cset	x3, ne  // ne = any
  402a74:	tbnz	x2, #60, 4034a8 <__fxstatat@plt+0x1368>
  402a78:	cbnz	x3, 4034a8 <__fxstatat@plt+0x1368>
  402a7c:	bl	40c558 <__fxstatat@plt+0xa418>
  402a80:	str	x0, [x19, #8]
  402a84:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  402a88:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  402a8c:	add	x2, x2, #0xb00
  402a90:	ldr	x3, [x1, #1480]
  402a94:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  402a98:	add	x1, x1, #0x2c8
  402a9c:	add	x5, x1, #0xf0
  402aa0:	add	x3, x0, x3, lsl #3
  402aa4:	ldrb	w4, [x1, #284]
  402aa8:	stur	x5, [x3, #-8]
  402aac:	str	x2, [x1, #264]
  402ab0:	cbnz	w4, 4034ac <__fxstatat@plt+0x136c>
  402ab4:	mov	w2, #0x1                   	// #1
  402ab8:	strb	w2, [x1, #284]
  402abc:	mov	w0, #0xa                   	// #10
  402ac0:	bl	403780 <__fxstatat@plt+0x1640>
  402ac4:	b	40273c <__fxstatat@plt+0x5fc>
  402ac8:	cmp	w21, #0x4
  402acc:	b.ne	4034b0 <__fxstatat@plt+0x1370>  // b.any
  402ad0:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  402ad4:	ldr	x0, [x0, #1480]
  402ad8:	cbnz	x0, 40273c <__fxstatat@plt+0x5fc>
  402adc:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  402ae0:	add	x0, x0, #0xb10
  402ae4:	bl	404808 <__fxstatat@plt+0x26c8>
  402ae8:	b	40273c <__fxstatat@plt+0x5fc>
  402aec:	mov	x0, x23
  402af0:	bl	401f60 <free@plt>
  402af4:	ldp	x1, x21, [sp, #120]
  402af8:	mov	x0, x21
  402afc:	bl	404c30 <__fxstatat@plt+0x2af0>
  402b00:	mov	x20, x0
  402b04:	cbz	x0, 402b38 <__fxstatat@plt+0x9f8>
  402b08:	mov	x1, x0
  402b0c:	mov	x2, x21
  402b10:	strb	wzr, [sp]
  402b14:	mov	x7, #0x0                   	// #0
  402b18:	mov	w6, #0x0                   	// #0
  402b1c:	mov	w5, #0x0                   	// #0
  402b20:	mov	x4, #0x0                   	// #0
  402b24:	mov	x3, #0x0                   	// #0
  402b28:	mov	x0, #0x0                   	// #0
  402b2c:	bl	403b08 <__fxstatat@plt+0x19c8>
  402b30:	mov	x0, x20
  402b34:	bl	401f60 <free@plt>
  402b38:	ldr	x1, [sp, #144]
  402b3c:	ldr	x0, [sp, #160]
  402b40:	cmp	x0, x1
  402b44:	mov	x0, x1
  402b48:	b.eq	402c28 <__fxstatat@plt+0xae8>  // b.none
  402b4c:	add	x1, x1, #0x1
  402b50:	str	x1, [sp, #144]
  402b54:	b	402780 <__fxstatat@plt+0x640>
  402b58:	mov	w25, #0x1                   	// #1
  402b5c:	b	4028dc <__fxstatat@plt+0x79c>
  402b60:	ldr	x28, [x21, #8]
  402b64:	mov	x27, #0x0                   	// #0
  402b68:	b	4028a8 <__fxstatat@plt+0x768>
  402b6c:	mov	x1, x28
  402b70:	add	x2, sp, #0xf0
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	str	x4, [sp, #168]
  402b7c:	str	w5, [sp, #188]
  402b80:	bl	402110 <__xstat@plt>
  402b84:	ldr	x4, [sp, #168]
  402b88:	cbz	w0, 402ba0 <__fxstatat@plt+0xa60>
  402b8c:	ldr	w5, [sp, #188]
  402b90:	cmp	w23, #0x0
  402b94:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  402b98:	b.eq	402d78 <__fxstatat@plt+0xc38>  // b.none
  402b9c:	mov	w25, #0x0                   	// #0
  402ba0:	cmp	x4, #0x1
  402ba4:	b.eq	402e68 <__fxstatat@plt+0xd28>  // b.none
  402ba8:	str	x4, [sp, #136]
  402bac:	str	x21, [sp, #176]
  402bb0:	str	w25, [sp, #112]
  402bb4:	mov	w25, #0x0                   	// #0
  402bb8:	b	4028dc <__fxstatat@plt+0x79c>
  402bbc:	ldr	x1, [x26, #8]
  402bc0:	add	x2, sp, #0xf0
  402bc4:	mov	w0, #0x0                   	// #0
  402bc8:	bl	402110 <__xstat@plt>
  402bcc:	cbnz	w0, 402c0c <__fxstatat@plt+0xacc>
  402bd0:	ldr	x0, [sp, #240]
  402bd4:	str	x0, [x26, #32]
  402bd8:	b	402950 <__fxstatat@plt+0x810>
  402bdc:	cbz	x20, 402af4 <__fxstatat@plt+0x9b4>
  402be0:	ldrb	w6, [x20, #40]
  402be4:	mov	x7, #0x0                   	// #0
  402be8:	strb	wzr, [sp]
  402bec:	ldr	x3, [sp, #128]
  402bf0:	and	x5, x6, #0x1
  402bf4:	ldp	x0, x1, [x20]
  402bf8:	ubfx	x6, x6, #1, #1
  402bfc:	ldr	x4, [x20, #24]
  402c00:	mov	x2, x3
  402c04:	bl	403b08 <__fxstatat@plt+0x19c8>
  402c08:	b	402b38 <__fxstatat@plt+0x9f8>
  402c0c:	bl	4020e0 <__errno_location@plt>
  402c10:	ldr	w21, [x0]
  402c14:	cmp	w21, #0x5
  402c18:	b.eq	403308 <__fxstatat@plt+0x11c8>  // b.none
  402c1c:	mov	x0, #0xfffffffffffffffe    	// #-2
  402c20:	str	x0, [x26, #32]
  402c24:	b	402950 <__fxstatat@plt+0x810>
  402c28:	ldrb	w0, [x19, #88]
  402c2c:	cbz	w0, 402eb8 <__fxstatat@plt+0xd78>
  402c30:	ldrb	w0, [x19, #89]
  402c34:	cbnz	w0, 40327c <__fxstatat@plt+0x113c>
  402c38:	ldr	x0, [x19, #16]
  402c3c:	cbz	x0, 402d60 <__fxstatat@plt+0xc20>
  402c40:	adrp	x23, 425000 <__fxstatat@plt+0x22ec0>
  402c44:	add	x23, x23, #0x5b0
  402c48:	mov	x25, #0x0                   	// #0
  402c4c:	mov	w26, #0x20                  	// #32
  402c50:	mov	w27, #0xa                   	// #10
  402c54:	nop
  402c58:	ldr	x1, [x19]
  402c5c:	cbz	x1, 402d34 <__fxstatat@plt+0xbf4>
  402c60:	ldr	x0, [x19, #24]
  402c64:	lsl	x24, x25, #3
  402c68:	mov	x20, #0x0                   	// #0
  402c6c:	ldr	x0, [x0, x24]
  402c70:	ldr	x21, [x0]
  402c74:	nop
  402c78:	sub	x1, x1, #0x1
  402c7c:	ldr	x2, [x19, #8]
  402c80:	cmp	x20, x1
  402c84:	cset	w3, eq  // eq = none
  402c88:	mov	x0, x21
  402c8c:	add	x1, sp, #0xf0
  402c90:	lsl	x22, x20, #3
  402c94:	ldr	x4, [x2, x20, lsl #3]
  402c98:	lsl	w3, w3, #3
  402c9c:	ldr	w2, [x4, #40]
  402ca0:	ldr	x4, [x4, #32]
  402ca4:	str	x4, [sp, #240]
  402ca8:	bl	407fe8 <__fxstatat@plt+0x5ea8>
  402cac:	mov	x21, x0
  402cb0:	cbz	x0, 402d08 <__fxstatat@plt+0xbc8>
  402cb4:	ldr	x1, [x23]
  402cb8:	add	x20, x20, #0x1
  402cbc:	bl	402080 <fputs_unlocked@plt>
  402cc0:	mov	x0, x21
  402cc4:	bl	401f60 <free@plt>
  402cc8:	ldr	x1, [x19]
  402ccc:	cmp	x20, x1
  402cd0:	b.cs	402d34 <__fxstatat@plt+0xbf4>  // b.hs, b.nlast
  402cd4:	ldr	x0, [x19, #24]
  402cd8:	ldr	x0, [x0, x24]
  402cdc:	add	x22, x0, x22
  402ce0:	ldr	x21, [x22, #8]
  402ce4:	cbz	x20, 402c78 <__fxstatat@plt+0xb38>
  402ce8:	ldr	x0, [x23]
  402cec:	ldp	x2, x3, [x0, #40]
  402cf0:	cmp	x2, x3
  402cf4:	b.cs	402d68 <__fxstatat@plt+0xc28>  // b.hs, b.nlast
  402cf8:	add	x3, x2, #0x1
  402cfc:	str	x3, [x0, #40]
  402d00:	strb	w26, [x2]
  402d04:	b	402c78 <__fxstatat@plt+0xb38>
  402d08:	ldr	x0, [x19, #24]
  402d0c:	ldr	x1, [x23]
  402d10:	ldr	x0, [x0, x24]
  402d14:	ldr	x0, [x0, x20, lsl #3]
  402d18:	add	x20, x20, #0x1
  402d1c:	bl	402080 <fputs_unlocked@plt>
  402d20:	mov	x0, x21
  402d24:	bl	401f60 <free@plt>
  402d28:	ldr	x1, [x19]
  402d2c:	cmp	x20, x1
  402d30:	b.cc	402cd4 <__fxstatat@plt+0xb94>  // b.lo, b.ul, b.last
  402d34:	ldr	x0, [x23]
  402d38:	ldp	x1, x2, [x0, #40]
  402d3c:	cmp	x1, x2
  402d40:	b.cs	402eec <__fxstatat@plt+0xdac>  // b.hs, b.nlast
  402d44:	add	x2, x1, #0x1
  402d48:	str	x2, [x0, #40]
  402d4c:	ldr	x0, [x19, #16]
  402d50:	strb	w27, [x1]
  402d54:	add	x25, x25, #0x1
  402d58:	cmp	x25, x0
  402d5c:	b.cc	402c58 <__fxstatat@plt+0xb18>  // b.lo, b.ul, b.last
  402d60:	ldr	w0, [x19, #72]
  402d64:	b	402680 <__fxstatat@plt+0x540>
  402d68:	mov	w1, #0x20                  	// #32
  402d6c:	bl	401eb0 <__overflow@plt>
  402d70:	ldr	x1, [x19]
  402d74:	b	402c78 <__fxstatat@plt+0xb38>
  402d78:	ldr	w25, [sp, #112]
  402d7c:	b	402bb0 <__fxstatat@plt+0xa70>
  402d80:	bl	401c30 <strlen@plt>
  402d84:	mov	x24, x0
  402d88:	cbz	x26, 402aec <__fxstatat@plt+0x9ac>
  402d8c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  402d90:	mov	x25, x26
  402d94:	add	x21, x1, #0xbb0
  402d98:	mov	x28, #0x0                   	// #0
  402d9c:	mov	x20, #0x0                   	// #0
  402da0:	ldr	x0, [x25, #24]
  402da4:	mov	x1, x21
  402da8:	bl	401f20 <strcmp@plt>
  402dac:	cbz	w0, 402e08 <__fxstatat@plt+0xcc8>
  402db0:	cbz	x20, 402dc4 <__fxstatat@plt+0xc84>
  402db4:	ldrb	w0, [x20, #40]
  402db8:	tbnz	w0, #0, 402dc4 <__fxstatat@plt+0xc84>
  402dbc:	ldrb	w0, [x25, #40]
  402dc0:	tbnz	w0, #0, 402e08 <__fxstatat@plt+0xcc8>
  402dc4:	ldr	x1, [x25, #8]
  402dc8:	str	x1, [sp, #112]
  402dcc:	mov	x0, x1
  402dd0:	bl	401c30 <strlen@plt>
  402dd4:	cmp	x0, x28
  402dd8:	mov	x27, x0
  402ddc:	ccmp	x24, x0, #0x0, cs  // cs = hs, nlast
  402de0:	b.cc	402e08 <__fxstatat@plt+0xcc8>  // b.lo, b.ul, b.last
  402de4:	cmp	x0, #0x1
  402de8:	b.eq	4031e0 <__fxstatat@plt+0x10a0>  // b.none
  402dec:	cmp	x24, x0
  402df0:	ldr	x1, [sp, #112]
  402df4:	b.eq	402e48 <__fxstatat@plt+0xd08>  // b.none
  402df8:	ldrb	w0, [x23, x0]
  402dfc:	cmp	w0, #0x2f
  402e00:	b.eq	402e48 <__fxstatat@plt+0xd08>  // b.none
  402e04:	nop
  402e08:	ldr	x25, [x25, #48]
  402e0c:	cbnz	x25, 402da0 <__fxstatat@plt+0xc60>
  402e10:	mov	x0, x23
  402e14:	bl	401f60 <free@plt>
  402e18:	cbz	x20, 402934 <__fxstatat@plt+0x7f4>
  402e1c:	ldr	x1, [x20, #8]
  402e20:	add	x2, sp, #0xf0
  402e24:	mov	w0, #0x0                   	// #0
  402e28:	bl	402110 <__xstat@plt>
  402e2c:	cbnz	w0, 402934 <__fxstatat@plt+0x7f4>
  402e30:	ldr	x0, [sp, #120]
  402e34:	ldr	x1, [sp, #240]
  402e38:	ldr	x0, [x0]
  402e3c:	cmp	x1, x0
  402e40:	b.ne	402934 <__fxstatat@plt+0x7f4>  // b.any
  402e44:	b	402be0 <__fxstatat@plt+0xaa0>
  402e48:	mov	x0, x1
  402e4c:	mov	x2, x27
  402e50:	mov	x1, x23
  402e54:	bl	401d90 <strncmp@plt>
  402e58:	cmp	w0, #0x0
  402e5c:	csel	x28, x28, x27, ne  // ne = any
  402e60:	csel	x20, x20, x25, ne  // ne = any
  402e64:	b	402e08 <__fxstatat@plt+0xcc8>
  402e68:	mov	x0, x27
  402e6c:	str	x21, [sp, #176]
  402e70:	bl	401f60 <free@plt>
  402e74:	mov	x0, x20
  402e78:	bl	401f60 <free@plt>
  402e7c:	ldr	x0, [sp, #192]
  402e80:	bl	401f60 <free@plt>
  402e84:	ldr	x4, [sp, #176]
  402e88:	mov	x7, #0x0                   	// #0
  402e8c:	ldr	x2, [sp, #128]
  402e90:	mov	x3, #0x0                   	// #0
  402e94:	ldrb	w6, [x4, #40]
  402e98:	strb	wzr, [sp]
  402e9c:	and	x5, x6, #0x1
  402ea0:	ldr	x0, [x4]
  402ea4:	ubfx	x6, x6, #1, #1
  402ea8:	ldr	x1, [x4, #8]
  402eac:	ldr	x4, [x4, #24]
  402eb0:	bl	403b08 <__fxstatat@plt+0x19c8>
  402eb4:	b	402b38 <__fxstatat@plt+0x9f8>
  402eb8:	ldr	w0, [x19, #72]
  402ebc:	cbnz	w0, 402d60 <__fxstatat@plt+0xc20>
  402ec0:	mov	w2, #0x5                   	// #5
  402ec4:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  402ec8:	mov	x0, #0x0                   	// #0
  402ecc:	add	x1, x1, #0xbb8
  402ed0:	bl	402060 <dcgettext@plt>
  402ed4:	mov	x2, x0
  402ed8:	mov	w1, #0x0                   	// #0
  402edc:	mov	w0, #0x1                   	// #1
  402ee0:	bl	401c70 <error@plt>
  402ee4:	ldr	x26, [sp, #128]
  402ee8:	b	4027e0 <__fxstatat@plt+0x6a0>
  402eec:	mov	w1, #0xa                   	// #10
  402ef0:	bl	401eb0 <__overflow@plt>
  402ef4:	ldr	x0, [x19, #16]
  402ef8:	add	x25, x25, #0x1
  402efc:	cmp	x25, x0
  402f00:	b.cc	402c58 <__fxstatat@plt+0xb18>  // b.lo, b.ul, b.last
  402f04:	ldr	w0, [x19, #72]
  402f08:	b	402680 <__fxstatat@plt+0x540>
  402f0c:	cbz	w27, 4024ec <__fxstatat@plt+0x3ac>
  402f10:	mov	w0, #0x3                   	// #3
  402f14:	str	w0, [x19, #32]
  402f18:	b	4024ec <__fxstatat@plt+0x3ac>
  402f1c:	ldrb	w24, [x19, #49]
  402f20:	mov	w0, #0x0                   	// #0
  402f24:	ldr	x23, [x19, #160]
  402f28:	cbz	x23, 402f40 <__fxstatat@plt+0xe00>
  402f2c:	add	w0, w0, #0x1
  402f30:	ldr	x23, [x23, #48]
  402f34:	b	402f28 <__fxstatat@plt+0xde8>
  402f38:	bl	401f70 <sync@plt>
  402f3c:	b	4026f0 <__fxstatat@plt+0x5b0>
  402f40:	sxtw	x0, w0
  402f44:	adrp	x4, 403000 <__fxstatat@plt+0xec0>
  402f48:	adrp	x3, 403000 <__fxstatat@plt+0xec0>
  402f4c:	add	x4, x4, #0x698
  402f50:	add	x3, x3, #0x680
  402f54:	adrp	x2, 403000 <__fxstatat@plt+0xec0>
  402f58:	mov	x1, #0x0                   	// #0
  402f5c:	add	x2, x2, #0x670
  402f60:	bl	406050 <__fxstatat@plt+0x3f10>
  402f64:	str	x0, [x19, #80]
  402f68:	cbz	x0, 4034a8 <__fxstatat@plt+0x1368>
  402f6c:	ldr	x22, [x19, #160]
  402f70:	cbz	x22, 40300c <__fxstatat@plt+0xecc>
  402f74:	mov	x21, x22
  402f78:	mov	x22, #0x0                   	// #0
  402f7c:	nop
  402f80:	ldrb	w0, [x21, #40]
  402f84:	tbz	w0, #1, 402f90 <__fxstatat@plt+0xe50>
  402f88:	ldrb	w1, [x19, #48]
  402f8c:	cbnz	w1, 402fd0 <__fxstatat@plt+0xe90>
  402f90:	tbz	w0, #0, 402fa4 <__fxstatat@plt+0xe64>
  402f94:	ldrb	w0, [x19, #49]
  402f98:	cbnz	w0, 402fa4 <__fxstatat@plt+0xe64>
  402f9c:	ldrb	w0, [x19, #50]
  402fa0:	cbz	w0, 402fd0 <__fxstatat@plt+0xe90>
  402fa4:	ldr	x20, [x19, #56]
  402fa8:	ldr	x25, [x21, #24]
  402fac:	cbz	x20, 40307c <__fxstatat@plt+0xf3c>
  402fb0:	cbz	x25, 4030a8 <__fxstatat@plt+0xf68>
  402fb4:	nop
  402fb8:	ldr	x1, [x20]
  402fbc:	mov	x0, x25
  402fc0:	bl	401f20 <strcmp@plt>
  402fc4:	cbz	w0, 4031d4 <__fxstatat@plt+0x1094>
  402fc8:	ldr	x20, [x20, #8]
  402fcc:	cbnz	x20, 402fb8 <__fxstatat@plt+0xe78>
  402fd0:	ldr	x0, [x21, #32]
  402fd4:	str	x0, [sp, #240]
  402fd8:	mov	x0, #0x18                  	// #24
  402fdc:	bl	40c528 <__fxstatat@plt+0xa3e8>
  402fe0:	mov	x20, x0
  402fe4:	mov	x1, x0
  402fe8:	ldr	x0, [x19, #80]
  402fec:	ldr	x2, [sp, #240]
  402ff0:	stp	x2, x21, [x20]
  402ff4:	str	x22, [x20, #16]
  402ff8:	bl	406828 <__fxstatat@plt+0x46e8>
  402ffc:	cbz	x0, 4034a8 <__fxstatat@plt+0x1368>
  403000:	ldr	x21, [x21, #48]
  403004:	mov	x22, x20
  403008:	cbnz	x21, 402f80 <__fxstatat@plt+0xe40>
  40300c:	cbnz	w24, 403040 <__fxstatat@plt+0xf00>
  403010:	str	xzr, [x19, #160]
  403014:	cbz	x22, 40302c <__fxstatat@plt+0xeec>
  403018:	ldp	x0, x22, [x22, #8]
  40301c:	mov	w24, #0x1                   	// #1
  403020:	str	x23, [x0, #48]
  403024:	mov	x23, x0
  403028:	b	403014 <__fxstatat@plt+0xed4>
  40302c:	cbz	w24, 403034 <__fxstatat@plt+0xef4>
  403030:	str	x23, [x19, #160]
  403034:	ldr	x0, [x19, #80]
  403038:	bl	406348 <__fxstatat@plt+0x4208>
  40303c:	str	xzr, [x19, #80]
  403040:	ldr	x20, [x19, #160]
  403044:	mov	w21, #0x1                   	// #1
  403048:	cbz	x20, 402c28 <__fxstatat@plt+0xae8>
  40304c:	ldrb	w6, [x20, #40]
  403050:	mov	x7, #0x0                   	// #0
  403054:	strb	w21, [sp]
  403058:	mov	x3, #0x0                   	// #0
  40305c:	and	x5, x6, #0x1
  403060:	mov	x2, #0x0                   	// #0
  403064:	ldp	x0, x1, [x20]
  403068:	ubfx	x6, x6, #1, #1
  40306c:	ldr	x4, [x20, #24]
  403070:	bl	403b08 <__fxstatat@plt+0x19c8>
  403074:	ldr	x20, [x20, #48]
  403078:	b	403048 <__fxstatat@plt+0xf08>
  40307c:	ldr	x20, [x19, #64]
  403080:	cmp	x25, #0x0
  403084:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403088:	b.eq	4030a8 <__fxstatat@plt+0xf68>  // b.none
  40308c:	nop
  403090:	ldr	x1, [x20]
  403094:	mov	x0, x25
  403098:	bl	401f20 <strcmp@plt>
  40309c:	cbz	w0, 402fd0 <__fxstatat@plt+0xe90>
  4030a0:	ldr	x20, [x20, #8]
  4030a4:	cbnz	x20, 403090 <__fxstatat@plt+0xf50>
  4030a8:	ldr	x1, [x21, #8]
  4030ac:	add	x2, sp, #0xf0
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	bl	402110 <__xstat@plt>
  4030b8:	cmn	w0, #0x1
  4030bc:	b.eq	402fd0 <__fxstatat@plt+0xe90>  // b.none
  4030c0:	ldr	x0, [x19, #80]
  4030c4:	ldr	x2, [sp, #240]
  4030c8:	cbz	x0, 402fd8 <__fxstatat@plt+0xe98>
  4030cc:	add	x1, sp, #0xd8
  4030d0:	str	x2, [sp, #216]
  4030d4:	bl	405d70 <__fxstatat@plt+0x3c30>
  4030d8:	mov	x20, x0
  4030dc:	cbz	x0, 402fd8 <__fxstatat@plt+0xe98>
  4030e0:	ldr	x25, [x0, #8]
  4030e4:	ldr	x0, [x25, #16]
  4030e8:	cbz	x0, 403488 <__fxstatat@plt+0x1348>
  4030ec:	ldr	x27, [x21, #16]
  4030f0:	cbz	x27, 403488 <__fxstatat@plt+0x1348>
  4030f4:	bl	401c30 <strlen@plt>
  4030f8:	mov	x26, x0
  4030fc:	mov	x0, x27
  403100:	bl	401c30 <strlen@plt>
  403104:	cmp	x26, x0
  403108:	cset	w26, cc  // cc = lo, ul, last
  40310c:	ldrb	w0, [x19, #89]
  403110:	ldr	x27, [x21]
  403114:	cbnz	w0, 403138 <__fxstatat@plt+0xff8>
  403118:	ldrb	w0, [x21, #40]
  40311c:	tbz	w0, #1, 403138 <__fxstatat@plt+0xff8>
  403120:	ldrb	w0, [x25, #40]
  403124:	tbz	w0, #1, 403138 <__fxstatat@plt+0xff8>
  403128:	ldr	x0, [x25]
  40312c:	mov	x1, x27
  403130:	bl	401f20 <strcmp@plt>
  403134:	cbnz	w0, 402fd8 <__fxstatat@plt+0xe98>
  403138:	mov	x0, x27
  40313c:	mov	w1, #0x2f                  	// #47
  403140:	bl	401fc0 <strchr@plt>
  403144:	cbz	x0, 403158 <__fxstatat@plt+0x1018>
  403148:	ldr	x0, [x25]
  40314c:	mov	w1, #0x2f                  	// #47
  403150:	bl	401fc0 <strchr@plt>
  403154:	cbz	x0, 4031b8 <__fxstatat@plt+0x1078>
  403158:	ldr	x3, [x25, #8]
  40315c:	str	x3, [sp, #120]
  403160:	eor	w26, w26, #0x1
  403164:	mov	x0, x3
  403168:	bl	401c30 <strlen@plt>
  40316c:	mov	x1, x0
  403170:	ldr	x28, [x21, #8]
  403174:	str	x1, [sp, #112]
  403178:	mov	x0, x28
  40317c:	bl	401c30 <strlen@plt>
  403180:	ldr	x1, [sp, #112]
  403184:	cmp	x1, x0
  403188:	cset	w0, hi  // hi = pmore
  40318c:	tst	w0, w26
  403190:	b.ne	4031b8 <__fxstatat@plt+0x1078>  // b.any
  403194:	ldr	x0, [x25]
  403198:	mov	x1, x27
  40319c:	bl	401f20 <strcmp@plt>
  4031a0:	cbz	w0, 4032f8 <__fxstatat@plt+0x11b8>
  4031a4:	ldr	x3, [sp, #120]
  4031a8:	mov	x0, x28
  4031ac:	mov	x1, x3
  4031b0:	bl	401f20 <strcmp@plt>
  4031b4:	cbnz	w0, 4032f8 <__fxstatat@plt+0x11b8>
  4031b8:	str	x21, [x20, #8]
  4031bc:	ldr	x21, [x21, #48]
  4031c0:	cbnz	w24, 403008 <__fxstatat@plt+0xec8>
  4031c4:	mov	x0, x25
  4031c8:	bl	40d9c0 <__fxstatat@plt+0xb880>
  4031cc:	cbnz	x21, 402f80 <__fxstatat@plt+0xe40>
  4031d0:	b	40300c <__fxstatat@plt+0xecc>
  4031d4:	ldr	x20, [x19, #64]
  4031d8:	cbnz	x20, 403090 <__fxstatat@plt+0xf50>
  4031dc:	b	4030a8 <__fxstatat@plt+0xf68>
  4031e0:	mov	x28, x0
  4031e4:	mov	x20, x25
  4031e8:	b	402e08 <__fxstatat@plt+0xcc8>
  4031ec:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4031f0:	ldr	w1, [x1, #1448]
  4031f4:	cmp	w1, w20
  4031f8:	b.ge	403238 <__fxstatat@plt+0x10f8>  // b.tcont
  4031fc:	ldrb	w1, [x19, #49]
  403200:	cbnz	w1, 403238 <__fxstatat@plt+0x10f8>
  403204:	ldrb	w1, [x19, #48]
  403208:	cbnz	w1, 403238 <__fxstatat@plt+0x10f8>
  40320c:	ldr	x1, [x19, #56]
  403210:	cbnz	x1, 403238 <__fxstatat@plt+0x10f8>
  403214:	ldr	x1, [x19, #64]
  403218:	cbnz	x1, 403238 <__fxstatat@plt+0x10f8>
  40321c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  403220:	mov	w2, #0x5                   	// #5
  403224:	add	x1, x1, #0xab8
  403228:	mov	w21, #0x0                   	// #0
  40322c:	bl	402060 <dcgettext@plt>
  403230:	mov	x26, x0
  403234:	b	40323c <__fxstatat@plt+0x10fc>
  403238:	mov	w21, #0x1                   	// #1
  40323c:	bl	4020e0 <__errno_location@plt>
  403240:	mov	x3, x0
  403244:	mov	w2, #0x5                   	// #5
  403248:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  40324c:	mov	x0, #0x0                   	// #0
  403250:	add	x1, x1, #0xac8
  403254:	ldr	w23, [x3]
  403258:	bl	402060 <dcgettext@plt>
  40325c:	mov	x3, x26
  403260:	mov	x4, x0
  403264:	mov	w1, w23
  403268:	mov	w0, w21
  40326c:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  403270:	add	x2, x2, #0xaf8
  403274:	bl	401c70 <error@plt>
  403278:	b	4026e8 <__fxstatat@plt+0x5a8>
  40327c:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  403280:	ldrb	w0, [x0, #756]
  403284:	cbnz	w0, 403474 <__fxstatat@plt+0x1334>
  403288:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  40328c:	add	x0, x0, #0x9a0
  403290:	mov	x1, x0
  403294:	strb	wzr, [sp]
  403298:	add	x7, x19, #0x60
  40329c:	mov	w6, #0x0                   	// #0
  4032a0:	mov	w5, #0x0                   	// #0
  4032a4:	mov	x4, #0x0                   	// #0
  4032a8:	mov	x3, #0x0                   	// #0
  4032ac:	mov	x2, #0x0                   	// #0
  4032b0:	bl	403b08 <__fxstatat@plt+0x19c8>
  4032b4:	b	402c38 <__fxstatat@plt+0xaf8>
  4032b8:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  4032bc:	add	x0, x0, #0xa78
  4032c0:	bl	402100 <getenv@plt>
  4032c4:	add	x2, x19, #0x28
  4032c8:	add	x1, x19, #0x24
  4032cc:	bl	407aa0 <__fxstatat@plt+0x5960>
  4032d0:	b	4024dc <__fxstatat@plt+0x39c>
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	bl	403780 <__fxstatat@plt+0x1640>
  4032dc:	b	402a38 <__fxstatat@plt+0x8f8>
  4032e0:	mov	w0, w21
  4032e4:	bl	403780 <__fxstatat@plt+0x1640>
  4032e8:	b	4029f4 <__fxstatat@plt+0x8b4>
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	bl	403780 <__fxstatat@plt+0x1640>
  4032f4:	b	402714 <__fxstatat@plt+0x5d4>
  4032f8:	mov	x25, x21
  4032fc:	b	4031bc <__fxstatat@plt+0x107c>
  403300:	mov	x20, x26
  403304:	b	40293c <__fxstatat@plt+0x7fc>
  403308:	ldr	x2, [x26, #8]
  40330c:	mov	w1, #0x3                   	// #3
  403310:	mov	w0, #0x0                   	// #0
  403314:	bl	40ad60 <__fxstatat@plt+0x8c20>
  403318:	mov	x3, x0
  40331c:	ldr	x2, [sp, #200]
  403320:	mov	w0, #0x0                   	// #0
  403324:	mov	w1, w21
  403328:	bl	401c70 <error@plt>
  40332c:	mov	w0, #0x1                   	// #1
  403330:	str	w0, [x19, #72]
  403334:	b	402c1c <__fxstatat@plt+0xadc>
  403338:	mov	w0, #0x0                   	// #0
  40333c:	bl	403780 <__fxstatat@plt+0x1640>
  403340:	ldrb	w0, [x19, #152]
  403344:	cbnz	w0, 40349c <__fxstatat@plt+0x135c>
  403348:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40334c:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  403350:	ldr	x2, [x0, #1480]
  403354:	ldr	x0, [x19, #8]
  403358:	add	x2, x2, #0x1
  40335c:	str	x2, [x1, #1480]
  403360:	cmp	xzr, x2, lsr #61
  403364:	lsl	x1, x2, #3
  403368:	cset	x3, ne  // ne = any
  40336c:	tbnz	x2, #60, 4034a8 <__fxstatat@plt+0x1368>
  403370:	cbnz	x3, 4034a8 <__fxstatat@plt+0x1368>
  403374:	bl	40c558 <__fxstatat@plt+0xa418>
  403378:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40337c:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  403380:	add	x21, x21, #0x2c8
  403384:	add	x4, x21, #0x60
  403388:	str	x0, [x19, #8]
  40338c:	ldr	x2, [x1, #1480]
  403390:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  403394:	ldrb	w3, [x21, #140]
  403398:	add	x1, x1, #0x990
  40339c:	add	x2, x0, x2, lsl #3
  4033a0:	stur	x4, [x2, #-8]
  4033a4:	str	x1, [x21, #120]
  4033a8:	cbnz	w3, 4034ac <__fxstatat@plt+0x136c>
  4033ac:	mov	w23, #0x1                   	// #1
  4033b0:	strb	w23, [x21, #140]
  4033b4:	mov	w0, #0x3                   	// #3
  4033b8:	bl	403780 <__fxstatat@plt+0x1640>
  4033bc:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4033c0:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4033c4:	ldr	x2, [x0, #1480]
  4033c8:	ldr	x0, [x19, #8]
  4033cc:	add	x2, x2, #0x1
  4033d0:	str	x2, [x1, #1480]
  4033d4:	cmp	xzr, x2, lsr #61
  4033d8:	lsl	x1, x2, #3
  4033dc:	cset	x3, ne  // ne = any
  4033e0:	tbnz	x2, #60, 4034a8 <__fxstatat@plt+0x1368>
  4033e4:	cbnz	x3, 4034a8 <__fxstatat@plt+0x1368>
  4033e8:	bl	40c558 <__fxstatat@plt+0xa418>
  4033ec:	str	x0, [x19, #8]
  4033f0:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4033f4:	ldrb	w4, [x21, #236]
  4033f8:	add	x3, x21, #0xc0
  4033fc:	ldr	x2, [x1, #1480]
  403400:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  403404:	add	x1, x1, #0x998
  403408:	add	x2, x0, x2, lsl #3
  40340c:	stur	x3, [x2, #-8]
  403410:	str	x1, [x21, #216]
  403414:	cbnz	w4, 4034ac <__fxstatat@plt+0x136c>
  403418:	strb	w23, [x21, #236]
  40341c:	mov	w0, #0x5                   	// #5
  403420:	bl	403780 <__fxstatat@plt+0x1640>
  403424:	mov	w0, #0xa                   	// #10
  403428:	bl	403780 <__fxstatat@plt+0x1640>
  40342c:	b	40273c <__fxstatat@plt+0x5fc>
  403430:	mov	w2, #0x5                   	// #5
  403434:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  403438:	mov	x0, #0x0                   	// #0
  40343c:	add	x1, x1, #0xb78
  403440:	bl	402060 <dcgettext@plt>
  403444:	mov	x20, x0
  403448:	ldr	x1, [sp, #128]
  40344c:	mov	w0, #0x4                   	// #4
  403450:	bl	40a3e0 <__fxstatat@plt+0x82a0>
  403454:	mov	x3, x0
  403458:	mov	x2, x20
  40345c:	mov	w0, #0x0                   	// #0
  403460:	mov	w1, #0x0                   	// #0
  403464:	bl	401c70 <error@plt>
  403468:	mov	w0, #0x1                   	// #1
  40346c:	str	w0, [x19, #72]
  403470:	b	402b38 <__fxstatat@plt+0x9f8>
  403474:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  403478:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  40347c:	add	x1, x1, #0xe98
  403480:	add	x0, x0, #0x9a0
  403484:	b	403294 <__fxstatat@plt+0x1154>
  403488:	mov	w26, #0x0                   	// #0
  40348c:	b	40310c <__fxstatat@plt+0xfcc>
  403490:	ldr	x0, [sp, #192]
  403494:	bl	401f60 <free@plt>
  403498:	b	402908 <__fxstatat@plt+0x7c8>
  40349c:	mov	w0, #0x1                   	// #1
  4034a0:	bl	403780 <__fxstatat@plt+0x1640>
  4034a4:	b	403348 <__fxstatat@plt+0x1208>
  4034a8:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  4034ac:	bl	4036a0 <__fxstatat@plt+0x1560>
  4034b0:	ldr	x0, [sp, #120]
  4034b4:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4034b8:	mov	w2, #0x222                 	// #546
  4034bc:	add	x1, x1, #0xe68
  4034c0:	add	x3, x0, #0x2a8
  4034c4:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  4034c8:	add	x0, x0, #0xb60
  4034cc:	bl	4020d0 <__assert_fail@plt>
  4034d0:	ldr	x2, [sp, #112]
  4034d4:	adrp	x4, 410000 <__fxstatat@plt+0xdec0>
  4034d8:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  4034dc:	add	x4, x4, #0xa08
  4034e0:	add	x3, x3, #0xa18
  4034e4:	mov	w1, #0x0                   	// #0
  4034e8:	mov	w0, #0x0                   	// #0
  4034ec:	bl	401c70 <error@plt>
  4034f0:	b	402370 <__fxstatat@plt+0x230>
  4034f4:	adrp	x4, 410000 <__fxstatat@plt+0xdec0>
  4034f8:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  4034fc:	add	x4, x4, #0xa08
  403500:	add	x3, x3, #0xa20
  403504:	ldr	x2, [sp, #112]
  403508:	b	4034e4 <__fxstatat@plt+0x13a4>
  40350c:	adrp	x4, 410000 <__fxstatat@plt+0xdec0>
  403510:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  403514:	add	x4, x4, #0xa08
  403518:	add	x3, x3, #0xa28
  40351c:	ldr	x2, [sp, #112]
  403520:	b	4034e4 <__fxstatat@plt+0x13a4>
  403524:	mov	x29, #0x0                   	// #0
  403528:	mov	x30, #0x0                   	// #0
  40352c:	mov	x5, x0
  403530:	ldr	x1, [sp]
  403534:	add	x2, sp, #0x8
  403538:	mov	x6, sp
  40353c:	movz	x0, #0x0, lsl #48
  403540:	movk	x0, #0x0, lsl #32
  403544:	movk	x0, #0x40, lsl #16
  403548:	movk	x0, #0x2150
  40354c:	movz	x3, #0x0, lsl #48
  403550:	movk	x3, #0x0, lsl #32
  403554:	movk	x3, #0x40, lsl #16
  403558:	movk	x3, #0xfd10
  40355c:	movz	x4, #0x0, lsl #48
  403560:	movk	x4, #0x0, lsl #32
  403564:	movk	x4, #0x40, lsl #16
  403568:	movk	x4, #0xfd90
  40356c:	bl	401db0 <__libc_start_main@plt>
  403570:	bl	401e80 <abort@plt>
  403574:	adrp	x0, 424000 <__fxstatat@plt+0x21ec0>
  403578:	ldr	x0, [x0, #4064]
  40357c:	cbz	x0, 403584 <__fxstatat@plt+0x1444>
  403580:	b	401e70 <__gmon_start__@plt>
  403584:	ret
  403588:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40358c:	add	x0, x0, #0x588
  403590:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  403594:	add	x1, x1, #0x588
  403598:	cmp	x1, x0
  40359c:	b.eq	4035b4 <__fxstatat@plt+0x1474>  // b.none
  4035a0:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4035a4:	ldr	x1, [x1, #3528]
  4035a8:	cbz	x1, 4035b4 <__fxstatat@plt+0x1474>
  4035ac:	mov	x16, x1
  4035b0:	br	x16
  4035b4:	ret
  4035b8:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4035bc:	add	x0, x0, #0x588
  4035c0:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4035c4:	add	x1, x1, #0x588
  4035c8:	sub	x1, x1, x0
  4035cc:	lsr	x2, x1, #63
  4035d0:	add	x1, x2, x1, asr #3
  4035d4:	cmp	xzr, x1, asr #1
  4035d8:	asr	x1, x1, #1
  4035dc:	b.eq	4035f4 <__fxstatat@plt+0x14b4>  // b.none
  4035e0:	adrp	x2, 40f000 <__fxstatat@plt+0xcec0>
  4035e4:	ldr	x2, [x2, #3536]
  4035e8:	cbz	x2, 4035f4 <__fxstatat@plt+0x14b4>
  4035ec:	mov	x16, x2
  4035f0:	br	x16
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-32]!
  4035fc:	mov	x29, sp
  403600:	str	x19, [sp, #16]
  403604:	adrp	x19, 425000 <__fxstatat@plt+0x22ec0>
  403608:	ldrb	w0, [x19, #1472]
  40360c:	cbnz	w0, 40361c <__fxstatat@plt+0x14dc>
  403610:	bl	403588 <__fxstatat@plt+0x1448>
  403614:	mov	w0, #0x1                   	// #1
  403618:	strb	w0, [x19, #1472]
  40361c:	ldr	x19, [sp, #16]
  403620:	ldp	x29, x30, [sp], #32
  403624:	ret
  403628:	b	4035b8 <__fxstatat@plt+0x1478>
  40362c:	nop
  403630:	ldrb	w1, [x0]
  403634:	cbz	w1, 403654 <__fxstatat@plt+0x1514>
  403638:	mov	w2, #0x3f                  	// #63
  40363c:	nop
  403640:	cmp	w1, #0x1f
  403644:	b.hi	403658 <__fxstatat@plt+0x1518>  // b.pmore
  403648:	strb	w2, [x0]
  40364c:	ldrb	w1, [x0, #1]!
  403650:	cbnz	w1, 403640 <__fxstatat@plt+0x1500>
  403654:	ret
  403658:	cmp	w1, #0x7f
  40365c:	b.eq	403648 <__fxstatat@plt+0x1508>  // b.none
  403660:	ldrb	w1, [x0, #1]!
  403664:	cbnz	w1, 403640 <__fxstatat@plt+0x1500>
  403668:	b	403654 <__fxstatat@plt+0x1514>
  40366c:	nop
  403670:	ldr	x0, [x0]
  403674:	udiv	x2, x0, x1
  403678:	msub	x0, x2, x1, x0
  40367c:	ret
  403680:	ldr	x2, [x0]
  403684:	ldr	x0, [x1]
  403688:	cmp	x2, x0
  40368c:	cset	w0, eq  // eq = none
  403690:	ret
  403694:	nop
  403698:	b	401f60 <free@plt>
  40369c:	nop
  4036a0:	stp	x29, x30, [sp, #-16]!
  4036a4:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  4036a8:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4036ac:	mov	x29, sp
  4036b0:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  4036b4:	add	x3, x3, #0xd50
  4036b8:	add	x1, x1, #0xe68
  4036bc:	add	x0, x0, #0xe78
  4036c0:	mov	w2, #0x196                 	// #406
  4036c4:	bl	4020d0 <__assert_fail@plt>
  4036c8:	stp	x29, x30, [sp, #-80]!
  4036cc:	mov	x29, sp
  4036d0:	stp	x21, x22, [sp, #32]
  4036d4:	mov	x21, x0
  4036d8:	stp	x23, x24, [sp, #48]
  4036dc:	bl	401c30 <strlen@plt>
  4036e0:	add	x23, x21, x0
  4036e4:	str	xzr, [sp, #72]
  4036e8:	cmp	x21, x23
  4036ec:	b.eq	40376c <__fxstatat@plt+0x162c>  // b.none
  4036f0:	mov	w24, #0x3f                  	// #63
  4036f4:	stp	x19, x20, [sp, #16]
  4036f8:	mov	x20, x21
  4036fc:	b	40372c <__fxstatat@plt+0x15ec>
  403700:	ldr	w0, [sp, #68]
  403704:	bl	401cb0 <iswcntrl@plt>
  403708:	cbnz	w0, 403754 <__fxstatat@plt+0x1614>
  40370c:	mov	x1, x20
  403710:	mov	x0, x21
  403714:	mov	x2, x19
  403718:	add	x20, x20, x19
  40371c:	bl	401c00 <memmove@plt>
  403720:	add	x21, x21, x19
  403724:	cmp	x23, x20
  403728:	b.eq	403768 <__fxstatat@plt+0x1628>  // b.none
  40372c:	sub	x22, x23, x20
  403730:	add	x3, sp, #0x48
  403734:	mov	x2, x22
  403738:	mov	x1, x20
  40373c:	add	x0, sp, #0x44
  403740:	bl	40d180 <__fxstatat@plt+0xb040>
  403744:	mov	x19, x0
  403748:	cmp	x22, x0
  40374c:	b.cs	403700 <__fxstatat@plt+0x15c0>  // b.hs, b.nlast
  403750:	mov	x19, #0x1                   	// #1
  403754:	strb	w24, [x21], #1
  403758:	add	x20, x20, x19
  40375c:	str	xzr, [sp, #72]
  403760:	cmp	x23, x20
  403764:	b.ne	40372c <__fxstatat@plt+0x15ec>  // b.any
  403768:	ldp	x19, x20, [sp, #16]
  40376c:	strb	wzr, [x21]
  403770:	ldp	x21, x22, [sp, #32]
  403774:	ldp	x23, x24, [sp, #48]
  403778:	ldp	x29, x30, [sp], #80
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-48]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	adrp	x20, 425000 <__fxstatat@plt+0x22ec0>
  403790:	mov	w19, w0
  403794:	ldr	x2, [x20, #1480]
  403798:	str	x21, [sp, #32]
  40379c:	add	x21, x20, #0x5c8
  4037a0:	add	x2, x2, #0x1
  4037a4:	str	x2, [x20, #1480]
  4037a8:	cmp	xzr, x2, lsr #61
  4037ac:	cset	x3, ne  // ne = any
  4037b0:	ldr	x0, [x21, #8]
  4037b4:	tbnz	x2, #60, 403810 <__fxstatat@plt+0x16d0>
  4037b8:	cbnz	x3, 403810 <__fxstatat@plt+0x16d0>
  4037bc:	lsl	x1, x2, #3
  4037c0:	bl	40c558 <__fxstatat@plt+0xa418>
  4037c4:	sbfiz	x1, x19, #1, #32
  4037c8:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  4037cc:	add	x1, x1, w19, sxtw
  4037d0:	add	x2, x2, #0x2c8
  4037d4:	ldr	x3, [x20, #1480]
  4037d8:	add	x1, x2, x1, lsl #4
  4037dc:	mov	w4, #0x30                  	// #48
  4037e0:	str	x0, [x21, #8]
  4037e4:	add	x3, x0, x3, lsl #3
  4037e8:	ldrb	w0, [x1, #44]
  4037ec:	smaddl	x19, w19, w4, x2
  4037f0:	stur	x19, [x3, #-8]
  4037f4:	cbnz	w0, 403814 <__fxstatat@plt+0x16d4>
  4037f8:	mov	w0, #0x1                   	// #1
  4037fc:	strb	w0, [x1, #44]
  403800:	ldp	x19, x20, [sp, #16]
  403804:	ldr	x21, [sp, #32]
  403808:	ldp	x29, x30, [sp], #48
  40380c:	ret
  403810:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  403814:	bl	4036a0 <__fxstatat@plt+0x1560>
  403818:	sub	sp, sp, #0x2f0
  40381c:	stp	x29, x30, [sp]
  403820:	mov	x29, sp
  403824:	stp	x19, x20, [sp, #16]
  403828:	stp	x21, x22, [sp, #32]
  40382c:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  403830:	add	x20, x22, #0x5c8
  403834:	ldp	x2, x0, [x20, #16]
  403838:	add	x2, x2, #0x1
  40383c:	str	x2, [x20, #16]
  403840:	cmp	xzr, x2, lsr #61
  403844:	cset	x3, ne  // ne = any
  403848:	tbnz	x2, #60, 403af0 <__fxstatat@plt+0x19b0>
  40384c:	cbnz	x3, 403af0 <__fxstatat@plt+0x19b0>
  403850:	lsl	x1, x2, #3
  403854:	bl	40c558 <__fxstatat@plt+0xa418>
  403858:	ldr	x1, [x22, #1480]
  40385c:	mov	x21, x0
  403860:	ldr	x19, [x20, #16]
  403864:	str	x21, [x20, #24]
  403868:	cmp	xzr, x1, lsr #61
  40386c:	lsl	x0, x1, #3
  403870:	cset	x2, ne  // ne = any
  403874:	lsl	x19, x19, #3
  403878:	sub	x19, x19, #0x8
  40387c:	tbnz	x1, #60, 403af0 <__fxstatat@plt+0x19b0>
  403880:	cbnz	x2, 403af0 <__fxstatat@plt+0x19b0>
  403884:	bl	40c528 <__fxstatat@plt+0xa3e8>
  403888:	str	x0, [x21, x19]
  40388c:	ldr	x0, [x22, #1480]
  403890:	cbz	x0, 403980 <__fxstatat@plt+0x1840>
  403894:	mov	x22, #0xf7cf                	// #63439
  403898:	stp	x23, x24, [sp, #48]
  40389c:	movk	x22, #0xe353, lsl #16
  4038a0:	ldr	x24, [x20, #8]
  4038a4:	adrp	x23, 40f000 <__fxstatat@plt+0xcec0>
  4038a8:	movk	x22, #0x9ba5, lsl #32
  4038ac:	add	x23, x23, #0xe88
  4038b0:	mov	x19, #0x0                   	// #0
  4038b4:	movk	x22, #0x20c4, lsl #48
  4038b8:	str	x25, [sp, #64]
  4038bc:	nop
  4038c0:	ldr	x1, [x24, x19, lsl #3]
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, #0x0                   	// #0
  4038cc:	str	xzr, [sp, #88]
  4038d0:	lsl	x21, x19, #3
  4038d4:	ldr	x1, [x1, #24]
  4038d8:	bl	402060 <dcgettext@plt>
  4038dc:	ldr	x1, [x24, x19, lsl #3]
  4038e0:	mov	x24, x0
  4038e4:	ldr	w0, [x1]
  4038e8:	cmp	w0, #0x2
  4038ec:	b.eq	403994 <__fxstatat@plt+0x1854>  // b.none
  4038f0:	mov	x0, x24
  4038f4:	bl	401e40 <strdup@plt>
  4038f8:	mov	x24, x0
  4038fc:	str	x0, [sp, #88]
  403900:	cbz	x24, 403af8 <__fxstatat@plt+0x19b8>
  403904:	adrp	x25, 425000 <__fxstatat@plt+0x22ec0>
  403908:	add	x25, x25, #0x2c8
  40390c:	ldr	w0, [x25, #576]
  403910:	tbnz	w0, #31, 403a04 <__fxstatat@plt+0x18c4>
  403914:	cmp	w0, #0x0
  403918:	adrp	x2, 403000 <__fxstatat@plt+0xec0>
  40391c:	add	x2, x2, #0x630
  403920:	adrp	x1, 403000 <__fxstatat@plt+0xec0>
  403924:	add	x1, x1, #0x6c8
  403928:	mov	x0, x24
  40392c:	csel	x1, x1, x2, ne  // ne = any
  403930:	add	x19, x19, #0x1
  403934:	blr	x1
  403938:	ldp	x2, x3, [x20, #16]
  40393c:	mov	w1, #0x0                   	// #0
  403940:	ldr	x0, [sp, #88]
  403944:	add	x2, x3, x2, lsl #3
  403948:	ldur	x2, [x2, #-8]
  40394c:	str	x0, [x2, x21]
  403950:	bl	408350 <__fxstatat@plt+0x6210>
  403954:	sxtw	x0, w0
  403958:	ldp	x3, x24, [x20]
  40395c:	ldr	x2, [x24, x21]
  403960:	ldr	x1, [x2, #32]
  403964:	cmp	x1, x0
  403968:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40396c:	str	x1, [x2, #32]
  403970:	cmp	x3, x19
  403974:	b.hi	4038c0 <__fxstatat@plt+0x1780>  // b.pmore
  403978:	ldp	x23, x24, [sp, #48]
  40397c:	ldr	x25, [sp, #64]
  403980:	ldp	x29, x30, [sp]
  403984:	ldp	x19, x20, [sp, #16]
  403988:	ldp	x21, x22, [sp, #32]
  40398c:	add	sp, sp, #0x2f0
  403990:	ret
  403994:	ldr	w0, [x20, #32]
  403998:	cbz	w0, 403a20 <__fxstatat@plt+0x18e0>
  40399c:	cmp	w0, #0x4
  4039a0:	b.eq	403a14 <__fxstatat@plt+0x18d4>  // b.none
  4039a4:	cmp	w0, #0x3
  4039a8:	b.ne	4038f0 <__fxstatat@plt+0x17b0>  // b.any
  4039ac:	ldr	x0, [x20, #40]
  4039b0:	add	x1, sp, #0x60
  4039b4:	bl	407c88 <__fxstatat@plt+0x5b48>
  4039b8:	mov	x25, x0
  4039bc:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4039c0:	mov	w2, #0x5                   	// #5
  4039c4:	add	x1, x1, #0xe90
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	bl	402060 <dcgettext@plt>
  4039d0:	mov	x4, x24
  4039d4:	mov	x3, x25
  4039d8:	mov	x2, x0
  4039dc:	mov	w1, #0x1                   	// #1
  4039e0:	add	x0, sp, #0x58
  4039e4:	bl	401ef0 <__asprintf_chk@plt>
  4039e8:	cmn	w0, #0x1
  4039ec:	b.eq	4039f8 <__fxstatat@plt+0x18b8>  // b.none
  4039f0:	ldr	x24, [sp, #88]
  4039f4:	b	403900 <__fxstatat@plt+0x17c0>
  4039f8:	str	xzr, [sp, #88]
  4039fc:	ldr	x24, [sp, #88]
  403a00:	b	403900 <__fxstatat@plt+0x17c0>
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	bl	402030 <isatty@plt>
  403a0c:	str	w0, [x25, #576]
  403a10:	b	403914 <__fxstatat@plt+0x17d4>
  403a14:	ldr	w0, [x20, #36]
  403a18:	tbnz	w0, #4, 4038f0 <__fxstatat@plt+0x17b0>
  403a1c:	nop
  403a20:	ldr	x0, [x20, #40]
  403a24:	mov	w2, #0x124                 	// #292
  403a28:	ldr	w8, [x20, #36]
  403a2c:	mov	x5, x0
  403a30:	mov	x4, x0
  403a34:	and	w7, w8, w2
  403a38:	lsr	x2, x4, #3
  403a3c:	and	x6, x5, #0x3ff
  403a40:	lsr	x5, x5, #10
  403a44:	umulh	x2, x2, x22
  403a48:	lsr	x1, x2, #4
  403a4c:	lsl	x3, x1, #5
  403a50:	sub	x3, x3, x1
  403a54:	add	x1, x1, x3, lsl #2
  403a58:	sub	x1, x4, x1, lsl #3
  403a5c:	lsr	x4, x2, #4
  403a60:	orr	x2, x1, x6
  403a64:	cbz	x2, 403a38 <__fxstatat@plt+0x18f8>
  403a68:	cmp	x1, #0x0
  403a6c:	cset	w2, eq  // eq = none
  403a70:	cmp	x6, #0x0
  403a74:	cset	w1, eq  // eq = none
  403a78:	cmp	w2, w1
  403a7c:	b.cs	403ad4 <__fxstatat@plt+0x1994>  // b.hs, b.nlast
  403a80:	mov	w2, #0xb8                  	// #184
  403a84:	orr	w2, w7, w2
  403a88:	tbz	w2, #5, 403ae8 <__fxstatat@plt+0x19a8>
  403a8c:	mov	x4, #0x1                   	// #1
  403a90:	mov	x3, x4
  403a94:	add	x1, sp, #0x60
  403a98:	bl	406cb8 <__fxstatat@plt+0x4b78>
  403a9c:	mov	x1, x23
  403aa0:	mov	x24, x0
  403aa4:	mov	w2, #0x5                   	// #5
  403aa8:	mov	x0, #0x0                   	// #0
  403aac:	bl	402060 <dcgettext@plt>
  403ab0:	mov	x25, x0
  403ab4:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  403ab8:	mov	w2, #0x5                   	// #5
  403abc:	add	x1, x1, #0xe90
  403ac0:	mov	x0, #0x0                   	// #0
  403ac4:	bl	402060 <dcgettext@plt>
  403ac8:	mov	x4, x25
  403acc:	mov	x3, x24
  403ad0:	b	4039d8 <__fxstatat@plt+0x1898>
  403ad4:	b.ls	403afc <__fxstatat@plt+0x19bc>  // b.plast
  403ad8:	mov	w2, #0x104                 	// #260
  403adc:	and	w8, w8, w2
  403ae0:	mov	w2, #0x98                  	// #152
  403ae4:	orr	w2, w8, w2
  403ae8:	orr	w2, w2, #0x100
  403aec:	b	403a8c <__fxstatat@plt+0x194c>
  403af0:	stp	x23, x24, [sp, #48]
  403af4:	str	x25, [sp, #64]
  403af8:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  403afc:	mov	w2, #0x98                  	// #152
  403b00:	orr	w2, w7, w2
  403b04:	b	403a88 <__fxstatat@plt+0x1948>
  403b08:	sub	sp, sp, #0x3d0
  403b0c:	and	w5, w5, #0xff
  403b10:	stp	x29, x30, [sp]
  403b14:	mov	x29, sp
  403b18:	stp	x19, x20, [sp, #16]
  403b1c:	mov	x20, x0
  403b20:	ldrb	w0, [sp, #976]
  403b24:	stp	x21, x22, [sp, #32]
  403b28:	mov	x19, x7
  403b2c:	mov	x22, x1
  403b30:	stp	x23, x24, [sp, #48]
  403b34:	mov	x21, x4
  403b38:	mov	x23, x2
  403b3c:	stp	x25, x26, [sp, #64]
  403b40:	mov	x24, x3
  403b44:	ands	w25, w6, #0xff
  403b48:	stp	x27, x28, [sp, #80]
  403b4c:	adrp	x27, 425000 <__fxstatat@plt+0x22ec0>
  403b50:	add	x26, x27, #0x5c8
  403b54:	str	w0, [sp, #108]
  403b58:	b.eq	403b64 <__fxstatat@plt+0x1a24>  // b.none
  403b5c:	ldrb	w0, [x26, #48]
  403b60:	cbnz	w0, 403b90 <__fxstatat@plt+0x1a50>
  403b64:	cbnz	w5, 403bb0 <__fxstatat@plt+0x1a70>
  403b68:	ldr	x28, [x26, #56]
  403b6c:	cbz	x28, 403bc8 <__fxstatat@plt+0x1a88>
  403b70:	cbz	x21, 403bf0 <__fxstatat@plt+0x1ab0>
  403b74:	nop
  403b78:	ldr	x1, [x28]
  403b7c:	mov	x0, x21
  403b80:	bl	401f20 <strcmp@plt>
  403b84:	cbz	w0, 403ea8 <__fxstatat@plt+0x1d68>
  403b88:	ldr	x28, [x28, #8]
  403b8c:	cbnz	x28, 403b78 <__fxstatat@plt+0x1a38>
  403b90:	ldp	x29, x30, [sp]
  403b94:	ldp	x19, x20, [sp, #16]
  403b98:	ldp	x21, x22, [sp, #32]
  403b9c:	ldp	x23, x24, [sp, #48]
  403ba0:	ldp	x25, x26, [sp, #64]
  403ba4:	ldp	x27, x28, [sp, #80]
  403ba8:	add	sp, sp, #0x3d0
  403bac:	ret
  403bb0:	ldrb	w0, [x26, #49]
  403bb4:	cbnz	w0, 403b68 <__fxstatat@plt+0x1a28>
  403bb8:	ldrb	w0, [x26, #50]
  403bbc:	cbz	w0, 403b90 <__fxstatat@plt+0x1a50>
  403bc0:	ldr	x28, [x26, #56]
  403bc4:	cbnz	x28, 403b70 <__fxstatat@plt+0x1a30>
  403bc8:	ldr	x28, [x26, #64]
  403bcc:	cmp	x28, #0x0
  403bd0:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  403bd4:	b.eq	403bf0 <__fxstatat@plt+0x1ab0>  // b.none
  403bd8:	ldr	x1, [x28]
  403bdc:	mov	x0, x21
  403be0:	bl	401f20 <strcmp@plt>
  403be4:	cbz	w0, 403b90 <__fxstatat@plt+0x1a50>
  403be8:	ldr	x28, [x28, #8]
  403bec:	cbnz	x28, 403bd8 <__fxstatat@plt+0x1a98>
  403bf0:	cmp	x19, #0x0
  403bf4:	cset	w28, eq  // eq = none
  403bf8:	cmp	x22, #0x0
  403bfc:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  403c00:	b.eq	403eb4 <__fxstatat@plt+0x1d74>  // b.none
  403c04:	ldrb	w0, [x22]
  403c08:	cmp	w0, #0x2f
  403c0c:	b.ne	403b90 <__fxstatat@plt+0x1a50>  // b.any
  403c10:	cmp	x24, #0x0
  403c14:	csel	x24, x24, x22, ne  // ne = any
  403c18:	add	x2, sp, #0x80
  403c1c:	mov	x1, x20
  403c20:	mov	x0, x24
  403c24:	bl	40d070 <__fxstatat@plt+0xaf30>
  403c28:	cbnz	w0, 4041fc <__fxstatat@plt+0x20bc>
  403c2c:	ldr	w1, [sp, #108]
  403c30:	cbz	w1, 404374 <__fxstatat@plt+0x2234>
  403c34:	ldrb	w1, [x26, #49]
  403c38:	cbnz	w1, 404308 <__fxstatat@plt+0x21c8>
  403c3c:	ldr	x0, [sp, #136]
  403c40:	cbnz	x0, 403c50 <__fxstatat@plt+0x1b10>
  403c44:	ldrb	w0, [x26, #50]
  403c48:	cbz	w0, 403b90 <__fxstatat@plt+0x1a50>
  403c4c:	cbnz	x19, 403c58 <__fxstatat@plt+0x1b18>
  403c50:	mov	w0, #0x1                   	// #1
  403c54:	strb	w0, [x26, #88]
  403c58:	ldp	x2, x0, [x26, #16]
  403c5c:	add	x2, x2, #0x1
  403c60:	str	x2, [x26, #16]
  403c64:	cmp	xzr, x2, lsr #61
  403c68:	lsl	x1, x2, #3
  403c6c:	cset	x3, ne  // ne = any
  403c70:	tbnz	x2, #60, 403f94 <__fxstatat@plt+0x1e54>
  403c74:	cbnz	x3, 403f94 <__fxstatat@plt+0x1e54>
  403c78:	bl	40c558 <__fxstatat@plt+0xa418>
  403c7c:	mov	x24, x0
  403c80:	ldr	x1, [x27, #1480]
  403c84:	str	x24, [x26, #24]
  403c88:	ldr	x19, [x26, #16]
  403c8c:	cmp	xzr, x1, lsr #61
  403c90:	lsl	x0, x1, #3
  403c94:	cset	x2, ne  // ne = any
  403c98:	lsl	x19, x19, #3
  403c9c:	sub	x19, x19, #0x8
  403ca0:	tbnz	x1, #60, 403f94 <__fxstatat@plt+0x1e54>
  403ca4:	cbnz	x2, 403f94 <__fxstatat@plt+0x1e54>
  403ca8:	bl	40c528 <__fxstatat@plt+0xa3e8>
  403cac:	str	x0, [x24, x19]
  403cb0:	cmp	x20, #0x0
  403cb4:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  403cb8:	add	x1, x1, #0xe98
  403cbc:	csel	x20, x1, x20, eq  // eq = none
  403cc0:	cmp	x23, #0x0
  403cc4:	csel	x23, x1, x23, eq  // eq = none
  403cc8:	mov	x0, x20
  403ccc:	bl	40c6b0 <__fxstatat@plt+0xa570>
  403cd0:	mov	x25, x0
  403cd4:	ldr	w1, [sp, #108]
  403cd8:	cbz	w1, 403d08 <__fxstatat@plt+0x1bc8>
  403cdc:	bl	401c30 <strlen@plt>
  403ce0:	cmp	x0, #0x24
  403ce4:	b.ls	403d08 <__fxstatat@plt+0x1bc8>  // b.plast
  403ce8:	sub	x0, x0, #0x24
  403cec:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  403cf0:	add	x0, x25, x0
  403cf4:	add	x1, x1, #0xea0
  403cf8:	bl	401fb0 <strspn@plt>
  403cfc:	cmp	x0, #0x24
  403d00:	b.eq	40423c <__fxstatat@plt+0x20fc>  // b.none
  403d04:	nop
  403d08:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  403d0c:	cmp	x21, #0x0
  403d10:	ldp	x7, x3, [sp, #168]
  403d14:	mov	x1, #0xffffffffffffffff    	// #-1
  403d18:	ldr	q1, [x0, #3392]
  403d1c:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  403d20:	ldur	q0, [sp, #168]
  403d24:	add	x0, x0, #0xe98
  403d28:	strb	wzr, [sp, #224]
  403d2c:	csel	x21, x0, x21, eq  // eq = none
  403d30:	stp	x3, x1, [sp, #232]
  403d34:	cmn	x7, #0x3
  403d38:	ccmn	x3, #0x3, #0x2, ls  // ls = plast
  403d3c:	strb	wzr, [sp, #248]
  403d40:	stp	q1, q0, [sp, #192]
  403d44:	b.ls	4041c8 <__fxstatat@plt+0x2088>  // b.plast
  403d48:	ldp	x1, x4, [sp, #144]
  403d4c:	mov	x8, #0xffffffffffffffff    	// #-1
  403d50:	ldrb	w0, [sp, #160]
  403d54:	ldr	x9, [x26, #40]
  403d58:	stp	x1, x8, [sp, #296]
  403d5c:	cmn	x4, #0x3
  403d60:	strb	wzr, [sp, #312]
  403d64:	cset	w2, ls  // ls = plast
  403d68:	cmn	x1, #0x3
  403d6c:	and	w0, w2, w0
  403d70:	strb	w0, [sp, #288]
  403d74:	ldr	x5, [sp, #128]
  403d78:	stp	x5, x9, [sp, #256]
  403d7c:	ldr	x2, [sp, #136]
  403d80:	stp	x2, x4, [sp, #272]
  403d84:	ccmn	x2, #0x3, #0x2, ls  // ls = plast
  403d88:	b.ls	4041dc <__fxstatat@plt+0x209c>  // b.plast
  403d8c:	ldrb	w8, [x26, #89]
  403d90:	tst	w28, w8
  403d94:	b.ne	404260 <__fxstatat@plt+0x2120>  // b.any
  403d98:	ldr	x0, [x27, #1480]
  403d9c:	cbz	x0, 403e80 <__fxstatat@plt+0x1d40>
  403da0:	ldr	x3, [x26, #8]
  403da4:	adrp	x24, 40f000 <__fxstatat@plt+0xcec0>
  403da8:	add	x24, x24, #0xe98
  403dac:	mov	x19, #0x0                   	// #0
  403db0:	ldr	x1, [x3, x19, lsl #3]
  403db4:	lsl	x20, x19, #3
  403db8:	ldr	w0, [x1, #16]
  403dbc:	cmp	w0, #0x1
  403dc0:	b.eq	404058 <__fxstatat@plt+0x1f18>  // b.none
  403dc4:	cmp	w0, #0x2
  403dc8:	b.ne	403ef8 <__fxstatat@plt+0x1db8>  // b.any
  403dcc:	mov	x2, #0x0                   	// #0
  403dd0:	ldr	w3, [x1]
  403dd4:	cmp	w3, #0x6
  403dd8:	b.eq	404030 <__fxstatat@plt+0x1ef0>  // b.none
  403ddc:	b.hi	403f20 <__fxstatat@plt+0x1de0>  // b.pmore
  403de0:	cmp	w3, #0x2
  403de4:	b.eq	404030 <__fxstatat@plt+0x1ef0>  // b.none
  403de8:	b.hi	403f64 <__fxstatat@plt+0x1e24>  // b.pmore
  403dec:	cbnz	w3, 403f48 <__fxstatat@plt+0x1e08>
  403df0:	mov	x0, x25
  403df4:	bl	40c6b0 <__fxstatat@plt+0xa570>
  403df8:	mov	x27, x0
  403dfc:	str	x0, [sp, #120]
  403e00:	cbz	x27, 4043bc <__fxstatat@plt+0x227c>
  403e04:	adrp	x28, 425000 <__fxstatat@plt+0x22ec0>
  403e08:	add	x28, x28, #0x2c8
  403e0c:	ldr	w0, [x28, #576]
  403e10:	tbnz	w0, #31, 404060 <__fxstatat@plt+0x1f20>
  403e14:	cmp	w0, #0x0
  403e18:	adrp	x1, 403000 <__fxstatat@plt+0xec0>
  403e1c:	add	x1, x1, #0x630
  403e20:	adrp	x3, 403000 <__fxstatat@plt+0xec0>
  403e24:	add	x3, x3, #0x6c8
  403e28:	mov	x0, x27
  403e2c:	csel	x3, x3, x1, ne  // ne = any
  403e30:	add	x19, x19, #0x1
  403e34:	blr	x3
  403e38:	ldr	x0, [sp, #120]
  403e3c:	mov	w1, #0x0                   	// #0
  403e40:	bl	408350 <__fxstatat@plt+0x6210>
  403e44:	sxtw	x0, w0
  403e48:	ldp	x3, x2, [x26, #8]
  403e4c:	ldr	x1, [x26, #24]
  403e50:	ldr	x5, [sp, #120]
  403e54:	ldr	x4, [x3, x20]
  403e58:	add	x2, x1, x2, lsl #3
  403e5c:	ldr	x1, [x4, #32]
  403e60:	ldur	x2, [x2, #-8]
  403e64:	cmp	x1, x0
  403e68:	csel	x1, x1, x0, cs  // cs = hs, nlast
  403e6c:	str	x1, [x4, #32]
  403e70:	ldr	x0, [x26]
  403e74:	str	x5, [x2, x20]
  403e78:	cmp	x0, x19
  403e7c:	b.hi	403db0 <__fxstatat@plt+0x1c70>  // b.pmore
  403e80:	mov	x0, x25
  403e84:	bl	401f60 <free@plt>
  403e88:	ldp	x29, x30, [sp]
  403e8c:	ldp	x19, x20, [sp, #16]
  403e90:	ldp	x21, x22, [sp, #32]
  403e94:	ldp	x23, x24, [sp, #48]
  403e98:	ldp	x25, x26, [sp, #64]
  403e9c:	ldp	x27, x28, [sp, #80]
  403ea0:	add	sp, sp, #0x3d0
  403ea4:	ret
  403ea8:	ldr	x28, [x26, #64]
  403eac:	cbnz	x28, 403bd8 <__fxstatat@plt+0x1a98>
  403eb0:	b	403bf0 <__fxstatat@plt+0x1ab0>
  403eb4:	cbz	x24, 4041f0 <__fxstatat@plt+0x20b0>
  403eb8:	cbz	x19, 403c18 <__fxstatat@plt+0x1ad8>
  403ebc:	ldp	x0, x1, [x19]
  403ec0:	stp	x0, x1, [sp, #128]
  403ec4:	ldp	x2, x3, [x19, #16]
  403ec8:	stp	x2, x3, [sp, #144]
  403ecc:	ldr	x0, [sp, #136]
  403ed0:	ldp	x2, x3, [x19, #32]
  403ed4:	stp	x2, x3, [sp, #160]
  403ed8:	ldr	x1, [x19, #48]
  403edc:	str	x1, [sp, #176]
  403ee0:	cbnz	x0, 403c58 <__fxstatat@plt+0x1b18>
  403ee4:	ldrb	w0, [x26, #49]
  403ee8:	cbnz	w0, 403c58 <__fxstatat@plt+0x1b18>
  403eec:	ldrb	w0, [x26, #50]
  403ef0:	cbz	w0, 403b90 <__fxstatat@plt+0x1a50>
  403ef4:	b	403c58 <__fxstatat@plt+0x1b18>
  403ef8:	cbz	w0, 404020 <__fxstatat@plt+0x1ee0>
  403efc:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  403f00:	add	x3, x3, #0xd50
  403f04:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  403f08:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  403f0c:	add	x3, x3, #0x10
  403f10:	add	x1, x1, #0xe68
  403f14:	add	x0, x0, #0xeb8
  403f18:	mov	w2, #0x468                 	// #1128
  403f1c:	bl	4020d0 <__assert_fail@plt>
  403f20:	cmp	w3, #0xa
  403f24:	b.eq	40409c <__fxstatat@plt+0x1f5c>  // b.none
  403f28:	b.ls	403fe4 <__fxstatat@plt+0x1ea4>  // b.plast
  403f2c:	cmp	w3, #0xb
  403f30:	b.ne	403ffc <__fxstatat@plt+0x1ebc>  // b.any
  403f34:	mov	x0, x23
  403f38:	bl	40c6b0 <__fxstatat@plt+0xa570>
  403f3c:	mov	x27, x0
  403f40:	str	x0, [sp, #120]
  403f44:	b	403e00 <__fxstatat@plt+0x1cc0>
  403f48:	cmp	w3, #0x1
  403f4c:	b.ne	403ffc <__fxstatat@plt+0x1ebc>  // b.any
  403f50:	mov	x0, x21
  403f54:	bl	40c6b0 <__fxstatat@plt+0xa570>
  403f58:	mov	x27, x0
  403f5c:	str	x0, [sp, #120]
  403f60:	b	403e00 <__fxstatat@plt+0x1cc0>
  403f64:	cmp	w3, #0x4
  403f68:	b.eq	404070 <__fxstatat@plt+0x1f30>  // b.none
  403f6c:	cmp	w3, #0x5
  403f70:	b.ne	403f98 <__fxstatat@plt+0x1e58>  // b.any
  403f74:	ldr	x0, [x2, #48]
  403f78:	cmn	x0, #0x3
  403f7c:	b.ls	4040a4 <__fxstatat@plt+0x1f64>  // b.plast
  403f80:	mov	x0, x24
  403f84:	bl	401e40 <strdup@plt>
  403f88:	str	x0, [sp, #120]
  403f8c:	mov	x27, x0
  403f90:	cbnz	x27, 403e04 <__fxstatat@plt+0x1cc4>
  403f94:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  403f98:	cmp	w3, #0x3
  403f9c:	b.ne	403ffc <__fxstatat@plt+0x1ebc>  // b.any
  403fa0:	ldr	x5, [x2, #48]
  403fa4:	ldrb	w1, [x2, #56]
  403fa8:	cmn	x5, #0x3
  403fac:	ldp	x3, x4, [x2]
  403fb0:	b.ls	404084 <__fxstatat@plt+0x1f44>  // b.plast
  403fb4:	mov	x0, x24
  403fb8:	cbz	w1, 403f38 <__fxstatat@plt+0x1df8>
  403fbc:	ldr	w2, [x26, #36]
  403fc0:	neg	x0, x5
  403fc4:	add	x5, sp, #0x140
  403fc8:	add	x1, x5, w1, uxtb
  403fcc:	bl	406cb8 <__fxstatat@plt+0x4b78>
  403fd0:	mov	x1, x0
  403fd4:	mov	w2, #0x2d                  	// #45
  403fd8:	sub	x0, x0, #0x1
  403fdc:	sturb	w2, [x1, #-1]
  403fe0:	b	403f38 <__fxstatat@plt+0x1df8>
  403fe4:	cmp	w3, #0x8
  403fe8:	b.eq	404070 <__fxstatat@plt+0x1f30>  // b.none
  403fec:	cmp	w3, #0x9
  403ff0:	b.eq	403f74 <__fxstatat@plt+0x1e34>  // b.none
  403ff4:	cmp	w3, #0x7
  403ff8:	b.eq	403fa0 <__fxstatat@plt+0x1e60>  // b.none
  403ffc:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  404000:	add	x3, x3, #0xd50
  404004:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  404008:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  40400c:	add	x3, x3, #0x10
  404010:	add	x1, x1, #0xe68
  404014:	add	x0, x0, #0xed8
  404018:	mov	w2, #0x4ce                 	// #1230
  40401c:	bl	4020d0 <__assert_fail@plt>
  404020:	ldr	w3, [x1]
  404024:	add	x2, sp, #0x100
  404028:	cmp	w3, #0x6
  40402c:	b.ne	403ddc <__fxstatat@plt+0x1c9c>  // b.any
  404030:	ldr	x1, [x2, #16]
  404034:	mov	x0, x24
  404038:	cmn	x1, #0x3
  40403c:	b.hi	403f38 <__fxstatat@plt+0x1df8>  // b.pmore
  404040:	ldp	x3, x4, [x2]
  404044:	mov	x0, x1
  404048:	ldr	w2, [x26, #36]
  40404c:	add	x1, sp, #0x140
  404050:	bl	406cb8 <__fxstatat@plt+0x4b78>
  404054:	b	403f38 <__fxstatat@plt+0x1df8>
  404058:	add	x2, sp, #0xc0
  40405c:	b	403dd0 <__fxstatat@plt+0x1c90>
  404060:	mov	w0, #0x1                   	// #1
  404064:	bl	402030 <isatty@plt>
  404068:	str	w0, [x28, #576]
  40406c:	b	403e14 <__fxstatat@plt+0x1cd4>
  404070:	ldr	x5, [x2, #24]
  404074:	ldrb	w1, [x2, #32]
  404078:	cmn	x5, #0x3
  40407c:	ldp	x3, x4, [x2]
  404080:	b.hi	403fb4 <__fxstatat@plt+0x1e74>  // b.pmore
  404084:	ldr	w2, [x26, #36]
  404088:	cbnz	w1, 403fc0 <__fxstatat@plt+0x1e80>
  40408c:	mov	x0, x5
  404090:	add	x1, sp, #0x140
  404094:	bl	406cb8 <__fxstatat@plt+0x4b78>
  404098:	b	403f38 <__fxstatat@plt+0x1df8>
  40409c:	mov	x0, x22
  4040a0:	b	403f38 <__fxstatat@plt+0x1df8>
  4040a4:	ldr	x1, [x2, #24]
  4040a8:	cmn	x1, #0x3
  4040ac:	b.hi	403f80 <__fxstatat@plt+0x1e40>  // b.pmore
  4040b0:	ldrb	w3, [x2, #56]
  4040b4:	ldrb	w2, [x2, #32]
  4040b8:	cbnz	w3, 4041b4 <__fxstatat@plt+0x2074>
  4040bc:	mov	x3, #0x8f5c                	// #36700
  4040c0:	movk	x3, #0xf5c2, lsl #16
  4040c4:	movk	x3, #0x5c28, lsl #32
  4040c8:	movk	x3, #0x28f, lsl #48
  4040cc:	cmp	x0, x3
  4040d0:	b.hi	404138 <__fxstatat@plt+0x1ff8>  // b.pmore
  4040d4:	adds	x3, x0, x1
  4040d8:	cset	x4, cs  // cs = hs, nlast
  4040dc:	cbz	x3, 404138 <__fxstatat@plt+0x1ff8>
  4040e0:	cmp	w2, w4
  4040e4:	b.ne	404138 <__fxstatat@plt+0x1ff8>  // b.any
  4040e8:	add	x1, x0, x0, lsl #1
  4040ec:	add	x0, x0, x1, lsl #3
  4040f0:	lsl	x1, x0, #2
  4040f4:	udiv	x0, x1, x3
  4040f8:	msub	x3, x0, x3, x1
  4040fc:	cmp	x3, #0x0
  404100:	cinc	x0, x0, ne  // ne = any
  404104:	ucvtf	d0, x0
  404108:	fcmpe	d0, #0.0
  40410c:	b.lt	403f80 <__fxstatat@plt+0x1e40>  // b.tstop
  404110:	add	x0, sp, #0x78
  404114:	adrp	x2, 40f000 <__fxstatat@plt+0xcec0>
  404118:	mov	w1, #0x1                   	// #1
  40411c:	add	x2, x2, #0xed0
  404120:	bl	401ef0 <__asprintf_chk@plt>
  404124:	cmn	w0, #0x1
  404128:	b.eq	4041a4 <__fxstatat@plt+0x2064>  // b.none
  40412c:	ldr	x27, [sp, #120]
  404130:	cbnz	x27, 403e04 <__fxstatat@plt+0x1cc4>
  404134:	b	403f94 <__fxstatat@plt+0x1e54>
  404138:	ucvtf	d1, x0
  40413c:	cbz	w2, 4041ac <__fxstatat@plt+0x206c>
  404140:	fmov	d0, x1
  404144:	neg	d0, d0
  404148:	ucvtf	d0, d0
  40414c:	fneg	d0, d0
  404150:	fadd	d2, d1, d0
  404154:	fcmp	d2, #0.0
  404158:	b.eq	403f80 <__fxstatat@plt+0x1e40>  // b.none
  40415c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  404160:	fmov	d0, x0
  404164:	fmov	d3, #1.000000000000000000e+00
  404168:	fmul	d0, d1, d0
  40416c:	fdiv	d0, d0, d2
  404170:	fcvtzs	d1, d0
  404174:	scvtf	d1, d1
  404178:	fsub	d2, d1, d3
  40417c:	fcmpe	d2, d0
  404180:	b.pl	404108 <__fxstatat@plt+0x1fc8>  // b.nfrst
  404184:	fadd	d3, d1, d3
  404188:	fcmpe	d3, d0
  40418c:	b.lt	404108 <__fxstatat@plt+0x1fc8>  // b.tstop
  404190:	fcmpe	d0, d1
  404194:	b.gt	404300 <__fxstatat@plt+0x21c0>
  404198:	movi	d0, #0x0
  40419c:	fadd	d0, d1, d0
  4041a0:	b	404108 <__fxstatat@plt+0x1fc8>
  4041a4:	str	xzr, [sp, #120]
  4041a8:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  4041ac:	ucvtf	d0, x1
  4041b0:	b	404150 <__fxstatat@plt+0x2010>
  4041b4:	fmov	d0, x0
  4041b8:	neg	d1, d0
  4041bc:	ucvtf	d1, d1
  4041c0:	fneg	d1, d1
  4041c4:	b	40413c <__fxstatat@plt+0x1ffc>
  4041c8:	subs	x1, x7, x3
  4041cc:	str	x1, [sp, #240]
  4041d0:	cset	w0, cc  // cc = lo, ul, last
  4041d4:	strb	w0, [sp, #248]
  4041d8:	b	403d48 <__fxstatat@plt+0x1c08>
  4041dc:	subs	x9, x2, x1
  4041e0:	str	x9, [sp, #304]
  4041e4:	cset	w8, cc  // cc = lo, ul, last
  4041e8:	strb	w8, [sp, #312]
  4041ec:	b	403d8c <__fxstatat@plt+0x1c4c>
  4041f0:	cmp	x22, #0x0
  4041f4:	csel	x24, x20, x22, eq  // eq = none
  4041f8:	b	403eb8 <__fxstatat@plt+0x1d78>
  4041fc:	bl	4020e0 <__errno_location@plt>
  404200:	ldr	w19, [x0]
  404204:	ldr	w0, [sp, #108]
  404208:	cbz	w0, 404388 <__fxstatat@plt+0x2248>
  40420c:	cmp	w19, #0xd
  404210:	ccmp	w19, #0x2, #0x4, ne  // ne = any
  404214:	b.ne	404388 <__fxstatat@plt+0x2248>  // b.any
  404218:	ldrb	w0, [x26, #49]
  40421c:	cbz	w0, 403b90 <__fxstatat@plt+0x1a50>
  404220:	mvni	v0.4s, #0x0
  404224:	adrp	x21, 40f000 <__fxstatat@plt+0xcec0>
  404228:	add	x21, x21, #0xe98
  40422c:	strb	wzr, [sp, #160]
  404230:	stp	q0, q0, [sp, #128]
  404234:	stur	q0, [sp, #168]
  404238:	b	403c50 <__fxstatat@plt+0x1b10>
  40423c:	mov	w1, #0x0                   	// #0
  404240:	mov	x0, x25
  404244:	bl	404f40 <__fxstatat@plt+0x2e00>
  404248:	mov	x1, x0
  40424c:	cbz	x0, 403d08 <__fxstatat@plt+0x1bc8>
  404250:	mov	x0, x25
  404254:	mov	x25, x1
  404258:	bl	401f60 <free@plt>
  40425c:	b	403d08 <__fxstatat@plt+0x1bc8>
  404260:	cmn	x7, #0x3
  404264:	b.hi	404274 <__fxstatat@plt+0x2134>  // b.pmore
  404268:	ldr	x8, [x26, #136]
  40426c:	add	x7, x8, x7
  404270:	str	x7, [x26, #136]
  404274:	cmn	x3, #0x3
  404278:	b.hi	404288 <__fxstatat@plt+0x2148>  // b.pmore
  40427c:	ldr	x7, [x26, #144]
  404280:	add	x3, x7, x3
  404284:	str	x3, [x26, #144]
  404288:	cmn	x2, #0x3
  40428c:	b.hi	40429c <__fxstatat@plt+0x215c>  // b.pmore
  404290:	ldr	x7, [x26, #104]
  404294:	madd	x2, x5, x2, x7
  404298:	str	x2, [x26, #104]
  40429c:	cmn	x1, #0x3
  4042a0:	b.hi	4042b0 <__fxstatat@plt+0x2170>  // b.pmore
  4042a4:	ldr	x3, [x26, #112]
  4042a8:	madd	x1, x5, x1, x3
  4042ac:	str	x1, [x26, #112]
  4042b0:	cmn	x4, #0x3
  4042b4:	b.hi	403d98 <__fxstatat@plt+0x1c58>  // b.pmore
  4042b8:	ldrb	w2, [x26, #128]
  4042bc:	add	x3, x26, #0x60
  4042c0:	mul	x4, x5, x4
  4042c4:	cmp	w2, w0
  4042c8:	ldr	x1, [x3, #24]
  4042cc:	b.eq	4043f0 <__fxstatat@plt+0x22b0>  // b.none
  4042d0:	cmp	w2, #0x0
  4042d4:	cneg	x1, x1, ne  // ne = any
  4042d8:	cmp	w0, #0x0
  4042dc:	cneg	x4, x4, ne  // ne = any
  4042e0:	cmp	x4, x1
  4042e4:	b.cs	4043e0 <__fxstatat@plt+0x22a0>  // b.hs, b.nlast
  4042e8:	sub	x4, x1, x4
  4042ec:	cmp	w2, #0x0
  4042f0:	neg	x0, x4
  4042f4:	csel	x0, x4, x0, eq  // eq = none
  4042f8:	str	x0, [x26, #120]
  4042fc:	b	403d98 <__fxstatat@plt+0x1c58>
  404300:	fmov	d0, d3
  404304:	b	404108 <__fxstatat@plt+0x1fc8>
  404308:	mov	x1, x24
  40430c:	add	x2, sp, #0x140
  404310:	bl	402110 <__xstat@plt>
  404314:	cbnz	w0, 404374 <__fxstatat@plt+0x2234>
  404318:	ldr	x0, [x26, #80]
  40431c:	ldr	x2, [sp, #320]
  404320:	cbz	x0, 404374 <__fxstatat@plt+0x2234>
  404324:	add	x1, sp, #0x100
  404328:	str	x2, [sp, #256]
  40432c:	bl	405d70 <__fxstatat@plt+0x3c30>
  404330:	cbz	x0, 404374 <__fxstatat@plt+0x2234>
  404334:	ldr	x24, [x0, #8]
  404338:	cbz	x24, 404374 <__fxstatat@plt+0x2234>
  40433c:	ldr	x0, [x24]
  404340:	mov	x1, x20
  404344:	bl	401f20 <strcmp@plt>
  404348:	cbz	w0, 404374 <__fxstatat@plt+0x2234>
  40434c:	ldrb	w0, [x24, #40]
  404350:	tst	x0, #0x2
  404354:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  404358:	b.ne	404374 <__fxstatat@plt+0x2234>  // b.any
  40435c:	mvni	v0.4s, #0x0
  404360:	adrp	x21, 40f000 <__fxstatat@plt+0xcec0>
  404364:	add	x21, x21, #0xe98
  404368:	strb	wzr, [sp, #160]
  40436c:	stp	q0, q0, [sp, #128]
  404370:	stur	q0, [sp, #168]
  404374:	ldr	x0, [sp, #136]
  404378:	cbnz	x0, 403c50 <__fxstatat@plt+0x1b10>
  40437c:	ldrb	w0, [x26, #49]
  404380:	cbnz	w0, 403c50 <__fxstatat@plt+0x1b10>
  404384:	b	403c44 <__fxstatat@plt+0x1b04>
  404388:	mov	x2, x24
  40438c:	mov	w1, #0x3                   	// #3
  404390:	mov	w0, #0x0                   	// #0
  404394:	bl	40ad60 <__fxstatat@plt+0x8c20>
  404398:	mov	w1, w19
  40439c:	mov	x3, x0
  4043a0:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  4043a4:	mov	w0, #0x0                   	// #0
  4043a8:	add	x2, x2, #0xc78
  4043ac:	bl	401c70 <error@plt>
  4043b0:	mov	w0, #0x1                   	// #1
  4043b4:	str	w0, [x26, #72]
  4043b8:	b	403b90 <__fxstatat@plt+0x1a50>
  4043bc:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  4043c0:	add	x3, x3, #0xd50
  4043c4:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4043c8:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  4043cc:	add	x3, x3, #0x10
  4043d0:	add	x1, x1, #0xe68
  4043d4:	add	x0, x0, #0xef0
  4043d8:	mov	w2, #0x4d2                 	// #1234
  4043dc:	bl	4020d0 <__assert_fail@plt>
  4043e0:	sub	x4, x4, x1
  4043e4:	mov	w2, w0
  4043e8:	strb	w0, [x3, #32]
  4043ec:	b	4042ec <__fxstatat@plt+0x21ac>
  4043f0:	add	x4, x4, x1
  4043f4:	str	x4, [x3, #24]
  4043f8:	b	403d98 <__fxstatat@plt+0x1c58>
  4043fc:	nop
  404400:	stp	x29, x30, [sp, #-176]!
  404404:	mov	x29, sp
  404408:	stp	x19, x20, [sp, #16]
  40440c:	mov	w20, w0
  404410:	stp	x21, x22, [sp, #32]
  404414:	str	x23, [sp, #48]
  404418:	cbz	w0, 404458 <__fxstatat@plt+0x2318>
  40441c:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  404420:	mov	w2, #0x5                   	// #5
  404424:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  404428:	add	x1, x1, #0xf18
  40442c:	ldr	x19, [x0, #1432]
  404430:	mov	x0, #0x0                   	// #0
  404434:	bl	402060 <dcgettext@plt>
  404438:	mov	x2, x0
  40443c:	adrp	x3, 425000 <__fxstatat@plt+0x22ec0>
  404440:	mov	x0, x19
  404444:	mov	w1, #0x1                   	// #1
  404448:	ldr	x3, [x3, #1664]
  40444c:	bl	401f10 <__fprintf_chk@plt>
  404450:	mov	w0, w20
  404454:	bl	401c60 <exit@plt>
  404458:	mov	w2, #0x5                   	// #5
  40445c:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  404460:	mov	x0, #0x0                   	// #0
  404464:	add	x1, x1, #0xf40
  404468:	bl	402060 <dcgettext@plt>
  40446c:	adrp	x19, 425000 <__fxstatat@plt+0x22ec0>
  404470:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  404474:	mov	x1, x0
  404478:	mov	w0, #0x1                   	// #1
  40447c:	ldr	x2, [x2, #1664]
  404480:	bl	401dd0 <__printf_chk@plt>
  404484:	mov	w2, #0x5                   	// #5
  404488:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  40448c:	mov	x0, #0x0                   	// #0
  404490:	add	x1, x1, #0xf68
  404494:	bl	402060 <dcgettext@plt>
  404498:	ldr	x1, [x19, #1456]
  40449c:	bl	402080 <fputs_unlocked@plt>
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  4044a8:	mov	x0, #0x0                   	// #0
  4044ac:	add	x1, x1, #0xfd0
  4044b0:	bl	402060 <dcgettext@plt>
  4044b4:	ldr	x1, [x19, #1456]
  4044b8:	bl	402080 <fputs_unlocked@plt>
  4044bc:	mov	w2, #0x5                   	// #5
  4044c0:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4044c4:	mov	x0, #0x0                   	// #0
  4044c8:	add	x1, x1, #0x20
  4044cc:	bl	402060 <dcgettext@plt>
  4044d0:	ldr	x1, [x19, #1456]
  4044d4:	bl	402080 <fputs_unlocked@plt>
  4044d8:	mov	w2, #0x5                   	// #5
  4044dc:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4044e0:	mov	x0, #0x0                   	// #0
  4044e4:	add	x1, x1, #0x1c0
  4044e8:	bl	402060 <dcgettext@plt>
  4044ec:	ldr	x1, [x19, #1456]
  4044f0:	bl	402080 <fputs_unlocked@plt>
  4044f4:	mov	w2, #0x5                   	// #5
  4044f8:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4044fc:	mov	x0, #0x0                   	// #0
  404500:	add	x1, x1, #0x2c0
  404504:	bl	402060 <dcgettext@plt>
  404508:	ldr	x1, [x19, #1456]
  40450c:	bl	402080 <fputs_unlocked@plt>
  404510:	mov	w2, #0x5                   	// #5
  404514:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404518:	mov	x0, #0x0                   	// #0
  40451c:	add	x1, x1, #0x3d0
  404520:	bl	402060 <dcgettext@plt>
  404524:	ldr	x1, [x19, #1456]
  404528:	bl	402080 <fputs_unlocked@plt>
  40452c:	mov	w2, #0x5                   	// #5
  404530:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404534:	mov	x0, #0x0                   	// #0
  404538:	add	x1, x1, #0x458
  40453c:	bl	402060 <dcgettext@plt>
  404540:	ldr	x1, [x19, #1456]
  404544:	bl	402080 <fputs_unlocked@plt>
  404548:	mov	w2, #0x5                   	// #5
  40454c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404550:	mov	x0, #0x0                   	// #0
  404554:	add	x1, x1, #0x538
  404558:	bl	402060 <dcgettext@plt>
  40455c:	ldr	x1, [x19, #1456]
  404560:	bl	402080 <fputs_unlocked@plt>
  404564:	mov	w2, #0x5                   	// #5
  404568:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  40456c:	mov	x0, #0x0                   	// #0
  404570:	add	x1, x1, #0x568
  404574:	bl	402060 <dcgettext@plt>
  404578:	ldr	x1, [x19, #1456]
  40457c:	bl	402080 <fputs_unlocked@plt>
  404580:	mov	w2, #0x5                   	// #5
  404584:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404588:	mov	x0, #0x0                   	// #0
  40458c:	add	x1, x1, #0x5a0
  404590:	bl	402060 <dcgettext@plt>
  404594:	mov	x1, x0
  404598:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  40459c:	mov	w0, #0x1                   	// #1
  4045a0:	add	x2, x2, #0x680
  4045a4:	bl	401dd0 <__printf_chk@plt>
  4045a8:	mov	w2, #0x5                   	// #5
  4045ac:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4045b0:	mov	x0, #0x0                   	// #0
  4045b4:	add	x1, x1, #0x688
  4045b8:	bl	402060 <dcgettext@plt>
  4045bc:	ldr	x1, [x19, #1456]
  4045c0:	bl	402080 <fputs_unlocked@plt>
  4045c4:	mov	w2, #0x5                   	// #5
  4045c8:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	add	x1, x1, #0x760
  4045d4:	bl	402060 <dcgettext@plt>
  4045d8:	ldr	x1, [x19, #1456]
  4045dc:	bl	402080 <fputs_unlocked@plt>
  4045e0:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  4045e4:	add	x3, x3, #0xd50
  4045e8:	add	x0, x3, #0x18
  4045ec:	add	x2, sp, #0x40
  4045f0:	ldp	x4, x5, [x3, #40]
  4045f4:	stp	x4, x5, [sp, #80]
  4045f8:	ldp	x4, x5, [x3, #56]
  4045fc:	stp	x4, x5, [sp, #96]
  404600:	ldp	x1, x3, [x3, #24]
  404604:	stp	x1, x3, [sp, #64]
  404608:	ldp	x4, x5, [x0, #48]
  40460c:	stp	x4, x5, [sp, #112]
  404610:	ldp	x4, x5, [x0, #64]
  404614:	stp	x4, x5, [sp, #128]
  404618:	ldp	x4, x5, [x0, #80]
  40461c:	stp	x4, x5, [sp, #144]
  404620:	ldp	x4, x5, [x0, #96]
  404624:	stp	x4, x5, [sp, #160]
  404628:	cbz	x1, 404660 <__fxstatat@plt+0x2520>
  40462c:	mov	w4, #0x64                  	// #100
  404630:	mov	w3, #0x66                  	// #102
  404634:	b	404640 <__fxstatat@plt+0x2500>
  404638:	ldr	x1, [x2, #16]!
  40463c:	cbz	x1, 404660 <__fxstatat@plt+0x2520>
  404640:	ldrb	w0, [x1]
  404644:	cmp	w4, w0
  404648:	b.ne	404638 <__fxstatat@plt+0x24f8>  // b.any
  40464c:	ldrb	w0, [x1, #1]
  404650:	cmp	w3, w0
  404654:	b.ne	404638 <__fxstatat@plt+0x24f8>  // b.any
  404658:	ldrb	w0, [x1, #2]
  40465c:	cbnz	w0, 404638 <__fxstatat@plt+0x24f8>
  404660:	ldr	x21, [x2, #8]
  404664:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404668:	mov	x0, #0x0                   	// #0
  40466c:	add	x1, x1, #0x840
  404670:	mov	w2, #0x5                   	// #5
  404674:	cbz	x21, 404730 <__fxstatat@plt+0x25f0>
  404678:	bl	402060 <dcgettext@plt>
  40467c:	adrp	x22, 410000 <__fxstatat@plt+0xdec0>
  404680:	add	x22, x22, #0x858
  404684:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  404688:	mov	x3, x22
  40468c:	add	x2, x2, #0x880
  404690:	mov	x1, x0
  404694:	mov	w0, #0x1                   	// #1
  404698:	bl	401dd0 <__printf_chk@plt>
  40469c:	mov	x1, #0x0                   	// #0
  4046a0:	mov	w0, #0x5                   	// #5
  4046a4:	bl	402130 <setlocale@plt>
  4046a8:	cbz	x0, 4047f8 <__fxstatat@plt+0x26b8>
  4046ac:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4046b0:	mov	x2, #0x3                   	// #3
  4046b4:	add	x1, x1, #0x890
  4046b8:	adrp	x23, 40f000 <__fxstatat@plt+0xcec0>
  4046bc:	bl	401d90 <strncmp@plt>
  4046c0:	add	x23, x23, #0xf00
  4046c4:	cbnz	w0, 4047d8 <__fxstatat@plt+0x2698>
  4046c8:	mov	w2, #0x5                   	// #5
  4046cc:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4046d0:	mov	x0, #0x0                   	// #0
  4046d4:	add	x1, x1, #0x8e0
  4046d8:	bl	402060 <dcgettext@plt>
  4046dc:	mov	x1, x0
  4046e0:	mov	x3, x23
  4046e4:	mov	x2, x22
  4046e8:	mov	w0, #0x1                   	// #1
  4046ec:	bl	401dd0 <__printf_chk@plt>
  4046f0:	mov	w2, #0x5                   	// #5
  4046f4:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4046f8:	mov	x0, #0x0                   	// #0
  4046fc:	add	x1, x1, #0x900
  404700:	bl	402060 <dcgettext@plt>
  404704:	mov	x1, x0
  404708:	cmp	x21, x23
  40470c:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  404710:	adrp	x3, 40f000 <__fxstatat@plt+0xcec0>
  404714:	add	x2, x2, #0x138
  404718:	add	x3, x3, #0xf08
  40471c:	csel	x3, x3, x2, eq  // eq = none
  404720:	mov	x2, x21
  404724:	mov	w0, #0x1                   	// #1
  404728:	bl	401dd0 <__printf_chk@plt>
  40472c:	b	404450 <__fxstatat@plt+0x2310>
  404730:	bl	402060 <dcgettext@plt>
  404734:	adrp	x22, 410000 <__fxstatat@plt+0xdec0>
  404738:	add	x22, x22, #0x858
  40473c:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  404740:	mov	x3, x22
  404744:	add	x2, x2, #0x880
  404748:	mov	x1, x0
  40474c:	mov	w0, #0x1                   	// #1
  404750:	bl	401dd0 <__printf_chk@plt>
  404754:	mov	x1, #0x0                   	// #0
  404758:	mov	w0, #0x5                   	// #5
  40475c:	bl	402130 <setlocale@plt>
  404760:	cbz	x0, 404778 <__fxstatat@plt+0x2638>
  404764:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404768:	mov	x2, #0x3                   	// #3
  40476c:	add	x1, x1, #0x890
  404770:	bl	401d90 <strncmp@plt>
  404774:	cbnz	w0, 4047cc <__fxstatat@plt+0x268c>
  404778:	mov	w2, #0x5                   	// #5
  40477c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404780:	mov	x0, #0x0                   	// #0
  404784:	add	x1, x1, #0x8e0
  404788:	adrp	x21, 40f000 <__fxstatat@plt+0xcec0>
  40478c:	bl	402060 <dcgettext@plt>
  404790:	add	x21, x21, #0xf00
  404794:	mov	x1, x0
  404798:	mov	x3, x21
  40479c:	mov	x2, x22
  4047a0:	mov	w0, #0x1                   	// #1
  4047a4:	bl	401dd0 <__printf_chk@plt>
  4047a8:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4047ac:	mov	w2, #0x5                   	// #5
  4047b0:	add	x1, x1, #0x900
  4047b4:	mov	x0, #0x0                   	// #0
  4047b8:	bl	402060 <dcgettext@plt>
  4047bc:	mov	x1, x0
  4047c0:	adrp	x3, 40f000 <__fxstatat@plt+0xcec0>
  4047c4:	add	x3, x3, #0xf08
  4047c8:	b	404720 <__fxstatat@plt+0x25e0>
  4047cc:	adrp	x23, 40f000 <__fxstatat@plt+0xcec0>
  4047d0:	add	x23, x23, #0xf00
  4047d4:	mov	x21, x23
  4047d8:	mov	w2, #0x5                   	// #5
  4047dc:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  4047e0:	mov	x0, #0x0                   	// #0
  4047e4:	add	x1, x1, #0x898
  4047e8:	bl	402060 <dcgettext@plt>
  4047ec:	ldr	x1, [x19, #1456]
  4047f0:	bl	402080 <fputs_unlocked@plt>
  4047f4:	b	4046c8 <__fxstatat@plt+0x2588>
  4047f8:	adrp	x23, 40f000 <__fxstatat@plt+0xcec0>
  4047fc:	add	x23, x23, #0xf00
  404800:	b	4046c8 <__fxstatat@plt+0x2588>
  404804:	nop
  404808:	stp	x29, x30, [sp, #-64]!
  40480c:	mov	x29, sp
  404810:	stp	x19, x20, [sp, #16]
  404814:	adrp	x19, 425000 <__fxstatat@plt+0x22ec0>
  404818:	add	x19, x19, #0x2c8
  40481c:	stp	x21, x22, [sp, #32]
  404820:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  404824:	add	x21, x21, #0x5c8
  404828:	stp	x23, x24, [sp, #48]
  40482c:	bl	40c6b0 <__fxstatat@plt+0xa570>
  404830:	adrp	x23, 410000 <__fxstatat@plt+0xdec0>
  404834:	mov	x24, x0
  404838:	mov	x20, x0
  40483c:	add	x23, x23, #0x990
  404840:	mov	x0, x20
  404844:	mov	w1, #0x2c                  	// #44
  404848:	mov	x22, #0x0                   	// #0
  40484c:	bl	401fc0 <strchr@plt>
  404850:	cbz	x0, 40485c <__fxstatat@plt+0x271c>
  404854:	mov	x22, x0
  404858:	strb	wzr, [x22], #1
  40485c:	ldr	x0, [x19, #8]
  404860:	mov	x1, x20
  404864:	bl	401f20 <strcmp@plt>
  404868:	cbz	w0, 404958 <__fxstatat@plt+0x2818>
  40486c:	ldr	x0, [x19, #56]
  404870:	mov	x1, x20
  404874:	bl	401f20 <strcmp@plt>
  404878:	cbz	w0, 4049cc <__fxstatat@plt+0x288c>
  40487c:	ldr	x0, [x19, #104]
  404880:	mov	x1, x20
  404884:	bl	401f20 <strcmp@plt>
  404888:	cbz	w0, 4049e4 <__fxstatat@plt+0x28a4>
  40488c:	ldr	x0, [x19, #152]
  404890:	mov	x1, x20
  404894:	bl	401f20 <strcmp@plt>
  404898:	cbz	w0, 404a54 <__fxstatat@plt+0x2914>
  40489c:	ldr	x0, [x19, #200]
  4048a0:	mov	x1, x20
  4048a4:	bl	401f20 <strcmp@plt>
  4048a8:	cbz	w0, 404a6c <__fxstatat@plt+0x292c>
  4048ac:	ldr	x0, [x19, #248]
  4048b0:	mov	x1, x20
  4048b4:	bl	401f20 <strcmp@plt>
  4048b8:	cbz	w0, 404acc <__fxstatat@plt+0x298c>
  4048bc:	ldr	x0, [x19, #296]
  4048c0:	mov	x1, x20
  4048c4:	bl	401f20 <strcmp@plt>
  4048c8:	cbz	w0, 404ae4 <__fxstatat@plt+0x29a4>
  4048cc:	ldr	x0, [x19, #344]
  4048d0:	mov	x1, x20
  4048d4:	bl	401f20 <strcmp@plt>
  4048d8:	cbz	w0, 404afc <__fxstatat@plt+0x29bc>
  4048dc:	ldr	x0, [x19, #392]
  4048e0:	mov	x1, x20
  4048e4:	bl	401f20 <strcmp@plt>
  4048e8:	cbz	w0, 404b14 <__fxstatat@plt+0x29d4>
  4048ec:	ldr	x0, [x19, #440]
  4048f0:	mov	x1, x20
  4048f4:	bl	401f20 <strcmp@plt>
  4048f8:	cbz	w0, 404b2c <__fxstatat@plt+0x29ec>
  4048fc:	ldr	x0, [x19, #488]
  404900:	mov	x1, x20
  404904:	bl	401f20 <strcmp@plt>
  404908:	cbz	w0, 404b44 <__fxstatat@plt+0x2a04>
  40490c:	ldr	x0, [x19, #536]
  404910:	mov	x1, x20
  404914:	bl	401f20 <strcmp@plt>
  404918:	cbz	w0, 404b5c <__fxstatat@plt+0x2a1c>
  40491c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404920:	add	x1, x1, #0x938
  404924:	mov	w2, #0x5                   	// #5
  404928:	mov	x0, #0x0                   	// #0
  40492c:	bl	402060 <dcgettext@plt>
  404930:	mov	x19, x0
  404934:	mov	x0, x20
  404938:	bl	40b668 <__fxstatat@plt+0x9528>
  40493c:	mov	x2, x19
  404940:	mov	x3, x0
  404944:	mov	w1, #0x0                   	// #0
  404948:	mov	w0, #0x0                   	// #0
  40494c:	bl	401c70 <error@plt>
  404950:	mov	w0, #0x1                   	// #1
  404954:	bl	404400 <__fxstatat@plt+0x22c0>
  404958:	ldrb	w0, [x19, #44]
  40495c:	cbnz	w0, 404b74 <__fxstatat@plt+0x2a34>
  404960:	ldp	x2, x0, [x21]
  404964:	mov	w20, #0x0                   	// #0
  404968:	add	x2, x2, #0x1
  40496c:	nop
  404970:	cmp	xzr, x2, lsr #61
  404974:	str	x2, [x21]
  404978:	cset	x3, ne  // ne = any
  40497c:	lsl	x1, x2, #3
  404980:	tbnz	x2, #60, 404c2c <__fxstatat@plt+0x2aec>
  404984:	cbnz	x3, 404c2c <__fxstatat@plt+0x2aec>
  404988:	bl	40c558 <__fxstatat@plt+0xa418>
  40498c:	str	x0, [x21, #8]
  404990:	sbfiz	x1, x20, #1, #32
  404994:	mov	w3, #0x30                  	// #48
  404998:	add	x1, x1, w20, sxtw
  40499c:	ldr	x2, [x21]
  4049a0:	add	x1, x19, x1, lsl #4
  4049a4:	umaddl	x20, w20, w3, x19
  4049a8:	add	x0, x0, x2, lsl #3
  4049ac:	ldrb	w2, [x1, #44]
  4049b0:	stur	x20, [x0, #-8]
  4049b4:	cbnz	w2, 404c0c <__fxstatat@plt+0x2acc>
  4049b8:	mov	w0, #0x1                   	// #1
  4049bc:	strb	w0, [x1, #44]
  4049c0:	cbz	x22, 404a3c <__fxstatat@plt+0x28fc>
  4049c4:	mov	x20, x22
  4049c8:	b	404840 <__fxstatat@plt+0x2700>
  4049cc:	ldrb	w0, [x19, #92]
  4049d0:	cbnz	w0, 404c04 <__fxstatat@plt+0x2ac4>
  4049d4:	ldp	x2, x0, [x21]
  4049d8:	mov	w20, #0x1                   	// #1
  4049dc:	add	x2, x2, #0x1
  4049e0:	b	404970 <__fxstatat@plt+0x2830>
  4049e4:	ldrb	w0, [x19, #140]
  4049e8:	cbnz	w0, 404bfc <__fxstatat@plt+0x2abc>
  4049ec:	ldp	x2, x0, [x21]
  4049f0:	add	x2, x2, #0x1
  4049f4:	str	x2, [x21]
  4049f8:	cmp	xzr, x2, lsr #61
  4049fc:	lsl	x1, x2, #3
  404a00:	cset	x3, ne  // ne = any
  404a04:	tbnz	x2, #60, 404c2c <__fxstatat@plt+0x2aec>
  404a08:	cbnz	x3, 404c2c <__fxstatat@plt+0x2aec>
  404a0c:	bl	40c558 <__fxstatat@plt+0xa418>
  404a10:	str	x0, [x21, #8]
  404a14:	ldr	x1, [x21]
  404a18:	add	x2, x19, #0x60
  404a1c:	ldrb	w3, [x19, #140]
  404a20:	add	x0, x0, x1, lsl #3
  404a24:	stur	x2, [x0, #-8]
  404a28:	str	x23, [x19, #120]
  404a2c:	cbnz	w3, 404c0c <__fxstatat@plt+0x2acc>
  404a30:	mov	w0, #0x1                   	// #1
  404a34:	strb	w0, [x19, #140]
  404a38:	cbnz	x22, 4049c4 <__fxstatat@plt+0x2884>
  404a3c:	mov	x0, x24
  404a40:	ldp	x19, x20, [sp, #16]
  404a44:	ldp	x21, x22, [sp, #32]
  404a48:	ldp	x23, x24, [sp, #48]
  404a4c:	ldp	x29, x30, [sp], #64
  404a50:	b	401f60 <free@plt>
  404a54:	ldrb	w0, [x19, #188]
  404a58:	cbnz	w0, 404bf4 <__fxstatat@plt+0x2ab4>
  404a5c:	ldp	x2, x0, [x21]
  404a60:	mov	w20, #0x3                   	// #3
  404a64:	add	x2, x2, #0x1
  404a68:	b	404970 <__fxstatat@plt+0x2830>
  404a6c:	ldrb	w0, [x19, #236]
  404a70:	cbnz	w0, 404bec <__fxstatat@plt+0x2aac>
  404a74:	ldp	x2, x0, [x21]
  404a78:	add	x2, x2, #0x1
  404a7c:	str	x2, [x21]
  404a80:	cmp	xzr, x2, lsr #61
  404a84:	lsl	x1, x2, #3
  404a88:	cset	x3, ne  // ne = any
  404a8c:	tbnz	x2, #60, 404c2c <__fxstatat@plt+0x2aec>
  404a90:	cbnz	x3, 404c2c <__fxstatat@plt+0x2aec>
  404a94:	bl	40c558 <__fxstatat@plt+0xa418>
  404a98:	str	x0, [x21, #8]
  404a9c:	ldr	x2, [x21]
  404aa0:	add	x3, x19, #0xc0
  404aa4:	ldrb	w4, [x19, #236]
  404aa8:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404aac:	add	x1, x1, #0x998
  404ab0:	add	x2, x0, x2, lsl #3
  404ab4:	stur	x3, [x2, #-8]
  404ab8:	str	x1, [x19, #216]
  404abc:	cbnz	w4, 404c0c <__fxstatat@plt+0x2acc>
  404ac0:	mov	w0, #0x1                   	// #1
  404ac4:	strb	w0, [x19, #236]
  404ac8:	b	4049c0 <__fxstatat@plt+0x2880>
  404acc:	ldrb	w0, [x19, #284]
  404ad0:	cbnz	w0, 404be4 <__fxstatat@plt+0x2aa4>
  404ad4:	ldp	x2, x0, [x21]
  404ad8:	mov	w20, #0x5                   	// #5
  404adc:	add	x2, x2, #0x1
  404ae0:	b	404970 <__fxstatat@plt+0x2830>
  404ae4:	ldrb	w0, [x19, #332]
  404ae8:	cbnz	w0, 404bdc <__fxstatat@plt+0x2a9c>
  404aec:	ldp	x2, x0, [x21]
  404af0:	mov	w20, #0x6                   	// #6
  404af4:	add	x2, x2, #0x1
  404af8:	b	404970 <__fxstatat@plt+0x2830>
  404afc:	ldrb	w0, [x19, #380]
  404b00:	cbnz	w0, 404bd4 <__fxstatat@plt+0x2a94>
  404b04:	ldp	x2, x0, [x21]
  404b08:	mov	w20, #0x7                   	// #7
  404b0c:	add	x2, x2, #0x1
  404b10:	b	404970 <__fxstatat@plt+0x2830>
  404b14:	ldrb	w0, [x19, #428]
  404b18:	cbnz	w0, 404bcc <__fxstatat@plt+0x2a8c>
  404b1c:	ldp	x2, x0, [x21]
  404b20:	mov	w20, #0x8                   	// #8
  404b24:	add	x2, x2, #0x1
  404b28:	b	404970 <__fxstatat@plt+0x2830>
  404b2c:	ldrb	w0, [x19, #476]
  404b30:	cbnz	w0, 404bc4 <__fxstatat@plt+0x2a84>
  404b34:	ldp	x2, x0, [x21]
  404b38:	mov	w20, #0x9                   	// #9
  404b3c:	add	x2, x2, #0x1
  404b40:	b	404970 <__fxstatat@plt+0x2830>
  404b44:	ldrb	w0, [x19, #524]
  404b48:	cbnz	w0, 404bbc <__fxstatat@plt+0x2a7c>
  404b4c:	ldp	x2, x0, [x21]
  404b50:	mov	w20, #0xa                   	// #10
  404b54:	add	x2, x2, #0x1
  404b58:	b	404970 <__fxstatat@plt+0x2830>
  404b5c:	ldrb	w0, [x19, #572]
  404b60:	cbnz	w0, 404bb4 <__fxstatat@plt+0x2a74>
  404b64:	ldp	x2, x0, [x21]
  404b68:	mov	w20, #0xb                   	// #11
  404b6c:	add	x2, x2, #0x1
  404b70:	b	404970 <__fxstatat@plt+0x2830>
  404b74:	mov	w20, #0x0                   	// #0
  404b78:	mov	w2, #0x5                   	// #5
  404b7c:	adrp	x1, 410000 <__fxstatat@plt+0xdec0>
  404b80:	mov	x0, #0x0                   	// #0
  404b84:	add	x1, x1, #0x960
  404b88:	bl	402060 <dcgettext@plt>
  404b8c:	mov	w2, w20
  404b90:	ubfiz	x1, x20, #1, #4
  404b94:	add	x1, x1, x2
  404b98:	mov	x20, x0
  404b9c:	add	x1, x19, x1, lsl #4
  404ba0:	ldr	x0, [x1, #8]
  404ba4:	bl	40b668 <__fxstatat@plt+0x9528>
  404ba8:	mov	x3, x0
  404bac:	mov	x2, x20
  404bb0:	b	404944 <__fxstatat@plt+0x2804>
  404bb4:	mov	w20, #0xb                   	// #11
  404bb8:	b	404b78 <__fxstatat@plt+0x2a38>
  404bbc:	mov	w20, #0xa                   	// #10
  404bc0:	b	404b78 <__fxstatat@plt+0x2a38>
  404bc4:	mov	w20, #0x9                   	// #9
  404bc8:	b	404b78 <__fxstatat@plt+0x2a38>
  404bcc:	mov	w20, #0x8                   	// #8
  404bd0:	b	404b78 <__fxstatat@plt+0x2a38>
  404bd4:	mov	w20, #0x7                   	// #7
  404bd8:	b	404b78 <__fxstatat@plt+0x2a38>
  404bdc:	mov	w20, #0x6                   	// #6
  404be0:	b	404b78 <__fxstatat@plt+0x2a38>
  404be4:	mov	w20, #0x5                   	// #5
  404be8:	b	404b78 <__fxstatat@plt+0x2a38>
  404bec:	mov	w20, #0x4                   	// #4
  404bf0:	b	404b78 <__fxstatat@plt+0x2a38>
  404bf4:	mov	w20, #0x3                   	// #3
  404bf8:	b	404b78 <__fxstatat@plt+0x2a38>
  404bfc:	mov	w20, #0x2                   	// #2
  404c00:	b	404b78 <__fxstatat@plt+0x2a38>
  404c04:	mov	w20, #0x1                   	// #1
  404c08:	b	404b78 <__fxstatat@plt+0x2a38>
  404c0c:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  404c10:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  404c14:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  404c18:	add	x3, x3, #0xd50
  404c1c:	add	x1, x1, #0xe68
  404c20:	add	x0, x0, #0xe78
  404c24:	mov	w2, #0x196                 	// #406
  404c28:	bl	4020d0 <__assert_fail@plt>
  404c2c:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  404c30:	stp	x29, x30, [sp, #-320]!
  404c34:	mov	x29, sp
  404c38:	stp	x19, x20, [sp, #16]
  404c3c:	mov	x19, x1
  404c40:	stp	x21, x22, [sp, #32]
  404c44:	mov	x22, x0
  404c48:	add	x0, x29, #0x30
  404c4c:	bl	40ba98 <__fxstatat@plt+0x9958>
  404c50:	mov	w21, w0
  404c54:	bl	4020e0 <__errno_location@plt>
  404c58:	mov	x20, x0
  404c5c:	cbnz	w21, 404ea4 <__fxstatat@plt+0x2d64>
  404c60:	ldr	w1, [x19, #16]
  404c64:	and	w1, w1, #0xf000
  404c68:	cmp	w1, #0x4, lsl #12
  404c6c:	b.eq	404ddc <__fxstatat@plt+0x2c9c>  // b.none
  404c70:	mov	x0, x22
  404c74:	bl	4055e8 <__fxstatat@plt+0x34a8>
  404c78:	mov	x19, x0
  404c7c:	bl	401c30 <strlen@plt>
  404c80:	add	x3, x0, #0x10
  404c84:	mov	x1, x19
  404c88:	and	x3, x3, #0xfffffffffffffff0
  404c8c:	add	x2, x0, #0x1
  404c90:	sub	sp, sp, x3
  404c94:	mov	x0, sp
  404c98:	bl	401bf0 <memcpy@plt>
  404c9c:	mov	x1, x0
  404ca0:	mov	x0, x19
  404ca4:	mov	x19, x1
  404ca8:	bl	401f60 <free@plt>
  404cac:	mov	x0, x19
  404cb0:	bl	401f50 <chdir@plt>
  404cb4:	tbnz	w0, #31, 404ed4 <__fxstatat@plt+0x2d94>
  404cb8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404cbc:	add	x2, x29, #0x40
  404cc0:	add	x1, x1, #0x48
  404cc4:	mov	w0, #0x0                   	// #0
  404cc8:	bl	402110 <__xstat@plt>
  404ccc:	tbnz	w0, #31, 404e48 <__fxstatat@plt+0x2d08>
  404cd0:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  404cd4:	add	x19, x19, #0x78
  404cd8:	b	404d48 <__fxstatat@plt+0x2c08>
  404cdc:	ldr	x1, [x29, #64]
  404ce0:	ldr	x2, [x29, #192]
  404ce4:	cmp	x2, x1
  404ce8:	b.ne	404da0 <__fxstatat@plt+0x2c60>  // b.any
  404cec:	ldr	x1, [x29, #72]
  404cf0:	ldr	x2, [x29, #200]
  404cf4:	cmp	x2, x1
  404cf8:	b.eq	404da0 <__fxstatat@plt+0x2c60>  // b.none
  404cfc:	mov	x0, x19
  404d00:	bl	401f50 <chdir@plt>
  404d04:	tbnz	w0, #31, 404e8c <__fxstatat@plt+0x2d4c>
  404d08:	ldp	x0, x1, [x29, #192]
  404d0c:	stp	x0, x1, [x29, #64]
  404d10:	ldp	x0, x1, [x29, #208]
  404d14:	stp	x0, x1, [x29, #80]
  404d18:	ldp	x0, x1, [x29, #224]
  404d1c:	stp	x0, x1, [x29, #96]
  404d20:	ldp	x0, x1, [x29, #240]
  404d24:	stp	x0, x1, [x29, #112]
  404d28:	ldp	x0, x1, [x29, #256]
  404d2c:	stp	x0, x1, [x29, #128]
  404d30:	ldp	x0, x1, [x29, #272]
  404d34:	stp	x0, x1, [x29, #144]
  404d38:	ldp	x0, x1, [x29, #288]
  404d3c:	stp	x0, x1, [x29, #160]
  404d40:	ldp	x2, x3, [x29, #304]
  404d44:	stp	x2, x3, [x29, #176]
  404d48:	add	x2, x29, #0xc0
  404d4c:	mov	x1, x19
  404d50:	mov	w0, #0x0                   	// #0
  404d54:	bl	402110 <__xstat@plt>
  404d58:	tbz	w0, #31, 404cdc <__fxstatat@plt+0x2b9c>
  404d5c:	ldr	w21, [x20]
  404d60:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404d64:	add	x1, x1, #0x80
  404d68:	mov	w2, #0x5                   	// #5
  404d6c:	mov	x0, #0x0                   	// #0
  404d70:	bl	402060 <dcgettext@plt>
  404d74:	mov	x1, x19
  404d78:	mov	x19, x0
  404d7c:	mov	w0, #0x4                   	// #4
  404d80:	bl	40a3e0 <__fxstatat@plt+0x82a0>
  404d84:	mov	x2, x19
  404d88:	mov	x3, x0
  404d8c:	mov	w1, w21
  404d90:	mov	w0, #0x0                   	// #0
  404d94:	mov	x19, #0x0                   	// #0
  404d98:	bl	401c70 <error@plt>
  404d9c:	b	404da8 <__fxstatat@plt+0x2c68>
  404da0:	bl	40c738 <__fxstatat@plt+0xa5f8>
  404da4:	mov	x19, x0
  404da8:	ldr	w21, [x20]
  404dac:	add	x0, x29, #0x30
  404db0:	bl	40baf8 <__fxstatat@plt+0x99b8>
  404db4:	cbnz	w0, 404f18 <__fxstatat@plt+0x2dd8>
  404db8:	add	x0, x29, #0x30
  404dbc:	bl	40bb10 <__fxstatat@plt+0x99d0>
  404dc0:	str	w21, [x20]
  404dc4:	mov	sp, x29
  404dc8:	mov	x0, x19
  404dcc:	ldp	x19, x20, [sp, #16]
  404dd0:	ldp	x21, x22, [sp, #32]
  404dd4:	ldp	x29, x30, [sp], #320
  404dd8:	ret
  404ddc:	ldp	x4, x5, [x19]
  404de0:	stp	x4, x5, [x29, #64]
  404de4:	mov	x0, x22
  404de8:	ldp	x2, x3, [x19, #16]
  404dec:	stp	x2, x3, [x29, #80]
  404df0:	ldp	x4, x5, [x19, #32]
  404df4:	stp	x4, x5, [x29, #96]
  404df8:	ldp	x2, x3, [x19, #48]
  404dfc:	stp	x2, x3, [x29, #112]
  404e00:	ldp	x4, x5, [x19, #64]
  404e04:	stp	x4, x5, [x29, #128]
  404e08:	ldp	x2, x3, [x19, #80]
  404e0c:	stp	x2, x3, [x29, #144]
  404e10:	ldp	x4, x5, [x19, #96]
  404e14:	stp	x4, x5, [x29, #160]
  404e18:	ldp	x2, x3, [x19, #112]
  404e1c:	stp	x2, x3, [x29, #176]
  404e20:	bl	401f50 <chdir@plt>
  404e24:	tbz	w0, #31, 404cd0 <__fxstatat@plt+0x2b90>
  404e28:	ldr	w20, [x20]
  404e2c:	mov	w2, #0x5                   	// #5
  404e30:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404e34:	mov	x0, #0x0                   	// #0
  404e38:	add	x1, x1, #0x28
  404e3c:	bl	402060 <dcgettext@plt>
  404e40:	mov	x1, x22
  404e44:	b	404ef0 <__fxstatat@plt+0x2db0>
  404e48:	mov	w2, #0x5                   	// #5
  404e4c:	ldr	w21, [x20]
  404e50:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404e54:	mov	x0, #0x0                   	// #0
  404e58:	add	x1, x1, #0x50
  404e5c:	bl	402060 <dcgettext@plt>
  404e60:	mov	x1, x19
  404e64:	mov	x19, x0
  404e68:	mov	w0, #0x4                   	// #4
  404e6c:	bl	40a3e0 <__fxstatat@plt+0x82a0>
  404e70:	mov	x2, x19
  404e74:	mov	x3, x0
  404e78:	mov	w1, w21
  404e7c:	mov	w0, #0x0                   	// #0
  404e80:	mov	x19, #0x0                   	// #0
  404e84:	bl	401c70 <error@plt>
  404e88:	b	404da8 <__fxstatat@plt+0x2c68>
  404e8c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404e90:	ldr	w21, [x20]
  404e94:	add	x1, x1, #0x28
  404e98:	mov	w2, #0x5                   	// #5
  404e9c:	mov	x0, #0x0                   	// #0
  404ea0:	b	404d70 <__fxstatat@plt+0x2c30>
  404ea4:	ldr	w20, [x20]
  404ea8:	mov	w2, #0x5                   	// #5
  404eac:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404eb0:	mov	x0, #0x0                   	// #0
  404eb4:	add	x1, x1, #0x8
  404eb8:	bl	402060 <dcgettext@plt>
  404ebc:	mov	w1, w20
  404ec0:	mov	x2, x0
  404ec4:	mov	x19, #0x0                   	// #0
  404ec8:	mov	w0, #0x0                   	// #0
  404ecc:	bl	401c70 <error@plt>
  404ed0:	b	404dc4 <__fxstatat@plt+0x2c84>
  404ed4:	ldr	w20, [x20]
  404ed8:	mov	w2, #0x5                   	// #5
  404edc:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404ee0:	mov	x0, #0x0                   	// #0
  404ee4:	add	x1, x1, #0x28
  404ee8:	bl	402060 <dcgettext@plt>
  404eec:	mov	x1, x19
  404ef0:	mov	x19, x0
  404ef4:	mov	w0, #0x4                   	// #4
  404ef8:	bl	40a3e0 <__fxstatat@plt+0x82a0>
  404efc:	mov	x3, x0
  404f00:	mov	x2, x19
  404f04:	mov	w1, w20
  404f08:	mov	w0, #0x0                   	// #0
  404f0c:	mov	x19, #0x0                   	// #0
  404f10:	bl	401c70 <error@plt>
  404f14:	b	404dc4 <__fxstatat@plt+0x2c84>
  404f18:	ldr	w19, [x20]
  404f1c:	mov	w2, #0x5                   	// #5
  404f20:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  404f24:	mov	x0, #0x0                   	// #0
  404f28:	add	x1, x1, #0x90
  404f2c:	bl	402060 <dcgettext@plt>
  404f30:	mov	w1, w19
  404f34:	mov	x2, x0
  404f38:	mov	w0, #0x1                   	// #1
  404f3c:	bl	401c70 <error@plt>
  404f40:	stp	x29, x30, [sp, #-272]!
  404f44:	mov	x29, sp
  404f48:	stp	x19, x20, [sp, #16]
  404f4c:	stp	x21, x22, [sp, #32]
  404f50:	and	w21, w1, #0x3
  404f54:	stp	x27, x28, [sp, #80]
  404f58:	mov	x28, x0
  404f5c:	sub	w0, w21, #0x1
  404f60:	tst	w0, w21
  404f64:	b.ne	40536c <__fxstatat@plt+0x322c>  // b.any
  404f68:	cbz	x28, 40536c <__fxstatat@plt+0x322c>
  404f6c:	stp	x23, x24, [sp, #48]
  404f70:	ldrb	w23, [x28]
  404f74:	cbz	w23, 4053fc <__fxstatat@plt+0x32bc>
  404f78:	mov	w22, w1
  404f7c:	cmp	w23, #0x2f
  404f80:	b.eq	4051a4 <__fxstatat@plt+0x3064>  // b.none
  404f84:	bl	40c738 <__fxstatat@plt+0xa5f8>
  404f88:	mov	x19, x0
  404f8c:	cbz	x0, 405444 <__fxstatat@plt+0x3304>
  404f90:	bl	401c30 <strlen@plt>
  404f94:	mov	x27, x0
  404f98:	cmp	x0, #0xfff
  404f9c:	b.ls	405428 <__fxstatat@plt+0x32e8>  // b.plast
  404fa0:	add	x27, x19, x0
  404fa4:	mov	x20, x27
  404fa8:	ldrb	w3, [x28]
  404fac:	cbz	w3, 4054d8 <__fxstatat@plt+0x3398>
  404fb0:	cmp	w21, #0x2
  404fb4:	ubfx	x23, x22, #2, #1
  404fb8:	and	w0, w22, #0x4
  404fbc:	csel	w23, w23, wzr, eq  // eq = none
  404fc0:	mov	x24, #0x0                   	// #0
  404fc4:	stp	x25, x26, [sp, #64]
  404fc8:	adrp	x26, 406000 <__fxstatat@plt+0x3ec0>
  404fcc:	add	x1, x26, #0xc90
  404fd0:	str	w0, [sp, #100]
  404fd4:	adrp	x0, 406000 <__fxstatat@plt+0x3ec0>
  404fd8:	add	x0, x0, #0xc38
  404fdc:	stp	x28, xzr, [sp, #104]
  404fe0:	stp	xzr, x1, [sp, #120]
  404fe4:	str	x0, [sp, #136]
  404fe8:	mov	w0, w3
  404fec:	cmp	w3, #0x2f
  404ff0:	b.ne	405008 <__fxstatat@plt+0x2ec8>  // b.any
  404ff4:	nop
  404ff8:	ldrb	w0, [x28, #1]!
  404ffc:	cmp	w0, #0x2f
  405000:	b.eq	404ff8 <__fxstatat@plt+0x2eb8>  // b.none
  405004:	cbz	w0, 405118 <__fxstatat@plt+0x2fd8>
  405008:	mov	x26, x28
  40500c:	nop
  405010:	mov	x22, x26
  405014:	ldrb	w3, [x26, #1]!
  405018:	cmp	w3, #0x2f
  40501c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  405020:	b.ne	405010 <__fxstatat@plt+0x2ed0>  // b.any
  405024:	cmp	x26, x28
  405028:	b.eq	405118 <__fxstatat@plt+0x2fd8>  // b.none
  40502c:	sub	x25, x26, x28
  405030:	cmp	x25, #0x1
  405034:	b.eq	4051ec <__fxstatat@plt+0x30ac>  // b.none
  405038:	cmp	w0, #0x2e
  40503c:	ccmp	x25, #0x2, #0x0, eq  // eq = none
  405040:	b.eq	405324 <__fxstatat@plt+0x31e4>  // b.none
  405044:	ldurb	w0, [x27, #-1]
  405048:	cmp	w0, #0x2f
  40504c:	b.eq	405060 <__fxstatat@plt+0x2f20>  // b.none
  405050:	mov	x6, x27
  405054:	mov	w0, #0x2f                  	// #47
  405058:	strb	w0, [x6], #1
  40505c:	mov	x27, x6
  405060:	add	x0, x27, x25
  405064:	cmp	x20, x0
  405068:	b.hi	40509c <__fxstatat@plt+0x2f5c>  // b.pmore
  40506c:	sub	x1, x20, x19
  405070:	cmp	x25, #0x1, lsl #12
  405074:	add	x20, x25, x1
  405078:	add	x1, x1, #0x1, lsl #12
  40507c:	csinc	x20, x1, x20, lt  // lt = tstop
  405080:	mov	x0, x19
  405084:	mov	x1, x20
  405088:	bl	40c558 <__fxstatat@plt+0xa418>
  40508c:	sub	x6, x27, x19
  405090:	add	x20, x0, x20
  405094:	mov	x19, x0
  405098:	add	x27, x0, x6
  40509c:	mov	x0, x27
  4050a0:	mov	x1, x28
  4050a4:	mov	x2, x25
  4050a8:	bl	401bf0 <memcpy@plt>
  4050ac:	strb	wzr, [x0, x25]
  4050b0:	add	x27, x0, x25
  4050b4:	cbnz	w23, 4050f4 <__fxstatat@plt+0x2fb4>
  4050b8:	ldr	w0, [sp, #100]
  4050bc:	add	x2, sp, #0x90
  4050c0:	mov	x1, x19
  4050c4:	cbz	w0, 405200 <__fxstatat@plt+0x30c0>
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	bl	402110 <__xstat@plt>
  4050d0:	cmp	w0, #0x0
  4050d4:	cset	w0, ne  // ne = any
  4050d8:	cbz	w0, 4051d0 <__fxstatat@plt+0x3090>
  4050dc:	bl	4020e0 <__errno_location@plt>
  4050e0:	ldr	w25, [x0]
  4050e4:	mov	x28, x0
  4050e8:	cbz	w21, 4053c4 <__fxstatat@plt+0x3284>
  4050ec:	cmp	w21, #0x1
  4050f0:	b.eq	405174 <__fxstatat@plt+0x3034>  // b.none
  4050f4:	str	wzr, [sp, #160]
  4050f8:	ldrb	w0, [x26]
  4050fc:	cmp	w0, #0x0
  405100:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  405104:	b.ne	4053b8 <__fxstatat@plt+0x3278>  // b.any
  405108:	ldrb	w3, [x26]
  40510c:	mov	x28, x26
  405110:	cbnz	w3, 404fe8 <__fxstatat@plt+0x2ea8>
  405114:	nop
  405118:	ldp	x25, x26, [sp, #64]
  40511c:	add	x0, x19, #0x1
  405120:	cmp	x27, x0
  405124:	b.ls	405134 <__fxstatat@plt+0x2ff4>  // b.plast
  405128:	ldurb	w0, [x27, #-1]
  40512c:	cmp	w0, #0x2f
  405130:	b.eq	40548c <__fxstatat@plt+0x334c>  // b.none
  405134:	add	x0, x27, #0x1
  405138:	strb	wzr, [x27]
  40513c:	cmp	x0, x20
  405140:	b.eq	405158 <__fxstatat@plt+0x3018>  // b.none
  405144:	sub	x1, x27, x19
  405148:	mov	x0, x19
  40514c:	add	x1, x1, #0x1
  405150:	bl	40c558 <__fxstatat@plt+0xa418>
  405154:	mov	x19, x0
  405158:	ldr	x0, [sp, #112]
  40515c:	bl	401f60 <free@plt>
  405160:	cbz	x24, 405444 <__fxstatat@plt+0x3304>
  405164:	mov	x0, x24
  405168:	bl	406348 <__fxstatat@plt+0x4208>
  40516c:	ldp	x23, x24, [sp, #48]
  405170:	b	40530c <__fxstatat@plt+0x31cc>
  405174:	mov	x0, x26
  405178:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40517c:	add	x1, x1, #0xc8
  405180:	bl	401fb0 <strspn@plt>
  405184:	ldrb	w0, [x26, x0]
  405188:	cmp	w0, #0x0
  40518c:	ccmp	w25, #0x2, #0x0, eq  // eq = none
  405190:	b.ne	4053c4 <__fxstatat@plt+0x3284>  // b.any
  405194:	ldrb	w3, [x22, #1]
  405198:	mov	x28, x26
  40519c:	cbnz	w3, 404fe8 <__fxstatat@plt+0x2ea8>
  4051a0:	b	405118 <__fxstatat@plt+0x2fd8>
  4051a4:	mov	x0, #0x1000                	// #4096
  4051a8:	bl	40c528 <__fxstatat@plt+0xa3e8>
  4051ac:	mov	x27, x0
  4051b0:	ldrb	w3, [x28]
  4051b4:	mov	x19, x0
  4051b8:	add	x20, x0, #0x1, lsl #12
  4051bc:	strb	w23, [x27], #1
  4051c0:	cbnz	w3, 404fb0 <__fxstatat@plt+0x2e70>
  4051c4:	mov	x24, #0x0                   	// #0
  4051c8:	str	xzr, [sp, #112]
  4051cc:	b	405134 <__fxstatat@plt+0x2ff4>
  4051d0:	ldr	w0, [sp, #160]
  4051d4:	and	w0, w0, #0xf000
  4051d8:	cmp	w0, #0xa, lsl #12
  4051dc:	b.eq	405214 <__fxstatat@plt+0x30d4>  // b.none
  4051e0:	cmp	w0, #0x4, lsl #12
  4051e4:	b.eq	405108 <__fxstatat@plt+0x2fc8>  // b.none
  4051e8:	b	4050f8 <__fxstatat@plt+0x2fb8>
  4051ec:	cmp	w0, #0x2e
  4051f0:	b.ne	405044 <__fxstatat@plt+0x2f04>  // b.any
  4051f4:	mov	x28, x26
  4051f8:	cbnz	w3, 404fe8 <__fxstatat@plt+0x2ea8>
  4051fc:	b	405118 <__fxstatat@plt+0x2fd8>
  405200:	mov	w0, #0x0                   	// #0
  405204:	bl	402010 <__lxstat@plt>
  405208:	cmp	w0, #0x0
  40520c:	cset	w0, ne  // ne = any
  405210:	b	4050d8 <__fxstatat@plt+0x2f98>
  405214:	cbz	x24, 405394 <__fxstatat@plt+0x3254>
  405218:	ldr	x1, [sp, #104]
  40521c:	add	x2, sp, #0x90
  405220:	mov	x0, x24
  405224:	bl	405840 <__fxstatat@plt+0x3700>
  405228:	tst	w0, #0xff
  40522c:	b.ne	4052d0 <__fxstatat@plt+0x3190>  // b.any
  405230:	ldr	x1, [sp, #104]
  405234:	add	x2, sp, #0x90
  405238:	mov	x0, x24
  40523c:	bl	4057b0 <__fxstatat@plt+0x3670>
  405240:	ldr	x1, [sp, #192]
  405244:	mov	x0, x19
  405248:	bl	40da18 <__fxstatat@plt+0xb8d8>
  40524c:	mov	x28, x0
  405250:	cbz	x0, 405460 <__fxstatat@plt+0x3320>
  405254:	bl	401c30 <strlen@plt>
  405258:	mov	x25, x0
  40525c:	mov	x0, x26
  405260:	bl	401c30 <strlen@plt>
  405264:	mov	x22, x0
  405268:	add	x1, x25, x0
  40526c:	ldr	x0, [sp, #120]
  405270:	cbz	x0, 4053dc <__fxstatat@plt+0x329c>
  405274:	add	x1, x1, #0x1
  405278:	cmp	x1, x0
  40527c:	b.hi	405498 <__fxstatat@plt+0x3358>  // b.pmore
  405280:	add	x2, x22, #0x1
  405284:	mov	x1, x26
  405288:	ldr	x22, [sp, #112]
  40528c:	add	x0, x22, x25
  405290:	bl	401c00 <memmove@plt>
  405294:	mov	x1, x28
  405298:	mov	x2, x25
  40529c:	mov	x0, x22
  4052a0:	bl	401bf0 <memcpy@plt>
  4052a4:	ldrb	w1, [x28]
  4052a8:	str	x0, [sp, #104]
  4052ac:	add	x0, x19, #0x1
  4052b0:	cmp	w1, #0x2f
  4052b4:	b.eq	405480 <__fxstatat@plt+0x3340>  // b.none
  4052b8:	cmp	x27, x0
  4052bc:	b.hi	4054b0 <__fxstatat@plt+0x3370>  // b.pmore
  4052c0:	mov	x0, x28
  4052c4:	ldr	x26, [sp, #104]
  4052c8:	bl	401f60 <free@plt>
  4052cc:	b	405108 <__fxstatat@plt+0x2fc8>
  4052d0:	cmp	w21, #0x2
  4052d4:	b.eq	405194 <__fxstatat@plt+0x3054>  // b.none
  4052d8:	bl	4020e0 <__errno_location@plt>
  4052dc:	mov	x28, x0
  4052e0:	mov	w25, #0x28                  	// #40
  4052e4:	ldr	x0, [sp, #112]
  4052e8:	bl	401f60 <free@plt>
  4052ec:	mov	x0, x19
  4052f0:	bl	401f60 <free@plt>
  4052f4:	mov	x0, x24
  4052f8:	bl	406348 <__fxstatat@plt+0x4208>
  4052fc:	ldp	x23, x24, [sp, #48]
  405300:	str	w25, [x28]
  405304:	ldp	x25, x26, [sp, #64]
  405308:	mov	x19, #0x0                   	// #0
  40530c:	mov	x0, x19
  405310:	ldp	x19, x20, [sp, #16]
  405314:	ldp	x21, x22, [sp, #32]
  405318:	ldp	x27, x28, [sp, #80]
  40531c:	ldp	x29, x30, [sp], #272
  405320:	ret
  405324:	ldrb	w0, [x28, #1]
  405328:	cmp	w0, #0x2e
  40532c:	b.ne	405044 <__fxstatat@plt+0x2f04>  // b.any
  405330:	add	x0, x19, #0x1
  405334:	mov	x28, x26
  405338:	cmp	x27, x0
  40533c:	b.ls	405110 <__fxstatat@plt+0x2fd0>  // b.plast
  405340:	sub	x27, x27, #0x1
  405344:	cmp	x27, x19
  405348:	b.ls	405110 <__fxstatat@plt+0x2fd0>  // b.plast
  40534c:	ldurb	w0, [x27, #-1]
  405350:	cmp	w0, #0x2f
  405354:	b.eq	4051f4 <__fxstatat@plt+0x30b4>  // b.none
  405358:	sub	x27, x27, #0x1
  40535c:	cmp	x27, x19
  405360:	b.ne	40534c <__fxstatat@plt+0x320c>  // b.any
  405364:	mov	x28, x26
  405368:	b	4051f8 <__fxstatat@plt+0x30b8>
  40536c:	bl	4020e0 <__errno_location@plt>
  405370:	mov	x19, #0x0                   	// #0
  405374:	mov	w1, #0x16                  	// #22
  405378:	str	w1, [x0]
  40537c:	mov	x0, x19
  405380:	ldp	x19, x20, [sp, #16]
  405384:	ldp	x21, x22, [sp, #32]
  405388:	ldp	x27, x28, [sp, #80]
  40538c:	ldp	x29, x30, [sp], #272
  405390:	ret
  405394:	ldp	x4, x3, [sp, #128]
  405398:	adrp	x2, 406000 <__fxstatat@plt+0x3ec0>
  40539c:	mov	x1, #0x0                   	// #0
  4053a0:	add	x2, x2, #0xbb0
  4053a4:	mov	x0, #0x7                   	// #7
  4053a8:	bl	406050 <__fxstatat@plt+0x3f10>
  4053ac:	mov	x24, x0
  4053b0:	cbnz	x0, 405218 <__fxstatat@plt+0x30d8>
  4053b4:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  4053b8:	bl	4020e0 <__errno_location@plt>
  4053bc:	mov	x28, x0
  4053c0:	mov	w25, #0x14                  	// #20
  4053c4:	ldr	x0, [sp, #112]
  4053c8:	bl	401f60 <free@plt>
  4053cc:	mov	x0, x19
  4053d0:	bl	401f60 <free@plt>
  4053d4:	cbz	x24, 4052fc <__fxstatat@plt+0x31bc>
  4053d8:	b	4052f4 <__fxstatat@plt+0x31b4>
  4053dc:	add	x1, x1, #0x1
  4053e0:	mov	x0, #0x1000                	// #4096
  4053e4:	cmp	x1, x0
  4053e8:	csel	x0, x1, x0, cs  // cs = hs, nlast
  4053ec:	str	x0, [sp, #120]
  4053f0:	bl	40c528 <__fxstatat@plt+0xa3e8>
  4053f4:	str	x0, [sp, #112]
  4053f8:	b	405280 <__fxstatat@plt+0x3140>
  4053fc:	bl	4020e0 <__errno_location@plt>
  405400:	mov	x19, #0x0                   	// #0
  405404:	mov	w1, #0x2                   	// #2
  405408:	ldp	x23, x24, [sp, #48]
  40540c:	str	w1, [x0]
  405410:	mov	x0, x19
  405414:	ldp	x19, x20, [sp, #16]
  405418:	ldp	x21, x22, [sp, #32]
  40541c:	ldp	x27, x28, [sp, #80]
  405420:	ldp	x29, x30, [sp], #272
  405424:	ret
  405428:	mov	x0, x19
  40542c:	mov	x1, #0x1000                	// #4096
  405430:	bl	40c558 <__fxstatat@plt+0xa418>
  405434:	mov	x19, x0
  405438:	add	x27, x0, x27
  40543c:	add	x20, x0, #0x1, lsl #12
  405440:	b	404fa8 <__fxstatat@plt+0x2e68>
  405444:	mov	x0, x19
  405448:	ldp	x19, x20, [sp, #16]
  40544c:	ldp	x21, x22, [sp, #32]
  405450:	ldp	x23, x24, [sp, #48]
  405454:	ldp	x27, x28, [sp, #80]
  405458:	ldp	x29, x30, [sp], #272
  40545c:	ret
  405460:	bl	4020e0 <__errno_location@plt>
  405464:	ldr	w25, [x0]
  405468:	mov	x28, x0
  40546c:	cmp	w21, #0x2
  405470:	b.ne	4052e4 <__fxstatat@plt+0x31a4>  // b.any
  405474:	cmp	w25, #0xc
  405478:	b.ne	405194 <__fxstatat@plt+0x3054>  // b.any
  40547c:	b	4052e4 <__fxstatat@plt+0x31a4>
  405480:	mov	x27, x0
  405484:	strb	w1, [x19]
  405488:	b	4052c0 <__fxstatat@plt+0x3180>
  40548c:	mov	x0, x27
  405490:	sub	x27, x27, #0x1
  405494:	b	405138 <__fxstatat@plt+0x2ff8>
  405498:	ldr	x0, [sp, #112]
  40549c:	str	x1, [sp, #104]
  4054a0:	bl	40c558 <__fxstatat@plt+0xa418>
  4054a4:	ldr	x1, [sp, #104]
  4054a8:	stp	x0, x1, [sp, #112]
  4054ac:	b	405280 <__fxstatat@plt+0x3140>
  4054b0:	sub	x27, x27, #0x1
  4054b4:	cmp	x19, x27
  4054b8:	b.cs	4052c0 <__fxstatat@plt+0x3180>  // b.hs, b.nlast
  4054bc:	ldurb	w0, [x27, #-1]
  4054c0:	cmp	w0, #0x2f
  4054c4:	b.eq	4052c0 <__fxstatat@plt+0x3180>  // b.none
  4054c8:	sub	x27, x27, #0x1
  4054cc:	cmp	x19, x27
  4054d0:	b.ne	4054bc <__fxstatat@plt+0x337c>  // b.any
  4054d4:	b	4052c0 <__fxstatat@plt+0x3180>
  4054d8:	mov	x24, #0x0                   	// #0
  4054dc:	str	xzr, [sp, #112]
  4054e0:	b	40511c <__fxstatat@plt+0x2fdc>
  4054e4:	nop
  4054e8:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4054ec:	str	x0, [x1, #1648]
  4054f0:	ret
  4054f4:	nop
  4054f8:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  4054fc:	strb	w0, [x1, #1656]
  405500:	ret
  405504:	nop
  405508:	stp	x29, x30, [sp, #-48]!
  40550c:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  405510:	mov	x29, sp
  405514:	ldr	x0, [x0, #1456]
  405518:	bl	40dff8 <__fxstatat@plt+0xbeb8>
  40551c:	cbz	w0, 405554 <__fxstatat@plt+0x3414>
  405520:	stp	x19, x20, [sp, #16]
  405524:	adrp	x20, 425000 <__fxstatat@plt+0x22ec0>
  405528:	add	x0, x20, #0x670
  40552c:	str	x21, [sp, #32]
  405530:	ldrb	w21, [x0, #8]
  405534:	bl	4020e0 <__errno_location@plt>
  405538:	mov	x19, x0
  40553c:	cbz	w21, 40556c <__fxstatat@plt+0x342c>
  405540:	ldr	w0, [x0]
  405544:	cmp	w0, #0x20
  405548:	b.ne	40556c <__fxstatat@plt+0x342c>  // b.any
  40554c:	ldp	x19, x20, [sp, #16]
  405550:	ldr	x21, [sp, #32]
  405554:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  405558:	ldr	x0, [x0, #1432]
  40555c:	bl	40dff8 <__fxstatat@plt+0xbeb8>
  405560:	cbnz	w0, 4055c0 <__fxstatat@plt+0x3480>
  405564:	ldp	x29, x30, [sp], #48
  405568:	ret
  40556c:	mov	w2, #0x5                   	// #5
  405570:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  405574:	mov	x0, #0x0                   	// #0
  405578:	add	x1, x1, #0xd0
  40557c:	bl	402060 <dcgettext@plt>
  405580:	ldr	x2, [x20, #1648]
  405584:	mov	x20, x0
  405588:	cbz	x2, 4055cc <__fxstatat@plt+0x348c>
  40558c:	ldr	w19, [x19]
  405590:	mov	x0, x2
  405594:	bl	40aa40 <__fxstatat@plt+0x8900>
  405598:	mov	x3, x0
  40559c:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  4055a0:	mov	w1, w19
  4055a4:	mov	x4, x20
  4055a8:	add	x2, x2, #0xe0
  4055ac:	mov	w0, #0x0                   	// #0
  4055b0:	bl	401c70 <error@plt>
  4055b4:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4055b8:	ldr	w0, [x0, #1304]
  4055bc:	bl	401c10 <_exit@plt>
  4055c0:	stp	x19, x20, [sp, #16]
  4055c4:	str	x21, [sp, #32]
  4055c8:	b	4055b4 <__fxstatat@plt+0x3474>
  4055cc:	ldr	w1, [x19]
  4055d0:	mov	x3, x0
  4055d4:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  4055d8:	mov	w0, #0x0                   	// #0
  4055dc:	add	x2, x2, #0xc78
  4055e0:	bl	401c70 <error@plt>
  4055e4:	b	4055b4 <__fxstatat@plt+0x3474>
  4055e8:	stp	x29, x30, [sp, #-16]!
  4055ec:	mov	x29, sp
  4055f0:	bl	405658 <__fxstatat@plt+0x3518>
  4055f4:	cbz	x0, 405600 <__fxstatat@plt+0x34c0>
  4055f8:	ldp	x29, x30, [sp], #16
  4055fc:	ret
  405600:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  405604:	nop
  405608:	stp	x29, x30, [sp, #-32]!
  40560c:	mov	x29, sp
  405610:	stp	x19, x20, [sp, #16]
  405614:	mov	x19, x0
  405618:	ldrb	w1, [x0]
  40561c:	cmp	w1, #0x2f
  405620:	cset	x20, eq  // eq = none
  405624:	bl	405718 <__fxstatat@plt+0x35d8>
  405628:	sub	x0, x0, x19
  40562c:	b	405640 <__fxstatat@plt+0x3500>
  405630:	ldrb	w2, [x19, x1]
  405634:	cmp	w2, #0x2f
  405638:	b.ne	40564c <__fxstatat@plt+0x350c>  // b.any
  40563c:	mov	x0, x1
  405640:	sub	x1, x0, #0x1
  405644:	cmp	x0, x20
  405648:	b.hi	405630 <__fxstatat@plt+0x34f0>  // b.pmore
  40564c:	ldp	x19, x20, [sp, #16]
  405650:	ldp	x29, x30, [sp], #32
  405654:	ret
  405658:	stp	x29, x30, [sp, #-48]!
  40565c:	mov	x29, sp
  405660:	stp	x19, x20, [sp, #16]
  405664:	mov	x20, x0
  405668:	stp	x21, x22, [sp, #32]
  40566c:	ldrb	w1, [x0]
  405670:	cmp	w1, #0x2f
  405674:	cset	x21, eq  // eq = none
  405678:	bl	405718 <__fxstatat@plt+0x35d8>
  40567c:	sub	x19, x0, x20
  405680:	b	405694 <__fxstatat@plt+0x3554>
  405684:	ldrb	w1, [x20, x0]
  405688:	cmp	w1, #0x2f
  40568c:	b.ne	4056f0 <__fxstatat@plt+0x35b0>  // b.any
  405690:	mov	x19, x0
  405694:	sub	x0, x19, #0x1
  405698:	cmp	x21, x19
  40569c:	b.cc	405684 <__fxstatat@plt+0x3544>  // b.lo, b.ul, b.last
  4056a0:	eor	x1, x19, #0x1
  4056a4:	add	x0, x19, #0x1
  4056a8:	and	w22, w1, #0x1
  4056ac:	add	x0, x0, x1
  4056b0:	bl	401d50 <malloc@plt>
  4056b4:	mov	x21, x0
  4056b8:	cbz	x0, 405710 <__fxstatat@plt+0x35d0>
  4056bc:	mov	x1, x20
  4056c0:	mov	x2, x19
  4056c4:	bl	401bf0 <memcpy@plt>
  4056c8:	cbz	w22, 4056d8 <__fxstatat@plt+0x3598>
  4056cc:	mov	w0, #0x2e                  	// #46
  4056d0:	mov	x19, #0x1                   	// #1
  4056d4:	strb	w0, [x21]
  4056d8:	strb	wzr, [x21, x19]
  4056dc:	mov	x0, x21
  4056e0:	ldp	x19, x20, [sp, #16]
  4056e4:	ldp	x21, x22, [sp, #32]
  4056e8:	ldp	x29, x30, [sp], #48
  4056ec:	ret
  4056f0:	add	x0, x19, #0x1
  4056f4:	bl	401d50 <malloc@plt>
  4056f8:	mov	x21, x0
  4056fc:	cbz	x0, 405710 <__fxstatat@plt+0x35d0>
  405700:	mov	x1, x20
  405704:	mov	x2, x19
  405708:	bl	401bf0 <memcpy@plt>
  40570c:	b	4056d8 <__fxstatat@plt+0x3598>
  405710:	mov	x21, #0x0                   	// #0
  405714:	b	4056dc <__fxstatat@plt+0x359c>
  405718:	ldrb	w1, [x0]
  40571c:	cmp	w1, #0x2f
  405720:	b.ne	405734 <__fxstatat@plt+0x35f4>  // b.any
  405724:	nop
  405728:	ldrb	w1, [x0, #1]!
  40572c:	cmp	w1, #0x2f
  405730:	b.eq	405728 <__fxstatat@plt+0x35e8>  // b.none
  405734:	cbz	w1, 40576c <__fxstatat@plt+0x362c>
  405738:	mov	x2, x0
  40573c:	mov	w3, #0x0                   	// #0
  405740:	b	405758 <__fxstatat@plt+0x3618>
  405744:	cbz	w3, 405750 <__fxstatat@plt+0x3610>
  405748:	mov	x0, x2
  40574c:	mov	w3, #0x0                   	// #0
  405750:	ldrb	w1, [x2, #1]!
  405754:	cbz	w1, 40576c <__fxstatat@plt+0x362c>
  405758:	cmp	w1, #0x2f
  40575c:	b.ne	405744 <__fxstatat@plt+0x3604>  // b.any
  405760:	ldrb	w1, [x2, #1]!
  405764:	mov	w3, #0x1                   	// #1
  405768:	cbnz	w1, 405758 <__fxstatat@plt+0x3618>
  40576c:	ret
  405770:	stp	x29, x30, [sp, #-32]!
  405774:	mov	x29, sp
  405778:	str	x19, [sp, #16]
  40577c:	mov	x19, x0
  405780:	bl	401c30 <strlen@plt>
  405784:	subs	x1, x0, #0x1
  405788:	b.ls	405798 <__fxstatat@plt+0x3658>  // b.plast
  40578c:	ldrb	w2, [x19, x1]
  405790:	cmp	w2, #0x2f
  405794:	b.eq	4057a4 <__fxstatat@plt+0x3664>  // b.none
  405798:	ldr	x19, [sp, #16]
  40579c:	ldp	x29, x30, [sp], #32
  4057a0:	ret
  4057a4:	mov	x0, x1
  4057a8:	b	405784 <__fxstatat@plt+0x3644>
  4057ac:	nop
  4057b0:	cbz	x0, 405834 <__fxstatat@plt+0x36f4>
  4057b4:	stp	x29, x30, [sp, #-48]!
  4057b8:	mov	x29, sp
  4057bc:	stp	x21, x22, [sp, #32]
  4057c0:	mov	x21, x2
  4057c4:	mov	x22, x1
  4057c8:	stp	x19, x20, [sp, #16]
  4057cc:	mov	x20, x0
  4057d0:	mov	x0, #0x18                  	// #24
  4057d4:	bl	40c528 <__fxstatat@plt+0xa3e8>
  4057d8:	mov	x19, x0
  4057dc:	mov	x0, x22
  4057e0:	bl	40c6b0 <__fxstatat@plt+0xa570>
  4057e4:	ldr	q0, [x21]
  4057e8:	mov	x2, x0
  4057ec:	str	x2, [x19]
  4057f0:	mov	x1, x19
  4057f4:	mov	x0, x20
  4057f8:	ext	v0.16b, v0.16b, v0.16b, #8
  4057fc:	stur	q0, [x19, #8]
  405800:	bl	406828 <__fxstatat@plt+0x46e8>
  405804:	cbz	x0, 405838 <__fxstatat@plt+0x36f8>
  405808:	cmp	x19, x0
  40580c:	b.eq	405824 <__fxstatat@plt+0x36e4>  // b.none
  405810:	mov	x0, x19
  405814:	ldp	x19, x20, [sp, #16]
  405818:	ldp	x21, x22, [sp, #32]
  40581c:	ldp	x29, x30, [sp], #48
  405820:	b	406c90 <__fxstatat@plt+0x4b50>
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x21, x22, [sp, #32]
  40582c:	ldp	x29, x30, [sp], #48
  405830:	ret
  405834:	ret
  405838:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40583c:	nop
  405840:	cbz	x0, 405878 <__fxstatat@plt+0x3738>
  405844:	stp	x29, x30, [sp, #-48]!
  405848:	mov	x3, x1
  40584c:	mov	x29, sp
  405850:	ldr	q0, [x2]
  405854:	add	x1, sp, #0x10
  405858:	str	x3, [sp, #16]
  40585c:	ext	v0.16b, v0.16b, v0.16b, #8
  405860:	stur	q0, [sp, #24]
  405864:	bl	405d70 <__fxstatat@plt+0x3c30>
  405868:	cmp	x0, #0x0
  40586c:	cset	w0, ne  // ne = any
  405870:	ldp	x29, x30, [sp], #48
  405874:	ret
  405878:	mov	w0, #0x0                   	// #0
  40587c:	ret
  405880:	ror	x2, x0, #3
  405884:	udiv	x0, x2, x1
  405888:	msub	x0, x0, x1, x2
  40588c:	ret
  405890:	cmp	x1, x0
  405894:	cset	w0, eq  // eq = none
  405898:	ret
  40589c:	nop
  4058a0:	stp	x29, x30, [sp, #-80]!
  4058a4:	mov	x29, sp
  4058a8:	stp	x21, x22, [sp, #32]
  4058ac:	mov	x21, x0
  4058b0:	mov	x0, x1
  4058b4:	stp	x19, x20, [sp, #16]
  4058b8:	mov	x20, x1
  4058bc:	stp	x23, x24, [sp, #48]
  4058c0:	mov	x24, x2
  4058c4:	and	w23, w3, #0xff
  4058c8:	ldr	x1, [x21, #16]
  4058cc:	ldr	x2, [x21, #48]
  4058d0:	str	x25, [sp, #64]
  4058d4:	blr	x2
  4058d8:	ldr	x1, [x21, #16]
  4058dc:	cmp	x0, x1
  4058e0:	b.cs	4059ec <__fxstatat@plt+0x38ac>  // b.hs, b.nlast
  4058e4:	ldr	x25, [x21]
  4058e8:	lsl	x22, x0, #4
  4058ec:	add	x19, x25, x22
  4058f0:	str	x19, [x24]
  4058f4:	ldr	x1, [x25, x22]
  4058f8:	cbz	x1, 405984 <__fxstatat@plt+0x3844>
  4058fc:	cmp	x1, x20
  405900:	b.eq	4059e4 <__fxstatat@plt+0x38a4>  // b.none
  405904:	ldr	x2, [x21, #56]
  405908:	mov	x0, x20
  40590c:	blr	x2
  405910:	tst	w0, #0xff
  405914:	b.eq	40597c <__fxstatat@plt+0x383c>  // b.none
  405918:	ldr	x0, [x25, x22]
  40591c:	cbz	w23, 405988 <__fxstatat@plt+0x3848>
  405920:	ldr	x1, [x19, #8]
  405924:	cbz	x1, 4059dc <__fxstatat@plt+0x389c>
  405928:	ldp	x2, x3, [x1]
  40592c:	stp	x2, x3, [x19]
  405930:	str	xzr, [x1]
  405934:	ldp	x19, x20, [sp, #16]
  405938:	ldr	x2, [x21, #72]
  40593c:	str	x2, [x1, #8]
  405940:	str	x1, [x21, #72]
  405944:	ldp	x21, x22, [sp, #32]
  405948:	ldp	x23, x24, [sp, #48]
  40594c:	ldr	x25, [sp, #64]
  405950:	ldp	x29, x30, [sp], #80
  405954:	ret
  405958:	ldr	x1, [x2]
  40595c:	cmp	x1, x20
  405960:	b.eq	4059a4 <__fxstatat@plt+0x3864>  // b.none
  405964:	ldr	x2, [x21, #56]
  405968:	mov	x0, x20
  40596c:	blr	x2
  405970:	tst	w0, #0xff
  405974:	b.ne	4059a0 <__fxstatat@plt+0x3860>  // b.any
  405978:	ldr	x19, [x19, #8]
  40597c:	ldr	x2, [x19, #8]
  405980:	cbnz	x2, 405958 <__fxstatat@plt+0x3818>
  405984:	mov	x0, #0x0                   	// #0
  405988:	ldp	x19, x20, [sp, #16]
  40598c:	ldp	x21, x22, [sp, #32]
  405990:	ldp	x23, x24, [sp, #48]
  405994:	ldr	x25, [sp, #64]
  405998:	ldp	x29, x30, [sp], #80
  40599c:	ret
  4059a0:	ldr	x2, [x19, #8]
  4059a4:	ldr	x0, [x2]
  4059a8:	cbz	w23, 405988 <__fxstatat@plt+0x3848>
  4059ac:	ldr	x1, [x2, #8]
  4059b0:	str	x1, [x19, #8]
  4059b4:	str	xzr, [x2]
  4059b8:	ldp	x19, x20, [sp, #16]
  4059bc:	ldr	x1, [x21, #72]
  4059c0:	str	x1, [x2, #8]
  4059c4:	str	x2, [x21, #72]
  4059c8:	ldp	x21, x22, [sp, #32]
  4059cc:	ldp	x23, x24, [sp, #48]
  4059d0:	ldr	x25, [sp, #64]
  4059d4:	ldp	x29, x30, [sp], #80
  4059d8:	ret
  4059dc:	str	xzr, [x25, x22]
  4059e0:	b	405988 <__fxstatat@plt+0x3848>
  4059e4:	mov	x0, x1
  4059e8:	b	40591c <__fxstatat@plt+0x37dc>
  4059ec:	bl	401e80 <abort@plt>
  4059f0:	stp	x29, x30, [sp, #-64]!
  4059f4:	mov	x29, sp
  4059f8:	stp	x19, x20, [sp, #16]
  4059fc:	mov	x20, x0
  405a00:	stp	x21, x22, [sp, #32]
  405a04:	mov	x22, x1
  405a08:	ldp	x21, x0, [x1]
  405a0c:	stp	x23, x24, [sp, #48]
  405a10:	and	w23, w2, #0xff
  405a14:	cmp	x21, x0
  405a18:	b.cc	405a2c <__fxstatat@plt+0x38ec>  // b.lo, b.ul, b.last
  405a1c:	b	405acc <__fxstatat@plt+0x398c>
  405a20:	add	x21, x21, #0x10
  405a24:	cmp	x21, x0
  405a28:	b.cs	405acc <__fxstatat@plt+0x398c>  // b.hs, b.nlast
  405a2c:	ldr	x24, [x21]
  405a30:	cbz	x24, 405a20 <__fxstatat@plt+0x38e0>
  405a34:	ldr	x19, [x21, #8]
  405a38:	cbz	x19, 405ab4 <__fxstatat@plt+0x3974>
  405a3c:	ldr	x1, [x20, #16]
  405a40:	ldr	x2, [x20, #48]
  405a44:	ldr	x24, [x19]
  405a48:	mov	x0, x24
  405a4c:	blr	x2
  405a50:	ldr	x1, [x20, #16]
  405a54:	cmp	x0, x1
  405a58:	b.cs	405b84 <__fxstatat@plt+0x3a44>  // b.hs, b.nlast
  405a5c:	ldr	x2, [x20]
  405a60:	lsl	x0, x0, #4
  405a64:	ldr	x3, [x19, #8]
  405a68:	add	x4, x2, x0
  405a6c:	ldr	x5, [x2, x0]
  405a70:	cbz	x5, 405a8c <__fxstatat@plt+0x394c>
  405a74:	ldr	x0, [x4, #8]
  405a78:	str	x0, [x19, #8]
  405a7c:	str	x19, [x4, #8]
  405a80:	cbz	x3, 405ab0 <__fxstatat@plt+0x3970>
  405a84:	mov	x19, x3
  405a88:	b	405a40 <__fxstatat@plt+0x3900>
  405a8c:	ldr	x4, [x20, #24]
  405a90:	str	x24, [x2, x0]
  405a94:	add	x0, x4, #0x1
  405a98:	str	x0, [x20, #24]
  405a9c:	str	xzr, [x19]
  405aa0:	ldr	x0, [x20, #72]
  405aa4:	str	x0, [x19, #8]
  405aa8:	str	x19, [x20, #72]
  405aac:	cbnz	x3, 405a84 <__fxstatat@plt+0x3944>
  405ab0:	ldr	x24, [x21]
  405ab4:	str	xzr, [x21, #8]
  405ab8:	cbz	w23, 405ae8 <__fxstatat@plt+0x39a8>
  405abc:	ldr	x0, [x22, #8]
  405ac0:	add	x21, x21, #0x10
  405ac4:	cmp	x21, x0
  405ac8:	b.cc	405a2c <__fxstatat@plt+0x38ec>  // b.lo, b.ul, b.last
  405acc:	mov	w23, #0x1                   	// #1
  405ad0:	mov	w0, w23
  405ad4:	ldp	x19, x20, [sp, #16]
  405ad8:	ldp	x21, x22, [sp, #32]
  405adc:	ldp	x23, x24, [sp, #48]
  405ae0:	ldp	x29, x30, [sp], #64
  405ae4:	ret
  405ae8:	ldr	x1, [x20, #16]
  405aec:	mov	x0, x24
  405af0:	ldr	x2, [x20, #48]
  405af4:	blr	x2
  405af8:	ldr	x1, [x20, #16]
  405afc:	cmp	x0, x1
  405b00:	b.cs	405b84 <__fxstatat@plt+0x3a44>  // b.hs, b.nlast
  405b04:	ldr	x1, [x20]
  405b08:	lsl	x0, x0, #4
  405b0c:	add	x19, x1, x0
  405b10:	ldr	x2, [x1, x0]
  405b14:	cbz	x2, 405b4c <__fxstatat@plt+0x3a0c>
  405b18:	ldr	x0, [x20, #72]
  405b1c:	cbz	x0, 405b60 <__fxstatat@plt+0x3a20>
  405b20:	ldr	x1, [x0, #8]
  405b24:	str	x1, [x20, #72]
  405b28:	ldr	x1, [x19, #8]
  405b2c:	stp	x24, x1, [x0]
  405b30:	str	x0, [x19, #8]
  405b34:	ldr	x1, [x22, #24]
  405b38:	str	xzr, [x21]
  405b3c:	sub	x1, x1, #0x1
  405b40:	str	x1, [x22, #24]
  405b44:	ldr	x0, [x22, #8]
  405b48:	b	405a20 <__fxstatat@plt+0x38e0>
  405b4c:	ldr	x2, [x20, #24]
  405b50:	str	x24, [x1, x0]
  405b54:	add	x0, x2, #0x1
  405b58:	str	x0, [x20, #24]
  405b5c:	b	405b34 <__fxstatat@plt+0x39f4>
  405b60:	mov	x0, #0x10                  	// #16
  405b64:	bl	401d50 <malloc@plt>
  405b68:	cbnz	x0, 405b28 <__fxstatat@plt+0x39e8>
  405b6c:	mov	w0, w23
  405b70:	ldp	x19, x20, [sp, #16]
  405b74:	ldp	x21, x22, [sp, #32]
  405b78:	ldp	x23, x24, [sp, #48]
  405b7c:	ldp	x29, x30, [sp], #64
  405b80:	ret
  405b84:	bl	401e80 <abort@plt>
  405b88:	ldr	x0, [x0, #16]
  405b8c:	ret
  405b90:	ldr	x0, [x0, #24]
  405b94:	ret
  405b98:	ldr	x0, [x0, #32]
  405b9c:	ret
  405ba0:	ldp	x3, x4, [x0]
  405ba4:	mov	x0, #0x0                   	// #0
  405ba8:	cmp	x3, x4
  405bac:	b.cc	405bc0 <__fxstatat@plt+0x3a80>  // b.lo, b.ul, b.last
  405bb0:	b	405bf8 <__fxstatat@plt+0x3ab8>
  405bb4:	add	x3, x3, #0x10
  405bb8:	cmp	x3, x4
  405bbc:	b.cs	405bf8 <__fxstatat@plt+0x3ab8>  // b.hs, b.nlast
  405bc0:	ldr	x1, [x3]
  405bc4:	cbz	x1, 405bb4 <__fxstatat@plt+0x3a74>
  405bc8:	ldr	x1, [x3, #8]
  405bcc:	mov	x2, #0x1                   	// #1
  405bd0:	cbz	x1, 405be4 <__fxstatat@plt+0x3aa4>
  405bd4:	nop
  405bd8:	ldr	x1, [x1, #8]
  405bdc:	add	x2, x2, #0x1
  405be0:	cbnz	x1, 405bd8 <__fxstatat@plt+0x3a98>
  405be4:	cmp	x0, x2
  405be8:	add	x3, x3, #0x10
  405bec:	csel	x0, x0, x2, cs  // cs = hs, nlast
  405bf0:	cmp	x3, x4
  405bf4:	b.cc	405bc0 <__fxstatat@plt+0x3a80>  // b.lo, b.ul, b.last
  405bf8:	ret
  405bfc:	nop
  405c00:	ldp	x3, x4, [x0]
  405c04:	mov	x6, x0
  405c08:	mov	x2, #0x0                   	// #0
  405c0c:	mov	x5, #0x0                   	// #0
  405c10:	cmp	x3, x4
  405c14:	b.cc	405c28 <__fxstatat@plt+0x3ae8>  // b.lo, b.ul, b.last
  405c18:	b	405c58 <__fxstatat@plt+0x3b18>
  405c1c:	add	x3, x3, #0x10
  405c20:	cmp	x3, x4
  405c24:	b.cs	405c58 <__fxstatat@plt+0x3b18>  // b.hs, b.nlast
  405c28:	ldr	x1, [x3]
  405c2c:	cbz	x1, 405c1c <__fxstatat@plt+0x3adc>
  405c30:	ldr	x1, [x3, #8]
  405c34:	add	x5, x5, #0x1
  405c38:	add	x2, x2, #0x1
  405c3c:	cbz	x1, 405c1c <__fxstatat@plt+0x3adc>
  405c40:	ldr	x1, [x1, #8]
  405c44:	add	x2, x2, #0x1
  405c48:	cbnz	x1, 405c40 <__fxstatat@plt+0x3b00>
  405c4c:	add	x3, x3, #0x10
  405c50:	cmp	x3, x4
  405c54:	b.cc	405c28 <__fxstatat@plt+0x3ae8>  // b.lo, b.ul, b.last
  405c58:	ldr	x1, [x6, #24]
  405c5c:	mov	w0, #0x0                   	// #0
  405c60:	cmp	x1, x5
  405c64:	b.eq	405c6c <__fxstatat@plt+0x3b2c>  // b.none
  405c68:	ret
  405c6c:	ldr	x0, [x6, #32]
  405c70:	cmp	x0, x2
  405c74:	cset	w0, eq  // eq = none
  405c78:	ret
  405c7c:	nop
  405c80:	stp	x29, x30, [sp, #-48]!
  405c84:	mov	x29, sp
  405c88:	ldp	x4, x5, [x0]
  405c8c:	stp	x19, x20, [sp, #16]
  405c90:	mov	x20, x1
  405c94:	stp	x21, x22, [sp, #32]
  405c98:	mov	x19, #0x0                   	// #0
  405c9c:	ldp	x21, x22, [x0, #16]
  405ca0:	cmp	x4, x5
  405ca4:	ldr	x3, [x0, #32]
  405ca8:	b.cc	405cbc <__fxstatat@plt+0x3b7c>  // b.lo, b.ul, b.last
  405cac:	b	405cf0 <__fxstatat@plt+0x3bb0>
  405cb0:	add	x4, x4, #0x10
  405cb4:	cmp	x4, x5
  405cb8:	b.cs	405cf0 <__fxstatat@plt+0x3bb0>  // b.hs, b.nlast
  405cbc:	ldr	x0, [x4]
  405cc0:	cbz	x0, 405cb0 <__fxstatat@plt+0x3b70>
  405cc4:	ldr	x0, [x4, #8]
  405cc8:	mov	x2, #0x1                   	// #1
  405ccc:	cbz	x0, 405cdc <__fxstatat@plt+0x3b9c>
  405cd0:	ldr	x0, [x0, #8]
  405cd4:	add	x2, x2, #0x1
  405cd8:	cbnz	x0, 405cd0 <__fxstatat@plt+0x3b90>
  405cdc:	cmp	x19, x2
  405ce0:	add	x4, x4, #0x10
  405ce4:	csel	x19, x19, x2, cs  // cs = hs, nlast
  405ce8:	cmp	x4, x5
  405cec:	b.cc	405cbc <__fxstatat@plt+0x3b7c>  // b.lo, b.ul, b.last
  405cf0:	mov	x0, x20
  405cf4:	mov	w1, #0x1                   	// #1
  405cf8:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  405cfc:	add	x2, x2, #0xe8
  405d00:	bl	401f10 <__fprintf_chk@plt>
  405d04:	mov	x3, x21
  405d08:	mov	x0, x20
  405d0c:	mov	w1, #0x1                   	// #1
  405d10:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  405d14:	add	x2, x2, #0x100
  405d18:	bl	401f10 <__fprintf_chk@plt>
  405d1c:	ucvtf	d1, x22
  405d20:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405d24:	fmov	d2, x0
  405d28:	ucvtf	d0, x21
  405d2c:	mov	x3, x22
  405d30:	mov	x0, x20
  405d34:	mov	w1, #0x1                   	// #1
  405d38:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  405d3c:	fmul	d1, d1, d2
  405d40:	add	x2, x2, #0x118
  405d44:	fdiv	d0, d1, d0
  405d48:	bl	401f10 <__fprintf_chk@plt>
  405d4c:	mov	x3, x19
  405d50:	mov	x0, x20
  405d54:	ldp	x19, x20, [sp, #16]
  405d58:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  405d5c:	ldp	x21, x22, [sp, #32]
  405d60:	add	x2, x2, #0x140
  405d64:	ldp	x29, x30, [sp], #48
  405d68:	mov	w1, #0x1                   	// #1
  405d6c:	b	401f10 <__fprintf_chk@plt>
  405d70:	stp	x29, x30, [sp, #-48]!
  405d74:	mov	x29, sp
  405d78:	str	x21, [sp, #32]
  405d7c:	mov	x21, x0
  405d80:	mov	x0, x1
  405d84:	stp	x19, x20, [sp, #16]
  405d88:	mov	x20, x1
  405d8c:	ldr	x1, [x21, #16]
  405d90:	ldr	x2, [x21, #48]
  405d94:	blr	x2
  405d98:	ldr	x1, [x21, #16]
  405d9c:	cmp	x0, x1
  405da0:	b.cs	405e10 <__fxstatat@plt+0x3cd0>  // b.hs, b.nlast
  405da4:	ldr	x1, [x21]
  405da8:	lsl	x0, x0, #4
  405dac:	add	x19, x1, x0
  405db0:	ldr	x1, [x1, x0]
  405db4:	cbnz	x1, 405dc0 <__fxstatat@plt+0x3c80>
  405db8:	b	405de4 <__fxstatat@plt+0x3ca4>
  405dbc:	ldr	x1, [x19]
  405dc0:	cmp	x1, x20
  405dc4:	b.eq	405dfc <__fxstatat@plt+0x3cbc>  // b.none
  405dc8:	ldr	x2, [x21, #56]
  405dcc:	mov	x0, x20
  405dd0:	blr	x2
  405dd4:	tst	w0, #0xff
  405dd8:	b.ne	405df8 <__fxstatat@plt+0x3cb8>  // b.any
  405ddc:	ldr	x19, [x19, #8]
  405de0:	cbnz	x19, 405dbc <__fxstatat@plt+0x3c7c>
  405de4:	mov	x0, #0x0                   	// #0
  405de8:	ldp	x19, x20, [sp, #16]
  405dec:	ldr	x21, [sp, #32]
  405df0:	ldp	x29, x30, [sp], #48
  405df4:	ret
  405df8:	ldr	x20, [x19]
  405dfc:	mov	x0, x20
  405e00:	ldp	x19, x20, [sp, #16]
  405e04:	ldr	x21, [sp, #32]
  405e08:	ldp	x29, x30, [sp], #48
  405e0c:	ret
  405e10:	bl	401e80 <abort@plt>
  405e14:	nop
  405e18:	ldr	x1, [x0, #32]
  405e1c:	cbz	x1, 405e48 <__fxstatat@plt+0x3d08>
  405e20:	ldp	x1, x2, [x0]
  405e24:	cmp	x1, x2
  405e28:	b.cc	405e3c <__fxstatat@plt+0x3cfc>  // b.lo, b.ul, b.last
  405e2c:	b	405e50 <__fxstatat@plt+0x3d10>
  405e30:	add	x1, x1, #0x10
  405e34:	cmp	x1, x2
  405e38:	b.cs	405e50 <__fxstatat@plt+0x3d10>  // b.hs, b.nlast
  405e3c:	ldr	x0, [x1]
  405e40:	cbz	x0, 405e30 <__fxstatat@plt+0x3cf0>
  405e44:	ret
  405e48:	mov	x0, #0x0                   	// #0
  405e4c:	ret
  405e50:	stp	x29, x30, [sp, #-16]!
  405e54:	mov	x29, sp
  405e58:	bl	401e80 <abort@plt>
  405e5c:	nop
  405e60:	stp	x29, x30, [sp, #-32]!
  405e64:	mov	x29, sp
  405e68:	stp	x19, x20, [sp, #16]
  405e6c:	mov	x20, x0
  405e70:	mov	x19, x1
  405e74:	mov	x0, x1
  405e78:	ldr	x1, [x20, #16]
  405e7c:	ldr	x2, [x20, #48]
  405e80:	blr	x2
  405e84:	ldr	x1, [x20, #16]
  405e88:	cmp	x0, x1
  405e8c:	b.cs	405ef0 <__fxstatat@plt+0x3db0>  // b.hs, b.nlast
  405e90:	ldr	x3, [x20]
  405e94:	add	x3, x3, x0, lsl #4
  405e98:	mov	x2, x3
  405e9c:	b	405ea4 <__fxstatat@plt+0x3d64>
  405ea0:	cbz	x2, 405eb4 <__fxstatat@plt+0x3d74>
  405ea4:	ldp	x4, x2, [x2]
  405ea8:	cmp	x4, x19
  405eac:	b.ne	405ea0 <__fxstatat@plt+0x3d60>  // b.any
  405eb0:	cbnz	x2, 405ee0 <__fxstatat@plt+0x3da0>
  405eb4:	ldr	x1, [x20, #8]
  405eb8:	b	405ec4 <__fxstatat@plt+0x3d84>
  405ebc:	ldr	x0, [x3]
  405ec0:	cbnz	x0, 405ed4 <__fxstatat@plt+0x3d94>
  405ec4:	add	x3, x3, #0x10
  405ec8:	cmp	x1, x3
  405ecc:	b.hi	405ebc <__fxstatat@plt+0x3d7c>  // b.pmore
  405ed0:	mov	x0, #0x0                   	// #0
  405ed4:	ldp	x19, x20, [sp, #16]
  405ed8:	ldp	x29, x30, [sp], #32
  405edc:	ret
  405ee0:	ldr	x0, [x2]
  405ee4:	ldp	x19, x20, [sp, #16]
  405ee8:	ldp	x29, x30, [sp], #32
  405eec:	ret
  405ef0:	bl	401e80 <abort@plt>
  405ef4:	nop
  405ef8:	ldp	x5, x3, [x0]
  405efc:	mov	x6, x0
  405f00:	cmp	x3, x5
  405f04:	b.ls	405f54 <__fxstatat@plt+0x3e14>  // b.plast
  405f08:	sub	x4, x1, #0x8
  405f0c:	mov	x0, #0x0                   	// #0
  405f10:	ldr	x1, [x5]
  405f14:	cbnz	x1, 405f28 <__fxstatat@plt+0x3de8>
  405f18:	add	x5, x5, #0x10
  405f1c:	cmp	x5, x3
  405f20:	b.cc	405f10 <__fxstatat@plt+0x3dd0>  // b.lo, b.ul, b.last
  405f24:	ret
  405f28:	mov	x1, x5
  405f2c:	nop
  405f30:	cmp	x2, x0
  405f34:	b.ls	405f24 <__fxstatat@plt+0x3de4>  // b.plast
  405f38:	add	x0, x0, #0x1
  405f3c:	ldr	x3, [x1]
  405f40:	str	x3, [x4, x0, lsl #3]
  405f44:	ldr	x1, [x1, #8]
  405f48:	cbnz	x1, 405f30 <__fxstatat@plt+0x3df0>
  405f4c:	ldr	x3, [x6, #8]
  405f50:	b	405f18 <__fxstatat@plt+0x3dd8>
  405f54:	mov	x0, #0x0                   	// #0
  405f58:	ret
  405f5c:	nop
  405f60:	stp	x29, x30, [sp, #-64]!
  405f64:	mov	x29, sp
  405f68:	stp	x21, x22, [sp, #32]
  405f6c:	mov	x21, x1
  405f70:	stp	x23, x24, [sp, #48]
  405f74:	ldp	x23, x1, [x0]
  405f78:	stp	x19, x20, [sp, #16]
  405f7c:	cmp	x1, x23
  405f80:	b.ls	405fec <__fxstatat@plt+0x3eac>  // b.plast
  405f84:	mov	x24, x0
  405f88:	mov	x22, x2
  405f8c:	mov	x20, #0x0                   	// #0
  405f90:	ldr	x0, [x23]
  405f94:	cbnz	x0, 405fbc <__fxstatat@plt+0x3e7c>
  405f98:	add	x23, x23, #0x10
  405f9c:	cmp	x23, x1
  405fa0:	b.cc	405f90 <__fxstatat@plt+0x3e50>  // b.lo, b.ul, b.last
  405fa4:	mov	x0, x20
  405fa8:	ldp	x19, x20, [sp, #16]
  405fac:	ldp	x21, x22, [sp, #32]
  405fb0:	ldp	x23, x24, [sp, #48]
  405fb4:	ldp	x29, x30, [sp], #64
  405fb8:	ret
  405fbc:	mov	x19, x23
  405fc0:	b	405fc8 <__fxstatat@plt+0x3e88>
  405fc4:	ldr	x0, [x19]
  405fc8:	mov	x1, x22
  405fcc:	blr	x21
  405fd0:	tst	w0, #0xff
  405fd4:	b.eq	405fa4 <__fxstatat@plt+0x3e64>  // b.none
  405fd8:	ldr	x19, [x19, #8]
  405fdc:	add	x20, x20, #0x1
  405fe0:	cbnz	x19, 405fc4 <__fxstatat@plt+0x3e84>
  405fe4:	ldr	x1, [x24, #8]
  405fe8:	b	405f98 <__fxstatat@plt+0x3e58>
  405fec:	mov	x20, #0x0                   	// #0
  405ff0:	b	405fa4 <__fxstatat@plt+0x3e64>
  405ff4:	nop
  405ff8:	ldrb	w4, [x0]
  405ffc:	mov	x2, #0x0                   	// #0
  406000:	cbz	w4, 406024 <__fxstatat@plt+0x3ee4>
  406004:	nop
  406008:	lsl	x3, x2, #5
  40600c:	sub	x2, x3, x2
  406010:	add	x2, x2, w4, uxtb
  406014:	ldrb	w4, [x0, #1]!
  406018:	udiv	x3, x2, x1
  40601c:	msub	x2, x3, x1, x2
  406020:	cbnz	w4, 406008 <__fxstatat@plt+0x3ec8>
  406024:	mov	x0, x2
  406028:	ret
  40602c:	nop
  406030:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  406034:	add	x1, x1, #0x160
  406038:	ldp	x2, x3, [x1]
  40603c:	stp	x2, x3, [x0]
  406040:	ldr	w1, [x1, #16]
  406044:	str	w1, [x0, #16]
  406048:	ret
  40604c:	nop
  406050:	stp	x29, x30, [sp, #-64]!
  406054:	cmp	x2, #0x0
  406058:	mov	x29, sp
  40605c:	stp	x23, x24, [sp, #48]
  406060:	mov	x23, x2
  406064:	adrp	x2, 405000 <__fxstatat@plt+0x2ec0>
  406068:	add	x2, x2, #0x880
  40606c:	stp	x19, x20, [sp, #16]
  406070:	csel	x23, x2, x23, eq  // eq = none
  406074:	cmp	x3, #0x0
  406078:	adrp	x2, 405000 <__fxstatat@plt+0x2ec0>
  40607c:	add	x2, x2, #0x890
  406080:	mov	x19, x0
  406084:	mov	x20, x4
  406088:	csel	x24, x2, x3, eq  // eq = none
  40608c:	mov	x0, #0x50                  	// #80
  406090:	stp	x21, x22, [sp, #32]
  406094:	mov	x22, x1
  406098:	bl	401d50 <malloc@plt>
  40609c:	mov	x21, x0
  4060a0:	cbz	x0, 40615c <__fxstatat@plt+0x401c>
  4060a4:	cbz	x22, 406174 <__fxstatat@plt+0x4034>
  4060a8:	str	x22, [x21, #40]
  4060ac:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4060b0:	add	x0, x0, #0x160
  4060b4:	cmp	x22, x0
  4060b8:	b.eq	406180 <__fxstatat@plt+0x4040>  // b.none
  4060bc:	mov	w0, #0xcccd                	// #52429
  4060c0:	ldr	s2, [x22, #8]
  4060c4:	movk	w0, #0x3dcc, lsl #16
  4060c8:	fmov	s1, w0
  4060cc:	fcmpe	s2, s1
  4060d0:	b.le	406150 <__fxstatat@plt+0x4010>
  4060d4:	mov	w0, #0x6666                	// #26214
  4060d8:	movk	w0, #0x3f66, lsl #16
  4060dc:	fmov	s0, w0
  4060e0:	fcmpe	s2, s0
  4060e4:	b.pl	406150 <__fxstatat@plt+0x4010>  // b.nfrst
  4060e8:	mov	w0, #0xcccd                	// #52429
  4060ec:	ldr	s3, [x22, #12]
  4060f0:	movk	w0, #0x3f8c, lsl #16
  4060f4:	fmov	s0, w0
  4060f8:	fcmpe	s3, s0
  4060fc:	b.le	406150 <__fxstatat@plt+0x4010>
  406100:	ldr	s0, [x22]
  406104:	fcmpe	s0, #0.0
  406108:	b.lt	406150 <__fxstatat@plt+0x4010>  // b.tstop
  40610c:	fadd	s1, s0, s1
  406110:	ldr	s0, [x22, #4]
  406114:	fcmpe	s1, s0
  406118:	b.pl	406150 <__fxstatat@plt+0x4010>  // b.nfrst
  40611c:	fmov	s3, #1.000000000000000000e+00
  406120:	fcmpe	s0, s3
  406124:	b.hi	406150 <__fxstatat@plt+0x4010>  // b.pmore
  406128:	fcmpe	s2, s1
  40612c:	b.le	406150 <__fxstatat@plt+0x4010>
  406130:	ldrb	w0, [x22, #16]
  406134:	cbnz	w0, 4061a8 <__fxstatat@plt+0x4068>
  406138:	ucvtf	s0, x19
  40613c:	mov	w0, #0x5f800000            	// #1602224128
  406140:	fmov	s1, w0
  406144:	fdiv	s0, s0, s2
  406148:	fcmpe	s0, s1
  40614c:	b.lt	4061a4 <__fxstatat@plt+0x4064>  // b.tstop
  406150:	mov	x0, x21
  406154:	mov	x21, #0x0                   	// #0
  406158:	bl	401f60 <free@plt>
  40615c:	mov	x0, x21
  406160:	ldp	x19, x20, [sp, #16]
  406164:	ldp	x21, x22, [sp, #32]
  406168:	ldp	x23, x24, [sp, #48]
  40616c:	ldp	x29, x30, [sp], #64
  406170:	ret
  406174:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  406178:	add	x0, x0, #0x160
  40617c:	str	x0, [x21, #40]
  406180:	ucvtf	s0, x19
  406184:	mov	w0, #0xcccd                	// #52429
  406188:	movk	w0, #0x3f4c, lsl #16
  40618c:	fmov	s2, w0
  406190:	mov	w0, #0x5f800000            	// #1602224128
  406194:	fmov	s1, w0
  406198:	fdiv	s0, s0, s2
  40619c:	fcmpe	s0, s1
  4061a0:	b.ge	406150 <__fxstatat@plt+0x4010>  // b.tcont
  4061a4:	fcvtzu	x19, s0
  4061a8:	cmp	x19, #0xa
  4061ac:	mov	x0, #0xa                   	// #10
  4061b0:	csel	x19, x19, x0, cs  // cs = hs, nlast
  4061b4:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4061b8:	orr	x19, x19, #0x1
  4061bc:	movk	x4, #0xaaab
  4061c0:	cmn	x19, #0x1
  4061c4:	b.eq	406150 <__fxstatat@plt+0x4010>  // b.none
  4061c8:	umulh	x1, x19, x4
  4061cc:	cmp	x19, #0x9
  4061d0:	and	x0, x1, #0xfffffffffffffffe
  4061d4:	add	x1, x0, x1, lsr #1
  4061d8:	sub	x1, x19, x1
  4061dc:	b.ls	406214 <__fxstatat@plt+0x40d4>  // b.plast
  4061e0:	cbz	x1, 406218 <__fxstatat@plt+0x40d8>
  4061e4:	mov	x3, #0x10                  	// #16
  4061e8:	mov	x2, #0x9                   	// #9
  4061ec:	mov	x0, #0x3                   	// #3
  4061f0:	b	4061f8 <__fxstatat@plt+0x40b8>
  4061f4:	cbz	x1, 406218 <__fxstatat@plt+0x40d8>
  4061f8:	add	x0, x0, #0x2
  4061fc:	add	x2, x2, x3
  406200:	cmp	x2, x19
  406204:	add	x3, x3, #0x8
  406208:	udiv	x1, x19, x0
  40620c:	msub	x1, x1, x0, x19
  406210:	b.cc	4061f4 <__fxstatat@plt+0x40b4>  // b.lo, b.ul, b.last
  406214:	cbnz	x1, 406228 <__fxstatat@plt+0x40e8>
  406218:	add	x19, x19, #0x2
  40621c:	cmn	x19, #0x1
  406220:	b.ne	4061c8 <__fxstatat@plt+0x4088>  // b.any
  406224:	b	406150 <__fxstatat@plt+0x4010>
  406228:	cmp	xzr, x19, lsr #61
  40622c:	cset	x0, ne  // ne = any
  406230:	tbnz	x19, #60, 406150 <__fxstatat@plt+0x4010>
  406234:	cbnz	x0, 406150 <__fxstatat@plt+0x4010>
  406238:	str	x19, [x21, #16]
  40623c:	mov	x0, x19
  406240:	mov	x1, #0x10                  	// #16
  406244:	bl	401e00 <calloc@plt>
  406248:	str	x0, [x21]
  40624c:	cbz	x0, 406150 <__fxstatat@plt+0x4010>
  406250:	add	x19, x0, x19, lsl #4
  406254:	str	x19, [x21, #8]
  406258:	stp	xzr, xzr, [x21, #24]
  40625c:	mov	x0, x21
  406260:	stp	x23, x24, [x21, #48]
  406264:	stp	x20, xzr, [x21, #64]
  406268:	ldp	x19, x20, [sp, #16]
  40626c:	ldp	x21, x22, [sp, #32]
  406270:	ldp	x23, x24, [sp, #48]
  406274:	ldp	x29, x30, [sp], #64
  406278:	ret
  40627c:	nop
  406280:	stp	x29, x30, [sp, #-48]!
  406284:	mov	x29, sp
  406288:	ldr	x1, [x0, #8]
  40628c:	str	x21, [sp, #32]
  406290:	ldr	x21, [x0]
  406294:	stp	x19, x20, [sp, #16]
  406298:	mov	x20, x0
  40629c:	cmp	x21, x1
  4062a0:	b.cc	4062b4 <__fxstatat@plt+0x4174>  // b.lo, b.ul, b.last
  4062a4:	b	40630c <__fxstatat@plt+0x41cc>
  4062a8:	add	x21, x21, #0x10
  4062ac:	cmp	x1, x21
  4062b0:	b.ls	40630c <__fxstatat@plt+0x41cc>  // b.plast
  4062b4:	ldr	x0, [x21]
  4062b8:	cbz	x0, 4062a8 <__fxstatat@plt+0x4168>
  4062bc:	ldr	x19, [x21, #8]
  4062c0:	ldr	x1, [x20, #64]
  4062c4:	cbz	x19, 4062ec <__fxstatat@plt+0x41ac>
  4062c8:	cbz	x1, 406320 <__fxstatat@plt+0x41e0>
  4062cc:	ldr	x0, [x19]
  4062d0:	blr	x1
  4062d4:	ldr	x2, [x19, #8]
  4062d8:	ldp	x1, x0, [x20, #64]
  4062dc:	stp	xzr, x0, [x19]
  4062e0:	str	x19, [x20, #72]
  4062e4:	mov	x19, x2
  4062e8:	cbnz	x2, 4062c8 <__fxstatat@plt+0x4188>
  4062ec:	cbz	x1, 4062f8 <__fxstatat@plt+0x41b8>
  4062f0:	ldr	x0, [x21]
  4062f4:	blr	x1
  4062f8:	stp	xzr, xzr, [x21]
  4062fc:	add	x21, x21, #0x10
  406300:	ldr	x1, [x20, #8]
  406304:	cmp	x1, x21
  406308:	b.hi	4062b4 <__fxstatat@plt+0x4174>  // b.pmore
  40630c:	stp	xzr, xzr, [x20, #24]
  406310:	ldp	x19, x20, [sp, #16]
  406314:	ldr	x21, [sp, #32]
  406318:	ldp	x29, x30, [sp], #48
  40631c:	ret
  406320:	ldr	x0, [x20, #72]
  406324:	mov	x1, x19
  406328:	str	xzr, [x19]
  40632c:	ldr	x19, [x19, #8]
  406330:	str	x0, [x1, #8]
  406334:	str	x1, [x20, #72]
  406338:	mov	x0, x1
  40633c:	cbnz	x19, 406324 <__fxstatat@plt+0x41e4>
  406340:	b	4062f8 <__fxstatat@plt+0x41b8>
  406344:	nop
  406348:	stp	x29, x30, [sp, #-48]!
  40634c:	mov	x29, sp
  406350:	str	x21, [sp, #32]
  406354:	mov	x21, x0
  406358:	ldr	x0, [x0, #64]
  40635c:	stp	x19, x20, [sp, #16]
  406360:	ldp	x20, x1, [x21]
  406364:	cbz	x0, 4063c0 <__fxstatat@plt+0x4280>
  406368:	ldr	x0, [x21, #32]
  40636c:	cbz	x0, 4063c0 <__fxstatat@plt+0x4280>
  406370:	cmp	x20, x1
  406374:	b.cc	406388 <__fxstatat@plt+0x4248>  // b.lo, b.ul, b.last
  406378:	b	4063f0 <__fxstatat@plt+0x42b0>
  40637c:	add	x20, x20, #0x10
  406380:	cmp	x20, x1
  406384:	b.cs	4063bc <__fxstatat@plt+0x427c>  // b.hs, b.nlast
  406388:	ldr	x0, [x20]
  40638c:	cbz	x0, 40637c <__fxstatat@plt+0x423c>
  406390:	mov	x19, x20
  406394:	b	40639c <__fxstatat@plt+0x425c>
  406398:	ldr	x0, [x19]
  40639c:	ldr	x1, [x21, #64]
  4063a0:	blr	x1
  4063a4:	ldr	x19, [x19, #8]
  4063a8:	cbnz	x19, 406398 <__fxstatat@plt+0x4258>
  4063ac:	ldr	x1, [x21, #8]
  4063b0:	add	x20, x20, #0x10
  4063b4:	cmp	x20, x1
  4063b8:	b.cc	406388 <__fxstatat@plt+0x4248>  // b.lo, b.ul, b.last
  4063bc:	ldr	x20, [x21]
  4063c0:	cmp	x1, x20
  4063c4:	b.ls	4063f0 <__fxstatat@plt+0x42b0>  // b.plast
  4063c8:	ldr	x19, [x20, #8]
  4063cc:	cbz	x19, 4063e4 <__fxstatat@plt+0x42a4>
  4063d0:	mov	x0, x19
  4063d4:	ldr	x19, [x19, #8]
  4063d8:	bl	401f60 <free@plt>
  4063dc:	cbnz	x19, 4063d0 <__fxstatat@plt+0x4290>
  4063e0:	ldr	x1, [x21, #8]
  4063e4:	add	x20, x20, #0x10
  4063e8:	cmp	x20, x1
  4063ec:	b.cc	4063c8 <__fxstatat@plt+0x4288>  // b.lo, b.ul, b.last
  4063f0:	ldr	x19, [x21, #72]
  4063f4:	cbz	x19, 406408 <__fxstatat@plt+0x42c8>
  4063f8:	mov	x0, x19
  4063fc:	ldr	x19, [x19, #8]
  406400:	bl	401f60 <free@plt>
  406404:	cbnz	x19, 4063f8 <__fxstatat@plt+0x42b8>
  406408:	ldr	x0, [x21]
  40640c:	bl	401f60 <free@plt>
  406410:	mov	x0, x21
  406414:	ldp	x19, x20, [sp, #16]
  406418:	ldr	x21, [sp, #32]
  40641c:	ldp	x29, x30, [sp], #48
  406420:	b	401f60 <free@plt>
  406424:	nop
  406428:	stp	x29, x30, [sp, #-128]!
  40642c:	mov	x29, sp
  406430:	str	x21, [sp, #32]
  406434:	ldr	x21, [x0, #40]
  406438:	stp	x19, x20, [sp, #16]
  40643c:	mov	x20, x0
  406440:	ldrb	w0, [x21, #16]
  406444:	cbnz	w0, 406468 <__fxstatat@plt+0x4328>
  406448:	ucvtf	s0, x1
  40644c:	ldr	s2, [x21, #8]
  406450:	mov	w0, #0x5f800000            	// #1602224128
  406454:	fmov	s1, w0
  406458:	fdiv	s0, s0, s2
  40645c:	fcmpe	s0, s1
  406460:	fcvtzu	x1, s0
  406464:	b.ge	4064e4 <__fxstatat@plt+0x43a4>  // b.tcont
  406468:	cmp	x1, #0xa
  40646c:	mov	x19, #0xa                   	// #10
  406470:	csel	x1, x1, x19, cs  // cs = hs, nlast
  406474:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406478:	orr	x19, x1, #0x1
  40647c:	movk	x4, #0xaaab
  406480:	cmn	x19, #0x1
  406484:	b.eq	4064e4 <__fxstatat@plt+0x43a4>  // b.none
  406488:	umulh	x1, x19, x4
  40648c:	cmp	x19, #0x9
  406490:	and	x0, x1, #0xfffffffffffffffe
  406494:	add	x1, x0, x1, lsr #1
  406498:	sub	x1, x19, x1
  40649c:	b.ls	4064d4 <__fxstatat@plt+0x4394>  // b.plast
  4064a0:	cbz	x1, 4064d8 <__fxstatat@plt+0x4398>
  4064a4:	mov	x3, #0x10                  	// #16
  4064a8:	mov	x2, #0x9                   	// #9
  4064ac:	mov	x0, #0x3                   	// #3
  4064b0:	b	4064bc <__fxstatat@plt+0x437c>
  4064b4:	add	x3, x3, #0x8
  4064b8:	cbz	x1, 4064d8 <__fxstatat@plt+0x4398>
  4064bc:	add	x0, x0, #0x2
  4064c0:	add	x2, x2, x3
  4064c4:	cmp	x2, x19
  4064c8:	udiv	x1, x19, x0
  4064cc:	msub	x1, x1, x0, x19
  4064d0:	b.cc	4064b4 <__fxstatat@plt+0x4374>  // b.lo, b.ul, b.last
  4064d4:	cbnz	x1, 4064fc <__fxstatat@plt+0x43bc>
  4064d8:	add	x19, x19, #0x2
  4064dc:	cmn	x19, #0x1
  4064e0:	b.ne	406488 <__fxstatat@plt+0x4348>  // b.any
  4064e4:	mov	w19, #0x0                   	// #0
  4064e8:	mov	w0, w19
  4064ec:	ldp	x19, x20, [sp, #16]
  4064f0:	ldr	x21, [sp, #32]
  4064f4:	ldp	x29, x30, [sp], #128
  4064f8:	ret
  4064fc:	cmp	xzr, x19, lsr #61
  406500:	cset	x0, ne  // ne = any
  406504:	tbnz	x19, #60, 4064e4 <__fxstatat@plt+0x43a4>
  406508:	cbnz	x0, 4064e4 <__fxstatat@plt+0x43a4>
  40650c:	ldr	x0, [x20, #16]
  406510:	cmp	x0, x19
  406514:	b.eq	4065b8 <__fxstatat@plt+0x4478>  // b.none
  406518:	mov	x0, x19
  40651c:	mov	x1, #0x10                  	// #16
  406520:	bl	401e00 <calloc@plt>
  406524:	str	x0, [sp, #48]
  406528:	cbz	x0, 4064e4 <__fxstatat@plt+0x43a4>
  40652c:	ldp	x5, x4, [x20, #64]
  406530:	add	x3, x0, x19, lsl #4
  406534:	ldr	q0, [x20, #48]
  406538:	add	x0, sp, #0x30
  40653c:	mov	x1, x20
  406540:	mov	w2, #0x0                   	// #0
  406544:	stp	x3, x19, [sp, #56]
  406548:	stp	xzr, xzr, [sp, #72]
  40654c:	str	x21, [sp, #88]
  406550:	str	q0, [sp, #96]
  406554:	stp	x5, x4, [sp, #112]
  406558:	bl	4059f0 <__fxstatat@plt+0x38b0>
  40655c:	ands	w19, w0, #0xff
  406560:	b.ne	4065d0 <__fxstatat@plt+0x4490>  // b.any
  406564:	ldr	x0, [sp, #120]
  406568:	str	x0, [x20, #72]
  40656c:	add	x1, sp, #0x30
  406570:	mov	x0, x20
  406574:	mov	w2, #0x1                   	// #1
  406578:	bl	4059f0 <__fxstatat@plt+0x38b0>
  40657c:	tst	w0, #0xff
  406580:	b.eq	4065fc <__fxstatat@plt+0x44bc>  // b.none
  406584:	add	x1, sp, #0x30
  406588:	mov	x0, x20
  40658c:	mov	w2, #0x0                   	// #0
  406590:	bl	4059f0 <__fxstatat@plt+0x38b0>
  406594:	tst	w0, #0xff
  406598:	b.eq	4065fc <__fxstatat@plt+0x44bc>  // b.none
  40659c:	ldr	x0, [sp, #48]
  4065a0:	bl	401f60 <free@plt>
  4065a4:	mov	w0, w19
  4065a8:	ldp	x19, x20, [sp, #16]
  4065ac:	ldr	x21, [sp, #32]
  4065b0:	ldp	x29, x30, [sp], #128
  4065b4:	ret
  4065b8:	mov	w19, #0x1                   	// #1
  4065bc:	mov	w0, w19
  4065c0:	ldp	x19, x20, [sp, #16]
  4065c4:	ldr	x21, [sp, #32]
  4065c8:	ldp	x29, x30, [sp], #128
  4065cc:	ret
  4065d0:	ldr	x0, [x20]
  4065d4:	bl	401f60 <free@plt>
  4065d8:	ldp	q1, q0, [sp, #48]
  4065dc:	ldr	x0, [sp, #120]
  4065e0:	str	x0, [x20, #72]
  4065e4:	stp	q1, q0, [x20]
  4065e8:	mov	w0, w19
  4065ec:	ldp	x19, x20, [sp, #16]
  4065f0:	ldr	x21, [sp, #32]
  4065f4:	ldp	x29, x30, [sp], #128
  4065f8:	ret
  4065fc:	bl	401e80 <abort@plt>
  406600:	stp	x29, x30, [sp, #-64]!
  406604:	mov	x29, sp
  406608:	stp	x19, x20, [sp, #16]
  40660c:	str	x21, [sp, #32]
  406610:	cbz	x1, 406780 <__fxstatat@plt+0x4640>
  406614:	mov	w3, #0x0                   	// #0
  406618:	mov	x21, x2
  40661c:	mov	x19, x0
  406620:	mov	x20, x1
  406624:	add	x2, sp, #0x38
  406628:	bl	4058a0 <__fxstatat@plt+0x3760>
  40662c:	mov	x3, x0
  406630:	cbz	x0, 406650 <__fxstatat@plt+0x4510>
  406634:	mov	w0, #0x0                   	// #0
  406638:	cbz	x21, 406640 <__fxstatat@plt+0x4500>
  40663c:	str	x3, [x21]
  406640:	ldp	x19, x20, [sp, #16]
  406644:	ldr	x21, [sp, #32]
  406648:	ldp	x29, x30, [sp], #64
  40664c:	ret
  406650:	ldr	x0, [x19, #16]
  406654:	ldr	x1, [x19, #40]
  406658:	ucvtf	s0, x0
  40665c:	ldr	x0, [x19, #24]
  406660:	ldr	s2, [x1, #8]
  406664:	ucvtf	s1, x0
  406668:	fmul	s3, s2, s0
  40666c:	fcmpe	s1, s3
  406670:	b.gt	4066bc <__fxstatat@plt+0x457c>
  406674:	ldr	x21, [sp, #56]
  406678:	ldr	x0, [x21]
  40667c:	cbz	x0, 4067b8 <__fxstatat@plt+0x4678>
  406680:	ldr	x0, [x19, #72]
  406684:	cbz	x0, 4067e4 <__fxstatat@plt+0x46a4>
  406688:	ldr	x1, [x0, #8]
  40668c:	str	x1, [x19, #72]
  406690:	ldr	x2, [x21, #8]
  406694:	ldr	x1, [x19, #32]
  406698:	stp	x20, x2, [x0]
  40669c:	str	x0, [x21, #8]
  4066a0:	add	x1, x1, #0x1
  4066a4:	str	x1, [x19, #32]
  4066a8:	mov	w0, #0x1                   	// #1
  4066ac:	ldp	x19, x20, [sp, #16]
  4066b0:	ldr	x21, [sp, #32]
  4066b4:	ldp	x29, x30, [sp], #64
  4066b8:	ret
  4066bc:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  4066c0:	add	x2, x2, #0x160
  4066c4:	cmp	x1, x2
  4066c8:	b.eq	406804 <__fxstatat@plt+0x46c4>  // b.none
  4066cc:	mov	w0, #0xcccd                	// #52429
  4066d0:	movk	w0, #0x3dcc, lsl #16
  4066d4:	fmov	s3, w0
  4066d8:	fcmpe	s2, s3
  4066dc:	b.le	406784 <__fxstatat@plt+0x4644>
  4066e0:	mov	w0, #0x6666                	// #26214
  4066e4:	movk	w0, #0x3f66, lsl #16
  4066e8:	fmov	s4, w0
  4066ec:	fcmpe	s2, s4
  4066f0:	b.pl	406784 <__fxstatat@plt+0x4644>  // b.nfrst
  4066f4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4066f8:	ldr	s5, [x1, #12]
  4066fc:	ldr	s4, [x0, #344]
  406700:	fcmpe	s5, s4
  406704:	b.le	406784 <__fxstatat@plt+0x4644>
  406708:	ldr	s4, [x1]
  40670c:	fcmpe	s4, #0.0
  406710:	b.lt	406784 <__fxstatat@plt+0x4644>  // b.tstop
  406714:	fadd	s3, s4, s3
  406718:	ldr	s4, [x1, #4]
  40671c:	fcmpe	s3, s4
  406720:	b.pl	406784 <__fxstatat@plt+0x4644>  // b.nfrst
  406724:	fmov	s6, #1.000000000000000000e+00
  406728:	fcmpe	s4, s6
  40672c:	b.hi	406784 <__fxstatat@plt+0x4644>  // b.pmore
  406730:	fcmpe	s2, s3
  406734:	b.le	406784 <__fxstatat@plt+0x4644>
  406738:	ldrb	w0, [x1, #16]
  40673c:	fmul	s0, s0, s5
  406740:	cbz	w0, 4067b0 <__fxstatat@plt+0x4670>
  406744:	mov	w0, #0x5f800000            	// #1602224128
  406748:	fmov	s1, w0
  40674c:	fcmpe	s0, s1
  406750:	b.ge	4067f0 <__fxstatat@plt+0x46b0>  // b.tcont
  406754:	fcvtzu	x1, s0
  406758:	mov	x0, x19
  40675c:	bl	406428 <__fxstatat@plt+0x42e8>
  406760:	tst	w0, #0xff
  406764:	b.eq	4067f0 <__fxstatat@plt+0x46b0>  // b.none
  406768:	add	x2, sp, #0x38
  40676c:	mov	x1, x20
  406770:	mov	x0, x19
  406774:	mov	w3, #0x0                   	// #0
  406778:	bl	4058a0 <__fxstatat@plt+0x3760>
  40677c:	cbz	x0, 406674 <__fxstatat@plt+0x4534>
  406780:	bl	401e80 <abort@plt>
  406784:	mov	w0, #0xcccd                	// #52429
  406788:	str	x2, [x19, #40]
  40678c:	movk	w0, #0x3f4c, lsl #16
  406790:	fmov	s2, w0
  406794:	fmul	s3, s0, s2
  406798:	fcmpe	s1, s3
  40679c:	b.le	406674 <__fxstatat@plt+0x4534>
  4067a0:	mov	w0, #0xfdf4                	// #65012
  4067a4:	movk	w0, #0x3fb4, lsl #16
  4067a8:	fmov	s1, w0
  4067ac:	fmul	s0, s0, s1
  4067b0:	fmul	s0, s0, s2
  4067b4:	b	406744 <__fxstatat@plt+0x4604>
  4067b8:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  4067bc:	ldur	q0, [x19, #24]
  4067c0:	str	x20, [x21]
  4067c4:	ldr	q1, [x0, #3392]
  4067c8:	mov	w0, #0x1                   	// #1
  4067cc:	ldr	x21, [sp, #32]
  4067d0:	add	v0.2d, v0.2d, v1.2d
  4067d4:	stur	q0, [x19, #24]
  4067d8:	ldp	x19, x20, [sp, #16]
  4067dc:	ldp	x29, x30, [sp], #64
  4067e0:	ret
  4067e4:	mov	x0, #0x10                  	// #16
  4067e8:	bl	401d50 <malloc@plt>
  4067ec:	cbnz	x0, 406690 <__fxstatat@plt+0x4550>
  4067f0:	mov	w0, #0xffffffff            	// #-1
  4067f4:	ldp	x19, x20, [sp, #16]
  4067f8:	ldr	x21, [sp, #32]
  4067fc:	ldp	x29, x30, [sp], #64
  406800:	ret
  406804:	mov	w0, #0xfdf4                	// #65012
  406808:	movk	w0, #0x3fb4, lsl #16
  40680c:	fmov	s1, w0
  406810:	mov	w0, #0xcccd                	// #52429
  406814:	fmul	s0, s0, s1
  406818:	movk	w0, #0x3f4c, lsl #16
  40681c:	fmov	s2, w0
  406820:	fmul	s0, s0, s2
  406824:	b	406744 <__fxstatat@plt+0x4604>
  406828:	stp	x29, x30, [sp, #-64]!
  40682c:	mov	x29, sp
  406830:	stp	x19, x20, [sp, #16]
  406834:	stp	x21, x22, [sp, #32]
  406838:	cbz	x1, 4069a4 <__fxstatat@plt+0x4864>
  40683c:	mov	x19, x0
  406840:	mov	x21, x1
  406844:	add	x2, sp, #0x38
  406848:	mov	w3, #0x0                   	// #0
  40684c:	bl	4058a0 <__fxstatat@plt+0x3760>
  406850:	mov	x20, x0
  406854:	cbz	x0, 40686c <__fxstatat@plt+0x472c>
  406858:	mov	x0, x20
  40685c:	ldp	x19, x20, [sp, #16]
  406860:	ldp	x21, x22, [sp, #32]
  406864:	ldp	x29, x30, [sp], #64
  406868:	ret
  40686c:	ldr	x0, [x19, #16]
  406870:	ldr	x1, [x19, #40]
  406874:	ucvtf	s0, x0
  406878:	ldr	x0, [x19, #24]
  40687c:	ldr	s2, [x1, #8]
  406880:	ucvtf	s1, x0
  406884:	fmul	s3, s2, s0
  406888:	fcmpe	s1, s3
  40688c:	b.gt	4068dc <__fxstatat@plt+0x479c>
  406890:	ldr	x22, [sp, #56]
  406894:	ldr	x0, [x22]
  406898:	cbz	x0, 4069dc <__fxstatat@plt+0x489c>
  40689c:	ldr	x0, [x19, #72]
  4068a0:	cbz	x0, 406a0c <__fxstatat@plt+0x48cc>
  4068a4:	ldr	x1, [x0, #8]
  4068a8:	str	x1, [x19, #72]
  4068ac:	ldr	x2, [x22, #8]
  4068b0:	mov	x20, x21
  4068b4:	ldr	x1, [x19, #32]
  4068b8:	stp	x21, x2, [x0]
  4068bc:	str	x0, [x22, #8]
  4068c0:	add	x0, x1, #0x1
  4068c4:	str	x0, [x19, #32]
  4068c8:	mov	x0, x20
  4068cc:	ldp	x19, x20, [sp, #16]
  4068d0:	ldp	x21, x22, [sp, #32]
  4068d4:	ldp	x29, x30, [sp], #64
  4068d8:	ret
  4068dc:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  4068e0:	add	x2, x2, #0x160
  4068e4:	cmp	x1, x2
  4068e8:	b.eq	406a1c <__fxstatat@plt+0x48dc>  // b.none
  4068ec:	mov	w0, #0xcccd                	// #52429
  4068f0:	movk	w0, #0x3dcc, lsl #16
  4068f4:	fmov	s3, w0
  4068f8:	fcmpe	s2, s3
  4068fc:	b.le	4069a8 <__fxstatat@plt+0x4868>
  406900:	mov	w0, #0x6666                	// #26214
  406904:	movk	w0, #0x3f66, lsl #16
  406908:	fmov	s4, w0
  40690c:	fcmpe	s2, s4
  406910:	b.pl	4069a8 <__fxstatat@plt+0x4868>  // b.nfrst
  406914:	mov	w0, #0xcccd                	// #52429
  406918:	ldr	s5, [x1, #12]
  40691c:	movk	w0, #0x3f8c, lsl #16
  406920:	fmov	s4, w0
  406924:	fcmpe	s5, s4
  406928:	b.le	4069a8 <__fxstatat@plt+0x4868>
  40692c:	ldr	s4, [x1]
  406930:	fcmpe	s4, #0.0
  406934:	b.lt	4069a8 <__fxstatat@plt+0x4868>  // b.tstop
  406938:	fadd	s3, s4, s3
  40693c:	ldr	s4, [x1, #4]
  406940:	fcmpe	s3, s4
  406944:	b.pl	4069a8 <__fxstatat@plt+0x4868>  // b.nfrst
  406948:	fmov	s6, #1.000000000000000000e+00
  40694c:	fcmpe	s4, s6
  406950:	b.hi	4069a8 <__fxstatat@plt+0x4868>  // b.pmore
  406954:	fcmpe	s2, s3
  406958:	b.le	4069a8 <__fxstatat@plt+0x4868>
  40695c:	ldrb	w0, [x1, #16]
  406960:	fmul	s0, s0, s5
  406964:	cbz	w0, 4069d4 <__fxstatat@plt+0x4894>
  406968:	mov	w0, #0x5f800000            	// #1602224128
  40696c:	fmov	s1, w0
  406970:	fcmpe	s0, s1
  406974:	b.ge	406858 <__fxstatat@plt+0x4718>  // b.tcont
  406978:	fcvtzu	x1, s0
  40697c:	mov	x0, x19
  406980:	bl	406428 <__fxstatat@plt+0x42e8>
  406984:	tst	w0, #0xff
  406988:	b.eq	406858 <__fxstatat@plt+0x4718>  // b.none
  40698c:	add	x2, sp, #0x38
  406990:	mov	x1, x21
  406994:	mov	x0, x19
  406998:	mov	w3, #0x0                   	// #0
  40699c:	bl	4058a0 <__fxstatat@plt+0x3760>
  4069a0:	cbz	x0, 406890 <__fxstatat@plt+0x4750>
  4069a4:	bl	401e80 <abort@plt>
  4069a8:	mov	w0, #0xcccd                	// #52429
  4069ac:	str	x2, [x19, #40]
  4069b0:	movk	w0, #0x3f4c, lsl #16
  4069b4:	fmov	s2, w0
  4069b8:	fmul	s3, s0, s2
  4069bc:	fcmpe	s1, s3
  4069c0:	b.le	406890 <__fxstatat@plt+0x4750>
  4069c4:	mov	w0, #0xfdf4                	// #65012
  4069c8:	movk	w0, #0x3fb4, lsl #16
  4069cc:	fmov	s1, w0
  4069d0:	fmul	s0, s0, s1
  4069d4:	fmul	s0, s0, s2
  4069d8:	b	406968 <__fxstatat@plt+0x4828>
  4069dc:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  4069e0:	mov	x20, x21
  4069e4:	ldur	q0, [x19, #24]
  4069e8:	str	x21, [x22]
  4069ec:	ldr	q1, [x0, #3392]
  4069f0:	mov	x0, x20
  4069f4:	ldp	x21, x22, [sp, #32]
  4069f8:	add	v0.2d, v0.2d, v1.2d
  4069fc:	stur	q0, [x19, #24]
  406a00:	ldp	x19, x20, [sp, #16]
  406a04:	ldp	x29, x30, [sp], #64
  406a08:	ret
  406a0c:	mov	x0, #0x10                  	// #16
  406a10:	bl	401d50 <malloc@plt>
  406a14:	cbz	x0, 406858 <__fxstatat@plt+0x4718>
  406a18:	b	4068ac <__fxstatat@plt+0x476c>
  406a1c:	mov	w0, #0xfdf4                	// #65012
  406a20:	movk	w0, #0x3fb4, lsl #16
  406a24:	fmov	s1, w0
  406a28:	mov	w0, #0xcccd                	// #52429
  406a2c:	fmul	s0, s0, s1
  406a30:	movk	w0, #0x3f4c, lsl #16
  406a34:	fmov	s2, w0
  406a38:	fmul	s0, s0, s2
  406a3c:	b	406968 <__fxstatat@plt+0x4828>
  406a40:	stp	x29, x30, [sp, #-64]!
  406a44:	mov	w3, #0x1                   	// #1
  406a48:	mov	x29, sp
  406a4c:	add	x2, sp, #0x38
  406a50:	stp	x19, x20, [sp, #16]
  406a54:	mov	x19, x0
  406a58:	bl	4058a0 <__fxstatat@plt+0x3760>
  406a5c:	mov	x20, x0
  406a60:	cbz	x0, 406a7c <__fxstatat@plt+0x493c>
  406a64:	ldr	x1, [sp, #56]
  406a68:	ldr	x0, [x19, #32]
  406a6c:	ldr	x1, [x1]
  406a70:	sub	x0, x0, #0x1
  406a74:	str	x0, [x19, #32]
  406a78:	cbz	x1, 406a8c <__fxstatat@plt+0x494c>
  406a7c:	mov	x0, x20
  406a80:	ldp	x19, x20, [sp, #16]
  406a84:	ldp	x29, x30, [sp], #64
  406a88:	ret
  406a8c:	ldr	x0, [x19, #16]
  406a90:	ldr	x1, [x19, #40]
  406a94:	ucvtf	s1, x0
  406a98:	ldr	x0, [x19, #24]
  406a9c:	ldr	s2, [x1]
  406aa0:	sub	x0, x0, #0x1
  406aa4:	str	x0, [x19, #24]
  406aa8:	fmul	s3, s2, s1
  406aac:	ucvtf	s0, x0
  406ab0:	fcmpe	s0, s3
  406ab4:	b.pl	406a7c <__fxstatat@plt+0x493c>  // b.nfrst
  406ab8:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  406abc:	add	x0, x0, #0x160
  406ac0:	cmp	x1, x0
  406ac4:	b.eq	406ba0 <__fxstatat@plt+0x4a60>  // b.none
  406ac8:	mov	w2, #0xcccd                	// #52429
  406acc:	ldr	s3, [x1, #8]
  406ad0:	movk	w2, #0x3dcc, lsl #16
  406ad4:	fmov	s4, w2
  406ad8:	fcmpe	s3, s4
  406adc:	b.le	406b8c <__fxstatat@plt+0x4a4c>
  406ae0:	mov	w2, #0x6666                	// #26214
  406ae4:	movk	w2, #0x3f66, lsl #16
  406ae8:	fmov	s5, w2
  406aec:	fcmpe	s3, s5
  406af0:	b.pl	406b8c <__fxstatat@plt+0x4a4c>  // b.nfrst
  406af4:	mov	w2, #0xcccd                	// #52429
  406af8:	ldr	s6, [x1, #12]
  406afc:	movk	w2, #0x3f8c, lsl #16
  406b00:	fmov	s5, w2
  406b04:	fcmpe	s6, s5
  406b08:	b.le	406b8c <__fxstatat@plt+0x4a4c>
  406b0c:	fcmpe	s2, #0.0
  406b10:	b.lt	406b8c <__fxstatat@plt+0x4a4c>  // b.tstop
  406b14:	fadd	s2, s2, s4
  406b18:	ldr	s4, [x1, #4]
  406b1c:	fcmpe	s2, s4
  406b20:	b.pl	406b8c <__fxstatat@plt+0x4a4c>  // b.nfrst
  406b24:	fmov	s5, #1.000000000000000000e+00
  406b28:	fcmpe	s4, s5
  406b2c:	b.hi	406b8c <__fxstatat@plt+0x4a4c>  // b.pmore
  406b30:	fcmpe	s3, s2
  406b34:	b.le	406b8c <__fxstatat@plt+0x4a4c>
  406b38:	ldrb	w0, [x1, #16]
  406b3c:	fmul	s1, s1, s4
  406b40:	cbnz	w0, 406b4c <__fxstatat@plt+0x4a0c>
  406b44:	nop
  406b48:	fmul	s1, s1, s3
  406b4c:	fcvtzu	x1, s1
  406b50:	mov	x0, x19
  406b54:	bl	406428 <__fxstatat@plt+0x42e8>
  406b58:	tst	w0, #0xff
  406b5c:	b.ne	406a7c <__fxstatat@plt+0x493c>  // b.any
  406b60:	str	x21, [sp, #32]
  406b64:	ldr	x21, [x19, #72]
  406b68:	cbz	x21, 406b80 <__fxstatat@plt+0x4a40>
  406b6c:	nop
  406b70:	mov	x0, x21
  406b74:	ldr	x21, [x21, #8]
  406b78:	bl	401f60 <free@plt>
  406b7c:	cbnz	x21, 406b70 <__fxstatat@plt+0x4a30>
  406b80:	ldr	x21, [sp, #32]
  406b84:	str	xzr, [x19, #72]
  406b88:	b	406a7c <__fxstatat@plt+0x493c>
  406b8c:	movi	v2.2s, #0x0
  406b90:	str	x0, [x19, #40]
  406b94:	fmul	s2, s1, s2
  406b98:	fcmpe	s0, s2
  406b9c:	b.pl	406a7c <__fxstatat@plt+0x493c>  // b.nfrst
  406ba0:	mov	w0, #0xcccd                	// #52429
  406ba4:	movk	w0, #0x3f4c, lsl #16
  406ba8:	fmov	s3, w0
  406bac:	b	406b48 <__fxstatat@plt+0x4a08>
  406bb0:	stp	x29, x30, [sp, #-32]!
  406bb4:	mov	x29, sp
  406bb8:	stp	x19, x20, [sp, #16]
  406bbc:	mov	x20, x0
  406bc0:	mov	x19, x1
  406bc4:	ldr	x0, [x0]
  406bc8:	bl	40e118 <__fxstatat@plt+0xbfd8>
  406bcc:	ldr	x1, [x20, #8]
  406bd0:	eor	x0, x0, x1
  406bd4:	udiv	x1, x0, x19
  406bd8:	msub	x0, x1, x19, x0
  406bdc:	ldp	x19, x20, [sp, #16]
  406be0:	ldp	x29, x30, [sp], #32
  406be4:	ret
  406be8:	ldr	x0, [x0, #8]
  406bec:	udiv	x2, x0, x1
  406bf0:	msub	x0, x2, x1, x0
  406bf4:	ret
  406bf8:	mov	x2, x0
  406bfc:	ldr	x0, [x1, #8]
  406c00:	ldr	x3, [x2, #8]
  406c04:	cmp	x3, x0
  406c08:	b.eq	406c14 <__fxstatat@plt+0x4ad4>  // b.none
  406c0c:	mov	w0, #0x0                   	// #0
  406c10:	ret
  406c14:	ldr	x3, [x1, #16]
  406c18:	mov	w0, #0x0                   	// #0
  406c1c:	ldr	x4, [x2, #16]
  406c20:	cmp	x4, x3
  406c24:	b.ne	406c10 <__fxstatat@plt+0x4ad0>  // b.any
  406c28:	ldr	x1, [x1]
  406c2c:	ldr	x0, [x2]
  406c30:	b	40b7c0 <__fxstatat@plt+0x9680>
  406c34:	nop
  406c38:	mov	x2, x0
  406c3c:	ldr	x3, [x0, #8]
  406c40:	ldr	x0, [x1, #8]
  406c44:	cmp	x3, x0
  406c48:	b.eq	406c54 <__fxstatat@plt+0x4b14>  // b.none
  406c4c:	mov	w0, #0x0                   	// #0
  406c50:	ret
  406c54:	ldr	x3, [x1, #16]
  406c58:	mov	w0, #0x0                   	// #0
  406c5c:	ldr	x4, [x2, #16]
  406c60:	cmp	x4, x3
  406c64:	b.eq	406c6c <__fxstatat@plt+0x4b2c>  // b.none
  406c68:	ret
  406c6c:	stp	x29, x30, [sp, #-16]!
  406c70:	mov	x29, sp
  406c74:	ldr	x1, [x1]
  406c78:	ldr	x0, [x2]
  406c7c:	bl	401f20 <strcmp@plt>
  406c80:	cmp	w0, #0x0
  406c84:	cset	w0, eq  // eq = none
  406c88:	ldp	x29, x30, [sp], #16
  406c8c:	ret
  406c90:	stp	x29, x30, [sp, #-32]!
  406c94:	mov	x29, sp
  406c98:	str	x19, [sp, #16]
  406c9c:	mov	x19, x0
  406ca0:	ldr	x0, [x0]
  406ca4:	bl	401f60 <free@plt>
  406ca8:	mov	x0, x19
  406cac:	ldr	x19, [sp, #16]
  406cb0:	ldp	x29, x30, [sp], #32
  406cb4:	b	401f60 <free@plt>
  406cb8:	stp	x29, x30, [sp, #-240]!
  406cbc:	mov	x29, sp
  406cc0:	stp	x23, x24, [sp, #48]
  406cc4:	mov	x23, x0
  406cc8:	and	w0, w2, #0x3
  406ccc:	stp	x19, x20, [sp, #16]
  406cd0:	mov	w19, w2
  406cd4:	mov	x20, x4
  406cd8:	stp	x21, x22, [sp, #32]
  406cdc:	mov	x21, x1
  406ce0:	stp	x25, x26, [sp, #64]
  406ce4:	mov	x26, x3
  406ce8:	stp	x27, x28, [sp, #80]
  406cec:	str	w0, [sp, #96]
  406cf0:	and	w0, w2, #0x20
  406cf4:	str	w0, [sp, #156]
  406cf8:	tbnz	w19, #5, 4073c0 <__fxstatat@plt+0x5280>
  406cfc:	mov	x0, #0x3e8                 	// #1000
  406d00:	mov	w25, w0
  406d04:	str	x0, [sp, #144]
  406d08:	bl	401cf0 <localeconv@plt>
  406d0c:	mov	x24, x0
  406d10:	ldr	x27, [x0]
  406d14:	mov	x0, x27
  406d18:	bl	401c30 <strlen@plt>
  406d1c:	mov	x28, x0
  406d20:	sub	x0, x0, #0x1
  406d24:	cmp	x0, #0xf
  406d28:	b.ls	406d38 <__fxstatat@plt+0x4bf8>  // b.plast
  406d2c:	adrp	x27, 411000 <__fxstatat@plt+0xeec0>
  406d30:	add	x27, x27, #0x48
  406d34:	mov	x28, #0x1                   	// #1
  406d38:	ldp	x22, x24, [x24, #8]
  406d3c:	add	x0, x21, #0x287
  406d40:	str	x0, [sp, #120]
  406d44:	mov	x0, x22
  406d48:	bl	401c30 <strlen@plt>
  406d4c:	cmp	x0, #0x10
  406d50:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  406d54:	add	x0, x0, #0x138
  406d58:	csel	x22, x0, x22, hi  // hi = pmore
  406d5c:	cmp	x20, x26
  406d60:	b.hi	407110 <__fxstatat@plt+0x4fd0>  // b.pmore
  406d64:	udiv	x0, x26, x20
  406d68:	msub	x1, x0, x20, x26
  406d6c:	cbnz	x1, 406d80 <__fxstatat@plt+0x4c40>
  406d70:	mul	x4, x23, x0
  406d74:	udiv	x0, x4, x0
  406d78:	cmp	x0, x23
  406d7c:	b.eq	407548 <__fxstatat@plt+0x5408>  // b.none
  406d80:	mov	x0, x26
  406d84:	bl	40fc00 <__fxstatat@plt+0xdac0>
  406d88:	mov	x0, x20
  406d8c:	str	q0, [sp, #96]
  406d90:	bl	40fc00 <__fxstatat@plt+0xdac0>
  406d94:	mov	v1.16b, v0.16b
  406d98:	ldr	q2, [sp, #96]
  406d9c:	mov	v0.16b, v2.16b
  406da0:	bl	40e5d0 <__fxstatat@plt+0xc490>
  406da4:	mov	x0, x23
  406da8:	str	q0, [sp, #96]
  406dac:	bl	40fc00 <__fxstatat@plt+0xdac0>
  406db0:	mov	v1.16b, v0.16b
  406db4:	ldr	q2, [sp, #96]
  406db8:	mov	v0.16b, v2.16b
  406dbc:	bl	40f290 <__fxstatat@plt+0xd150>
  406dc0:	str	q0, [sp, #96]
  406dc4:	tbz	w19, #4, 4073d0 <__fxstatat@plt+0x5290>
  406dc8:	mov	w0, w25
  406dcc:	bl	40fa78 <__fxstatat@plt+0xd938>
  406dd0:	mov	v1.16b, v0.16b
  406dd4:	str	q0, [sp, #128]
  406dd8:	bl	40f290 <__fxstatat@plt+0xd150>
  406ddc:	mov	v4.16b, v0.16b
  406de0:	ldr	q0, [sp, #96]
  406de4:	mov	v1.16b, v4.16b
  406de8:	str	q4, [sp, #160]
  406dec:	bl	40f008 <__fxstatat@plt+0xcec8>
  406df0:	ldr	q2, [sp, #128]
  406df4:	tbnz	w0, #31, 407834 <__fxstatat@plt+0x56f4>
  406df8:	ldr	q4, [sp, #160]
  406dfc:	mov	v0.16b, v2.16b
  406e00:	str	q2, [sp, #176]
  406e04:	mov	v1.16b, v4.16b
  406e08:	str	q4, [sp, #128]
  406e0c:	bl	40f290 <__fxstatat@plt+0xd150>
  406e10:	mov	v6.16b, v0.16b
  406e14:	ldr	q0, [sp, #96]
  406e18:	mov	v1.16b, v6.16b
  406e1c:	str	q6, [sp, #160]
  406e20:	bl	40f008 <__fxstatat@plt+0xcec8>
  406e24:	ldr	q4, [sp, #128]
  406e28:	tbnz	w0, #31, 407840 <__fxstatat@plt+0x5700>
  406e2c:	ldr	q6, [sp, #160]
  406e30:	ldr	q2, [sp, #176]
  406e34:	mov	v1.16b, v6.16b
  406e38:	str	q6, [sp, #128]
  406e3c:	mov	v0.16b, v2.16b
  406e40:	bl	40f290 <__fxstatat@plt+0xd150>
  406e44:	mov	v4.16b, v0.16b
  406e48:	ldr	q0, [sp, #96]
  406e4c:	mov	v1.16b, v4.16b
  406e50:	str	q4, [sp, #160]
  406e54:	bl	40f008 <__fxstatat@plt+0xcec8>
  406e58:	ldr	q6, [sp, #128]
  406e5c:	tbnz	w0, #31, 407850 <__fxstatat@plt+0x5710>
  406e60:	ldr	q4, [sp, #160]
  406e64:	ldr	q2, [sp, #176]
  406e68:	mov	v1.16b, v4.16b
  406e6c:	str	q4, [sp, #128]
  406e70:	mov	v0.16b, v2.16b
  406e74:	bl	40f290 <__fxstatat@plt+0xd150>
  406e78:	mov	v6.16b, v0.16b
  406e7c:	ldr	q0, [sp, #96]
  406e80:	mov	v1.16b, v6.16b
  406e84:	str	q6, [sp, #160]
  406e88:	bl	40f008 <__fxstatat@plt+0xcec8>
  406e8c:	ldr	q4, [sp, #128]
  406e90:	tbnz	w0, #31, 407874 <__fxstatat@plt+0x5734>
  406e94:	ldr	q6, [sp, #160]
  406e98:	ldr	q2, [sp, #176]
  406e9c:	mov	v1.16b, v6.16b
  406ea0:	str	q6, [sp, #128]
  406ea4:	mov	v0.16b, v2.16b
  406ea8:	bl	40f290 <__fxstatat@plt+0xd150>
  406eac:	mov	v4.16b, v0.16b
  406eb0:	ldr	q0, [sp, #96]
  406eb4:	mov	v1.16b, v4.16b
  406eb8:	str	q4, [sp, #160]
  406ebc:	bl	40f008 <__fxstatat@plt+0xcec8>
  406ec0:	ldr	q6, [sp, #128]
  406ec4:	tbnz	w0, #31, 407884 <__fxstatat@plt+0x5744>
  406ec8:	ldr	q4, [sp, #160]
  406ecc:	ldr	q2, [sp, #176]
  406ed0:	mov	v1.16b, v4.16b
  406ed4:	str	q4, [sp, #128]
  406ed8:	mov	v0.16b, v2.16b
  406edc:	bl	40f290 <__fxstatat@plt+0xd150>
  406ee0:	mov	v6.16b, v0.16b
  406ee4:	ldr	q0, [sp, #96]
  406ee8:	mov	v1.16b, v6.16b
  406eec:	str	q6, [sp, #160]
  406ef0:	bl	40f008 <__fxstatat@plt+0xcec8>
  406ef4:	ldr	q4, [sp, #128]
  406ef8:	tbnz	w0, #31, 407894 <__fxstatat@plt+0x5754>
  406efc:	ldr	q6, [sp, #160]
  406f00:	ldr	q2, [sp, #176]
  406f04:	mov	v1.16b, v6.16b
  406f08:	str	q6, [sp, #176]
  406f0c:	mov	v0.16b, v2.16b
  406f10:	bl	40f290 <__fxstatat@plt+0xd150>
  406f14:	mov	v2.16b, v0.16b
  406f18:	ldr	q0, [sp, #96]
  406f1c:	mov	w0, #0x8                   	// #8
  406f20:	mov	v1.16b, v2.16b
  406f24:	str	w0, [sp, #128]
  406f28:	str	q2, [sp, #160]
  406f2c:	bl	40f008 <__fxstatat@plt+0xcec8>
  406f30:	ldr	q2, [sp, #160]
  406f34:	ldr	q6, [sp, #176]
  406f38:	tbnz	w0, #31, 4078a4 <__fxstatat@plt+0x5764>
  406f3c:	ldr	q0, [sp, #96]
  406f40:	mov	v1.16b, v2.16b
  406f44:	add	x28, x28, #0x1
  406f48:	and	w25, w19, #0x3
  406f4c:	bl	40e5d0 <__fxstatat@plt+0xc490>
  406f50:	str	q0, [sp, #96]
  406f54:	ands	w0, w19, #0x20
  406f58:	cset	x27, eq  // eq = none
  406f5c:	cmp	w25, #0x1
  406f60:	add	x27, x27, #0x1
  406f64:	add	x27, x27, x28
  406f68:	b.eq	40767c <__fxstatat@plt+0x553c>  // b.none
  406f6c:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  406f70:	add	x0, x0, #0x1c0
  406f74:	ldr	q1, [x0]
  406f78:	bl	40f150 <__fxstatat@plt+0xd010>
  406f7c:	ldr	q2, [sp, #96]
  406f80:	tbz	w0, #31, 406fc0 <__fxstatat@plt+0x4e80>
  406f84:	ldr	q0, [sp, #96]
  406f88:	bl	40fae0 <__fxstatat@plt+0xd9a0>
  406f8c:	mov	x23, x0
  406f90:	bl	40fc00 <__fxstatat@plt+0xdac0>
  406f94:	mov	v2.16b, v0.16b
  406f98:	cbnz	w25, 406fc0 <__fxstatat@plt+0x4e80>
  406f9c:	mov	v1.16b, v0.16b
  406fa0:	str	q0, [sp, #160]
  406fa4:	ldr	q0, [sp, #96]
  406fa8:	bl	40ef00 <__fxstatat@plt+0xcdc0>
  406fac:	ldr	q2, [sp, #160]
  406fb0:	cbz	w0, 406fc0 <__fxstatat@plt+0x4e80>
  406fb4:	add	x0, x23, #0x1
  406fb8:	bl	40fc00 <__fxstatat@plt+0xdac0>
  406fbc:	mov	v2.16b, v0.16b
  406fc0:	mov	v0.16b, v2.16b
  406fc4:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  406fc8:	add	x3, x3, #0x180
  406fcc:	mov	x2, #0xffffffffffffffff    	// #-1
  406fd0:	mov	w1, #0x1                   	// #1
  406fd4:	mov	x0, x21
  406fd8:	bl	401c40 <__sprintf_chk@plt>
  406fdc:	mov	x0, x21
  406fe0:	bl	401c30 <strlen@plt>
  406fe4:	mov	x2, x0
  406fe8:	cmp	x0, x27
  406fec:	b.ls	40752c <__fxstatat@plt+0x53ec>  // b.plast
  406ff0:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  406ff4:	add	x0, x0, #0x1d0
  406ff8:	ldr	q0, [sp, #96]
  406ffc:	ldr	q1, [x0]
  407000:	bl	40f290 <__fxstatat@plt+0xd150>
  407004:	mov	v2.16b, v0.16b
  407008:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40700c:	add	x0, x0, #0x1c0
  407010:	mov	v0.16b, v2.16b
  407014:	str	q2, [sp, #96]
  407018:	ldr	q1, [x0]
  40701c:	bl	40f150 <__fxstatat@plt+0xd010>
  407020:	ldr	q2, [sp, #96]
  407024:	tbz	w0, #31, 407070 <__fxstatat@plt+0x4f30>
  407028:	mov	v0.16b, v2.16b
  40702c:	bl	40fae0 <__fxstatat@plt+0xd9a0>
  407030:	mov	x23, x0
  407034:	bl	40fc00 <__fxstatat@plt+0xdac0>
  407038:	mov	v4.16b, v0.16b
  40703c:	and	w0, w19, #0x3
  407040:	cbnz	w0, 40706c <__fxstatat@plt+0x4f2c>
  407044:	ldr	q2, [sp, #96]
  407048:	mov	v1.16b, v4.16b
  40704c:	str	q4, [sp, #96]
  407050:	mov	v0.16b, v2.16b
  407054:	bl	40ef00 <__fxstatat@plt+0xcdc0>
  407058:	ldr	q4, [sp, #96]
  40705c:	cbz	w0, 40706c <__fxstatat@plt+0x4f2c>
  407060:	add	x0, x23, #0x1
  407064:	bl	40fc00 <__fxstatat@plt+0xdac0>
  407068:	mov	v4.16b, v0.16b
  40706c:	mov	v2.16b, v4.16b
  407070:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  407074:	add	x0, x0, #0x1d0
  407078:	mov	v0.16b, v2.16b
  40707c:	ldr	q1, [x0]
  407080:	bl	40e5d0 <__fxstatat@plt+0xc490>
  407084:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  407088:	add	x3, x3, #0x178
  40708c:	mov	x2, #0xffffffffffffffff    	// #-1
  407090:	mov	w1, #0x1                   	// #1
  407094:	mov	x0, x21
  407098:	bl	401c40 <__sprintf_chk@plt>
  40709c:	mov	x0, x21
  4070a0:	bl	401c30 <strlen@plt>
  4070a4:	mov	x2, x0
  4070a8:	mov	x23, x0
  4070ac:	add	x0, x21, #0x287
  4070b0:	mov	x1, x21
  4070b4:	sub	x28, x0, x2
  4070b8:	add	x23, x28, x23
  4070bc:	mov	x0, x28
  4070c0:	bl	401c00 <memmove@plt>
  4070c4:	tbnz	w19, #2, 407480 <__fxstatat@plt+0x5340>
  4070c8:	tbz	w19, #7, 4070e8 <__fxstatat@plt+0x4fa8>
  4070cc:	ldr	w0, [sp, #128]
  4070d0:	cmn	w0, #0x1
  4070d4:	b.eq	4075d4 <__fxstatat@plt+0x5494>  // b.none
  4070d8:	ldr	w1, [sp, #128]
  4070dc:	and	w0, w19, #0x100
  4070e0:	orr	w1, w0, w1
  4070e4:	cbnz	w1, 4076c4 <__fxstatat@plt+0x5584>
  4070e8:	ldr	x0, [sp, #120]
  4070ec:	strb	wzr, [x0]
  4070f0:	mov	x0, x28
  4070f4:	ldp	x19, x20, [sp, #16]
  4070f8:	ldp	x21, x22, [sp, #32]
  4070fc:	ldp	x23, x24, [sp, #48]
  407100:	ldp	x25, x26, [sp, #64]
  407104:	ldp	x27, x28, [sp, #80]
  407108:	ldp	x29, x30, [sp], #240
  40710c:	ret
  407110:	cbz	x26, 406d80 <__fxstatat@plt+0x4c40>
  407114:	udiv	x5, x20, x26
  407118:	msub	x0, x5, x26, x20
  40711c:	cbnz	x0, 406d80 <__fxstatat@plt+0x4c40>
  407120:	udiv	x4, x23, x5
  407124:	msub	x23, x4, x5, x23
  407128:	add	x23, x23, x23, lsl #2
  40712c:	lsl	x1, x23, #1
  407130:	udiv	x2, x1, x5
  407134:	msub	x1, x2, x5, x1
  407138:	lsl	x1, x1, #1
  40713c:	cmp	x5, x1
  407140:	b.ls	407730 <__fxstatat@plt+0x55f0>  // b.plast
  407144:	cmp	x1, #0x0
  407148:	cset	w0, ne  // ne = any
  40714c:	and	w5, w19, #0x10
  407150:	tbz	w19, #4, 407558 <__fxstatat@plt+0x5418>
  407154:	ldr	x3, [sp, #144]
  407158:	cmp	x4, x3
  40715c:	b.cc	40773c <__fxstatat@plt+0x55fc>  // b.lo, b.ul, b.last
  407160:	udiv	x1, x4, x3
  407164:	asr	w7, w0, #1
  407168:	msub	x3, x1, x3, x4
  40716c:	mov	x4, x1
  407170:	add	w3, w3, w3, lsl #2
  407174:	add	w2, w2, w3, lsl #1
  407178:	udiv	w6, w2, w25
  40717c:	msub	w3, w6, w25, w2
  407180:	mov	w2, w6
  407184:	add	w3, w7, w3, lsl #1
  407188:	add	w0, w0, w3
  40718c:	cmp	w25, w3
  407190:	b.hi	407774 <__fxstatat@plt+0x5634>  // b.pmore
  407194:	cmp	w25, w0
  407198:	mov	w3, #0x3                   	// #3
  40719c:	mov	w0, #0x2                   	// #2
  4071a0:	csel	w0, w3, w0, cc  // cc = lo, ul, last
  4071a4:	mov	w7, #0x1                   	// #1
  4071a8:	ldr	x3, [sp, #144]
  4071ac:	cmp	x3, x1
  4071b0:	b.hi	40799c <__fxstatat@plt+0x585c>  // b.pmore
  4071b4:	mov	x2, x3
  4071b8:	asr	w7, w0, #1
  4071bc:	udiv	x3, x1, x3
  4071c0:	msub	x1, x3, x2, x1
  4071c4:	mov	x4, x3
  4071c8:	add	w1, w1, w1, lsl #2
  4071cc:	add	w1, w6, w1, lsl #1
  4071d0:	udiv	w8, w1, w25
  4071d4:	msub	w1, w8, w25, w1
  4071d8:	mov	w2, w8
  4071dc:	add	w1, w7, w1, lsl #1
  4071e0:	add	w0, w0, w1
  4071e4:	cmp	w25, w1
  4071e8:	b.hi	4077e4 <__fxstatat@plt+0x56a4>  // b.pmore
  4071ec:	cmp	w25, w0
  4071f0:	mov	w1, #0x3                   	// #3
  4071f4:	mov	w0, #0x2                   	// #2
  4071f8:	csel	w0, w1, w0, cc  // cc = lo, ul, last
  4071fc:	mov	w7, #0x1                   	// #1
  407200:	ldr	x1, [sp, #144]
  407204:	cmp	x3, x1
  407208:	b.cc	4079a8 <__fxstatat@plt+0x5868>  // b.lo, b.ul, b.last
  40720c:	udiv	x6, x3, x1
  407210:	asr	w7, w0, #1
  407214:	msub	x3, x6, x1, x3
  407218:	mov	x4, x6
  40721c:	add	w3, w3, w3, lsl #2
  407220:	add	w1, w8, w3, lsl #1
  407224:	udiv	w8, w1, w25
  407228:	msub	w1, w8, w25, w1
  40722c:	mov	w2, w8
  407230:	add	w1, w7, w1, lsl #1
  407234:	add	w0, w0, w1
  407238:	cmp	w25, w1
  40723c:	b.hi	4077f4 <__fxstatat@plt+0x56b4>  // b.pmore
  407240:	cmp	w0, w25
  407244:	mov	w1, #0x3                   	// #3
  407248:	mov	w0, #0x2                   	// #2
  40724c:	csel	w0, w1, w0, hi  // hi = pmore
  407250:	mov	w7, #0x1                   	// #1
  407254:	ldr	x1, [sp, #144]
  407258:	cmp	x6, x1
  40725c:	b.cc	4079b4 <__fxstatat@plt+0x5874>  // b.lo, b.ul, b.last
  407260:	udiv	x3, x6, x1
  407264:	asr	w7, w0, #1
  407268:	msub	x6, x3, x1, x6
  40726c:	mov	x4, x3
  407270:	add	w6, w6, w6, lsl #2
  407274:	add	w1, w8, w6, lsl #1
  407278:	udiv	w8, w1, w25
  40727c:	msub	w1, w8, w25, w1
  407280:	mov	w2, w8
  407284:	add	w1, w7, w1, lsl #1
  407288:	add	w0, w0, w1
  40728c:	cmp	w25, w1
  407290:	b.hi	407804 <__fxstatat@plt+0x56c4>  // b.pmore
  407294:	cmp	w25, w0
  407298:	mov	w1, #0x3                   	// #3
  40729c:	mov	w0, #0x2                   	// #2
  4072a0:	csel	w0, w1, w0, cc  // cc = lo, ul, last
  4072a4:	mov	w7, #0x1                   	// #1
  4072a8:	ldr	x1, [sp, #144]
  4072ac:	cmp	x3, x1
  4072b0:	b.cc	4079cc <__fxstatat@plt+0x588c>  // b.lo, b.ul, b.last
  4072b4:	udiv	x6, x3, x1
  4072b8:	asr	w7, w0, #1
  4072bc:	msub	x3, x6, x1, x3
  4072c0:	mov	x4, x6
  4072c4:	add	w3, w3, w3, lsl #2
  4072c8:	add	w1, w8, w3, lsl #1
  4072cc:	udiv	w3, w1, w25
  4072d0:	msub	w1, w3, w25, w1
  4072d4:	mov	w2, w3
  4072d8:	add	w1, w7, w1, lsl #1
  4072dc:	add	w0, w0, w1
  4072e0:	cmp	w25, w1
  4072e4:	b.hi	407814 <__fxstatat@plt+0x56d4>  // b.pmore
  4072e8:	cmp	w0, w25
  4072ec:	mov	w1, #0x3                   	// #3
  4072f0:	mov	w0, #0x2                   	// #2
  4072f4:	csel	w0, w1, w0, hi  // hi = pmore
  4072f8:	mov	w7, #0x1                   	// #1
  4072fc:	ldr	x1, [sp, #144]
  407300:	cmp	x6, x1
  407304:	b.cc	4079e4 <__fxstatat@plt+0x58a4>  // b.lo, b.ul, b.last
  407308:	udiv	x4, x6, x1
  40730c:	asr	w7, w0, #1
  407310:	msub	x6, x4, x1, x6
  407314:	add	w6, w6, w6, lsl #2
  407318:	add	w1, w3, w6, lsl #1
  40731c:	udiv	w2, w1, w25
  407320:	msub	w1, w2, w25, w1
  407324:	add	w1, w7, w1, lsl #1
  407328:	add	w0, w0, w1
  40732c:	cmp	w25, w1
  407330:	b.hi	407824 <__fxstatat@plt+0x56e4>  // b.pmore
  407334:	cmp	w25, w0
  407338:	mov	w1, #0x2                   	// #2
  40733c:	mov	w0, #0x3                   	// #3
  407340:	csel	w0, w1, w0, cs  // cs = hs, nlast
  407344:	mov	w7, #0x1                   	// #1
  407348:	mov	w1, #0x6                   	// #6
  40734c:	str	w1, [sp, #128]
  407350:	cmp	x4, #0x9
  407354:	b.hi	407560 <__fxstatat@plt+0x5420>  // b.pmore
  407358:	ands	w1, w19, #0x3
  40735c:	csel	w7, w7, wzr, eq  // eq = none
  407360:	cmp	w1, #0x1
  407364:	b.eq	4077d0 <__fxstatat@plt+0x5690>  // b.none
  407368:	cbnz	w7, 407860 <__fxstatat@plt+0x5720>
  40736c:	cbnz	w2, 407a2c <__fxstatat@plt+0x58ec>
  407370:	add	x23, x21, #0x287
  407374:	tbnz	w19, #3, 4073ac <__fxstatat@plt+0x526c>
  407378:	mov	w0, #0x30                  	// #48
  40737c:	add	x23, x21, #0x286
  407380:	strb	w0, [x21, #646]
  407384:	sub	x23, x23, x28
  407388:	mov	x2, x28
  40738c:	mov	x0, x23
  407390:	mov	x1, x27
  407394:	str	w5, [sp, #96]
  407398:	str	x4, [sp, #160]
  40739c:	bl	401bf0 <memcpy@plt>
  4073a0:	ldr	w5, [sp, #96]
  4073a4:	mov	w0, #0x0                   	// #0
  4073a8:	ldr	x4, [sp, #160]
  4073ac:	and	w1, w19, #0x3
  4073b0:	cmp	w1, #0x1
  4073b4:	b.eq	407598 <__fxstatat@plt+0x5458>  // b.none
  4073b8:	mov	w2, #0x0                   	// #0
  4073bc:	b	407570 <__fxstatat@plt+0x5430>
  4073c0:	mov	x0, #0x400                 	// #1024
  4073c4:	mov	w25, w0
  4073c8:	str	x0, [sp, #144]
  4073cc:	b	406d08 <__fxstatat@plt+0x4bc8>
  4073d0:	and	w25, w19, #0x3
  4073d4:	cmp	w25, #0x1
  4073d8:	b.eq	407430 <__fxstatat@plt+0x52f0>  // b.none
  4073dc:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4073e0:	add	x0, x0, #0x1c0
  4073e4:	ldr	q1, [x0]
  4073e8:	bl	40f150 <__fxstatat@plt+0xd010>
  4073ec:	tbz	w0, #31, 407430 <__fxstatat@plt+0x52f0>
  4073f0:	ldr	q0, [sp, #96]
  4073f4:	bl	40fae0 <__fxstatat@plt+0xd9a0>
  4073f8:	mov	x23, x0
  4073fc:	bl	40fc00 <__fxstatat@plt+0xdac0>
  407400:	mov	v2.16b, v0.16b
  407404:	cbnz	w25, 40742c <__fxstatat@plt+0x52ec>
  407408:	ldr	q0, [sp, #96]
  40740c:	mov	v1.16b, v2.16b
  407410:	str	q2, [sp, #96]
  407414:	bl	40ef00 <__fxstatat@plt+0xcdc0>
  407418:	ldr	q2, [sp, #96]
  40741c:	cbz	w0, 40742c <__fxstatat@plt+0x52ec>
  407420:	add	x0, x23, #0x1
  407424:	bl	40fc00 <__fxstatat@plt+0xdac0>
  407428:	mov	v2.16b, v0.16b
  40742c:	str	q2, [sp, #96]
  407430:	ldr	q0, [sp, #96]
  407434:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  407438:	add	x3, x3, #0x178
  40743c:	mov	x2, #0xffffffffffffffff    	// #-1
  407440:	mov	w1, #0x1                   	// #1
  407444:	mov	x0, x21
  407448:	bl	401c40 <__sprintf_chk@plt>
  40744c:	mov	x0, x21
  407450:	bl	401c30 <strlen@plt>
  407454:	mov	x2, x0
  407458:	mov	w0, #0xffffffff            	// #-1
  40745c:	mov	x23, x2
  407460:	str	w0, [sp, #128]
  407464:	add	x0, x21, #0x287
  407468:	mov	x1, x21
  40746c:	sub	x28, x0, x2
  407470:	add	x23, x28, x23
  407474:	mov	x0, x28
  407478:	bl	401c00 <memmove@plt>
  40747c:	tbz	w19, #2, 4070c8 <__fxstatat@plt+0x4f88>
  407480:	mov	x0, x22
  407484:	sub	x26, x23, x28
  407488:	bl	401c30 <strlen@plt>
  40748c:	mov	x25, #0xffffffffffffffff    	// #-1
  407490:	mov	x27, x0
  407494:	mov	x1, x28
  407498:	mov	x2, x26
  40749c:	add	x0, sp, #0xc0
  4074a0:	mov	x3, #0x29                  	// #41
  4074a4:	bl	401d10 <__memcpy_chk@plt>
  4074a8:	b	4074e0 <__fxstatat@plt+0x53a0>
  4074ac:	sub	x26, x26, x25
  4074b0:	add	x0, sp, #0xc0
  4074b4:	add	x1, x0, x26
  4074b8:	sub	x28, x23, x25
  4074bc:	mov	x2, x25
  4074c0:	sub	x23, x28, x27
  4074c4:	mov	x0, x28
  4074c8:	bl	401bf0 <memcpy@plt>
  4074cc:	cbz	x26, 4070c8 <__fxstatat@plt+0x4f88>
  4074d0:	mov	x2, x27
  4074d4:	mov	x1, x22
  4074d8:	mov	x0, x23
  4074dc:	bl	401bf0 <memcpy@plt>
  4074e0:	ldrb	w0, [x24]
  4074e4:	cmp	x25, x26
  4074e8:	csel	x25, x25, x26, ls  // ls = plast
  4074ec:	cbz	w0, 4074ac <__fxstatat@plt+0x536c>
  4074f0:	and	x4, x0, #0xff
  4074f4:	cmp	w0, #0xff
  4074f8:	b.eq	407518 <__fxstatat@plt+0x53d8>  // b.none
  4074fc:	cmp	x26, w0, uxtb
  407500:	add	x0, sp, #0xc0
  407504:	csel	x25, x4, x26, cs  // cs = hs, nlast
  407508:	add	x24, x24, #0x1
  40750c:	sub	x26, x26, x25
  407510:	add	x1, x0, x26
  407514:	b	4074b8 <__fxstatat@plt+0x5378>
  407518:	mov	x25, x26
  40751c:	add	x1, sp, #0xc0
  407520:	add	x24, x24, #0x1
  407524:	mov	x26, #0x0                   	// #0
  407528:	b	4074b8 <__fxstatat@plt+0x5378>
  40752c:	tbz	w19, #3, 407540 <__fxstatat@plt+0x5400>
  407530:	add	x0, x21, x2
  407534:	ldurb	w0, [x0, #-1]
  407538:	cmp	w0, #0x30
  40753c:	b.eq	407784 <__fxstatat@plt+0x5644>  // b.none
  407540:	sub	x23, x2, x28
  407544:	b	407464 <__fxstatat@plt+0x5324>
  407548:	and	w5, w19, #0x10
  40754c:	mov	w0, #0x0                   	// #0
  407550:	mov	w2, #0x0                   	// #0
  407554:	tbnz	w19, #4, 407154 <__fxstatat@plt+0x5014>
  407558:	mov	w1, #0xffffffff            	// #-1
  40755c:	str	w1, [sp, #128]
  407560:	and	w1, w19, #0x3
  407564:	add	x23, x21, #0x287
  407568:	cmp	w1, #0x1
  40756c:	b.eq	407714 <__fxstatat@plt+0x55d4>  // b.none
  407570:	and	w1, w19, #0x3
  407574:	cbnz	w1, 407598 <__fxstatat@plt+0x5458>
  407578:	add	w0, w0, w2
  40757c:	cmp	w0, #0x0
  407580:	b.le	407598 <__fxstatat@plt+0x5458>
  407584:	add	x4, x4, #0x1
  407588:	cbz	w5, 407598 <__fxstatat@plt+0x5458>
  40758c:	ldr	x0, [sp, #144]
  407590:	cmp	x4, x0
  407594:	b.eq	4077ac <__fxstatat@plt+0x566c>  // b.none
  407598:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  40759c:	mov	x28, x23
  4075a0:	movk	x2, #0xcccd
  4075a4:	nop
  4075a8:	umulh	x1, x4, x2
  4075ac:	cmp	x4, #0x9
  4075b0:	lsr	x1, x1, #3
  4075b4:	add	x0, x1, x1, lsl #2
  4075b8:	sub	x0, x4, x0, lsl #1
  4075bc:	mov	x4, x1
  4075c0:	add	w0, w0, #0x30
  4075c4:	strb	w0, [x28, #-1]!
  4075c8:	b.hi	4075a8 <__fxstatat@plt+0x5468>  // b.pmore
  4075cc:	tbz	w19, #2, 4070c8 <__fxstatat@plt+0x4f88>
  4075d0:	b	407480 <__fxstatat@plt+0x5340>
  4075d4:	cmp	x20, #0x1
  4075d8:	b.ls	4078b4 <__fxstatat@plt+0x5774>  // b.plast
  4075dc:	ldr	x1, [sp, #144]
  4075e0:	cmp	x20, x1
  4075e4:	b.ls	407a44 <__fxstatat@plt+0x5904>  // b.plast
  4075e8:	mul	x0, x1, x1
  4075ec:	cmp	x20, x0
  4075f0:	b.ls	4078bc <__fxstatat@plt+0x577c>  // b.plast
  4075f4:	mul	x0, x1, x0
  4075f8:	cmp	x20, x0
  4075fc:	b.ls	4078e0 <__fxstatat@plt+0x57a0>  // b.plast
  407600:	mul	x0, x1, x0
  407604:	cmp	x20, x0
  407608:	b.ls	4079f0 <__fxstatat@plt+0x58b0>  // b.plast
  40760c:	mul	x0, x1, x0
  407610:	cmp	x20, x0
  407614:	b.ls	407904 <__fxstatat@plt+0x57c4>  // b.plast
  407618:	mul	x0, x1, x0
  40761c:	cmp	x20, x0
  407620:	b.ls	407928 <__fxstatat@plt+0x57e8>  // b.plast
  407624:	mul	x0, x1, x0
  407628:	cmp	x20, x0
  40762c:	and	w0, w19, #0x100
  407630:	b.ls	407a68 <__fxstatat@plt+0x5928>  // b.plast
  407634:	tbnz	w19, #6, 407758 <__fxstatat@plt+0x5618>
  407638:	mov	w1, #0x8                   	// #8
  40763c:	str	w1, [sp, #128]
  407640:	ldr	w1, [sp, #156]
  407644:	cmp	w1, #0x0
  407648:	cset	w4, ne  // ne = any
  40764c:	ldr	w3, [sp, #128]
  407650:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  407654:	add	x2, x2, #0x1e0
  407658:	ldr	x1, [sp, #120]
  40765c:	ldrb	w2, [x2, w3, sxtw]
  407660:	strb	w2, [x1], #1
  407664:	cbz	w0, 40770c <__fxstatat@plt+0x55cc>
  407668:	cbnz	w4, 407744 <__fxstatat@plt+0x5604>
  40766c:	mov	w0, #0x42                  	// #66
  407670:	strb	w0, [x1], #1
  407674:	str	x1, [sp, #120]
  407678:	b	4070e8 <__fxstatat@plt+0x4fa8>
  40767c:	and	w1, w19, #0x3
  407680:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  407684:	add	x3, x3, #0x180
  407688:	mov	x2, #0xffffffffffffffff    	// #-1
  40768c:	mov	x0, x21
  407690:	bl	401c40 <__sprintf_chk@plt>
  407694:	mov	x0, x21
  407698:	bl	401c30 <strlen@plt>
  40769c:	mov	x2, x0
  4076a0:	cmp	x0, x27
  4076a4:	b.ls	40752c <__fxstatat@plt+0x53ec>  // b.plast
  4076a8:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4076ac:	add	x0, x0, #0x1d0
  4076b0:	ldr	q0, [sp, #96]
  4076b4:	ldr	q1, [x0]
  4076b8:	bl	40f290 <__fxstatat@plt+0xd150>
  4076bc:	mov	v2.16b, v0.16b
  4076c0:	b	407070 <__fxstatat@plt+0x4f30>
  4076c4:	tbz	w19, #6, 4076d8 <__fxstatat@plt+0x5598>
  4076c8:	add	x1, x21, #0x288
  4076cc:	str	x1, [sp, #120]
  4076d0:	mov	w1, #0x20                  	// #32
  4076d4:	strb	w1, [x21, #647]
  4076d8:	ldr	w1, [sp, #128]
  4076dc:	cbz	w1, 407a38 <__fxstatat@plt+0x58f8>
  4076e0:	ldr	w1, [sp, #156]
  4076e4:	cmp	w1, #0x0
  4076e8:	ldr	w1, [sp, #128]
  4076ec:	cset	w4, ne  // ne = any
  4076f0:	cmp	w4, #0x0
  4076f4:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  4076f8:	b.ne	40764c <__fxstatat@plt+0x550c>  // b.any
  4076fc:	ldr	x1, [sp, #120]
  407700:	mov	w2, #0x6b                  	// #107
  407704:	strb	w2, [x1], #1
  407708:	cbnz	w0, 40766c <__fxstatat@plt+0x552c>
  40770c:	str	x1, [sp, #120]
  407710:	b	4070e8 <__fxstatat@plt+0x4fa8>
  407714:	and	x1, x4, #0x1
  407718:	add	x0, x1, w0, sxtw
  40771c:	cmp	x0, #0x0
  407720:	cinc	w2, w2, ne  // ne = any
  407724:	cmp	w2, #0x5
  407728:	b.gt	407584 <__fxstatat@plt+0x5444>
  40772c:	b	407598 <__fxstatat@plt+0x5458>
  407730:	cset	w0, cc  // cc = lo, ul, last
  407734:	add	w0, w0, #0x2
  407738:	b	40714c <__fxstatat@plt+0x500c>
  40773c:	str	wzr, [sp, #128]
  407740:	b	407560 <__fxstatat@plt+0x5420>
  407744:	ldr	x2, [sp, #120]
  407748:	mov	w0, #0x69                  	// #105
  40774c:	add	x1, x2, #0x2
  407750:	strb	w0, [x2, #1]
  407754:	b	40766c <__fxstatat@plt+0x552c>
  407758:	add	x2, x21, #0x288
  40775c:	mov	w1, #0x20                  	// #32
  407760:	str	x2, [sp, #120]
  407764:	mov	w2, #0x8                   	// #8
  407768:	str	w2, [sp, #128]
  40776c:	strb	w1, [x21, #647]
  407770:	b	407640 <__fxstatat@plt+0x5500>
  407774:	cmp	w0, #0x0
  407778:	cset	w0, ne  // ne = any
  40777c:	mov	w7, w0
  407780:	b	4071a8 <__fxstatat@plt+0x5068>
  407784:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  407788:	add	x0, x0, #0x1d0
  40778c:	ldr	q0, [sp, #96]
  407790:	ldr	q1, [x0]
  407794:	bl	40f290 <__fxstatat@plt+0xd150>
  407798:	mov	v2.16b, v0.16b
  40779c:	and	w0, w19, #0x3
  4077a0:	cmp	w0, #0x1
  4077a4:	b.ne	407008 <__fxstatat@plt+0x4ec8>  // b.any
  4077a8:	b	407070 <__fxstatat@plt+0x4f30>
  4077ac:	ldr	w0, [sp, #128]
  4077b0:	add	w0, w0, #0x1
  4077b4:	str	w0, [sp, #128]
  4077b8:	tbz	w19, #3, 407960 <__fxstatat@plt+0x5820>
  4077bc:	mov	w0, #0x31                  	// #49
  4077c0:	sturb	w0, [x23, #-1]
  4077c4:	sub	x28, x23, #0x1
  4077c8:	tbz	w19, #2, 4070c8 <__fxstatat@plt+0x4f88>
  4077cc:	b	407480 <__fxstatat@plt+0x5340>
  4077d0:	and	w1, w2, #0x1
  4077d4:	add	w1, w1, w0
  4077d8:	cmp	w1, #0x2
  4077dc:	cset	w7, gt
  4077e0:	b	407368 <__fxstatat@plt+0x5228>
  4077e4:	cmp	w0, #0x0
  4077e8:	cset	w7, ne  // ne = any
  4077ec:	mov	w0, w7
  4077f0:	b	407200 <__fxstatat@plt+0x50c0>
  4077f4:	cmp	w0, #0x0
  4077f8:	cset	w7, ne  // ne = any
  4077fc:	mov	w0, w7
  407800:	b	407254 <__fxstatat@plt+0x5114>
  407804:	cmp	w0, #0x0
  407808:	cset	w7, ne  // ne = any
  40780c:	mov	w0, w7
  407810:	b	4072a8 <__fxstatat@plt+0x5168>
  407814:	cmp	w0, #0x0
  407818:	cset	w7, ne  // ne = any
  40781c:	mov	w0, w7
  407820:	b	4072fc <__fxstatat@plt+0x51bc>
  407824:	cmp	w0, #0x0
  407828:	cset	w7, ne  // ne = any
  40782c:	mov	w0, w7
  407830:	b	407348 <__fxstatat@plt+0x5208>
  407834:	mov	w0, #0x1                   	// #1
  407838:	str	w0, [sp, #128]
  40783c:	b	406f3c <__fxstatat@plt+0x4dfc>
  407840:	mov	w0, #0x2                   	// #2
  407844:	mov	v2.16b, v4.16b
  407848:	str	w0, [sp, #128]
  40784c:	b	406f3c <__fxstatat@plt+0x4dfc>
  407850:	mov	w0, #0x3                   	// #3
  407854:	mov	v2.16b, v6.16b
  407858:	str	w0, [sp, #128]
  40785c:	b	406f3c <__fxstatat@plt+0x4dfc>
  407860:	cmp	w2, #0x9
  407864:	b.eq	40794c <__fxstatat@plt+0x580c>  // b.none
  407868:	add	w0, w2, #0x31
  40786c:	and	w0, w0, #0xff
  407870:	b	40737c <__fxstatat@plt+0x523c>
  407874:	mov	w0, #0x4                   	// #4
  407878:	mov	v2.16b, v4.16b
  40787c:	str	w0, [sp, #128]
  407880:	b	406f3c <__fxstatat@plt+0x4dfc>
  407884:	mov	w0, #0x5                   	// #5
  407888:	mov	v2.16b, v6.16b
  40788c:	str	w0, [sp, #128]
  407890:	b	406f3c <__fxstatat@plt+0x4dfc>
  407894:	mov	w0, #0x6                   	// #6
  407898:	mov	v2.16b, v4.16b
  40789c:	str	w0, [sp, #128]
  4078a0:	b	406f3c <__fxstatat@plt+0x4dfc>
  4078a4:	mov	w0, #0x7                   	// #7
  4078a8:	mov	v2.16b, v6.16b
  4078ac:	str	w0, [sp, #128]
  4078b0:	b	406f3c <__fxstatat@plt+0x4dfc>
  4078b4:	str	wzr, [sp, #128]
  4078b8:	b	4070d8 <__fxstatat@plt+0x4f98>
  4078bc:	and	w0, w19, #0x100
  4078c0:	tbz	w19, #6, 407984 <__fxstatat@plt+0x5844>
  4078c4:	add	x2, x21, #0x288
  4078c8:	mov	w1, #0x20                  	// #32
  4078cc:	str	x2, [sp, #120]
  4078d0:	mov	w2, #0x2                   	// #2
  4078d4:	str	w2, [sp, #128]
  4078d8:	strb	w1, [x21, #647]
  4078dc:	b	407640 <__fxstatat@plt+0x5500>
  4078e0:	and	w0, w19, #0x100
  4078e4:	tbz	w19, #6, 407990 <__fxstatat@plt+0x5850>
  4078e8:	add	x2, x21, #0x288
  4078ec:	mov	w1, #0x20                  	// #32
  4078f0:	str	x2, [sp, #120]
  4078f4:	mov	w2, #0x3                   	// #3
  4078f8:	str	w2, [sp, #128]
  4078fc:	strb	w1, [x21, #647]
  407900:	b	407640 <__fxstatat@plt+0x5500>
  407904:	and	w0, w19, #0x100
  407908:	tbz	w19, #6, 4079c0 <__fxstatat@plt+0x5880>
  40790c:	add	x2, x21, #0x288
  407910:	mov	w1, #0x20                  	// #32
  407914:	str	x2, [sp, #120]
  407918:	mov	w2, #0x5                   	// #5
  40791c:	str	w2, [sp, #128]
  407920:	strb	w1, [x21, #647]
  407924:	b	407640 <__fxstatat@plt+0x5500>
  407928:	and	w0, w19, #0x100
  40792c:	tbz	w19, #6, 4079d8 <__fxstatat@plt+0x5898>
  407930:	add	x2, x21, #0x288
  407934:	mov	w1, #0x20                  	// #32
  407938:	str	x2, [sp, #120]
  40793c:	mov	w2, #0x6                   	// #6
  407940:	str	w2, [sp, #128]
  407944:	strb	w1, [x21, #647]
  407948:	b	407640 <__fxstatat@plt+0x5500>
  40794c:	add	x4, x4, #0x1
  407950:	cmp	x4, #0xa
  407954:	b.eq	407a14 <__fxstatat@plt+0x58d4>  // b.none
  407958:	mov	w0, #0x0                   	// #0
  40795c:	b	407370 <__fxstatat@plt+0x5230>
  407960:	mvn	x0, x28
  407964:	mov	w1, #0x30                  	// #48
  407968:	sturb	w1, [x23, #-1]
  40796c:	add	x23, x23, x0
  407970:	mov	x1, x27
  407974:	mov	x2, x28
  407978:	mov	x0, x23
  40797c:	bl	401bf0 <memcpy@plt>
  407980:	b	4077bc <__fxstatat@plt+0x567c>
  407984:	mov	w1, #0x2                   	// #2
  407988:	str	w1, [sp, #128]
  40798c:	b	407640 <__fxstatat@plt+0x5500>
  407990:	mov	w1, #0x3                   	// #3
  407994:	str	w1, [sp, #128]
  407998:	b	407640 <__fxstatat@plt+0x5500>
  40799c:	mov	w1, #0x1                   	// #1
  4079a0:	str	w1, [sp, #128]
  4079a4:	b	407350 <__fxstatat@plt+0x5210>
  4079a8:	mov	w1, #0x2                   	// #2
  4079ac:	str	w1, [sp, #128]
  4079b0:	b	407350 <__fxstatat@plt+0x5210>
  4079b4:	mov	w1, #0x3                   	// #3
  4079b8:	str	w1, [sp, #128]
  4079bc:	b	407350 <__fxstatat@plt+0x5210>
  4079c0:	mov	w1, #0x5                   	// #5
  4079c4:	str	w1, [sp, #128]
  4079c8:	b	407640 <__fxstatat@plt+0x5500>
  4079cc:	mov	w1, #0x4                   	// #4
  4079d0:	str	w1, [sp, #128]
  4079d4:	b	407350 <__fxstatat@plt+0x5210>
  4079d8:	mov	w1, #0x6                   	// #6
  4079dc:	str	w1, [sp, #128]
  4079e0:	b	407640 <__fxstatat@plt+0x5500>
  4079e4:	mov	w1, #0x5                   	// #5
  4079e8:	str	w1, [sp, #128]
  4079ec:	b	407350 <__fxstatat@plt+0x5210>
  4079f0:	and	w0, w19, #0x100
  4079f4:	tbz	w19, #6, 407a20 <__fxstatat@plt+0x58e0>
  4079f8:	add	x2, x21, #0x288
  4079fc:	mov	w1, #0x20                  	// #32
  407a00:	str	x2, [sp, #120]
  407a04:	mov	w2, #0x4                   	// #4
  407a08:	str	w2, [sp, #128]
  407a0c:	strb	w1, [x21, #647]
  407a10:	b	407640 <__fxstatat@plt+0x5500>
  407a14:	add	x23, x21, #0x287
  407a18:	mov	w0, #0x0                   	// #0
  407a1c:	b	4073ac <__fxstatat@plt+0x526c>
  407a20:	mov	w1, #0x4                   	// #4
  407a24:	str	w1, [sp, #128]
  407a28:	b	407640 <__fxstatat@plt+0x5500>
  407a2c:	add	w0, w2, #0x30
  407a30:	and	w0, w0, #0xff
  407a34:	b	40737c <__fxstatat@plt+0x523c>
  407a38:	ldr	x1, [sp, #120]
  407a3c:	cbnz	w0, 40766c <__fxstatat@plt+0x552c>
  407a40:	b	4070e8 <__fxstatat@plt+0x4fa8>
  407a44:	and	w0, w19, #0x100
  407a48:	tbz	w19, #6, 407a88 <__fxstatat@plt+0x5948>
  407a4c:	add	x2, x21, #0x288
  407a50:	mov	w1, #0x20                  	// #32
  407a54:	str	x2, [sp, #120]
  407a58:	mov	w2, #0x1                   	// #1
  407a5c:	str	w2, [sp, #128]
  407a60:	strb	w1, [x21, #647]
  407a64:	b	4076e0 <__fxstatat@plt+0x55a0>
  407a68:	tbz	w19, #6, 407a94 <__fxstatat@plt+0x5954>
  407a6c:	add	x2, x21, #0x288
  407a70:	mov	w1, #0x20                  	// #32
  407a74:	str	x2, [sp, #120]
  407a78:	mov	w2, #0x7                   	// #7
  407a7c:	str	w2, [sp, #128]
  407a80:	strb	w1, [x21, #647]
  407a84:	b	407640 <__fxstatat@plt+0x5500>
  407a88:	mov	w1, #0x1                   	// #1
  407a8c:	str	w1, [sp, #128]
  407a90:	b	4076e0 <__fxstatat@plt+0x55a0>
  407a94:	mov	w1, #0x7                   	// #7
  407a98:	str	w1, [sp, #128]
  407a9c:	b	407640 <__fxstatat@plt+0x5500>
  407aa0:	stp	x29, x30, [sp, #-80]!
  407aa4:	mov	x29, sp
  407aa8:	stp	x19, x20, [sp, #16]
  407aac:	mov	x19, x0
  407ab0:	mov	x20, x2
  407ab4:	stp	x21, x22, [sp, #32]
  407ab8:	mov	x21, x1
  407abc:	cbz	x0, 407c00 <__fxstatat@plt+0x5ac0>
  407ac0:	stp	x23, x24, [sp, #48]
  407ac4:	mov	w22, #0x0                   	// #0
  407ac8:	mov	w23, #0xa0                  	// #160
  407acc:	ldrb	w0, [x19]
  407ad0:	cmp	w0, #0x27
  407ad4:	b.ne	407ae4 <__fxstatat@plt+0x59a4>  // b.any
  407ad8:	add	x19, x19, #0x1
  407adc:	mov	w23, #0xa4                  	// #164
  407ae0:	mov	w22, #0x4                   	// #4
  407ae4:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  407ae8:	add	x24, x3, #0x1e0
  407aec:	add	x2, x24, #0x10
  407af0:	add	x1, x24, #0x20
  407af4:	mov	x0, x19
  407af8:	mov	x3, #0x4                   	// #4
  407afc:	bl	40db50 <__fxstatat@plt+0xba10>
  407b00:	tbnz	w0, #31, 407b34 <__fxstatat@plt+0x59f4>
  407b04:	add	x3, x24, w0, sxtw #2
  407b08:	mov	x0, #0x1                   	// #1
  407b0c:	ldp	x23, x24, [sp, #48]
  407b10:	str	x0, [x20]
  407b14:	ldr	w1, [x3, #16]
  407b18:	mov	w0, #0x0                   	// #0
  407b1c:	orr	w22, w22, w1
  407b20:	str	w22, [x21]
  407b24:	ldp	x19, x20, [sp, #16]
  407b28:	ldp	x21, x22, [sp, #32]
  407b2c:	ldp	x29, x30, [sp], #80
  407b30:	ret
  407b34:	adrp	x4, 411000 <__fxstatat@plt+0xeec0>
  407b38:	mov	x3, x20
  407b3c:	add	x4, x4, #0x1a8
  407b40:	add	x1, sp, #0x48
  407b44:	mov	x0, x19
  407b48:	mov	w2, #0x0                   	// #0
  407b4c:	bl	40c820 <__fxstatat@plt+0xa6e0>
  407b50:	cbnz	w0, 407bbc <__fxstatat@plt+0x5a7c>
  407b54:	ldrb	w1, [x19]
  407b58:	sub	w1, w1, #0x30
  407b5c:	and	w1, w1, #0xff
  407b60:	cmp	w1, #0x9
  407b64:	b.ls	407b9c <__fxstatat@plt+0x5a5c>  // b.plast
  407b68:	ldr	x1, [sp, #72]
  407b6c:	b	407b84 <__fxstatat@plt+0x5a44>
  407b70:	ldrb	w3, [x19, #1]!
  407b74:	sub	w3, w3, #0x30
  407b78:	and	w3, w3, #0xff
  407b7c:	cmp	w3, #0x9
  407b80:	b.ls	407b9c <__fxstatat@plt+0x5a5c>  // b.plast
  407b84:	cmp	x1, x19
  407b88:	b.ne	407b70 <__fxstatat@plt+0x5a30>  // b.any
  407b8c:	ldurb	w2, [x1, #-1]
  407b90:	cmp	w2, #0x42
  407b94:	b.eq	407c4c <__fxstatat@plt+0x5b0c>  // b.none
  407b98:	mov	w22, w23
  407b9c:	ldr	x1, [x20]
  407ba0:	str	w22, [x21]
  407ba4:	cbz	x1, 407bc8 <__fxstatat@plt+0x5a88>
  407ba8:	ldp	x19, x20, [sp, #16]
  407bac:	ldp	x21, x22, [sp, #32]
  407bb0:	ldp	x23, x24, [sp, #48]
  407bb4:	ldp	x29, x30, [sp], #80
  407bb8:	ret
  407bbc:	ldr	x1, [x20]
  407bc0:	str	wzr, [x21]
  407bc4:	cbnz	x1, 407ba8 <__fxstatat@plt+0x5a68>
  407bc8:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  407bcc:	add	x0, x0, #0xa68
  407bd0:	bl	402100 <getenv@plt>
  407bd4:	cmp	x0, #0x0
  407bd8:	mov	x2, #0x400                 	// #1024
  407bdc:	mov	x1, #0x200                 	// #512
  407be0:	csel	x1, x1, x2, ne  // ne = any
  407be4:	mov	w0, #0x4                   	// #4
  407be8:	ldp	x23, x24, [sp, #48]
  407bec:	str	x1, [x20]
  407bf0:	ldp	x19, x20, [sp, #16]
  407bf4:	ldp	x21, x22, [sp, #32]
  407bf8:	ldp	x29, x30, [sp], #80
  407bfc:	ret
  407c00:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  407c04:	add	x0, x0, #0x188
  407c08:	bl	402100 <getenv@plt>
  407c0c:	mov	x19, x0
  407c10:	cbnz	x0, 407ac0 <__fxstatat@plt+0x5980>
  407c14:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  407c18:	add	x0, x0, #0x198
  407c1c:	bl	402100 <getenv@plt>
  407c20:	mov	x19, x0
  407c24:	cbnz	x0, 407ac0 <__fxstatat@plt+0x5980>
  407c28:	adrp	x0, 410000 <__fxstatat@plt+0xdec0>
  407c2c:	add	x0, x0, #0xa68
  407c30:	bl	402100 <getenv@plt>
  407c34:	cbz	x0, 407c70 <__fxstatat@plt+0x5b30>
  407c38:	mov	x0, #0x200                 	// #512
  407c3c:	str	x0, [x20]
  407c40:	mov	w0, #0x0                   	// #0
  407c44:	str	wzr, [x21]
  407c48:	b	407b24 <__fxstatat@plt+0x59e4>
  407c4c:	ldurb	w1, [x1, #-2]
  407c50:	orr	w2, w22, #0x180
  407c54:	cmp	w1, #0x69
  407c58:	b.eq	407c64 <__fxstatat@plt+0x5b24>  // b.none
  407c5c:	mov	w22, w2
  407c60:	b	407b9c <__fxstatat@plt+0x5a5c>
  407c64:	mov	w23, #0x1a0                 	// #416
  407c68:	orr	w23, w22, w23
  407c6c:	b	407b98 <__fxstatat@plt+0x5a58>
  407c70:	mov	x0, #0x400                 	// #1024
  407c74:	str	x0, [x20]
  407c78:	mov	w0, #0x0                   	// #0
  407c7c:	str	wzr, [x21]
  407c80:	b	407b24 <__fxstatat@plt+0x59e4>
  407c84:	nop
  407c88:	mov	x3, x0
  407c8c:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  407c90:	add	x0, x1, #0x14
  407c94:	movk	x4, #0xcccd
  407c98:	strb	wzr, [x1, #20]
  407c9c:	nop
  407ca0:	umulh	x2, x3, x4
  407ca4:	cmp	x3, #0x9
  407ca8:	lsr	x2, x2, #3
  407cac:	add	x1, x2, x2, lsl #2
  407cb0:	sub	x1, x3, x1, lsl #1
  407cb4:	mov	x3, x2
  407cb8:	add	w1, w1, #0x30
  407cbc:	strb	w1, [x0, #-1]!
  407cc0:	b.hi	407ca0 <__fxstatat@plt+0x5b60>  // b.pmore
  407cc4:	ret
  407cc8:	stp	x29, x30, [sp, #-112]!
  407ccc:	mov	x29, sp
  407cd0:	stp	x19, x20, [sp, #16]
  407cd4:	mov	x20, x1
  407cd8:	mov	x19, x2
  407cdc:	stp	x21, x22, [sp, #32]
  407ce0:	mov	x22, x3
  407ce4:	mov	w21, w5
  407ce8:	stp	x23, x24, [sp, #48]
  407cec:	mov	w23, w4
  407cf0:	stp	x25, x26, [sp, #64]
  407cf4:	mov	x26, x0
  407cf8:	stp	x27, x28, [sp, #80]
  407cfc:	bl	401c30 <strlen@plt>
  407d00:	mov	x28, x0
  407d04:	tbz	w21, #1, 407e38 <__fxstatat@plt+0x5cf8>
  407d08:	mov	x27, x28
  407d0c:	mov	x25, #0x0                   	// #0
  407d10:	mov	x24, #0x0                   	// #0
  407d14:	ldr	x0, [x22]
  407d18:	cmp	x0, x27
  407d1c:	b.cs	407e0c <__fxstatat@plt+0x5ccc>  // b.hs, b.nlast
  407d20:	mov	x28, x0
  407d24:	mov	x1, #0x0                   	// #0
  407d28:	str	x0, [x22]
  407d2c:	cbz	w23, 407e24 <__fxstatat@plt+0x5ce4>
  407d30:	cmp	w23, #0x1
  407d34:	mov	x22, #0x0                   	// #0
  407d38:	b.eq	407d48 <__fxstatat@plt+0x5c08>  // b.none
  407d3c:	lsr	x22, x1, #1
  407d40:	and	x1, x1, #0x1
  407d44:	add	x1, x1, x22
  407d48:	add	x23, x1, x28
  407d4c:	tbz	w21, #2, 407d58 <__fxstatat@plt+0x5c18>
  407d50:	mov	x23, x28
  407d54:	mov	x1, #0x0                   	// #0
  407d58:	tbnz	w21, #3, 407e30 <__fxstatat@plt+0x5cf0>
  407d5c:	add	x23, x23, x22
  407d60:	cbz	x19, 407dd8 <__fxstatat@plt+0x5c98>
  407d64:	sub	x19, x19, #0x1
  407d68:	cmp	x1, #0x0
  407d6c:	add	x19, x20, x19
  407d70:	mov	x0, x20
  407d74:	ccmp	x20, x19, #0x2, ne  // ne = any
  407d78:	b.cs	407d94 <__fxstatat@plt+0x5c54>  // b.hs, b.nlast
  407d7c:	mov	w3, #0x20                  	// #32
  407d80:	strb	w3, [x0], #1
  407d84:	sub	x2, x20, x0
  407d88:	cmn	x2, x1
  407d8c:	ccmp	x19, x0, #0x0, ne  // ne = any
  407d90:	b.hi	407d80 <__fxstatat@plt+0x5c40>  // b.pmore
  407d94:	sub	x2, x19, x0
  407d98:	strb	wzr, [x0]
  407d9c:	cmp	x2, x28
  407da0:	mov	x1, x26
  407da4:	csel	x2, x2, x28, ls  // ls = plast
  407da8:	bl	401f90 <mempcpy@plt>
  407dac:	mov	x1, x0
  407db0:	cmp	x22, #0x0
  407db4:	ccmp	x19, x0, #0x0, ne  // ne = any
  407db8:	b.ls	407dd4 <__fxstatat@plt+0x5c94>  // b.plast
  407dbc:	mov	w3, #0x20                  	// #32
  407dc0:	strb	w3, [x1], #1
  407dc4:	sub	x2, x22, x1
  407dc8:	cmn	x0, x2
  407dcc:	ccmp	x19, x1, #0x0, ne  // ne = any
  407dd0:	b.hi	407dc0 <__fxstatat@plt+0x5c80>  // b.pmore
  407dd4:	strb	wzr, [x1]
  407dd8:	mov	x0, x25
  407ddc:	bl	401f60 <free@plt>
  407de0:	mov	x0, x24
  407de4:	bl	401f60 <free@plt>
  407de8:	mov	x0, x23
  407dec:	ldp	x19, x20, [sp, #16]
  407df0:	ldp	x21, x22, [sp, #32]
  407df4:	ldp	x23, x24, [sp, #48]
  407df8:	ldp	x25, x26, [sp, #64]
  407dfc:	ldp	x27, x28, [sp, #80]
  407e00:	ldp	x29, x30, [sp], #112
  407e04:	ret
  407e08:	mov	x24, #0x0                   	// #0
  407e0c:	cmp	x27, x0
  407e10:	b.cs	407fd8 <__fxstatat@plt+0x5e98>  // b.hs, b.nlast
  407e14:	sub	x1, x0, x27
  407e18:	mov	x0, x27
  407e1c:	str	x0, [x22]
  407e20:	cbnz	w23, 407d30 <__fxstatat@plt+0x5bf0>
  407e24:	mov	x22, x1
  407e28:	mov	x1, #0x0                   	// #0
  407e2c:	b	407d48 <__fxstatat@plt+0x5c08>
  407e30:	mov	x22, #0x0                   	// #0
  407e34:	b	407d60 <__fxstatat@plt+0x5c20>
  407e38:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  407e3c:	cmp	x0, #0x1
  407e40:	b.ls	407d08 <__fxstatat@plt+0x5bc8>  // b.plast
  407e44:	mov	x1, x26
  407e48:	mov	x2, #0x0                   	// #0
  407e4c:	mov	x0, #0x0                   	// #0
  407e50:	bl	401c50 <mbstowcs@plt>
  407e54:	cmn	x0, #0x1
  407e58:	b.ne	407e70 <__fxstatat@plt+0x5d30>  // b.any
  407e5c:	tbnz	w21, #0, 407d08 <__fxstatat@plt+0x5bc8>
  407e60:	mov	x25, #0x0                   	// #0
  407e64:	mov	x24, #0x0                   	// #0
  407e68:	mov	x23, #0xffffffffffffffff    	// #-1
  407e6c:	b	407dd8 <__fxstatat@plt+0x5c98>
  407e70:	add	x27, x0, #0x1
  407e74:	lsl	x24, x27, #2
  407e78:	mov	x0, x24
  407e7c:	bl	401d50 <malloc@plt>
  407e80:	mov	x25, x0
  407e84:	cbz	x0, 407f70 <__fxstatat@plt+0x5e30>
  407e88:	mov	x2, x27
  407e8c:	mov	x1, x26
  407e90:	bl	401c50 <mbstowcs@plt>
  407e94:	cbz	x0, 407f74 <__fxstatat@plt+0x5e34>
  407e98:	add	x24, x25, x24
  407e9c:	stur	wzr, [x24, #-4]
  407ea0:	ldr	w0, [x25]
  407ea4:	cbz	w0, 407fb8 <__fxstatat@plt+0x5e78>
  407ea8:	mov	x24, x25
  407eac:	str	wzr, [sp, #104]
  407eb0:	bl	4020b0 <iswprint@plt>
  407eb4:	cbnz	w0, 407f80 <__fxstatat@plt+0x5e40>
  407eb8:	mov	w0, #0xfffd                	// #65533
  407ebc:	str	w0, [x24]
  407ec0:	mov	w0, #0x1                   	// #1
  407ec4:	str	w0, [sp, #104]
  407ec8:	ldr	w0, [x24, #4]!
  407ecc:	cbnz	w0, 407eb0 <__fxstatat@plt+0x5d70>
  407ed0:	mov	x1, x27
  407ed4:	mov	x0, x25
  407ed8:	bl	401d80 <wcswidth@plt>
  407edc:	sxtw	x27, w0
  407ee0:	mov	x1, x25
  407ee4:	mov	x2, #0x0                   	// #0
  407ee8:	mov	x0, #0x0                   	// #0
  407eec:	bl	402040 <wcstombs@plt>
  407ef0:	add	x0, x0, #0x1
  407ef4:	str	x0, [sp, #104]
  407ef8:	bl	401d50 <malloc@plt>
  407efc:	mov	x24, x0
  407f00:	cbz	x0, 407fcc <__fxstatat@plt+0x5e8c>
  407f04:	ldr	w0, [x25]
  407f08:	mov	x28, x25
  407f0c:	mov	x27, #0x0                   	// #0
  407f10:	ldr	x26, [x22]
  407f14:	cbnz	w0, 407f28 <__fxstatat@plt+0x5de8>
  407f18:	b	407f50 <__fxstatat@plt+0x5e10>
  407f1c:	ldr	w0, [x28, #4]!
  407f20:	mov	x27, x1
  407f24:	cbz	w0, 407f50 <__fxstatat@plt+0x5e10>
  407f28:	bl	401d60 <wcwidth@plt>
  407f2c:	sxtw	x1, w0
  407f30:	cmn	w0, #0x1
  407f34:	b.ne	407f44 <__fxstatat@plt+0x5e04>  // b.any
  407f38:	mov	w0, #0xfffd                	// #65533
  407f3c:	mov	x1, #0x1                   	// #1
  407f40:	str	w0, [x28]
  407f44:	add	x1, x1, x27
  407f48:	cmp	x26, x1
  407f4c:	b.cs	407f1c <__fxstatat@plt+0x5ddc>  // b.hs, b.nlast
  407f50:	ldr	x2, [sp, #104]
  407f54:	str	wzr, [x28]
  407f58:	mov	x1, x25
  407f5c:	mov	x0, x24
  407f60:	mov	x26, x24
  407f64:	bl	402040 <wcstombs@plt>
  407f68:	mov	x28, x0
  407f6c:	b	407d14 <__fxstatat@plt+0x5bd4>
  407f70:	tbz	w21, #0, 407e60 <__fxstatat@plt+0x5d20>
  407f74:	mov	x27, x28
  407f78:	mov	x24, #0x0                   	// #0
  407f7c:	b	407d14 <__fxstatat@plt+0x5bd4>
  407f80:	ldr	w0, [x24, #4]!
  407f84:	cbnz	w0, 407eb0 <__fxstatat@plt+0x5d70>
  407f88:	mov	x1, x27
  407f8c:	mov	x0, x25
  407f90:	bl	401d80 <wcswidth@plt>
  407f94:	sxtw	x27, w0
  407f98:	ldr	w0, [sp, #104]
  407f9c:	cbnz	w0, 407ee0 <__fxstatat@plt+0x5da0>
  407fa0:	ldr	x0, [x22]
  407fa4:	cmp	x0, x27
  407fa8:	b.cs	407e08 <__fxstatat@plt+0x5cc8>  // b.hs, b.nlast
  407fac:	add	x0, x28, #0x1
  407fb0:	str	x0, [sp, #104]
  407fb4:	b	407ef8 <__fxstatat@plt+0x5db8>
  407fb8:	mov	x1, x27
  407fbc:	mov	x0, x25
  407fc0:	bl	401d80 <wcswidth@plt>
  407fc4:	sxtw	x27, w0
  407fc8:	b	407fa0 <__fxstatat@plt+0x5e60>
  407fcc:	tbnz	w21, #0, 407d14 <__fxstatat@plt+0x5bd4>
  407fd0:	mov	x23, #0xffffffffffffffff    	// #-1
  407fd4:	b	407dd8 <__fxstatat@plt+0x5c98>
  407fd8:	mov	x0, x27
  407fdc:	mov	x1, #0x0                   	// #0
  407fe0:	b	407d28 <__fxstatat@plt+0x5be8>
  407fe4:	nop
  407fe8:	stp	x29, x30, [sp, #-80]!
  407fec:	mov	x29, sp
  407ff0:	str	x25, [sp, #64]
  407ff4:	ldr	x25, [x1]
  407ff8:	stp	x21, x22, [sp, #32]
  407ffc:	mov	x21, x1
  408000:	mov	w22, w3
  408004:	stp	x23, x24, [sp, #48]
  408008:	mov	x24, x0
  40800c:	mov	w23, w2
  408010:	mov	x0, x25
  408014:	stp	x19, x20, [sp, #16]
  408018:	mov	x19, #0x0                   	// #0
  40801c:	nop
  408020:	add	x20, x0, #0x1
  408024:	mov	x1, x20
  408028:	mov	x0, x19
  40802c:	bl	401e30 <realloc@plt>
  408030:	mov	x1, x0
  408034:	mov	x6, x19
  408038:	mov	w5, w22
  40803c:	mov	w4, w23
  408040:	mov	x3, x21
  408044:	mov	x2, x20
  408048:	mov	x0, x24
  40804c:	mov	x19, x1
  408050:	cbz	x1, 4080b0 <__fxstatat@plt+0x5f70>
  408054:	str	x25, [x21]
  408058:	bl	407cc8 <__fxstatat@plt+0x5b88>
  40805c:	cmn	x0, #0x1
  408060:	b.eq	408088 <__fxstatat@plt+0x5f48>  // b.none
  408064:	cmp	x20, x0
  408068:	b.ls	408020 <__fxstatat@plt+0x5ee0>  // b.plast
  40806c:	mov	x0, x19
  408070:	ldp	x19, x20, [sp, #16]
  408074:	ldp	x21, x22, [sp, #32]
  408078:	ldp	x23, x24, [sp, #48]
  40807c:	ldr	x25, [sp, #64]
  408080:	ldp	x29, x30, [sp], #80
  408084:	ret
  408088:	mov	x0, x19
  40808c:	mov	x19, #0x0                   	// #0
  408090:	bl	401f60 <free@plt>
  408094:	mov	x0, x19
  408098:	ldp	x19, x20, [sp, #16]
  40809c:	ldp	x21, x22, [sp, #32]
  4080a0:	ldp	x23, x24, [sp, #48]
  4080a4:	ldr	x25, [sp, #64]
  4080a8:	ldp	x29, x30, [sp], #80
  4080ac:	ret
  4080b0:	mov	x0, x6
  4080b4:	bl	401f60 <free@plt>
  4080b8:	b	40806c <__fxstatat@plt+0x5f2c>
  4080bc:	nop
  4080c0:	stp	x29, x30, [sp, #-96]!
  4080c4:	mov	x29, sp
  4080c8:	stp	x21, x22, [sp, #32]
  4080cc:	mov	x21, x1
  4080d0:	stp	x25, x26, [sp, #64]
  4080d4:	mov	x25, x0
  4080d8:	stp	x19, x20, [sp, #16]
  4080dc:	add	x20, x25, x21
  4080e0:	stp	x23, x24, [sp, #48]
  4080e4:	mov	w23, w2
  4080e8:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  4080ec:	cmp	x0, #0x1
  4080f0:	b.ls	40828c <__fxstatat@plt+0x614c>  // b.plast
  4080f4:	cmp	x25, x20
  4080f8:	b.cs	408304 <__fxstatat@plt+0x61c4>  // b.hs, b.nlast
  4080fc:	ldrb	w2, [x25]
  408100:	and	w24, w23, #0x2
  408104:	mov	w19, #0x0                   	// #0
  408108:	and	w23, w23, #0x1
  40810c:	cmp	w2, #0x5f
  408110:	mov	x22, #0x1                   	// #1
  408114:	mov	w21, #0x7fffffff            	// #2147483647
  408118:	b.hi	408200 <__fxstatat@plt+0x60c0>  // b.pmore
  40811c:	nop
  408120:	cmp	w2, #0x40
  408124:	b.hi	4081e4 <__fxstatat@plt+0x60a4>  // b.pmore
  408128:	cmp	w2, #0x23
  40812c:	b.hi	4081d4 <__fxstatat@plt+0x6094>  // b.pmore
  408130:	cmp	w2, #0x1f
  408134:	b.hi	4081e4 <__fxstatat@plt+0x60a4>  // b.pmore
  408138:	str	xzr, [sp, #88]
  40813c:	cbz	w24, 408160 <__fxstatat@plt+0x6020>
  408140:	b	40822c <__fxstatat@plt+0x60ec>
  408144:	cmp	w1, w0
  408148:	b.lt	4081b4 <__fxstatat@plt+0x6074>  // b.tstop
  40814c:	add	w19, w19, w0
  408150:	add	x25, x25, x26
  408154:	add	x0, sp, #0x58
  408158:	bl	401ea0 <mbsinit@plt>
  40815c:	cbnz	w0, 4081ec <__fxstatat@plt+0x60ac>
  408160:	add	x3, sp, #0x58
  408164:	sub	x2, x20, x25
  408168:	mov	x1, x25
  40816c:	add	x0, sp, #0x54
  408170:	bl	40d180 <__fxstatat@plt+0xb040>
  408174:	cmn	x0, #0x1
  408178:	b.eq	4082e8 <__fxstatat@plt+0x61a8>  // b.none
  40817c:	cmn	x0, #0x2
  408180:	b.eq	4082f4 <__fxstatat@plt+0x61b4>  // b.none
  408184:	cmp	x0, #0x0
  408188:	csel	x26, x0, x22, ne  // ne = any
  40818c:	ldr	w0, [sp, #84]
  408190:	bl	401d60 <wcwidth@plt>
  408194:	sub	w1, w21, w19
  408198:	tbz	w0, #31, 408144 <__fxstatat@plt+0x6004>
  40819c:	ldr	w0, [sp, #84]
  4081a0:	bl	401cb0 <iswcntrl@plt>
  4081a4:	cbnz	w0, 408150 <__fxstatat@plt+0x6010>
  4081a8:	cmp	w19, w21
  4081ac:	add	w19, w19, #0x1
  4081b0:	b.ne	408150 <__fxstatat@plt+0x6010>  // b.any
  4081b4:	mov	w19, #0x7fffffff            	// #2147483647
  4081b8:	mov	w0, w19
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	ldp	x21, x22, [sp, #32]
  4081c4:	ldp	x23, x24, [sp, #48]
  4081c8:	ldp	x25, x26, [sp, #64]
  4081cc:	ldp	x29, x30, [sp], #96
  4081d0:	ret
  4081d4:	sub	w2, w2, #0x25
  4081d8:	and	w2, w2, #0xff
  4081dc:	cmp	w2, #0x1a
  4081e0:	b.hi	408138 <__fxstatat@plt+0x5ff8>  // b.pmore
  4081e4:	add	x25, x25, #0x1
  4081e8:	add	w19, w19, #0x1
  4081ec:	cmp	x25, x20
  4081f0:	b.cs	4081b8 <__fxstatat@plt+0x6078>  // b.hs, b.nlast
  4081f4:	ldrb	w2, [x25]
  4081f8:	cmp	w2, #0x5f
  4081fc:	b.ls	408120 <__fxstatat@plt+0x5fe0>  // b.plast
  408200:	sub	w2, w2, #0x61
  408204:	and	w2, w2, #0xff
  408208:	cmp	w2, #0x1d
  40820c:	b.ls	4081e4 <__fxstatat@plt+0x60a4>  // b.plast
  408210:	b	408138 <__fxstatat@plt+0x5ff8>
  408214:	cmp	w0, w1
  408218:	b.gt	4081b4 <__fxstatat@plt+0x6074>
  40821c:	add	w19, w19, w0
  408220:	add	x0, sp, #0x58
  408224:	bl	401ea0 <mbsinit@plt>
  408228:	cbnz	w0, 4081ec <__fxstatat@plt+0x60ac>
  40822c:	add	x3, sp, #0x58
  408230:	sub	x2, x20, x25
  408234:	mov	x1, x25
  408238:	add	x0, sp, #0x54
  40823c:	bl	40d180 <__fxstatat@plt+0xb040>
  408240:	cmn	x0, #0x1
  408244:	b.eq	4082e8 <__fxstatat@plt+0x61a8>  // b.none
  408248:	cmn	x0, #0x2
  40824c:	b.eq	4082f4 <__fxstatat@plt+0x61b4>  // b.none
  408250:	cmp	x0, #0x0
  408254:	csel	x1, x0, x22, ne  // ne = any
  408258:	ldr	w0, [sp, #84]
  40825c:	add	x25, x25, x1
  408260:	bl	401d60 <wcwidth@plt>
  408264:	sub	w1, w21, w19
  408268:	tbz	w0, #31, 408214 <__fxstatat@plt+0x60d4>
  40826c:	mov	w19, #0xffffffff            	// #-1
  408270:	mov	w0, w19
  408274:	ldp	x19, x20, [sp, #16]
  408278:	ldp	x21, x22, [sp, #32]
  40827c:	ldp	x23, x24, [sp, #48]
  408280:	ldp	x25, x26, [sp, #64]
  408284:	ldp	x29, x30, [sp], #96
  408288:	ret
  40828c:	cmp	x25, x20
  408290:	b.cs	408304 <__fxstatat@plt+0x61c4>  // b.hs, b.nlast
  408294:	bl	401f30 <__ctype_b_loc@plt>
  408298:	and	w19, w23, #0x2
  40829c:	mov	w2, #0x7fffffff            	// #2147483647
  4082a0:	ldr	x3, [x0]
  4082a4:	tbnz	w23, #1, 40830c <__fxstatat@plt+0x61cc>
  4082a8:	ldrb	w0, [x25], #1
  4082ac:	ldrh	w0, [x3, x0, lsl #1]
  4082b0:	tbnz	w0, #14, 4082b8 <__fxstatat@plt+0x6178>
  4082b4:	tbnz	w0, #1, 4082c4 <__fxstatat@plt+0x6184>
  4082b8:	cmp	w19, w2
  4082bc:	b.eq	4081b8 <__fxstatat@plt+0x6078>  // b.none
  4082c0:	add	w19, w19, #0x1
  4082c4:	cmp	x20, x25
  4082c8:	b.ne	4082a8 <__fxstatat@plt+0x6168>  // b.any
  4082cc:	mov	w0, w19
  4082d0:	ldp	x19, x20, [sp, #16]
  4082d4:	ldp	x21, x22, [sp, #32]
  4082d8:	ldp	x23, x24, [sp, #48]
  4082dc:	ldp	x25, x26, [sp, #64]
  4082e0:	ldp	x29, x30, [sp], #96
  4082e4:	ret
  4082e8:	cbz	w23, 4081e4 <__fxstatat@plt+0x60a4>
  4082ec:	mov	w19, #0xffffffff            	// #-1
  4082f0:	b	408270 <__fxstatat@plt+0x6130>
  4082f4:	cbnz	w23, 40826c <__fxstatat@plt+0x612c>
  4082f8:	add	w19, w19, #0x1
  4082fc:	mov	x25, x20
  408300:	b	4081ec <__fxstatat@plt+0x60ac>
  408304:	mov	w19, #0x0                   	// #0
  408308:	b	4081b8 <__fxstatat@plt+0x6078>
  40830c:	mov	x0, #0x0                   	// #0
  408310:	mov	x2, #0x7fffffff            	// #2147483647
  408314:	b	40832c <__fxstatat@plt+0x61ec>
  408318:	cmp	x0, x2
  40831c:	b.eq	408344 <__fxstatat@plt+0x6204>  // b.none
  408320:	add	x0, x0, #0x1
  408324:	cmp	x21, x0
  408328:	b.eq	4081b8 <__fxstatat@plt+0x6078>  // b.none
  40832c:	ldrb	w1, [x25, x0]
  408330:	add	w19, w0, #0x1
  408334:	ldrh	w1, [x3, x1, lsl #1]
  408338:	tbnz	w1, #14, 408318 <__fxstatat@plt+0x61d8>
  40833c:	mov	w19, #0xffffffff            	// #-1
  408340:	b	408270 <__fxstatat@plt+0x6130>
  408344:	mov	w19, w0
  408348:	b	4081b8 <__fxstatat@plt+0x6078>
  40834c:	nop
  408350:	stp	x29, x30, [sp, #-32]!
  408354:	mov	x29, sp
  408358:	stp	x19, x20, [sp, #16]
  40835c:	mov	w20, w1
  408360:	mov	x19, x0
  408364:	bl	401c30 <strlen@plt>
  408368:	mov	x1, x0
  40836c:	mov	w2, w20
  408370:	mov	x0, x19
  408374:	ldp	x19, x20, [sp, #16]
  408378:	ldp	x29, x30, [sp], #32
  40837c:	b	4080c0 <__fxstatat@plt+0x5f80>
  408380:	stp	x29, x30, [sp, #-48]!
  408384:	mov	x29, sp
  408388:	stp	x19, x20, [sp, #16]
  40838c:	cbz	x0, 408464 <__fxstatat@plt+0x6324>
  408390:	mov	x19, x0
  408394:	mov	w1, #0x2f                  	// #47
  408398:	bl	401e60 <strrchr@plt>
  40839c:	mov	x20, x0
  4083a0:	cbz	x0, 408404 <__fxstatat@plt+0x62c4>
  4083a4:	str	x21, [sp, #32]
  4083a8:	add	x21, x0, #0x1
  4083ac:	sub	x0, x21, x19
  4083b0:	cmp	x0, #0x6
  4083b4:	b.le	408420 <__fxstatat@plt+0x62e0>
  4083b8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  4083bc:	sub	x0, x20, #0x6
  4083c0:	add	x1, x1, #0x250
  4083c4:	mov	x2, #0x7                   	// #7
  4083c8:	bl	401d90 <strncmp@plt>
  4083cc:	cbnz	w0, 408420 <__fxstatat@plt+0x62e0>
  4083d0:	ldrb	w0, [x20, #1]
  4083d4:	cmp	w0, #0x6c
  4083d8:	b.ne	408440 <__fxstatat@plt+0x6300>  // b.any
  4083dc:	ldrb	w0, [x21, #1]
  4083e0:	cmp	w0, #0x74
  4083e4:	b.ne	408440 <__fxstatat@plt+0x6300>  // b.any
  4083e8:	ldrb	w0, [x21, #2]
  4083ec:	cmp	w0, #0x2d
  4083f0:	b.ne	408440 <__fxstatat@plt+0x6300>  // b.any
  4083f4:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  4083f8:	add	x19, x20, #0x4
  4083fc:	ldr	x21, [sp, #32]
  408400:	str	x19, [x0, #1464]
  408404:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  408408:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40840c:	str	x19, [x1, #1664]
  408410:	str	x19, [x0, #1424]
  408414:	ldp	x19, x20, [sp, #16]
  408418:	ldp	x29, x30, [sp], #48
  40841c:	ret
  408420:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  408424:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  408428:	ldr	x21, [sp, #32]
  40842c:	str	x19, [x1, #1664]
  408430:	str	x19, [x0, #1424]
  408434:	ldp	x19, x20, [sp, #16]
  408438:	ldp	x29, x30, [sp], #48
  40843c:	ret
  408440:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  408444:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  408448:	mov	x19, x21
  40844c:	str	x19, [x1, #1664]
  408450:	str	x19, [x0, #1424]
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldr	x21, [sp, #32]
  40845c:	ldp	x29, x30, [sp], #48
  408460:	ret
  408464:	adrp	x3, 425000 <__fxstatat@plt+0x22ec0>
  408468:	mov	x2, #0x37                  	// #55
  40846c:	mov	x1, #0x1                   	// #1
  408470:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  408474:	ldr	x3, [x3, #1432]
  408478:	add	x0, x0, #0x218
  40847c:	str	x21, [sp, #32]
  408480:	bl	401fe0 <fwrite@plt>
  408484:	bl	401e80 <abort@plt>
  408488:	stp	x29, x30, [sp, #-48]!
  40848c:	mov	w2, #0x5                   	// #5
  408490:	mov	x29, sp
  408494:	stp	x19, x20, [sp, #16]
  408498:	mov	x20, x0
  40849c:	str	x21, [sp, #32]
  4084a0:	mov	w21, w1
  4084a4:	mov	x1, x0
  4084a8:	mov	x0, #0x0                   	// #0
  4084ac:	bl	402060 <dcgettext@plt>
  4084b0:	mov	x19, x0
  4084b4:	cmp	x20, x0
  4084b8:	b.eq	4084d0 <__fxstatat@plt+0x6390>  // b.none
  4084bc:	mov	x0, x19
  4084c0:	ldp	x19, x20, [sp, #16]
  4084c4:	ldr	x21, [sp, #32]
  4084c8:	ldp	x29, x30, [sp], #48
  4084cc:	ret
  4084d0:	bl	40e150 <__fxstatat@plt+0xc010>
  4084d4:	ldrb	w1, [x0]
  4084d8:	and	w1, w1, #0xffffffdf
  4084dc:	cmp	w1, #0x55
  4084e0:	b.ne	408544 <__fxstatat@plt+0x6404>  // b.any
  4084e4:	ldrb	w1, [x0, #1]
  4084e8:	and	w1, w1, #0xffffffdf
  4084ec:	cmp	w1, #0x54
  4084f0:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  4084f4:	ldrb	w1, [x0, #2]
  4084f8:	and	w1, w1, #0xffffffdf
  4084fc:	cmp	w1, #0x46
  408500:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408504:	ldrb	w1, [x0, #3]
  408508:	cmp	w1, #0x2d
  40850c:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408510:	ldrb	w1, [x0, #4]
  408514:	cmp	w1, #0x38
  408518:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  40851c:	ldrb	w0, [x0, #5]
  408520:	cbnz	w0, 4085c0 <__fxstatat@plt+0x6480>
  408524:	ldrb	w1, [x19]
  408528:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40852c:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  408530:	add	x0, x0, #0x258
  408534:	cmp	w1, #0x60
  408538:	add	x19, x19, #0x270
  40853c:	csel	x19, x19, x0, eq  // eq = none
  408540:	b	4084bc <__fxstatat@plt+0x637c>
  408544:	cmp	w1, #0x47
  408548:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  40854c:	ldrb	w1, [x0, #1]
  408550:	and	w1, w1, #0xffffffdf
  408554:	cmp	w1, #0x42
  408558:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  40855c:	ldrb	w1, [x0, #2]
  408560:	cmp	w1, #0x31
  408564:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408568:	ldrb	w1, [x0, #3]
  40856c:	cmp	w1, #0x38
  408570:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408574:	ldrb	w1, [x0, #4]
  408578:	cmp	w1, #0x30
  40857c:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408580:	ldrb	w1, [x0, #5]
  408584:	cmp	w1, #0x33
  408588:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  40858c:	ldrb	w1, [x0, #6]
  408590:	cmp	w1, #0x30
  408594:	b.ne	4085c0 <__fxstatat@plt+0x6480>  // b.any
  408598:	ldrb	w0, [x0, #7]
  40859c:	cbnz	w0, 4085c0 <__fxstatat@plt+0x6480>
  4085a0:	ldrb	w1, [x19]
  4085a4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4085a8:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  4085ac:	add	x0, x0, #0x260
  4085b0:	cmp	w1, #0x60
  4085b4:	add	x19, x19, #0x268
  4085b8:	csel	x19, x19, x0, eq  // eq = none
  4085bc:	b	4084bc <__fxstatat@plt+0x637c>
  4085c0:	cmp	w21, #0x9
  4085c4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4085c8:	adrp	x19, 40f000 <__fxstatat@plt+0xcec0>
  4085cc:	add	x0, x0, #0x278
  4085d0:	add	x19, x19, #0xec8
  4085d4:	csel	x19, x19, x0, eq  // eq = none
  4085d8:	mov	x0, x19
  4085dc:	ldp	x19, x20, [sp, #16]
  4085e0:	ldr	x21, [sp, #32]
  4085e4:	ldp	x29, x30, [sp], #48
  4085e8:	ret
  4085ec:	nop
  4085f0:	sub	sp, sp, #0x100
  4085f4:	stp	x29, x30, [sp, #16]
  4085f8:	add	x29, sp, #0x10
  4085fc:	stp	x19, x20, [sp, #32]
  408600:	mov	w19, w5
  408604:	and	w20, w5, #0x2
  408608:	stp	x21, x22, [sp, #48]
  40860c:	mov	w21, w4
  408610:	stp	x23, x24, [sp, #64]
  408614:	mov	x23, x1
  408618:	mov	x24, x3
  40861c:	stp	x25, x26, [sp, #80]
  408620:	mov	x26, x6
  408624:	stp	x27, x28, [sp, #96]
  408628:	mov	x28, x0
  40862c:	mov	x27, x2
  408630:	str	w4, [sp, #116]
  408634:	str	w5, [sp, #184]
  408638:	str	x7, [sp, #200]
  40863c:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  408640:	mov	x1, x19
  408644:	str	x0, [sp, #176]
  408648:	cmp	w21, #0x4
  40864c:	ubfx	x10, x1, #1, #1
  408650:	b.eq	4092e0 <__fxstatat@plt+0x71a0>  // b.none
  408654:	ldr	w0, [sp, #116]
  408658:	b.ls	4089e8 <__fxstatat@plt+0x68a8>  // b.plast
  40865c:	cmp	w0, #0x7
  408660:	b.eq	40934c <__fxstatat@plt+0x720c>  // b.none
  408664:	b.ls	408ff4 <__fxstatat@plt+0x6eb4>  // b.plast
  408668:	ldr	w0, [sp, #116]
  40866c:	sub	w0, w0, #0x8
  408670:	cmp	w0, #0x2
  408674:	b.hi	40978c <__fxstatat@plt+0x764c>  // b.pmore
  408678:	ldr	w19, [sp, #116]
  40867c:	cmp	w19, #0xa
  408680:	b.ne	4091d8 <__fxstatat@plt+0x7098>  // b.any
  408684:	mov	x19, #0x0                   	// #0
  408688:	cbz	w20, 4095cc <__fxstatat@plt+0x748c>
  40868c:	ldr	x0, [sp, #256]
  408690:	str	w10, [sp, #124]
  408694:	mov	w25, #0x0                   	// #0
  408698:	bl	401c30 <strlen@plt>
  40869c:	cmp	x0, #0x0
  4086a0:	ldr	w10, [sp, #124]
  4086a4:	mov	x12, x0
  4086a8:	mov	w11, #0x1                   	// #1
  4086ac:	mov	w5, w11
  4086b0:	csel	w0, w10, wzr, ne  // ne = any
  4086b4:	str	w0, [sp, #208]
  4086b8:	ldr	w0, [sp, #184]
  4086bc:	mov	w7, #0x0                   	// #0
  4086c0:	stp	w11, wzr, [sp, #120]
  4086c4:	and	w1, w0, w11
  4086c8:	and	w0, w0, #0x4
  4086cc:	stp	w1, w0, [sp, #212]
  4086d0:	ldr	x0, [sp, #256]
  4086d4:	str	wzr, [sp, #144]
  4086d8:	str	x0, [sp, #168]
  4086dc:	str	wzr, [sp, #188]
  4086e0:	str	xzr, [sp, #192]
  4086e4:	nop
  4086e8:	mov	x4, x26
  4086ec:	mov	w26, w5
  4086f0:	mov	x20, #0x0                   	// #0
  4086f4:	nop
  4086f8:	cmp	x24, x20
  4086fc:	cset	w21, ne  // ne = any
  408700:	cmn	x24, #0x1
  408704:	b.eq	408a58 <__fxstatat@plt+0x6918>  // b.none
  408708:	cbz	w21, 408a68 <__fxstatat@plt+0x6928>
  40870c:	add	x3, x27, x20
  408710:	cbz	w11, 408d1c <__fxstatat@plt+0x6bdc>
  408714:	cbz	x12, 408ec8 <__fxstatat@plt+0x6d88>
  408718:	cmp	x12, #0x1
  40871c:	add	x22, x20, x12
  408720:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  408724:	b.ne	408754 <__fxstatat@plt+0x6614>  // b.any
  408728:	mov	x0, x27
  40872c:	stp	x3, x12, [sp, #128]
  408730:	stp	w10, w7, [sp, #148]
  408734:	str	w11, [sp, #156]
  408738:	str	x4, [sp, #160]
  40873c:	bl	401c30 <strlen@plt>
  408740:	ldp	x3, x12, [sp, #128]
  408744:	mov	x24, x0
  408748:	ldp	w10, w7, [sp, #148]
  40874c:	ldr	w11, [sp, #156]
  408750:	ldr	x4, [sp, #160]
  408754:	cmp	x22, x24
  408758:	b.hi	408ec8 <__fxstatat@plt+0x6d88>  // b.pmore
  40875c:	ldr	x1, [sp, #168]
  408760:	mov	x2, x12
  408764:	mov	x0, x3
  408768:	stp	x3, x12, [sp, #128]
  40876c:	stp	w10, w7, [sp, #148]
  408770:	str	w11, [sp, #156]
  408774:	str	x4, [sp, #160]
  408778:	bl	401ed0 <memcmp@plt>
  40877c:	ldp	w10, w7, [sp, #148]
  408780:	ldr	w11, [sp, #156]
  408784:	ldp	x3, x12, [sp, #128]
  408788:	ldr	x4, [sp, #160]
  40878c:	cbnz	w0, 408ec8 <__fxstatat@plt+0x6d88>
  408790:	cbnz	w10, 408cac <__fxstatat@plt+0x6b6c>
  408794:	ldrb	w22, [x3]
  408798:	cmp	w22, #0x7e
  40879c:	b.ls	408b04 <__fxstatat@plt+0x69c4>  // b.plast
  4087a0:	ldr	x0, [sp, #176]
  4087a4:	mov	w5, w11
  4087a8:	cmp	x0, #0x1
  4087ac:	b.eq	408d38 <__fxstatat@plt+0x6bf8>  // b.none
  4087b0:	str	xzr, [sp, #248]
  4087b4:	cmn	x24, #0x1
  4087b8:	b.ne	4087f0 <__fxstatat@plt+0x66b0>  // b.any
  4087bc:	mov	x0, x27
  4087c0:	str	w5, [sp, #128]
  4087c4:	str	x12, [sp, #136]
  4087c8:	stp	w10, w7, [sp, #148]
  4087cc:	str	w11, [sp, #156]
  4087d0:	str	x4, [sp, #160]
  4087d4:	bl	401c30 <strlen@plt>
  4087d8:	ldr	w5, [sp, #128]
  4087dc:	mov	x24, x0
  4087e0:	ldp	w10, w7, [sp, #148]
  4087e4:	ldr	w11, [sp, #156]
  4087e8:	ldr	x12, [sp, #136]
  4087ec:	ldr	x4, [sp, #160]
  4087f0:	str	w22, [sp, #220]
  4087f4:	ldr	w22, [sp, #144]
  4087f8:	mov	x8, #0x0                   	// #0
  4087fc:	stp	x19, x4, [sp, #224]
  408800:	mov	w19, w21
  408804:	mov	x21, x8
  408808:	str	x12, [sp, #128]
  40880c:	str	w10, [sp, #136]
  408810:	stp	w25, w5, [sp, #148]
  408814:	stp	w7, w11, [sp, #156]
  408818:	add	x25, x20, x21
  40881c:	add	x3, sp, #0xf8
  408820:	sub	x2, x24, x25
  408824:	add	x1, x27, x25
  408828:	add	x0, sp, #0xf4
  40882c:	bl	40d180 <__fxstatat@plt+0xb040>
  408830:	mov	x13, #0x2b                  	// #43
  408834:	mov	x3, x0
  408838:	movk	x13, #0x2, lsl #32
  40883c:	cbz	x0, 408878 <__fxstatat@plt+0x6738>
  408840:	cmn	x0, #0x1
  408844:	b.eq	409610 <__fxstatat@plt+0x74d0>  // b.none
  408848:	cmn	x0, #0x2
  40884c:	mov	x6, #0x1                   	// #1
  408850:	b.eq	409648 <__fxstatat@plt+0x7508>  // b.none
  408854:	cbnz	w22, 409144 <__fxstatat@plt+0x7004>
  408858:	ldr	w0, [sp, #244]
  40885c:	add	x21, x21, x3
  408860:	bl	4020b0 <iswprint@plt>
  408864:	cmp	w0, #0x0
  408868:	csel	w19, w19, wzr, ne  // ne = any
  40886c:	add	x0, sp, #0xf8
  408870:	bl	401ea0 <mbsinit@plt>
  408874:	cbz	w0, 408818 <__fxstatat@plt+0x66d8>
  408878:	eor	w1, w19, #0x1
  40887c:	ldr	w0, [sp, #120]
  408880:	mov	x8, x21
  408884:	mov	w21, w19
  408888:	ldp	x19, x4, [sp, #224]
  40888c:	and	w1, w0, w1
  408890:	ldr	w10, [sp, #136]
  408894:	and	w1, w1, #0xff
  408898:	ldp	w25, w5, [sp, #148]
  40889c:	ldp	w7, w11, [sp, #156]
  4088a0:	ldr	w22, [sp, #220]
  4088a4:	ldr	x12, [sp, #128]
  4088a8:	cmp	x8, #0x1
  4088ac:	b.hi	4088c0 <__fxstatat@plt+0x6780>  // b.pmore
  4088b0:	cbz	w1, 408dac <__fxstatat@plt+0x6c6c>
  4088b4:	nop
  4088b8:	ldr	w1, [sp, #120]
  4088bc:	mov	w21, #0x0                   	// #0
  4088c0:	add	x8, x8, x20
  4088c4:	mov	w9, #0x0                   	// #0
  4088c8:	mov	w2, #0x27                  	// #39
  4088cc:	mov	w3, #0x5c                  	// #92
  4088d0:	mov	w6, #0x24                  	// #36
  4088d4:	cbz	w1, 40898c <__fxstatat@plt+0x684c>
  4088d8:	cbnz	w10, 4091c4 <__fxstatat@plt+0x7084>
  4088dc:	eor	w0, w25, #0x1
  4088e0:	ands	w0, w7, w0
  4088e4:	b.eq	40891c <__fxstatat@plt+0x67dc>  // b.none
  4088e8:	cmp	x23, x19
  4088ec:	b.ls	4088f4 <__fxstatat@plt+0x67b4>  // b.plast
  4088f0:	strb	w2, [x28, x19]
  4088f4:	add	x9, x19, #0x1
  4088f8:	cmp	x23, x9
  4088fc:	b.ls	408904 <__fxstatat@plt+0x67c4>  // b.plast
  408900:	strb	w6, [x28, x9]
  408904:	add	x9, x19, #0x2
  408908:	cmp	x23, x9
  40890c:	b.ls	408914 <__fxstatat@plt+0x67d4>  // b.plast
  408910:	strb	w2, [x28, x9]
  408914:	add	x19, x19, #0x3
  408918:	mov	w25, w0
  40891c:	cmp	x23, x19
  408920:	b.ls	408928 <__fxstatat@plt+0x67e8>  // b.plast
  408924:	strb	w3, [x28, x19]
  408928:	add	x0, x19, #0x1
  40892c:	cmp	x23, x0
  408930:	b.ls	408940 <__fxstatat@plt+0x6800>  // b.plast
  408934:	lsr	w9, w22, #6
  408938:	add	w9, w9, #0x30
  40893c:	strb	w9, [x28, x0]
  408940:	add	x0, x19, #0x2
  408944:	cmp	x23, x0
  408948:	b.ls	408958 <__fxstatat@plt+0x6818>  // b.plast
  40894c:	ubfx	x9, x22, #3, #3
  408950:	add	w9, w9, #0x30
  408954:	strb	w9, [x28, x0]
  408958:	and	w22, w22, #0x7
  40895c:	add	x20, x20, #0x1
  408960:	add	w22, w22, #0x30
  408964:	cmp	x8, x20
  408968:	add	x19, x19, #0x3
  40896c:	b.ls	408bac <__fxstatat@plt+0x6a6c>  // b.plast
  408970:	mov	w9, w1
  408974:	cmp	x23, x19
  408978:	b.ls	408980 <__fxstatat@plt+0x6840>  // b.plast
  40897c:	strb	w22, [x28, x19]
  408980:	ldrb	w22, [x27, x20]
  408984:	add	x19, x19, #0x1
  408988:	cbnz	w1, 4088d8 <__fxstatat@plt+0x6798>
  40898c:	eor	w0, w9, #0x1
  408990:	and	w0, w25, w0
  408994:	and	w0, w0, #0xff
  408998:	cbz	w5, 4089ac <__fxstatat@plt+0x686c>
  40899c:	cmp	x23, x19
  4089a0:	b.ls	4089a8 <__fxstatat@plt+0x6868>  // b.plast
  4089a4:	strb	w3, [x28, x19]
  4089a8:	add	x19, x19, #0x1
  4089ac:	add	x20, x20, #0x1
  4089b0:	cmp	x20, x8
  4089b4:	b.cs	408c48 <__fxstatat@plt+0x6b08>  // b.hs, b.nlast
  4089b8:	cbz	w0, 409394 <__fxstatat@plt+0x7254>
  4089bc:	cmp	x23, x19
  4089c0:	b.ls	4089c8 <__fxstatat@plt+0x6888>  // b.plast
  4089c4:	strb	w2, [x28, x19]
  4089c8:	add	x0, x19, #0x1
  4089cc:	cmp	x23, x0
  4089d0:	b.ls	4089d8 <__fxstatat@plt+0x6898>  // b.plast
  4089d4:	strb	w2, [x28, x0]
  4089d8:	add	x19, x19, #0x2
  4089dc:	mov	w5, #0x0                   	// #0
  4089e0:	mov	w25, #0x0                   	// #0
  4089e4:	b	408974 <__fxstatat@plt+0x6834>
  4089e8:	cmp	w21, #0x1
  4089ec:	b.eq	4093e8 <__fxstatat@plt+0x72a8>  // b.none
  4089f0:	b.ls	408fa8 <__fxstatat@plt+0x6e68>  // b.plast
  4089f4:	cmp	w0, #0x2
  4089f8:	b.eq	409460 <__fxstatat@plt+0x7320>  // b.none
  4089fc:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  408a00:	add	x0, x0, #0x278
  408a04:	str	x0, [sp, #168]
  408a08:	mov	w1, #0x1                   	// #1
  408a0c:	ldr	w0, [sp, #184]
  408a10:	mov	w7, w1
  408a14:	mov	w5, w1
  408a18:	mov	w10, w1
  408a1c:	stp	w1, w1, [sp, #120]
  408a20:	mov	w11, #0x0                   	// #0
  408a24:	str	w1, [sp, #144]
  408a28:	mov	w25, #0x0                   	// #0
  408a2c:	str	w1, [sp, #208]
  408a30:	and	w1, w0, w1
  408a34:	and	w0, w0, #0x4
  408a38:	mov	x12, #0x1                   	// #1
  408a3c:	mov	x19, #0x0                   	// #0
  408a40:	str	wzr, [sp, #188]
  408a44:	str	xzr, [sp, #192]
  408a48:	stp	w1, w0, [sp, #212]
  408a4c:	mov	w0, #0x2                   	// #2
  408a50:	str	w0, [sp, #116]
  408a54:	b	4086e8 <__fxstatat@plt+0x65a8>
  408a58:	ldrb	w0, [x27, x20]
  408a5c:	cmp	w0, #0x0
  408a60:	cset	w21, ne  // ne = any
  408a64:	cbnz	w21, 40870c <__fxstatat@plt+0x65cc>
  408a68:	ldr	w0, [sp, #144]
  408a6c:	cmp	x19, #0x0
  408a70:	mov	w5, w26
  408a74:	mov	x26, x4
  408a78:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  408a7c:	b.ne	408ddc <__fxstatat@plt+0x6c9c>  // b.any
  408a80:	eor	w10, w10, #0x1
  408a84:	ands	w7, w10, w7
  408a88:	b.eq	409698 <__fxstatat@plt+0x7558>  // b.none
  408a8c:	ldr	w0, [sp, #188]
  408a90:	cbz	w0, 40969c <__fxstatat@plt+0x755c>
  408a94:	cbnz	w5, 4096f8 <__fxstatat@plt+0x75b8>
  408a98:	ldr	x2, [sp, #192]
  408a9c:	cmp	x23, #0x0
  408aa0:	cset	w0, eq  // eq = none
  408aa4:	cmp	x2, #0x0
  408aa8:	mov	x1, x2
  408aac:	csel	w0, w0, wzr, ne  // ne = any
  408ab0:	cbz	w0, 4096f0 <__fxstatat@plt+0x75b0>
  408ab4:	str	w0, [sp, #188]
  408ab8:	mov	w0, #0x27                  	// #39
  408abc:	ldr	x23, [sp, #192]
  408ac0:	str	x1, [sp, #192]
  408ac4:	mov	w1, #0x1                   	// #1
  408ac8:	mov	x12, #0x1                   	// #1
  408acc:	mov	w7, w1
  408ad0:	mov	x19, x12
  408ad4:	mov	w11, #0x0                   	// #0
  408ad8:	mov	w10, #0x0                   	// #0
  408adc:	strb	w0, [x28]
  408ae0:	mov	w0, #0x2                   	// #2
  408ae4:	str	w0, [sp, #116]
  408ae8:	str	w1, [sp, #124]
  408aec:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  408af0:	add	x1, x1, #0x278
  408af4:	str	wzr, [sp, #144]
  408af8:	str	x1, [sp, #168]
  408afc:	str	wzr, [sp, #208]
  408b00:	b	4086e8 <__fxstatat@plt+0x65a8>
  408b04:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  408b08:	add	x0, x0, #0x300
  408b0c:	ldrh	w0, [x0, w22, uxtw #1]
  408b10:	adr	x1, 408b1c <__fxstatat@plt+0x69dc>
  408b14:	add	x0, x1, w0, sxth #2
  408b18:	br	x0
  408b1c:	ldr	w0, [sp, #124]
  408b20:	cbnz	w0, 409638 <__fxstatat@plt+0x74f8>
  408b24:	mov	w0, w25
  408b28:	mov	w21, w11
  408b2c:	mov	w5, w11
  408b30:	cbz	x4, 408c40 <__fxstatat@plt+0x6b00>
  408b34:	ubfx	x1, x22, #5, #8
  408b38:	ldr	w1, [x4, x1, lsl #2]
  408b3c:	lsr	w1, w1, w22
  408b40:	tbz	w1, #0, 408c40 <__fxstatat@plt+0x6b00>
  408b44:	cbnz	w10, 408c8c <__fxstatat@plt+0x6b4c>
  408b48:	eor	w1, w25, #0x1
  408b4c:	ands	w1, w7, w1
  408b50:	b.eq	408b94 <__fxstatat@plt+0x6a54>  // b.none
  408b54:	cmp	x23, x19
  408b58:	b.ls	408b64 <__fxstatat@plt+0x6a24>  // b.plast
  408b5c:	mov	w0, #0x27                  	// #39
  408b60:	strb	w0, [x28, x19]
  408b64:	add	x0, x19, #0x1
  408b68:	cmp	x23, x0
  408b6c:	b.ls	408b78 <__fxstatat@plt+0x6a38>  // b.plast
  408b70:	mov	w2, #0x24                  	// #36
  408b74:	strb	w2, [x28, x0]
  408b78:	add	x0, x19, #0x2
  408b7c:	cmp	x23, x0
  408b80:	b.ls	408b8c <__fxstatat@plt+0x6a4c>  // b.plast
  408b84:	mov	w2, #0x27                  	// #39
  408b88:	strb	w2, [x28, x0]
  408b8c:	add	x19, x19, #0x3
  408b90:	mov	w25, w1
  408b94:	cmp	x23, x19
  408b98:	b.ls	408ba4 <__fxstatat@plt+0x6a64>  // b.plast
  408b9c:	mov	w0, #0x5c                  	// #92
  408ba0:	strb	w0, [x28, x19]
  408ba4:	add	x19, x19, #0x1
  408ba8:	add	x20, x20, #0x1
  408bac:	cmp	x19, x23
  408bb0:	b.cs	408bb8 <__fxstatat@plt+0x6a78>  // b.hs, b.nlast
  408bb4:	strb	w22, [x28, x19]
  408bb8:	cmp	w21, #0x0
  408bbc:	add	x19, x19, #0x1
  408bc0:	csel	w26, w26, wzr, ne  // ne = any
  408bc4:	b	4086f8 <__fxstatat@plt+0x65b8>
  408bc8:	cbnz	w10, 408de4 <__fxstatat@plt+0x6ca4>
  408bcc:	mov	w5, #0x0                   	// #0
  408bd0:	ldr	x1, [sp, #192]
  408bd4:	cmp	x23, #0x0
  408bd8:	mov	x0, #0x0                   	// #0
  408bdc:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  408be0:	b.eq	408c24 <__fxstatat@plt+0x6ae4>  // b.none
  408be4:	cmp	x23, x19
  408be8:	b.ls	408bf4 <__fxstatat@plt+0x6ab4>  // b.plast
  408bec:	mov	w0, #0x27                  	// #39
  408bf0:	strb	w0, [x28, x19]
  408bf4:	add	x0, x19, #0x1
  408bf8:	cmp	x23, x0
  408bfc:	b.ls	408c08 <__fxstatat@plt+0x6ac8>  // b.plast
  408c00:	mov	w1, #0x5c                  	// #92
  408c04:	strb	w1, [x28, x0]
  408c08:	add	x1, x19, #0x2
  408c0c:	mov	x0, x23
  408c10:	cmp	x23, x1
  408c14:	b.ls	409728 <__fxstatat@plt+0x75e8>  // b.plast
  408c18:	ldr	x23, [sp, #192]
  408c1c:	mov	w2, #0x27                  	// #39
  408c20:	strb	w2, [x28, x1]
  408c24:	add	x19, x19, #0x3
  408c28:	mov	w22, #0x27                  	// #39
  408c2c:	mov	w25, #0x0                   	// #0
  408c30:	str	w21, [sp, #188]
  408c34:	str	x23, [sp, #192]
  408c38:	mov	x23, x0
  408c3c:	mov	w0, #0x0                   	// #0
  408c40:	cbnz	w5, 408b44 <__fxstatat@plt+0x6a04>
  408c44:	add	x20, x20, #0x1
  408c48:	cbz	w0, 408bac <__fxstatat@plt+0x6a6c>
  408c4c:	cmp	x23, x19
  408c50:	b.ls	408c5c <__fxstatat@plt+0x6b1c>  // b.plast
  408c54:	mov	w0, #0x27                  	// #39
  408c58:	strb	w0, [x28, x19]
  408c5c:	add	x0, x19, #0x1
  408c60:	cmp	x23, x0
  408c64:	b.ls	408c70 <__fxstatat@plt+0x6b30>  // b.plast
  408c68:	mov	w1, #0x27                  	// #39
  408c6c:	strb	w1, [x28, x0]
  408c70:	add	x19, x19, #0x2
  408c74:	mov	w25, #0x0                   	// #0
  408c78:	b	408bac <__fxstatat@plt+0x6a6c>
  408c7c:	mov	w22, #0x66                  	// #102
  408c80:	mov	w21, #0x0                   	// #0
  408c84:	nop
  408c88:	cbz	w10, 408b48 <__fxstatat@plt+0x6a08>
  408c8c:	ldr	w0, [sp, #120]
  408c90:	and	w0, w0, w7
  408c94:	str	w0, [sp, #120]
  408c98:	ldp	w1, w0, [sp, #116]
  408c9c:	cmp	w0, #0x0
  408ca0:	mov	w0, #0x4                   	// #4
  408ca4:	csel	w0, w1, w0, eq  // eq = none
  408ca8:	str	w0, [sp, #116]
  408cac:	ldr	w4, [sp, #116]
  408cb0:	mov	x3, x24
  408cb4:	ldr	x7, [sp, #200]
  408cb8:	mov	x2, x27
  408cbc:	ldr	x0, [sp, #256]
  408cc0:	str	x0, [sp]
  408cc4:	ldr	w0, [sp, #184]
  408cc8:	mov	x1, x23
  408ccc:	mov	x6, #0x0                   	// #0
  408cd0:	and	w5, w0, #0xfffffffd
  408cd4:	mov	x0, x28
  408cd8:	bl	4085f0 <__fxstatat@plt+0x64b0>
  408cdc:	mov	x19, x0
  408ce0:	mov	x0, x19
  408ce4:	ldp	x29, x30, [sp, #16]
  408ce8:	ldp	x19, x20, [sp, #32]
  408cec:	ldp	x21, x22, [sp, #48]
  408cf0:	ldp	x23, x24, [sp, #64]
  408cf4:	ldp	x25, x26, [sp, #80]
  408cf8:	ldp	x27, x28, [sp, #96]
  408cfc:	add	sp, sp, #0x100
  408d00:	ret
  408d04:	mov	w22, #0x62                  	// #98
  408d08:	mov	w21, #0x0                   	// #0
  408d0c:	b	408c88 <__fxstatat@plt+0x6b48>
  408d10:	mov	w22, #0x61                  	// #97
  408d14:	mov	w21, #0x0                   	// #0
  408d18:	b	408c88 <__fxstatat@plt+0x6b48>
  408d1c:	ldrb	w22, [x27, x20]
  408d20:	cmp	w22, #0x7e
  408d24:	b.ls	408d8c <__fxstatat@plt+0x6c4c>  // b.plast
  408d28:	ldr	x0, [sp, #176]
  408d2c:	mov	w5, #0x0                   	// #0
  408d30:	cmp	x0, #0x1
  408d34:	b.ne	4087b0 <__fxstatat@plt+0x6670>  // b.any
  408d38:	str	w5, [sp, #128]
  408d3c:	str	x12, [sp, #136]
  408d40:	stp	w10, w7, [sp, #148]
  408d44:	str	w11, [sp, #156]
  408d48:	str	x4, [sp, #160]
  408d4c:	bl	401f30 <__ctype_b_loc@plt>
  408d50:	ldr	x0, [x0]
  408d54:	ldr	w5, [sp, #128]
  408d58:	ldp	w10, w7, [sp, #148]
  408d5c:	ldrh	w21, [x0, w22, uxtw #1]
  408d60:	ldr	w11, [sp, #156]
  408d64:	ands	w0, w21, #0x4000
  408d68:	ldr	w0, [sp, #120]
  408d6c:	cset	w1, eq  // eq = none
  408d70:	ubfx	x21, x21, #14, #1
  408d74:	and	w1, w0, w1
  408d78:	ldr	x12, [sp, #136]
  408d7c:	ldr	x4, [sp, #160]
  408d80:	ldr	x8, [sp, #176]
  408d84:	cbz	w1, 408dac <__fxstatat@plt+0x6c6c>
  408d88:	b	4088b8 <__fxstatat@plt+0x6778>
  408d8c:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  408d90:	add	x0, x0, #0x400
  408d94:	ldrh	w0, [x0, w22, uxtw #1]
  408d98:	adr	x1, 408da4 <__fxstatat@plt+0x6c64>
  408d9c:	add	x0, x1, w0, sxth #2
  408da0:	br	x0
  408da4:	mov	w21, w11
  408da8:	mov	w5, #0x0                   	// #0
  408dac:	ldr	w1, [sp, #124]
  408db0:	mov	w0, w25
  408db4:	cbz	w1, 408b30 <__fxstatat@plt+0x69f0>
  408db8:	mov	w0, w25
  408dbc:	cbnz	w10, 408b30 <__fxstatat@plt+0x69f0>
  408dc0:	mov	w0, w25
  408dc4:	cbnz	w5, 408b44 <__fxstatat@plt+0x6a04>
  408dc8:	b	408c44 <__fxstatat@plt+0x6b04>
  408dcc:	mov	w5, #0x0                   	// #0
  408dd0:	mov	w21, #0x0                   	// #0
  408dd4:	ldr	w0, [sp, #144]
  408dd8:	cbz	w0, 408dac <__fxstatat@plt+0x6c6c>
  408ddc:	mov	w0, #0x2                   	// #2
  408de0:	str	w0, [sp, #116]
  408de4:	ldp	w1, w0, [sp, #116]
  408de8:	cmp	w0, #0x0
  408dec:	mov	w0, #0x4                   	// #4
  408df0:	csel	w0, w1, w0, eq  // eq = none
  408df4:	str	w0, [sp, #116]
  408df8:	b	408cac <__fxstatat@plt+0x6b6c>
  408dfc:	ldr	w0, [sp, #116]
  408e00:	cmp	w0, #0x2
  408e04:	b.eq	409128 <__fxstatat@plt+0x6fe8>  // b.none
  408e08:	mov	w5, #0x0                   	// #0
  408e0c:	ldr	w0, [sp, #116]
  408e10:	cmp	w0, #0x5
  408e14:	b.ne	408e38 <__fxstatat@plt+0x6cf8>  // b.any
  408e18:	ldr	w0, [sp, #216]
  408e1c:	cbz	w0, 408e38 <__fxstatat@plt+0x6cf8>
  408e20:	add	x6, x20, #0x2
  408e24:	cmp	x6, x24
  408e28:	b.cs	408e38 <__fxstatat@plt+0x6cf8>  // b.hs, b.nlast
  408e2c:	ldrb	w22, [x3, #1]
  408e30:	cmp	w22, #0x3f
  408e34:	b.eq	40947c <__fxstatat@plt+0x733c>  // b.none
  408e38:	mov	w21, #0x0                   	// #0
  408e3c:	mov	w22, #0x3f                  	// #63
  408e40:	b	408dac <__fxstatat@plt+0x6c6c>
  408e44:	ldr	w0, [sp, #116]
  408e48:	cmp	w0, #0x2
  408e4c:	b.eq	408bc8 <__fxstatat@plt+0x6a88>  // b.none
  408e50:	mov	w5, #0x0                   	// #0
  408e54:	mov	w22, #0x27                  	// #39
  408e58:	str	w21, [sp, #188]
  408e5c:	b	408dac <__fxstatat@plt+0x6c6c>
  408e60:	mov	w5, #0x0                   	// #0
  408e64:	mov	w0, #0x74                  	// #116
  408e68:	ldr	w1, [sp, #144]
  408e6c:	cbnz	w1, 408ddc <__fxstatat@plt+0x6c9c>
  408e70:	ldr	w1, [sp, #120]
  408e74:	cbnz	w1, 408e88 <__fxstatat@plt+0x6d48>
  408e78:	mov	w0, w25
  408e7c:	mov	w21, #0x0                   	// #0
  408e80:	cbnz	w10, 408b30 <__fxstatat@plt+0x69f0>
  408e84:	b	408dc0 <__fxstatat@plt+0x6c80>
  408e88:	mov	w22, w0
  408e8c:	mov	w21, #0x0                   	// #0
  408e90:	b	408c88 <__fxstatat@plt+0x6b48>
  408e94:	mov	w5, #0x0                   	// #0
  408e98:	mov	w0, #0x66                  	// #102
  408e9c:	b	408e70 <__fxstatat@plt+0x6d30>
  408ea0:	mov	w5, #0x0                   	// #0
  408ea4:	mov	w0, #0x62                  	// #98
  408ea8:	b	408e70 <__fxstatat@plt+0x6d30>
  408eac:	ldr	w0, [sp, #120]
  408eb0:	cbnz	w0, 408ef8 <__fxstatat@plt+0x6db8>
  408eb4:	ldr	w0, [sp, #212]
  408eb8:	mov	w5, #0x0                   	// #0
  408ebc:	cbz	w0, 408e78 <__fxstatat@plt+0x6d38>
  408ec0:	add	x20, x20, #0x1
  408ec4:	b	4086f8 <__fxstatat@plt+0x65b8>
  408ec8:	ldrb	w22, [x3]
  408ecc:	cmp	w22, #0x7e
  408ed0:	b.hi	408d28 <__fxstatat@plt+0x6be8>  // b.pmore
  408ed4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  408ed8:	add	x0, x0, #0x500
  408edc:	ldrh	w0, [x0, w22, uxtw #1]
  408ee0:	adr	x1, 408eec <__fxstatat@plt+0x6dac>
  408ee4:	add	x0, x1, w0, sxth #2
  408ee8:	br	x0
  408eec:	mov	w5, #0x0                   	// #0
  408ef0:	mov	w21, #0x0                   	// #0
  408ef4:	b	408dac <__fxstatat@plt+0x6c6c>
  408ef8:	cbnz	w10, 4091c4 <__fxstatat@plt+0x7084>
  408efc:	mov	w5, #0x0                   	// #0
  408f00:	eor	w0, w25, #0x1
  408f04:	ands	w0, w7, w0
  408f08:	b.eq	4090c4 <__fxstatat@plt+0x6f84>  // b.none
  408f0c:	cmp	x23, x19
  408f10:	b.ls	408f1c <__fxstatat@plt+0x6ddc>  // b.plast
  408f14:	mov	w1, #0x27                  	// #39
  408f18:	strb	w1, [x28, x19]
  408f1c:	add	x1, x19, #0x1
  408f20:	cmp	x23, x1
  408f24:	b.ls	408f30 <__fxstatat@plt+0x6df0>  // b.plast
  408f28:	mov	w2, #0x24                  	// #36
  408f2c:	strb	w2, [x28, x1]
  408f30:	add	x1, x19, #0x2
  408f34:	cmp	x23, x1
  408f38:	b.ls	408f44 <__fxstatat@plt+0x6e04>  // b.plast
  408f3c:	mov	w2, #0x27                  	// #39
  408f40:	strb	w2, [x28, x1]
  408f44:	add	x1, x19, #0x3
  408f48:	cmp	x23, x1
  408f4c:	b.ls	409190 <__fxstatat@plt+0x7050>  // b.plast
  408f50:	mov	w25, w0
  408f54:	mov	w0, #0x5c                  	// #92
  408f58:	strb	w0, [x28, x1]
  408f5c:	ldr	w0, [sp, #116]
  408f60:	add	x19, x1, #0x1
  408f64:	cmp	w0, #0x2
  408f68:	b.eq	409198 <__fxstatat@plt+0x7058>  // b.none
  408f6c:	add	x0, x20, #0x1
  408f70:	cmp	x0, x24
  408f74:	b.cs	4091ac <__fxstatat@plt+0x706c>  // b.hs, b.nlast
  408f78:	ldrb	w2, [x27, x0]
  408f7c:	mov	w22, #0x30                  	// #48
  408f80:	mov	w0, #0x0                   	// #0
  408f84:	sub	w2, w2, #0x30
  408f88:	and	w2, w2, #0xff
  408f8c:	cmp	w2, #0x9
  408f90:	b.ls	40920c <__fxstatat@plt+0x70cc>  // b.plast
  408f94:	ldr	w1, [sp, #124]
  408f98:	mov	w21, #0x0                   	// #0
  408f9c:	cbz	w1, 408b30 <__fxstatat@plt+0x69f0>
  408fa0:	cbnz	w5, 408b44 <__fxstatat@plt+0x6a04>
  408fa4:	b	408c44 <__fxstatat@plt+0x6b04>
  408fa8:	cbnz	w0, 40978c <__fxstatat@plt+0x764c>
  408fac:	ldr	w0, [sp, #184]
  408fb0:	mov	w5, #0x1                   	// #1
  408fb4:	mov	w7, #0x0                   	// #0
  408fb8:	mov	w11, #0x0                   	// #0
  408fbc:	and	w1, w0, w5
  408fc0:	mov	w25, #0x0                   	// #0
  408fc4:	and	w0, w0, #0x4
  408fc8:	mov	w10, #0x0                   	// #0
  408fcc:	mov	x12, #0x0                   	// #0
  408fd0:	mov	x19, #0x0                   	// #0
  408fd4:	stp	wzr, w5, [sp, #120]
  408fd8:	str	wzr, [sp, #144]
  408fdc:	str	xzr, [sp, #168]
  408fe0:	str	wzr, [sp, #188]
  408fe4:	str	xzr, [sp, #192]
  408fe8:	stp	wzr, w1, [sp, #208]
  408fec:	str	w0, [sp, #216]
  408ff0:	b	4086e8 <__fxstatat@plt+0x65a8>
  408ff4:	cmp	w0, #0x5
  408ff8:	b.ne	40905c <__fxstatat@plt+0x6f1c>  // b.any
  408ffc:	ldr	w0, [sp, #184]
  409000:	and	w1, w0, #0x1
  409004:	and	w0, w0, #0x4
  409008:	stp	w1, w0, [sp, #212]
  40900c:	cbnz	w20, 409504 <__fxstatat@plt+0x73c4>
  409010:	cbz	x23, 409420 <__fxstatat@plt+0x72e0>
  409014:	mov	w11, #0x1                   	// #1
  409018:	mov	w0, #0x22                  	// #34
  40901c:	mov	x12, #0x1                   	// #1
  409020:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  409024:	mov	w5, w11
  409028:	add	x1, x1, #0xec8
  40902c:	mov	x19, x12
  409030:	mov	w7, #0x0                   	// #0
  409034:	mov	w25, #0x0                   	// #0
  409038:	mov	w10, #0x0                   	// #0
  40903c:	strb	w0, [x28]
  409040:	stp	w11, wzr, [sp, #120]
  409044:	str	wzr, [sp, #144]
  409048:	str	x1, [sp, #168]
  40904c:	str	wzr, [sp, #188]
  409050:	str	xzr, [sp, #192]
  409054:	str	wzr, [sp, #208]
  409058:	b	4086e8 <__fxstatat@plt+0x65a8>
  40905c:	cmp	w0, #0x6
  409060:	b.ne	40978c <__fxstatat@plt+0x764c>  // b.any
  409064:	mov	w0, #0x1                   	// #1
  409068:	mov	w1, w0
  40906c:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  409070:	add	x0, x0, #0xec8
  409074:	str	x0, [sp, #168]
  409078:	mov	w11, w1
  40907c:	ldr	w0, [sp, #184]
  409080:	mov	w5, w1
  409084:	mov	w10, w1
  409088:	stp	w1, wzr, [sp, #120]
  40908c:	str	w1, [sp, #208]
  409090:	and	w1, w0, w1
  409094:	and	w0, w0, #0x4
  409098:	mov	w7, #0x0                   	// #0
  40909c:	mov	w25, #0x0                   	// #0
  4090a0:	mov	x12, #0x1                   	// #1
  4090a4:	mov	x19, #0x0                   	// #0
  4090a8:	str	wzr, [sp, #144]
  4090ac:	str	wzr, [sp, #188]
  4090b0:	str	xzr, [sp, #192]
  4090b4:	stp	w1, w0, [sp, #212]
  4090b8:	mov	w0, #0x5                   	// #5
  4090bc:	str	w0, [sp, #116]
  4090c0:	b	4086e8 <__fxstatat@plt+0x65a8>
  4090c4:	mov	x1, x19
  4090c8:	cmp	x23, x19
  4090cc:	b.ls	408f5c <__fxstatat@plt+0x6e1c>  // b.plast
  4090d0:	mov	w0, w25
  4090d4:	mov	w25, w0
  4090d8:	mov	w0, #0x5c                  	// #92
  4090dc:	strb	w0, [x28, x1]
  4090e0:	b	408f5c <__fxstatat@plt+0x6e1c>
  4090e4:	mov	w5, #0x0                   	// #0
  4090e8:	cmp	x24, #0x1
  4090ec:	cset	w0, ne  // ne = any
  4090f0:	cmn	x24, #0x1
  4090f4:	b.eq	409108 <__fxstatat@plt+0x6fc8>  // b.none
  4090f8:	cbnz	w0, 408ef0 <__fxstatat@plt+0x6db0>
  4090fc:	cbz	x20, 408dd4 <__fxstatat@plt+0x6c94>
  409100:	mov	w21, #0x0                   	// #0
  409104:	b	408dac <__fxstatat@plt+0x6c6c>
  409108:	ldrb	w0, [x27, #1]
  40910c:	cmp	w0, #0x0
  409110:	cset	w0, ne  // ne = any
  409114:	cbnz	w0, 408ef0 <__fxstatat@plt+0x6db0>
  409118:	b	4090fc <__fxstatat@plt+0x6fbc>
  40911c:	mov	w5, #0x0                   	// #0
  409120:	cbnz	x20, 409100 <__fxstatat@plt+0x6fc0>
  409124:	b	408dd4 <__fxstatat@plt+0x6c94>
  409128:	cbnz	w10, 408de4 <__fxstatat@plt+0x6ca4>
  40912c:	mov	w5, #0x0                   	// #0
  409130:	mov	w0, w25
  409134:	mov	w21, #0x0                   	// #0
  409138:	mov	w22, #0x3f                  	// #63
  40913c:	cbnz	w5, 408b44 <__fxstatat@plt+0x6a04>
  409140:	b	408c44 <__fxstatat@plt+0x6b04>
  409144:	cmp	x0, #0x1
  409148:	b.eq	408858 <__fxstatat@plt+0x6718>  // b.none
  40914c:	add	x2, x25, #0x1
  409150:	add	x0, x27, x0
  409154:	add	x2, x27, x2
  409158:	add	x9, x0, x25
  40915c:	b	40916c <__fxstatat@plt+0x702c>
  409160:	add	x2, x2, #0x1
  409164:	cmp	x9, x2
  409168:	b.eq	408858 <__fxstatat@plt+0x6718>  // b.none
  40916c:	ldrb	w0, [x2]
  409170:	sub	w0, w0, #0x5b
  409174:	and	w0, w0, #0xff
  409178:	cmp	w0, #0x21
  40917c:	b.hi	409160 <__fxstatat@plt+0x7020>  // b.pmore
  409180:	lsl	x0, x6, x0
  409184:	tst	x0, x13
  409188:	b.eq	409160 <__fxstatat@plt+0x7020>  // b.none
  40918c:	b	408ddc <__fxstatat@plt+0x6c9c>
  409190:	add	x19, x19, #0x4
  409194:	mov	w25, w0
  409198:	mov	w0, #0x0                   	// #0
  40919c:	mov	w21, #0x0                   	// #0
  4091a0:	mov	w22, #0x30                  	// #48
  4091a4:	cbnz	w5, 408b44 <__fxstatat@plt+0x6a04>
  4091a8:	b	408c44 <__fxstatat@plt+0x6b04>
  4091ac:	ldr	w1, [sp, #124]
  4091b0:	mov	w0, #0x0                   	// #0
  4091b4:	mov	w22, #0x30                  	// #48
  4091b8:	mov	w21, #0x0                   	// #0
  4091bc:	cbz	w1, 408b30 <__fxstatat@plt+0x69f0>
  4091c0:	b	408fa0 <__fxstatat@plt+0x6e60>
  4091c4:	str	w7, [sp, #120]
  4091c8:	b	408de4 <__fxstatat@plt+0x6ca4>
  4091cc:	mov	w5, w11
  4091d0:	mov	w21, #0x0                   	// #0
  4091d4:	b	408dac <__fxstatat@plt+0x6c6c>
  4091d8:	mov	w1, w19
  4091dc:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4091e0:	add	x0, x0, #0x280
  4091e4:	str	w10, [sp, #120]
  4091e8:	bl	408488 <__fxstatat@plt+0x6348>
  4091ec:	str	x0, [sp, #200]
  4091f0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  4091f4:	add	x0, x1, #0x278
  4091f8:	mov	w1, w19
  4091fc:	bl	408488 <__fxstatat@plt+0x6348>
  409200:	ldr	w10, [sp, #120]
  409204:	str	x0, [sp, #256]
  409208:	b	408684 <__fxstatat@plt+0x6544>
  40920c:	cmp	x23, x19
  409210:	b.ls	409218 <__fxstatat@plt+0x70d8>  // b.plast
  409214:	strb	w22, [x28, x19]
  409218:	add	x0, x1, #0x2
  40921c:	cmp	x23, x0
  409220:	b.ls	40922c <__fxstatat@plt+0x70ec>  // b.plast
  409224:	mov	w2, #0x30                  	// #48
  409228:	strb	w2, [x28, x0]
  40922c:	add	x19, x1, #0x3
  409230:	mov	w0, #0x0                   	// #0
  409234:	mov	w22, #0x30                  	// #48
  409238:	b	408f94 <__fxstatat@plt+0x6e54>
  40923c:	mov	w5, #0x0                   	// #0
  409240:	ldr	w0, [sp, #116]
  409244:	cmp	w0, #0x2
  409248:	b.eq	4092c8 <__fxstatat@plt+0x7188>  // b.none
  40924c:	ldr	w1, [sp, #208]
  409250:	mov	w22, #0x5c                  	// #92
  409254:	mov	w0, w22
  409258:	cbz	w1, 408e70 <__fxstatat@plt+0x6d30>
  40925c:	add	x20, x20, #0x1
  409260:	mov	w0, w25
  409264:	mov	w21, #0x0                   	// #0
  409268:	b	408c48 <__fxstatat@plt+0x6b08>
  40926c:	mov	w5, #0x0                   	// #0
  409270:	mov	w0, #0x76                  	// #118
  409274:	b	408e70 <__fxstatat@plt+0x6d30>
  409278:	mov	w21, w11
  40927c:	mov	w5, #0x0                   	// #0
  409280:	b	408dd4 <__fxstatat@plt+0x6c94>
  409284:	mov	w5, #0x0                   	// #0
  409288:	mov	w0, #0x72                  	// #114
  40928c:	b	408e68 <__fxstatat@plt+0x6d28>
  409290:	mov	w5, #0x0                   	// #0
  409294:	mov	w0, #0x6e                  	// #110
  409298:	b	408e68 <__fxstatat@plt+0x6d28>
  40929c:	mov	w5, #0x0                   	// #0
  4092a0:	mov	w0, #0x61                  	// #97
  4092a4:	b	408e70 <__fxstatat@plt+0x6d30>
  4092a8:	mov	w5, #0x0                   	// #0
  4092ac:	mov	w22, #0xa                   	// #10
  4092b0:	mov	w0, #0x6e                  	// #110
  4092b4:	b	408e70 <__fxstatat@plt+0x6d30>
  4092b8:	mov	w5, #0x0                   	// #0
  4092bc:	mov	w22, #0xd                   	// #13
  4092c0:	mov	w0, #0x72                  	// #114
  4092c4:	b	408e70 <__fxstatat@plt+0x6d30>
  4092c8:	cbnz	w10, 408de4 <__fxstatat@plt+0x6ca4>
  4092cc:	add	x20, x20, #0x1
  4092d0:	mov	w0, w25
  4092d4:	mov	w21, #0x0                   	// #0
  4092d8:	mov	w22, #0x5c                  	// #92
  4092dc:	b	408c48 <__fxstatat@plt+0x6b08>
  4092e0:	ldr	w0, [sp, #184]
  4092e4:	and	w1, w0, #0x1
  4092e8:	and	w0, w0, #0x4
  4092ec:	stp	w1, w0, [sp, #212]
  4092f0:	cbnz	w20, 40939c <__fxstatat@plt+0x725c>
  4092f4:	mov	w0, #0x1                   	// #1
  4092f8:	str	w0, [sp, #120]
  4092fc:	cbnz	x23, 409774 <__fxstatat@plt+0x7634>
  409300:	mov	w0, #0x1                   	// #1
  409304:	mov	w5, w0
  409308:	mov	w7, w0
  40930c:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  409310:	add	x0, x0, #0x278
  409314:	mov	x12, #0x1                   	// #1
  409318:	mov	w11, #0x0                   	// #0
  40931c:	mov	x19, x12
  409320:	mov	w25, #0x0                   	// #0
  409324:	mov	w10, #0x0                   	// #0
  409328:	str	w5, [sp, #124]
  40932c:	str	wzr, [sp, #144]
  409330:	str	x0, [sp, #168]
  409334:	mov	w0, #0x2                   	// #2
  409338:	str	w0, [sp, #116]
  40933c:	str	wzr, [sp, #188]
  409340:	str	xzr, [sp, #192]
  409344:	str	wzr, [sp, #208]
  409348:	b	4086e8 <__fxstatat@plt+0x65a8>
  40934c:	ldr	w0, [sp, #184]
  409350:	mov	w11, #0x1                   	// #1
  409354:	mov	w7, #0x0                   	// #0
  409358:	mov	w5, w11
  40935c:	and	w1, w0, w11
  409360:	mov	w25, #0x0                   	// #0
  409364:	and	w0, w0, #0x4
  409368:	mov	w10, #0x0                   	// #0
  40936c:	mov	x12, #0x0                   	// #0
  409370:	mov	x19, #0x0                   	// #0
  409374:	stp	w11, wzr, [sp, #120]
  409378:	str	wzr, [sp, #144]
  40937c:	str	xzr, [sp, #168]
  409380:	str	wzr, [sp, #188]
  409384:	str	xzr, [sp, #192]
  409388:	stp	wzr, w1, [sp, #208]
  40938c:	str	w0, [sp, #216]
  409390:	b	4086e8 <__fxstatat@plt+0x65a8>
  409394:	mov	w5, #0x0                   	// #0
  409398:	b	408974 <__fxstatat@plt+0x6834>
  40939c:	mov	w1, #0x1                   	// #1
  4093a0:	mov	w10, w1
  4093a4:	mov	w7, w1
  4093a8:	mov	w5, w1
  4093ac:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  4093b0:	add	x0, x0, #0x278
  4093b4:	str	w1, [sp, #124]
  4093b8:	str	w1, [sp, #144]
  4093bc:	str	x0, [sp, #168]
  4093c0:	mov	w0, #0x2                   	// #2
  4093c4:	mov	w11, #0x0                   	// #0
  4093c8:	mov	w25, #0x0                   	// #0
  4093cc:	mov	x12, #0x1                   	// #1
  4093d0:	mov	x19, #0x0                   	// #0
  4093d4:	stp	w0, wzr, [sp, #116]
  4093d8:	str	wzr, [sp, #188]
  4093dc:	str	xzr, [sp, #192]
  4093e0:	str	wzr, [sp, #208]
  4093e4:	b	4086e8 <__fxstatat@plt+0x65a8>
  4093e8:	ldr	w1, [sp, #184]
  4093ec:	mov	w10, w0
  4093f0:	mov	w7, w0
  4093f4:	mov	w5, w0
  4093f8:	str	w0, [sp, #124]
  4093fc:	and	w2, w1, #0x1
  409400:	str	w0, [sp, #144]
  409404:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  409408:	add	x0, x0, #0x278
  40940c:	str	x0, [sp, #168]
  409410:	and	w0, w1, #0x4
  409414:	str	w2, [sp, #212]
  409418:	str	w0, [sp, #216]
  40941c:	b	4093c0 <__fxstatat@plt+0x7280>
  409420:	mov	w11, #0x1                   	// #1
  409424:	mov	x12, #0x1                   	// #1
  409428:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  40942c:	mov	w5, w11
  409430:	add	x0, x0, #0xec8
  409434:	mov	x19, x12
  409438:	mov	w7, #0x0                   	// #0
  40943c:	mov	w25, #0x0                   	// #0
  409440:	mov	w10, #0x0                   	// #0
  409444:	stp	w11, wzr, [sp, #120]
  409448:	str	wzr, [sp, #144]
  40944c:	str	x0, [sp, #168]
  409450:	str	wzr, [sp, #188]
  409454:	str	xzr, [sp, #192]
  409458:	str	wzr, [sp, #208]
  40945c:	b	4086e8 <__fxstatat@plt+0x65a8>
  409460:	ldr	w0, [sp, #184]
  409464:	and	w1, w0, #0x1
  409468:	and	w0, w0, #0x4
  40946c:	stp	w1, w0, [sp, #212]
  409470:	cbnz	w20, 409730 <__fxstatat@plt+0x75f0>
  409474:	str	wzr, [sp, #120]
  409478:	b	4092fc <__fxstatat@plt+0x71bc>
  40947c:	ldrb	w2, [x27, x6]
  409480:	cmp	w2, #0x3e
  409484:	b.hi	408ef0 <__fxstatat@plt+0x6db0>  // b.pmore
  409488:	mov	x1, #0x1                   	// #1
  40948c:	mov	x0, #0xa38200000000        	// #179778741075968
  409490:	movk	x0, #0x7000, lsl #48
  409494:	lsl	x1, x1, x2
  409498:	mov	w21, #0x0                   	// #0
  40949c:	tst	x1, x0
  4094a0:	b.eq	408dac <__fxstatat@plt+0x6c6c>  // b.none
  4094a4:	cbnz	w10, 408cac <__fxstatat@plt+0x6b6c>
  4094a8:	cmp	x23, x19
  4094ac:	b.ls	4094b4 <__fxstatat@plt+0x7374>  // b.plast
  4094b0:	strb	w22, [x28, x19]
  4094b4:	add	x0, x19, #0x1
  4094b8:	cmp	x23, x0
  4094bc:	b.ls	4094c8 <__fxstatat@plt+0x7388>  // b.plast
  4094c0:	mov	w1, #0x22                  	// #34
  4094c4:	strb	w1, [x28, x0]
  4094c8:	add	x0, x19, #0x2
  4094cc:	cmp	x23, x0
  4094d0:	b.ls	4094dc <__fxstatat@plt+0x739c>  // b.plast
  4094d4:	mov	w1, #0x22                  	// #34
  4094d8:	strb	w1, [x28, x0]
  4094dc:	add	x0, x19, #0x3
  4094e0:	cmp	x23, x0
  4094e4:	b.ls	4094f0 <__fxstatat@plt+0x73b0>  // b.plast
  4094e8:	mov	w1, #0x3f                  	// #63
  4094ec:	strb	w1, [x28, x0]
  4094f0:	add	x19, x19, #0x4
  4094f4:	mov	w22, w2
  4094f8:	mov	x20, x6
  4094fc:	mov	w0, w25
  409500:	b	408f94 <__fxstatat@plt+0x6e54>
  409504:	mov	w0, #0x1                   	// #1
  409508:	mov	w1, w0
  40950c:	mov	w11, w1
  409510:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  409514:	mov	w5, w1
  409518:	add	x0, x0, #0xec8
  40951c:	mov	w10, w1
  409520:	mov	w7, #0x0                   	// #0
  409524:	mov	w25, #0x0                   	// #0
  409528:	mov	x12, #0x1                   	// #1
  40952c:	mov	x19, #0x0                   	// #0
  409530:	stp	w1, wzr, [sp, #120]
  409534:	str	wzr, [sp, #144]
  409538:	str	x0, [sp, #168]
  40953c:	str	wzr, [sp, #188]
  409540:	str	xzr, [sp, #192]
  409544:	str	w1, [sp, #208]
  409548:	b	4086e8 <__fxstatat@plt+0x65a8>
  40954c:	mov	w5, w11
  409550:	cbnz	x20, 409100 <__fxstatat@plt+0x6fc0>
  409554:	b	408dd4 <__fxstatat@plt+0x6c94>
  409558:	mov	w5, w11
  40955c:	b	4090e8 <__fxstatat@plt+0x6fa8>
  409560:	mov	w5, w11
  409564:	b	4092bc <__fxstatat@plt+0x717c>
  409568:	mov	w5, w11
  40956c:	mov	w0, #0x76                  	// #118
  409570:	b	408e70 <__fxstatat@plt+0x6d30>
  409574:	mov	w5, w11
  409578:	b	409240 <__fxstatat@plt+0x7100>
  40957c:	ldr	w0, [sp, #116]
  409580:	mov	w5, w11
  409584:	cmp	w0, #0x2
  409588:	b.ne	408e0c <__fxstatat@plt+0x6ccc>  // b.any
  40958c:	b	409130 <__fxstatat@plt+0x6ff0>
  409590:	mov	w5, w11
  409594:	mov	w21, w11
  409598:	b	408dd4 <__fxstatat@plt+0x6c94>
  40959c:	mov	w5, w11
  4095a0:	b	4092ac <__fxstatat@plt+0x716c>
  4095a4:	mov	w5, w11
  4095a8:	mov	w0, #0x74                  	// #116
  4095ac:	b	408e68 <__fxstatat@plt+0x6d28>
  4095b0:	mov	w5, w11
  4095b4:	b	408f00 <__fxstatat@plt+0x6dc0>
  4095b8:	ldr	w0, [sp, #116]
  4095bc:	mov	w5, w11
  4095c0:	cmp	w0, #0x2
  4095c4:	b.ne	408e54 <__fxstatat@plt+0x6d14>  // b.any
  4095c8:	b	408bd0 <__fxstatat@plt+0x6a90>
  4095cc:	ldr	x0, [sp, #200]
  4095d0:	ldrb	w0, [x0]
  4095d4:	cbz	w0, 40868c <__fxstatat@plt+0x654c>
  4095d8:	cmp	x23, x19
  4095dc:	b.ls	4095fc <__fxstatat@plt+0x74bc>  // b.plast
  4095e0:	strb	w0, [x28, x19]
  4095e4:	add	x19, x19, #0x1
  4095e8:	ldr	x0, [sp, #200]
  4095ec:	ldrb	w0, [x0, x19]
  4095f0:	cbz	w0, 40868c <__fxstatat@plt+0x654c>
  4095f4:	cmp	x23, x19
  4095f8:	b.hi	4095e0 <__fxstatat@plt+0x74a0>  // b.pmore
  4095fc:	ldr	x0, [sp, #200]
  409600:	add	x19, x19, #0x1
  409604:	ldrb	w0, [x0, x19]
  409608:	cbnz	w0, 4095d8 <__fxstatat@plt+0x7498>
  40960c:	b	40868c <__fxstatat@plt+0x654c>
  409610:	mov	x8, x21
  409614:	ldr	w1, [sp, #120]
  409618:	ldr	w10, [sp, #136]
  40961c:	mov	w21, #0x0                   	// #0
  409620:	ldp	w25, w5, [sp, #148]
  409624:	ldp	w7, w11, [sp, #156]
  409628:	ldr	w22, [sp, #220]
  40962c:	ldr	x12, [sp, #128]
  409630:	ldp	x19, x4, [sp, #224]
  409634:	b	4088a8 <__fxstatat@plt+0x6768>
  409638:	ldr	w5, [sp, #124]
  40963c:	mov	w0, w25
  409640:	mov	w21, w5
  409644:	b	408dc4 <__fxstatat@plt+0x6c84>
  409648:	mov	x9, x25
  40964c:	cmp	x25, x24
  409650:	ldr	w10, [sp, #136]
  409654:	mov	x8, x21
  409658:	ldp	w25, w5, [sp, #148]
  40965c:	ldp	w7, w11, [sp, #156]
  409660:	ldr	w22, [sp, #220]
  409664:	ldr	x12, [sp, #128]
  409668:	ldp	x19, x4, [sp, #224]
  40966c:	b.cc	409684 <__fxstatat@plt+0x7544>  // b.lo, b.ul, b.last
  409670:	b	40968c <__fxstatat@plt+0x754c>
  409674:	add	x8, x8, #0x1
  409678:	add	x9, x20, x8
  40967c:	cmp	x24, x9
  409680:	b.ls	40968c <__fxstatat@plt+0x754c>  // b.plast
  409684:	ldrb	w0, [x27, x9]
  409688:	cbnz	w0, 409674 <__fxstatat@plt+0x7534>
  40968c:	ldr	w1, [sp, #120]
  409690:	mov	w21, #0x0                   	// #0
  409694:	b	4088a8 <__fxstatat@plt+0x6768>
  409698:	mov	w7, w10
  40969c:	ldr	x0, [sp, #168]
  4096a0:	cmp	x0, #0x0
  4096a4:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  4096a8:	b.eq	4096d0 <__fxstatat@plt+0x7590>  // b.none
  4096ac:	ldrb	w1, [x0]
  4096b0:	cbz	w1, 4096d0 <__fxstatat@plt+0x7590>
  4096b4:	sub	x0, x0, x19
  4096b8:	cmp	x23, x19
  4096bc:	b.ls	4096e0 <__fxstatat@plt+0x75a0>  // b.plast
  4096c0:	strb	w1, [x28, x19]
  4096c4:	add	x19, x19, #0x1
  4096c8:	ldrb	w1, [x0, x19]
  4096cc:	cbnz	w1, 4096b8 <__fxstatat@plt+0x7578>
  4096d0:	cmp	x23, x19
  4096d4:	b.ls	408ce0 <__fxstatat@plt+0x6ba0>  // b.plast
  4096d8:	strb	wzr, [x28, x19]
  4096dc:	b	408ce0 <__fxstatat@plt+0x6ba0>
  4096e0:	add	x19, x19, #0x1
  4096e4:	ldrb	w1, [x0, x19]
  4096e8:	cbnz	w1, 4096b8 <__fxstatat@plt+0x7578>
  4096ec:	b	4096d0 <__fxstatat@plt+0x7590>
  4096f0:	ldr	w7, [sp, #188]
  4096f4:	b	40969c <__fxstatat@plt+0x755c>
  4096f8:	ldp	x1, x7, [sp, #192]
  4096fc:	mov	x6, x4
  409700:	ldr	w5, [sp, #184]
  409704:	mov	x3, x24
  409708:	ldr	x0, [sp, #256]
  40970c:	str	x0, [sp]
  409710:	mov	x2, x27
  409714:	mov	x0, x28
  409718:	mov	w4, #0x5                   	// #5
  40971c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409720:	mov	x19, x0
  409724:	b	408ce0 <__fxstatat@plt+0x6ba0>
  409728:	ldr	x23, [sp, #192]
  40972c:	b	408c24 <__fxstatat@plt+0x6ae4>
  409730:	mov	w1, #0x1                   	// #1
  409734:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  409738:	mov	w10, w1
  40973c:	add	x0, x0, #0x278
  409740:	mov	w7, w1
  409744:	mov	w5, w1
  409748:	mov	w11, #0x0                   	// #0
  40974c:	mov	w25, #0x0                   	// #0
  409750:	mov	x12, #0x1                   	// #1
  409754:	mov	x19, #0x0                   	// #0
  409758:	stp	wzr, w1, [sp, #120]
  40975c:	str	w1, [sp, #144]
  409760:	str	x0, [sp, #168]
  409764:	str	wzr, [sp, #188]
  409768:	str	xzr, [sp, #192]
  40976c:	str	wzr, [sp, #208]
  409770:	b	4086e8 <__fxstatat@plt+0x65a8>
  409774:	mov	w25, #0x0                   	// #0
  409778:	mov	w0, #0x0                   	// #0
  40977c:	mov	w5, #0x1                   	// #1
  409780:	mov	x1, #0x0                   	// #0
  409784:	str	x23, [sp, #192]
  409788:	b	408ab4 <__fxstatat@plt+0x6974>
  40978c:	bl	401e80 <abort@plt>
  409790:	sub	sp, sp, #0x80
  409794:	stp	x29, x30, [sp, #16]
  409798:	add	x29, sp, #0x10
  40979c:	stp	x19, x20, [sp, #32]
  4097a0:	mov	w19, w0
  4097a4:	mov	x20, x3
  4097a8:	stp	x21, x22, [sp, #48]
  4097ac:	stp	x23, x24, [sp, #64]
  4097b0:	mov	x23, x1
  4097b4:	mov	x24, x2
  4097b8:	stp	x25, x26, [sp, #80]
  4097bc:	stp	x27, x28, [sp, #96]
  4097c0:	bl	4020e0 <__errno_location@plt>
  4097c4:	mov	x22, x0
  4097c8:	ldr	w0, [x0]
  4097cc:	adrp	x27, 425000 <__fxstatat@plt+0x22ec0>
  4097d0:	str	w0, [sp, #116]
  4097d4:	ldr	x21, [x27, #1312]
  4097d8:	tbnz	w19, #31, 409930 <__fxstatat@plt+0x77f0>
  4097dc:	add	x26, x27, #0x520
  4097e0:	ldr	w0, [x26, #8]
  4097e4:	cmp	w0, w19
  4097e8:	b.gt	409838 <__fxstatat@plt+0x76f8>
  4097ec:	mov	w0, #0x7fffffff            	// #2147483647
  4097f0:	cmp	w19, w0
  4097f4:	b.eq	40992c <__fxstatat@plt+0x77ec>  // b.none
  4097f8:	add	w28, w19, #0x1
  4097fc:	add	x0, x26, #0x10
  409800:	cmp	x21, x0
  409804:	sbfiz	x1, x28, #4, #32
  409808:	b.eq	409910 <__fxstatat@plt+0x77d0>  // b.none
  40980c:	mov	x0, x21
  409810:	bl	40c558 <__fxstatat@plt+0xa418>
  409814:	mov	x21, x0
  409818:	str	x0, [x27, #1312]
  40981c:	ldr	w0, [x26, #8]
  409820:	mov	w1, #0x0                   	// #0
  409824:	sub	w2, w28, w0
  409828:	add	x0, x21, w0, sxtw #4
  40982c:	sbfiz	x2, x2, #4, #32
  409830:	bl	401de0 <memset@plt>
  409834:	str	w28, [x26, #8]
  409838:	sbfiz	x19, x19, #4, #32
  40983c:	add	x26, x20, #0x8
  409840:	add	x0, x21, x19
  409844:	str	x0, [sp, #120]
  409848:	ldp	w4, w5, [x20]
  40984c:	mov	x6, x26
  409850:	ldr	x7, [x20, #40]
  409854:	orr	w25, w5, #0x1
  409858:	ldr	x27, [x21, x19]
  40985c:	mov	x3, x24
  409860:	ldr	x28, [x0, #8]
  409864:	mov	x1, x27
  409868:	ldr	x0, [x20, #48]
  40986c:	str	x0, [sp]
  409870:	mov	x2, x23
  409874:	mov	w5, w25
  409878:	mov	x0, x28
  40987c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409880:	cmp	x27, x0
  409884:	b.hi	4098e4 <__fxstatat@plt+0x77a4>  // b.pmore
  409888:	add	x27, x0, #0x1
  40988c:	str	x27, [x21, x19]
  409890:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  409894:	add	x0, x0, #0x690
  409898:	cmp	x28, x0
  40989c:	b.eq	4098a8 <__fxstatat@plt+0x7768>  // b.none
  4098a0:	mov	x0, x28
  4098a4:	bl	401f60 <free@plt>
  4098a8:	mov	x0, x27
  4098ac:	bl	40c528 <__fxstatat@plt+0xa3e8>
  4098b0:	ldr	x1, [sp, #120]
  4098b4:	mov	x28, x0
  4098b8:	ldr	w4, [x20]
  4098bc:	mov	x6, x26
  4098c0:	ldr	x7, [x20, #40]
  4098c4:	str	x0, [x1, #8]
  4098c8:	ldr	x1, [x20, #48]
  4098cc:	str	x1, [sp]
  4098d0:	mov	w5, w25
  4098d4:	mov	x3, x24
  4098d8:	mov	x2, x23
  4098dc:	mov	x1, x27
  4098e0:	bl	4085f0 <__fxstatat@plt+0x64b0>
  4098e4:	ldr	w0, [sp, #116]
  4098e8:	ldp	x29, x30, [sp, #16]
  4098ec:	ldp	x19, x20, [sp, #32]
  4098f0:	ldp	x23, x24, [sp, #64]
  4098f4:	ldp	x25, x26, [sp, #80]
  4098f8:	str	w0, [x22]
  4098fc:	mov	x0, x28
  409900:	ldp	x21, x22, [sp, #48]
  409904:	ldp	x27, x28, [sp, #96]
  409908:	add	sp, sp, #0x80
  40990c:	ret
  409910:	mov	x0, #0x0                   	// #0
  409914:	bl	40c558 <__fxstatat@plt+0xa418>
  409918:	mov	x21, x0
  40991c:	str	x0, [x27, #1312]
  409920:	ldp	x0, x1, [x26, #16]
  409924:	stp	x0, x1, [x21]
  409928:	b	40981c <__fxstatat@plt+0x76dc>
  40992c:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  409930:	bl	401e80 <abort@plt>
  409934:	nop
  409938:	stp	x29, x30, [sp, #-48]!
  40993c:	mov	x29, sp
  409940:	stp	x19, x20, [sp, #16]
  409944:	mov	x20, x0
  409948:	str	x21, [sp, #32]
  40994c:	bl	4020e0 <__errno_location@plt>
  409950:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  409954:	mov	x19, x0
  409958:	add	x2, x2, #0x690
  40995c:	cmp	x20, #0x0
  409960:	add	x2, x2, #0x100
  409964:	mov	x1, #0x38                  	// #56
  409968:	ldr	w21, [x19]
  40996c:	csel	x0, x2, x20, eq  // eq = none
  409970:	bl	40c670 <__fxstatat@plt+0xa530>
  409974:	str	w21, [x19]
  409978:	ldp	x19, x20, [sp, #16]
  40997c:	ldr	x21, [sp, #32]
  409980:	ldp	x29, x30, [sp], #48
  409984:	ret
  409988:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  40998c:	add	x1, x1, #0x690
  409990:	cmp	x0, #0x0
  409994:	add	x1, x1, #0x100
  409998:	csel	x0, x1, x0, eq  // eq = none
  40999c:	ldr	w0, [x0]
  4099a0:	ret
  4099a4:	nop
  4099a8:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  4099ac:	add	x2, x2, #0x690
  4099b0:	cmp	x0, #0x0
  4099b4:	add	x2, x2, #0x100
  4099b8:	csel	x0, x2, x0, eq  // eq = none
  4099bc:	str	w1, [x0]
  4099c0:	ret
  4099c4:	nop
  4099c8:	adrp	x3, 425000 <__fxstatat@plt+0x22ec0>
  4099cc:	add	x3, x3, #0x690
  4099d0:	cmp	x0, #0x0
  4099d4:	add	x3, x3, #0x100
  4099d8:	csel	x0, x3, x0, eq  // eq = none
  4099dc:	ubfx	x4, x1, #5, #3
  4099e0:	add	x3, x0, #0x8
  4099e4:	and	w1, w1, #0x1f
  4099e8:	ldr	w5, [x3, x4, lsl #2]
  4099ec:	lsr	w0, w5, w1
  4099f0:	eor	w2, w0, w2
  4099f4:	and	w2, w2, #0x1
  4099f8:	and	w0, w0, #0x1
  4099fc:	lsl	w2, w2, w1
  409a00:	eor	w2, w2, w5
  409a04:	str	w2, [x3, x4, lsl #2]
  409a08:	ret
  409a0c:	nop
  409a10:	adrp	x3, 425000 <__fxstatat@plt+0x22ec0>
  409a14:	add	x3, x3, #0x690
  409a18:	cmp	x0, #0x0
  409a1c:	add	x3, x3, #0x100
  409a20:	csel	x2, x3, x0, eq  // eq = none
  409a24:	ldr	w0, [x2, #4]
  409a28:	str	w1, [x2, #4]
  409a2c:	ret
  409a30:	adrp	x3, 425000 <__fxstatat@plt+0x22ec0>
  409a34:	add	x3, x3, #0x690
  409a38:	cmp	x0, #0x0
  409a3c:	add	x3, x3, #0x100
  409a40:	csel	x0, x3, x0, eq  // eq = none
  409a44:	mov	w3, #0xa                   	// #10
  409a48:	cmp	x1, #0x0
  409a4c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  409a50:	str	w3, [x0]
  409a54:	b.eq	409a60 <__fxstatat@plt+0x7920>  // b.none
  409a58:	stp	x1, x2, [x0, #40]
  409a5c:	ret
  409a60:	stp	x29, x30, [sp, #-16]!
  409a64:	mov	x29, sp
  409a68:	bl	401e80 <abort@plt>
  409a6c:	nop
  409a70:	sub	sp, sp, #0x50
  409a74:	adrp	x5, 425000 <__fxstatat@plt+0x22ec0>
  409a78:	stp	x29, x30, [sp, #16]
  409a7c:	add	x29, sp, #0x10
  409a80:	stp	x19, x20, [sp, #32]
  409a84:	mov	x19, x4
  409a88:	add	x4, x5, #0x690
  409a8c:	cmp	x19, #0x0
  409a90:	add	x4, x4, #0x100
  409a94:	csel	x19, x4, x19, eq  // eq = none
  409a98:	mov	x20, x3
  409a9c:	stp	x21, x22, [sp, #48]
  409aa0:	mov	x21, x0
  409aa4:	mov	x22, x1
  409aa8:	str	x23, [sp, #64]
  409aac:	mov	x23, x2
  409ab0:	bl	4020e0 <__errno_location@plt>
  409ab4:	ldp	x7, x8, [x19, #40]
  409ab8:	mov	x3, x20
  409abc:	mov	x20, x0
  409ac0:	mov	x0, x21
  409ac4:	ldp	w4, w5, [x19]
  409ac8:	mov	x2, x23
  409acc:	ldr	w21, [x20]
  409ad0:	mov	x1, x22
  409ad4:	str	x8, [sp]
  409ad8:	add	x6, x19, #0x8
  409adc:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409ae0:	ldp	x29, x30, [sp, #16]
  409ae4:	ldr	x23, [sp, #64]
  409ae8:	str	w21, [x20]
  409aec:	ldp	x19, x20, [sp, #32]
  409af0:	ldp	x21, x22, [sp, #48]
  409af4:	add	sp, sp, #0x50
  409af8:	ret
  409afc:	nop
  409b00:	sub	sp, sp, #0x60
  409b04:	adrp	x4, 425000 <__fxstatat@plt+0x22ec0>
  409b08:	add	x4, x4, #0x690
  409b0c:	cmp	x2, #0x0
  409b10:	add	x4, x4, #0x100
  409b14:	stp	x29, x30, [sp, #16]
  409b18:	add	x29, sp, #0x10
  409b1c:	stp	x19, x20, [sp, #32]
  409b20:	csel	x19, x4, x2, eq  // eq = none
  409b24:	stp	x21, x22, [sp, #48]
  409b28:	mov	x22, x0
  409b2c:	stp	x23, x24, [sp, #64]
  409b30:	mov	x23, x1
  409b34:	stp	x25, x26, [sp, #80]
  409b38:	bl	4020e0 <__errno_location@plt>
  409b3c:	ldr	w26, [x0]
  409b40:	ldp	w4, w24, [x19]
  409b44:	mov	x20, x0
  409b48:	ldp	x7, x0, [x19, #40]
  409b4c:	add	x25, x19, #0x8
  409b50:	orr	w24, w24, #0x1
  409b54:	mov	x6, x25
  409b58:	mov	x3, x23
  409b5c:	mov	x2, x22
  409b60:	mov	w5, w24
  409b64:	str	x0, [sp]
  409b68:	mov	x1, #0x0                   	// #0
  409b6c:	mov	x0, #0x0                   	// #0
  409b70:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409b74:	add	x21, x0, #0x1
  409b78:	mov	x0, x21
  409b7c:	bl	40c528 <__fxstatat@plt+0xa3e8>
  409b80:	ldp	x7, x1, [x19, #40]
  409b84:	mov	w5, w24
  409b88:	ldr	w4, [x19]
  409b8c:	mov	x6, x25
  409b90:	str	x1, [sp]
  409b94:	mov	x3, x23
  409b98:	mov	x2, x22
  409b9c:	mov	x19, x0
  409ba0:	mov	x1, x21
  409ba4:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409ba8:	mov	x0, x19
  409bac:	ldp	x29, x30, [sp, #16]
  409bb0:	ldp	x21, x22, [sp, #48]
  409bb4:	ldp	x23, x24, [sp, #64]
  409bb8:	str	w26, [x20]
  409bbc:	ldp	x19, x20, [sp, #32]
  409bc0:	ldp	x25, x26, [sp, #80]
  409bc4:	add	sp, sp, #0x60
  409bc8:	ret
  409bcc:	nop
  409bd0:	sub	sp, sp, #0x70
  409bd4:	adrp	x4, 425000 <__fxstatat@plt+0x22ec0>
  409bd8:	add	x4, x4, #0x690
  409bdc:	cmp	x3, #0x0
  409be0:	add	x4, x4, #0x100
  409be4:	stp	x29, x30, [sp, #16]
  409be8:	add	x29, sp, #0x10
  409bec:	stp	x19, x20, [sp, #32]
  409bf0:	csel	x19, x4, x3, eq  // eq = none
  409bf4:	mov	x20, x2
  409bf8:	stp	x21, x22, [sp, #48]
  409bfc:	mov	x22, x0
  409c00:	stp	x23, x24, [sp, #64]
  409c04:	mov	x23, x1
  409c08:	stp	x25, x26, [sp, #80]
  409c0c:	stp	x27, x28, [sp, #96]
  409c10:	bl	4020e0 <__errno_location@plt>
  409c14:	ldr	w28, [x0]
  409c18:	ldp	w4, w5, [x19]
  409c1c:	mov	x21, x0
  409c20:	ldp	x7, x0, [x19, #40]
  409c24:	cmp	x20, #0x0
  409c28:	cset	w24, eq  // eq = none
  409c2c:	add	x27, x19, #0x8
  409c30:	orr	w24, w24, w5
  409c34:	mov	x6, x27
  409c38:	mov	x3, x23
  409c3c:	mov	x2, x22
  409c40:	mov	w5, w24
  409c44:	str	x0, [sp]
  409c48:	mov	x1, #0x0                   	// #0
  409c4c:	mov	x0, #0x0                   	// #0
  409c50:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409c54:	add	x26, x0, #0x1
  409c58:	mov	x25, x0
  409c5c:	mov	x0, x26
  409c60:	bl	40c528 <__fxstatat@plt+0xa3e8>
  409c64:	ldp	x7, x1, [x19, #40]
  409c68:	mov	w5, w24
  409c6c:	ldr	w4, [x19]
  409c70:	mov	x6, x27
  409c74:	str	x1, [sp]
  409c78:	mov	x3, x23
  409c7c:	mov	x2, x22
  409c80:	mov	x19, x0
  409c84:	mov	x1, x26
  409c88:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409c8c:	str	w28, [x21]
  409c90:	cbz	x20, 409c98 <__fxstatat@plt+0x7b58>
  409c94:	str	x25, [x20]
  409c98:	mov	x0, x19
  409c9c:	ldp	x29, x30, [sp, #16]
  409ca0:	ldp	x19, x20, [sp, #32]
  409ca4:	ldp	x21, x22, [sp, #48]
  409ca8:	ldp	x23, x24, [sp, #64]
  409cac:	ldp	x25, x26, [sp, #80]
  409cb0:	ldp	x27, x28, [sp, #96]
  409cb4:	add	sp, sp, #0x70
  409cb8:	ret
  409cbc:	nop
  409cc0:	stp	x29, x30, [sp, #-64]!
  409cc4:	mov	x29, sp
  409cc8:	stp	x21, x22, [sp, #32]
  409ccc:	str	x23, [sp, #48]
  409cd0:	adrp	x23, 425000 <__fxstatat@plt+0x22ec0>
  409cd4:	add	x22, x23, #0x520
  409cd8:	stp	x19, x20, [sp, #16]
  409cdc:	ldr	x21, [x23, #1312]
  409ce0:	ldr	w20, [x22, #8]
  409ce4:	cmp	w20, #0x1
  409ce8:	b.le	409d10 <__fxstatat@plt+0x7bd0>
  409cec:	sub	w0, w20, #0x2
  409cf0:	add	x20, x21, #0x28
  409cf4:	add	x19, x21, #0x18
  409cf8:	add	x20, x20, w0, uxtw #4
  409cfc:	nop
  409d00:	ldr	x0, [x19], #16
  409d04:	bl	401f60 <free@plt>
  409d08:	cmp	x19, x20
  409d0c:	b.ne	409d00 <__fxstatat@plt+0x7bc0>  // b.any
  409d10:	ldr	x0, [x21, #8]
  409d14:	adrp	x19, 425000 <__fxstatat@plt+0x22ec0>
  409d18:	add	x19, x19, #0x690
  409d1c:	cmp	x0, x19
  409d20:	b.eq	409d30 <__fxstatat@plt+0x7bf0>  // b.none
  409d24:	bl	401f60 <free@plt>
  409d28:	mov	x0, #0x100                 	// #256
  409d2c:	stp	x0, x19, [x22, #16]
  409d30:	add	x19, x22, #0x10
  409d34:	cmp	x21, x19
  409d38:	b.eq	409d48 <__fxstatat@plt+0x7c08>  // b.none
  409d3c:	mov	x0, x21
  409d40:	bl	401f60 <free@plt>
  409d44:	str	x19, [x23, #1312]
  409d48:	mov	w0, #0x1                   	// #1
  409d4c:	str	w0, [x22, #8]
  409d50:	ldp	x19, x20, [sp, #16]
  409d54:	ldp	x21, x22, [sp, #32]
  409d58:	ldr	x23, [sp, #48]
  409d5c:	ldp	x29, x30, [sp], #64
  409d60:	ret
  409d64:	nop
  409d68:	sub	sp, sp, #0x70
  409d6c:	stp	x29, x30, [sp, #16]
  409d70:	add	x29, sp, #0x10
  409d74:	stp	x21, x22, [sp, #48]
  409d78:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  409d7c:	stp	x19, x20, [sp, #32]
  409d80:	mov	w19, w0
  409d84:	stp	x23, x24, [sp, #64]
  409d88:	mov	x24, x1
  409d8c:	stp	x25, x26, [sp, #80]
  409d90:	stp	x27, x28, [sp, #96]
  409d94:	bl	4020e0 <__errno_location@plt>
  409d98:	ldr	w25, [x0]
  409d9c:	ldr	x20, [x22, #1312]
  409da0:	tbnz	w19, #31, 409ee8 <__fxstatat@plt+0x7da8>
  409da4:	add	x21, x22, #0x520
  409da8:	mov	x23, x0
  409dac:	ldr	w0, [x21, #8]
  409db0:	cmp	w19, w0
  409db4:	b.lt	409e04 <__fxstatat@plt+0x7cc4>  // b.tstop
  409db8:	mov	w0, #0x7fffffff            	// #2147483647
  409dbc:	cmp	w19, w0
  409dc0:	b.eq	409ee4 <__fxstatat@plt+0x7da4>  // b.none
  409dc4:	add	w26, w19, #0x1
  409dc8:	add	x0, x21, #0x10
  409dcc:	cmp	x20, x0
  409dd0:	sbfiz	x1, x26, #4, #32
  409dd4:	b.eq	409ec8 <__fxstatat@plt+0x7d88>  // b.none
  409dd8:	mov	x0, x20
  409ddc:	bl	40c558 <__fxstatat@plt+0xa418>
  409de0:	mov	x20, x0
  409de4:	str	x0, [x22, #1312]
  409de8:	ldr	w0, [x21, #8]
  409dec:	mov	w1, #0x0                   	// #0
  409df0:	sub	w2, w26, w0
  409df4:	add	x0, x20, w0, sxtw #4
  409df8:	sbfiz	x2, x2, #4, #32
  409dfc:	bl	401de0 <memset@plt>
  409e00:	str	w26, [x21, #8]
  409e04:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  409e08:	add	x21, x21, #0x690
  409e0c:	sbfiz	x19, x19, #4, #32
  409e10:	add	x6, x21, #0x108
  409e14:	add	x26, x20, x19
  409e18:	mov	x2, x24
  409e1c:	ldp	x7, x0, [x21, #296]
  409e20:	mov	x3, #0xffffffffffffffff    	// #-1
  409e24:	ldr	w4, [x21, #256]
  409e28:	ldr	w28, [x21, #260]
  409e2c:	ldr	x22, [x20, x19]
  409e30:	orr	w28, w28, #0x1
  409e34:	ldr	x27, [x26, #8]
  409e38:	str	x0, [sp]
  409e3c:	mov	x1, x22
  409e40:	mov	w5, w28
  409e44:	mov	x0, x27
  409e48:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409e4c:	cmp	x22, x0
  409e50:	b.hi	409ea0 <__fxstatat@plt+0x7d60>  // b.pmore
  409e54:	add	x22, x0, #0x1
  409e58:	str	x22, [x20, x19]
  409e5c:	cmp	x27, x21
  409e60:	b.eq	409e6c <__fxstatat@plt+0x7d2c>  // b.none
  409e64:	mov	x0, x27
  409e68:	bl	401f60 <free@plt>
  409e6c:	mov	x0, x22
  409e70:	bl	40c528 <__fxstatat@plt+0xa3e8>
  409e74:	ldp	x7, x1, [x21, #296]
  409e78:	str	x0, [x26, #8]
  409e7c:	ldr	w4, [x21, #256]
  409e80:	mov	x27, x0
  409e84:	str	x1, [sp]
  409e88:	mov	w5, w28
  409e8c:	mov	x2, x24
  409e90:	add	x6, x21, #0x108
  409e94:	mov	x1, x22
  409e98:	mov	x3, #0xffffffffffffffff    	// #-1
  409e9c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409ea0:	mov	x0, x27
  409ea4:	ldp	x29, x30, [sp, #16]
  409ea8:	ldp	x19, x20, [sp, #32]
  409eac:	ldp	x21, x22, [sp, #48]
  409eb0:	ldp	x27, x28, [sp, #96]
  409eb4:	str	w25, [x23]
  409eb8:	ldp	x23, x24, [sp, #64]
  409ebc:	ldp	x25, x26, [sp, #80]
  409ec0:	add	sp, sp, #0x70
  409ec4:	ret
  409ec8:	mov	x0, #0x0                   	// #0
  409ecc:	bl	40c558 <__fxstatat@plt+0xa418>
  409ed0:	mov	x20, x0
  409ed4:	str	x0, [x22, #1312]
  409ed8:	ldp	x0, x1, [x21, #16]
  409edc:	stp	x0, x1, [x20]
  409ee0:	b	409de8 <__fxstatat@plt+0x7ca8>
  409ee4:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  409ee8:	bl	401e80 <abort@plt>
  409eec:	nop
  409ef0:	sub	sp, sp, #0x80
  409ef4:	stp	x29, x30, [sp, #16]
  409ef8:	add	x29, sp, #0x10
  409efc:	stp	x19, x20, [sp, #32]
  409f00:	mov	w19, w0
  409f04:	stp	x21, x22, [sp, #48]
  409f08:	stp	x23, x24, [sp, #64]
  409f0c:	mov	x23, x1
  409f10:	mov	x24, x2
  409f14:	stp	x25, x26, [sp, #80]
  409f18:	adrp	x26, 425000 <__fxstatat@plt+0x22ec0>
  409f1c:	stp	x27, x28, [sp, #96]
  409f20:	bl	4020e0 <__errno_location@plt>
  409f24:	mov	x22, x0
  409f28:	ldr	w0, [x0]
  409f2c:	str	w0, [sp, #124]
  409f30:	ldr	x20, [x26, #1312]
  409f34:	tbnz	w19, #31, 40a07c <__fxstatat@plt+0x7f3c>
  409f38:	add	x21, x26, #0x520
  409f3c:	ldr	w0, [x21, #8]
  409f40:	cmp	w19, w0
  409f44:	b.lt	409f94 <__fxstatat@plt+0x7e54>  // b.tstop
  409f48:	mov	w0, #0x7fffffff            	// #2147483647
  409f4c:	cmp	w19, w0
  409f50:	b.eq	40a078 <__fxstatat@plt+0x7f38>  // b.none
  409f54:	add	w27, w19, #0x1
  409f58:	add	x0, x21, #0x10
  409f5c:	cmp	x20, x0
  409f60:	sbfiz	x1, x27, #4, #32
  409f64:	b.eq	40a05c <__fxstatat@plt+0x7f1c>  // b.none
  409f68:	mov	x0, x20
  409f6c:	bl	40c558 <__fxstatat@plt+0xa418>
  409f70:	mov	x20, x0
  409f74:	str	x0, [x26, #1312]
  409f78:	ldr	w0, [x21, #8]
  409f7c:	mov	w1, #0x0                   	// #0
  409f80:	sub	w2, w27, w0
  409f84:	add	x0, x20, w0, sxtw #4
  409f88:	sbfiz	x2, x2, #4, #32
  409f8c:	bl	401de0 <memset@plt>
  409f90:	str	w27, [x21, #8]
  409f94:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  409f98:	add	x21, x21, #0x690
  409f9c:	sbfiz	x19, x19, #4, #32
  409fa0:	add	x6, x21, #0x108
  409fa4:	add	x26, x20, x19
  409fa8:	mov	x3, x24
  409fac:	ldp	x7, x0, [x21, #296]
  409fb0:	mov	x2, x23
  409fb4:	ldr	w4, [x21, #256]
  409fb8:	ldr	w5, [x21, #260]
  409fbc:	ldr	x27, [x20, x19]
  409fc0:	orr	w25, w5, #0x1
  409fc4:	ldr	x28, [x26, #8]
  409fc8:	str	x0, [sp]
  409fcc:	mov	x1, x27
  409fd0:	mov	w5, w25
  409fd4:	mov	x0, x28
  409fd8:	bl	4085f0 <__fxstatat@plt+0x64b0>
  409fdc:	cmp	x27, x0
  409fe0:	b.hi	40a030 <__fxstatat@plt+0x7ef0>  // b.pmore
  409fe4:	add	x27, x0, #0x1
  409fe8:	str	x27, [x20, x19]
  409fec:	cmp	x28, x21
  409ff0:	b.eq	409ffc <__fxstatat@plt+0x7ebc>  // b.none
  409ff4:	mov	x0, x28
  409ff8:	bl	401f60 <free@plt>
  409ffc:	mov	x0, x27
  40a000:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a004:	ldp	x7, x1, [x21, #296]
  40a008:	str	x0, [x26, #8]
  40a00c:	ldr	w4, [x21, #256]
  40a010:	mov	x28, x0
  40a014:	str	x1, [sp]
  40a018:	mov	w5, w25
  40a01c:	mov	x3, x24
  40a020:	mov	x2, x23
  40a024:	add	x6, x21, #0x108
  40a028:	mov	x1, x27
  40a02c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a030:	ldr	w0, [sp, #124]
  40a034:	ldp	x29, x30, [sp, #16]
  40a038:	ldp	x19, x20, [sp, #32]
  40a03c:	ldp	x23, x24, [sp, #64]
  40a040:	ldp	x25, x26, [sp, #80]
  40a044:	str	w0, [x22]
  40a048:	mov	x0, x28
  40a04c:	ldp	x21, x22, [sp, #48]
  40a050:	ldp	x27, x28, [sp, #96]
  40a054:	add	sp, sp, #0x80
  40a058:	ret
  40a05c:	mov	x0, #0x0                   	// #0
  40a060:	bl	40c558 <__fxstatat@plt+0xa418>
  40a064:	mov	x20, x0
  40a068:	str	x0, [x26, #1312]
  40a06c:	ldp	x0, x1, [x21, #16]
  40a070:	stp	x0, x1, [x20]
  40a074:	b	409f78 <__fxstatat@plt+0x7e38>
  40a078:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40a07c:	bl	401e80 <abort@plt>
  40a080:	sub	sp, sp, #0x60
  40a084:	stp	x29, x30, [sp, #16]
  40a088:	add	x29, sp, #0x10
  40a08c:	stp	x19, x20, [sp, #32]
  40a090:	stp	x21, x22, [sp, #48]
  40a094:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40a098:	add	x20, x21, #0x520
  40a09c:	stp	x23, x24, [sp, #64]
  40a0a0:	mov	x24, x0
  40a0a4:	stp	x25, x26, [sp, #80]
  40a0a8:	bl	4020e0 <__errno_location@plt>
  40a0ac:	mov	x23, x0
  40a0b0:	ldr	w0, [x20, #8]
  40a0b4:	ldr	x19, [x21, #1312]
  40a0b8:	cmp	w0, #0x0
  40a0bc:	ldr	w25, [x23]
  40a0c0:	b.gt	40a104 <__fxstatat@plt+0x7fc4>
  40a0c4:	add	x0, x20, #0x10
  40a0c8:	cmp	x19, x0
  40a0cc:	b.eq	40a1b8 <__fxstatat@plt+0x8078>  // b.none
  40a0d0:	mov	x0, x19
  40a0d4:	mov	x1, #0x10                  	// #16
  40a0d8:	bl	40c558 <__fxstatat@plt+0xa418>
  40a0dc:	mov	x19, x0
  40a0e0:	str	x0, [x21, #1312]
  40a0e4:	ldr	w0, [x20, #8]
  40a0e8:	mov	w21, #0x1                   	// #1
  40a0ec:	mov	w1, #0x0                   	// #0
  40a0f0:	sub	w2, w21, w0
  40a0f4:	add	x0, x19, w0, sxtw #4
  40a0f8:	sbfiz	x2, x2, #4, #32
  40a0fc:	bl	401de0 <memset@plt>
  40a100:	str	w21, [x20, #8]
  40a104:	adrp	x20, 425000 <__fxstatat@plt+0x22ec0>
  40a108:	add	x20, x20, #0x690
  40a10c:	ldp	x21, x22, [x19]
  40a110:	add	x6, x20, #0x108
  40a114:	ldp	x7, x0, [x20, #296]
  40a118:	mov	x2, x24
  40a11c:	ldr	w4, [x20, #256]
  40a120:	mov	x3, #0xffffffffffffffff    	// #-1
  40a124:	ldr	w26, [x20, #260]
  40a128:	str	x0, [sp]
  40a12c:	mov	x1, x21
  40a130:	orr	w26, w26, #0x1
  40a134:	mov	x0, x22
  40a138:	mov	w5, w26
  40a13c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a140:	cmp	x21, x0
  40a144:	b.hi	40a194 <__fxstatat@plt+0x8054>  // b.pmore
  40a148:	add	x21, x0, #0x1
  40a14c:	str	x21, [x19]
  40a150:	cmp	x22, x20
  40a154:	b.eq	40a160 <__fxstatat@plt+0x8020>  // b.none
  40a158:	mov	x0, x22
  40a15c:	bl	401f60 <free@plt>
  40a160:	mov	x0, x21
  40a164:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a168:	ldp	x7, x1, [x20, #296]
  40a16c:	str	x0, [x19, #8]
  40a170:	ldr	w4, [x20, #256]
  40a174:	mov	x22, x0
  40a178:	str	x1, [sp]
  40a17c:	mov	w5, w26
  40a180:	mov	x2, x24
  40a184:	add	x6, x20, #0x108
  40a188:	mov	x1, x21
  40a18c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a190:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a194:	mov	x0, x22
  40a198:	ldp	x29, x30, [sp, #16]
  40a19c:	ldp	x19, x20, [sp, #32]
  40a1a0:	ldp	x21, x22, [sp, #48]
  40a1a4:	str	w25, [x23]
  40a1a8:	ldp	x23, x24, [sp, #64]
  40a1ac:	ldp	x25, x26, [sp, #80]
  40a1b0:	add	sp, sp, #0x60
  40a1b4:	ret
  40a1b8:	mov	x1, #0x10                  	// #16
  40a1bc:	mov	x0, #0x0                   	// #0
  40a1c0:	bl	40c558 <__fxstatat@plt+0xa418>
  40a1c4:	mov	x19, x0
  40a1c8:	str	x0, [x21, #1312]
  40a1cc:	ldp	x0, x1, [x20, #16]
  40a1d0:	stp	x0, x1, [x19]
  40a1d4:	b	40a0e4 <__fxstatat@plt+0x7fa4>
  40a1d8:	sub	sp, sp, #0x70
  40a1dc:	stp	x29, x30, [sp, #16]
  40a1e0:	add	x29, sp, #0x10
  40a1e4:	stp	x19, x20, [sp, #32]
  40a1e8:	stp	x21, x22, [sp, #48]
  40a1ec:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40a1f0:	add	x20, x21, #0x520
  40a1f4:	stp	x23, x24, [sp, #64]
  40a1f8:	mov	x23, x0
  40a1fc:	mov	x24, x1
  40a200:	stp	x25, x26, [sp, #80]
  40a204:	str	x27, [sp, #96]
  40a208:	bl	4020e0 <__errno_location@plt>
  40a20c:	mov	x22, x0
  40a210:	ldr	w0, [x20, #8]
  40a214:	ldr	x19, [x21, #1312]
  40a218:	cmp	w0, #0x0
  40a21c:	ldr	w25, [x22]
  40a220:	b.gt	40a264 <__fxstatat@plt+0x8124>
  40a224:	add	x0, x20, #0x10
  40a228:	cmp	x19, x0
  40a22c:	b.eq	40a31c <__fxstatat@plt+0x81dc>  // b.none
  40a230:	mov	x0, x19
  40a234:	mov	x1, #0x10                  	// #16
  40a238:	bl	40c558 <__fxstatat@plt+0xa418>
  40a23c:	mov	x19, x0
  40a240:	str	x0, [x21, #1312]
  40a244:	ldr	w0, [x20, #8]
  40a248:	mov	w21, #0x1                   	// #1
  40a24c:	mov	w1, #0x0                   	// #0
  40a250:	sub	w2, w21, w0
  40a254:	add	x0, x19, w0, sxtw #4
  40a258:	sbfiz	x2, x2, #4, #32
  40a25c:	bl	401de0 <memset@plt>
  40a260:	str	w21, [x20, #8]
  40a264:	adrp	x20, 425000 <__fxstatat@plt+0x22ec0>
  40a268:	add	x20, x20, #0x690
  40a26c:	ldp	x21, x26, [x19]
  40a270:	add	x6, x20, #0x108
  40a274:	ldp	x7, x0, [x20, #296]
  40a278:	mov	x3, x24
  40a27c:	ldr	w4, [x20, #256]
  40a280:	mov	x2, x23
  40a284:	ldr	w27, [x20, #260]
  40a288:	str	x0, [sp]
  40a28c:	mov	x1, x21
  40a290:	orr	w27, w27, #0x1
  40a294:	mov	x0, x26
  40a298:	mov	w5, w27
  40a29c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a2a0:	cmp	x21, x0
  40a2a4:	b.hi	40a2f4 <__fxstatat@plt+0x81b4>  // b.pmore
  40a2a8:	add	x21, x0, #0x1
  40a2ac:	str	x21, [x19]
  40a2b0:	cmp	x26, x20
  40a2b4:	b.eq	40a2c0 <__fxstatat@plt+0x8180>  // b.none
  40a2b8:	mov	x0, x26
  40a2bc:	bl	401f60 <free@plt>
  40a2c0:	mov	x0, x21
  40a2c4:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a2c8:	ldp	x7, x1, [x20, #296]
  40a2cc:	str	x0, [x19, #8]
  40a2d0:	ldr	w4, [x20, #256]
  40a2d4:	mov	x26, x0
  40a2d8:	str	x1, [sp]
  40a2dc:	mov	w5, w27
  40a2e0:	mov	x3, x24
  40a2e4:	mov	x2, x23
  40a2e8:	add	x6, x20, #0x108
  40a2ec:	mov	x1, x21
  40a2f0:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a2f4:	mov	x0, x26
  40a2f8:	ldp	x29, x30, [sp, #16]
  40a2fc:	ldp	x19, x20, [sp, #32]
  40a300:	ldp	x23, x24, [sp, #64]
  40a304:	ldr	x27, [sp, #96]
  40a308:	str	w25, [x22]
  40a30c:	ldp	x21, x22, [sp, #48]
  40a310:	ldp	x25, x26, [sp, #80]
  40a314:	add	sp, sp, #0x70
  40a318:	ret
  40a31c:	mov	x1, #0x10                  	// #16
  40a320:	mov	x0, #0x0                   	// #0
  40a324:	bl	40c558 <__fxstatat@plt+0xa418>
  40a328:	mov	x19, x0
  40a32c:	str	x0, [x21, #1312]
  40a330:	ldp	x0, x1, [x20, #16]
  40a334:	stp	x0, x1, [x19]
  40a338:	b	40a244 <__fxstatat@plt+0x8104>
  40a33c:	nop
  40a340:	stp	x29, x30, [sp, #-128]!
  40a344:	cmp	w1, #0xa
  40a348:	mov	x29, sp
  40a34c:	stp	xzr, xzr, [sp, #72]
  40a350:	b.eq	40a388 <__fxstatat@plt+0x8248>  // b.none
  40a354:	mov	w3, w1
  40a358:	str	w3, [sp, #72]
  40a35c:	mov	x1, x2
  40a360:	add	x3, sp, #0x10
  40a364:	ldp	x4, x5, [sp, #72]
  40a368:	mov	x2, #0xffffffffffffffff    	// #-1
  40a36c:	stp	x4, x5, [sp, #16]
  40a370:	stp	xzr, xzr, [sp, #32]
  40a374:	stp	xzr, xzr, [sp, #48]
  40a378:	str	xzr, [sp, #64]
  40a37c:	bl	409790 <__fxstatat@plt+0x7650>
  40a380:	ldp	x29, x30, [sp], #128
  40a384:	ret
  40a388:	bl	401e80 <abort@plt>
  40a38c:	nop
  40a390:	stp	x29, x30, [sp, #-128]!
  40a394:	cmp	w1, #0xa
  40a398:	mov	x29, sp
  40a39c:	stp	xzr, xzr, [sp, #72]
  40a3a0:	b.eq	40a3d8 <__fxstatat@plt+0x8298>  // b.none
  40a3a4:	mov	w4, w1
  40a3a8:	str	w4, [sp, #72]
  40a3ac:	mov	x1, x2
  40a3b0:	mov	x2, x3
  40a3b4:	ldp	x4, x5, [sp, #72]
  40a3b8:	add	x3, sp, #0x10
  40a3bc:	stp	x4, x5, [sp, #16]
  40a3c0:	stp	xzr, xzr, [sp, #32]
  40a3c4:	stp	xzr, xzr, [sp, #48]
  40a3c8:	str	xzr, [sp, #64]
  40a3cc:	bl	409790 <__fxstatat@plt+0x7650>
  40a3d0:	ldp	x29, x30, [sp], #128
  40a3d4:	ret
  40a3d8:	bl	401e80 <abort@plt>
  40a3dc:	nop
  40a3e0:	sub	sp, sp, #0xd0
  40a3e4:	cmp	w0, #0xa
  40a3e8:	stp	x29, x30, [sp, #16]
  40a3ec:	add	x29, sp, #0x10
  40a3f0:	stp	x19, x20, [sp, #32]
  40a3f4:	stp	x21, x22, [sp, #48]
  40a3f8:	stp	x23, x24, [sp, #64]
  40a3fc:	str	x25, [sp, #80]
  40a400:	stp	xzr, xzr, [sp, #152]
  40a404:	stp	xzr, xzr, [sp, #168]
  40a408:	stp	xzr, xzr, [sp, #184]
  40a40c:	str	xzr, [sp, #200]
  40a410:	b.eq	40a564 <__fxstatat@plt+0x8424>  // b.none
  40a414:	str	w0, [sp, #152]
  40a418:	mov	x23, x1
  40a41c:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40a420:	add	x20, x21, #0x520
  40a424:	ldp	x0, x1, [sp, #152]
  40a428:	stp	x0, x1, [sp, #96]
  40a42c:	stp	xzr, xzr, [sp, #112]
  40a430:	stp	xzr, xzr, [sp, #128]
  40a434:	str	xzr, [sp, #144]
  40a438:	bl	4020e0 <__errno_location@plt>
  40a43c:	ldr	w1, [x20, #8]
  40a440:	mov	x22, x0
  40a444:	ldr	x19, [x21, #1312]
  40a448:	cmp	w1, #0x0
  40a44c:	ldr	w25, [x0]
  40a450:	b.gt	40a494 <__fxstatat@plt+0x8354>
  40a454:	add	x0, x20, #0x10
  40a458:	cmp	x19, x0
  40a45c:	b.eq	40a544 <__fxstatat@plt+0x8404>  // b.none
  40a460:	mov	x0, x19
  40a464:	mov	x1, #0x10                  	// #16
  40a468:	bl	40c558 <__fxstatat@plt+0xa418>
  40a46c:	mov	x19, x0
  40a470:	str	x0, [x21, #1312]
  40a474:	ldr	w0, [x20, #8]
  40a478:	mov	w21, #0x1                   	// #1
  40a47c:	mov	w1, #0x0                   	// #0
  40a480:	sub	w2, w21, w0
  40a484:	add	x0, x19, w0, sxtw #4
  40a488:	sbfiz	x2, x2, #4, #32
  40a48c:	bl	401de0 <memset@plt>
  40a490:	str	w21, [x20, #8]
  40a494:	ldp	x20, x21, [x19]
  40a498:	add	x6, sp, #0x68
  40a49c:	ldp	x7, x0, [sp, #136]
  40a4a0:	str	x0, [sp]
  40a4a4:	ldp	w4, w24, [sp, #96]
  40a4a8:	mov	x2, x23
  40a4ac:	mov	x1, x20
  40a4b0:	mov	x0, x21
  40a4b4:	orr	w24, w24, #0x1
  40a4b8:	mov	x3, #0xffffffffffffffff    	// #-1
  40a4bc:	mov	w5, w24
  40a4c0:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a4c4:	cmp	x20, x0
  40a4c8:	b.hi	40a520 <__fxstatat@plt+0x83e0>  // b.pmore
  40a4cc:	add	x20, x0, #0x1
  40a4d0:	str	x20, [x19]
  40a4d4:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40a4d8:	add	x0, x0, #0x690
  40a4dc:	cmp	x21, x0
  40a4e0:	b.eq	40a4ec <__fxstatat@plt+0x83ac>  // b.none
  40a4e4:	mov	x0, x21
  40a4e8:	bl	401f60 <free@plt>
  40a4ec:	mov	x0, x20
  40a4f0:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a4f4:	ldp	x7, x1, [sp, #136]
  40a4f8:	str	x0, [x19, #8]
  40a4fc:	ldr	w4, [sp, #96]
  40a500:	mov	x21, x0
  40a504:	str	x1, [sp]
  40a508:	add	x6, sp, #0x68
  40a50c:	mov	w5, w24
  40a510:	mov	x2, x23
  40a514:	mov	x1, x20
  40a518:	mov	x3, #0xffffffffffffffff    	// #-1
  40a51c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a520:	ldp	x29, x30, [sp, #16]
  40a524:	mov	x0, x21
  40a528:	ldp	x19, x20, [sp, #32]
  40a52c:	ldp	x23, x24, [sp, #64]
  40a530:	str	w25, [x22]
  40a534:	ldp	x21, x22, [sp, #48]
  40a538:	ldr	x25, [sp, #80]
  40a53c:	add	sp, sp, #0xd0
  40a540:	ret
  40a544:	mov	x1, #0x10                  	// #16
  40a548:	mov	x0, #0x0                   	// #0
  40a54c:	bl	40c558 <__fxstatat@plt+0xa418>
  40a550:	mov	x19, x0
  40a554:	str	x0, [x21, #1312]
  40a558:	ldp	x0, x1, [x20, #16]
  40a55c:	stp	x0, x1, [x19]
  40a560:	b	40a474 <__fxstatat@plt+0x8334>
  40a564:	bl	401e80 <abort@plt>
  40a568:	sub	sp, sp, #0xd0
  40a56c:	cmp	w0, #0xa
  40a570:	stp	x29, x30, [sp, #16]
  40a574:	add	x29, sp, #0x10
  40a578:	stp	x19, x20, [sp, #32]
  40a57c:	stp	x21, x22, [sp, #48]
  40a580:	stp	x23, x24, [sp, #64]
  40a584:	stp	x25, x26, [sp, #80]
  40a588:	stp	xzr, xzr, [sp, #152]
  40a58c:	stp	xzr, xzr, [sp, #168]
  40a590:	stp	xzr, xzr, [sp, #184]
  40a594:	str	xzr, [sp, #200]
  40a598:	b.eq	40a6f0 <__fxstatat@plt+0x85b0>  // b.none
  40a59c:	str	w0, [sp, #152]
  40a5a0:	mov	x23, x1
  40a5a4:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40a5a8:	add	x20, x21, #0x520
  40a5ac:	ldp	x0, x1, [sp, #152]
  40a5b0:	mov	x24, x2
  40a5b4:	stp	x0, x1, [sp, #96]
  40a5b8:	stp	xzr, xzr, [sp, #112]
  40a5bc:	stp	xzr, xzr, [sp, #128]
  40a5c0:	str	xzr, [sp, #144]
  40a5c4:	bl	4020e0 <__errno_location@plt>
  40a5c8:	ldr	w1, [x20, #8]
  40a5cc:	mov	x22, x0
  40a5d0:	ldr	x19, [x21, #1312]
  40a5d4:	cmp	w1, #0x0
  40a5d8:	ldr	w25, [x0]
  40a5dc:	b.gt	40a620 <__fxstatat@plt+0x84e0>
  40a5e0:	add	x0, x20, #0x10
  40a5e4:	cmp	x19, x0
  40a5e8:	b.eq	40a6d0 <__fxstatat@plt+0x8590>  // b.none
  40a5ec:	mov	x0, x19
  40a5f0:	mov	x1, #0x10                  	// #16
  40a5f4:	bl	40c558 <__fxstatat@plt+0xa418>
  40a5f8:	mov	x19, x0
  40a5fc:	str	x0, [x21, #1312]
  40a600:	ldr	w0, [x20, #8]
  40a604:	mov	w21, #0x1                   	// #1
  40a608:	mov	w1, #0x0                   	// #0
  40a60c:	sub	w2, w21, w0
  40a610:	add	x0, x19, w0, sxtw #4
  40a614:	sbfiz	x2, x2, #4, #32
  40a618:	bl	401de0 <memset@plt>
  40a61c:	str	w21, [x20, #8]
  40a620:	ldp	x20, x21, [x19]
  40a624:	add	x6, sp, #0x68
  40a628:	ldp	x7, x0, [sp, #136]
  40a62c:	str	x0, [sp]
  40a630:	ldp	w4, w26, [sp, #96]
  40a634:	mov	x3, x24
  40a638:	mov	x2, x23
  40a63c:	mov	x1, x20
  40a640:	orr	w26, w26, #0x1
  40a644:	mov	x0, x21
  40a648:	mov	w5, w26
  40a64c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a650:	cmp	x20, x0
  40a654:	b.hi	40a6ac <__fxstatat@plt+0x856c>  // b.pmore
  40a658:	add	x20, x0, #0x1
  40a65c:	str	x20, [x19]
  40a660:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40a664:	add	x0, x0, #0x690
  40a668:	cmp	x21, x0
  40a66c:	b.eq	40a678 <__fxstatat@plt+0x8538>  // b.none
  40a670:	mov	x0, x21
  40a674:	bl	401f60 <free@plt>
  40a678:	mov	x0, x20
  40a67c:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a680:	ldp	x7, x1, [sp, #136]
  40a684:	str	x0, [x19, #8]
  40a688:	ldr	w4, [sp, #96]
  40a68c:	mov	x21, x0
  40a690:	str	x1, [sp]
  40a694:	add	x6, sp, #0x68
  40a698:	mov	w5, w26
  40a69c:	mov	x3, x24
  40a6a0:	mov	x2, x23
  40a6a4:	mov	x1, x20
  40a6a8:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a6ac:	ldp	x29, x30, [sp, #16]
  40a6b0:	mov	x0, x21
  40a6b4:	ldp	x19, x20, [sp, #32]
  40a6b8:	ldp	x23, x24, [sp, #64]
  40a6bc:	str	w25, [x22]
  40a6c0:	ldp	x21, x22, [sp, #48]
  40a6c4:	ldp	x25, x26, [sp, #80]
  40a6c8:	add	sp, sp, #0xd0
  40a6cc:	ret
  40a6d0:	mov	x1, #0x10                  	// #16
  40a6d4:	mov	x0, #0x0                   	// #0
  40a6d8:	bl	40c558 <__fxstatat@plt+0xa418>
  40a6dc:	mov	x19, x0
  40a6e0:	str	x0, [x21, #1312]
  40a6e4:	ldp	x0, x1, [x20, #16]
  40a6e8:	stp	x0, x1, [x19]
  40a6ec:	b	40a600 <__fxstatat@plt+0x84c0>
  40a6f0:	bl	401e80 <abort@plt>
  40a6f4:	nop
  40a6f8:	sub	sp, sp, #0xb0
  40a6fc:	ubfx	x6, x2, #5, #3
  40a700:	add	x5, sp, #0x80
  40a704:	and	w2, w2, #0x1f
  40a708:	stp	x29, x30, [sp, #16]
  40a70c:	add	x29, sp, #0x10
  40a710:	stp	x19, x20, [sp, #32]
  40a714:	adrp	x20, 425000 <__fxstatat@plt+0x22ec0>
  40a718:	add	x20, x20, #0x690
  40a71c:	stp	x21, x22, [sp, #48]
  40a720:	mov	x22, x1
  40a724:	mov	x21, x0
  40a728:	ldp	x8, x9, [x20, #256]
  40a72c:	stp	x8, x9, [sp, #120]
  40a730:	ldp	x8, x9, [x20, #272]
  40a734:	stp	x8, x9, [sp, #136]
  40a738:	ldp	x8, x9, [x20, #288]
  40a73c:	stp	x8, x9, [sp, #152]
  40a740:	ldr	x3, [x20, #304]
  40a744:	str	x3, [sp, #168]
  40a748:	stp	x23, x24, [sp, #64]
  40a74c:	adrp	x24, 425000 <__fxstatat@plt+0x22ec0>
  40a750:	ldr	w4, [x5, x6, lsl #2]
  40a754:	stp	x25, x26, [sp, #80]
  40a758:	add	x23, x24, #0x520
  40a75c:	lsr	w3, w4, w2
  40a760:	mvn	w3, w3
  40a764:	and	w3, w3, #0x1
  40a768:	str	x27, [sp, #96]
  40a76c:	lsl	w3, w3, w2
  40a770:	eor	w3, w3, w4
  40a774:	str	w3, [x5, x6, lsl #2]
  40a778:	bl	4020e0 <__errno_location@plt>
  40a77c:	ldr	w26, [x0]
  40a780:	ldr	w1, [x23, #8]
  40a784:	mov	x25, x0
  40a788:	ldr	x19, [x24, #1312]
  40a78c:	cmp	w1, #0x0
  40a790:	b.gt	40a7d4 <__fxstatat@plt+0x8694>
  40a794:	add	x0, x23, #0x10
  40a798:	cmp	x19, x0
  40a79c:	b.eq	40a880 <__fxstatat@plt+0x8740>  // b.none
  40a7a0:	mov	x0, x19
  40a7a4:	mov	x1, #0x10                  	// #16
  40a7a8:	bl	40c558 <__fxstatat@plt+0xa418>
  40a7ac:	mov	x19, x0
  40a7b0:	str	x0, [x24, #1312]
  40a7b4:	ldr	w0, [x23, #8]
  40a7b8:	mov	w24, #0x1                   	// #1
  40a7bc:	mov	w1, #0x0                   	// #0
  40a7c0:	sub	w2, w24, w0
  40a7c4:	add	x0, x19, w0, sxtw #4
  40a7c8:	sbfiz	x2, x2, #4, #32
  40a7cc:	bl	401de0 <memset@plt>
  40a7d0:	str	w24, [x23, #8]
  40a7d4:	ldp	x23, x24, [x19]
  40a7d8:	add	x6, sp, #0x80
  40a7dc:	ldp	x7, x0, [sp, #160]
  40a7e0:	str	x0, [sp]
  40a7e4:	ldp	w4, w27, [sp, #120]
  40a7e8:	mov	x3, x22
  40a7ec:	mov	x2, x21
  40a7f0:	mov	x1, x23
  40a7f4:	orr	w27, w27, #0x1
  40a7f8:	mov	x0, x24
  40a7fc:	mov	w5, w27
  40a800:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a804:	cmp	x23, x0
  40a808:	b.hi	40a858 <__fxstatat@plt+0x8718>  // b.pmore
  40a80c:	add	x23, x0, #0x1
  40a810:	str	x23, [x19]
  40a814:	cmp	x24, x20
  40a818:	b.eq	40a824 <__fxstatat@plt+0x86e4>  // b.none
  40a81c:	mov	x0, x24
  40a820:	bl	401f60 <free@plt>
  40a824:	mov	x0, x23
  40a828:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a82c:	ldp	x7, x1, [sp, #160]
  40a830:	str	x0, [x19, #8]
  40a834:	ldr	w4, [sp, #120]
  40a838:	mov	x24, x0
  40a83c:	str	x1, [sp]
  40a840:	add	x6, sp, #0x80
  40a844:	mov	w5, w27
  40a848:	mov	x3, x22
  40a84c:	mov	x2, x21
  40a850:	mov	x1, x23
  40a854:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a858:	mov	x0, x24
  40a85c:	ldp	x29, x30, [sp, #16]
  40a860:	ldp	x19, x20, [sp, #32]
  40a864:	ldp	x21, x22, [sp, #48]
  40a868:	ldp	x23, x24, [sp, #64]
  40a86c:	ldr	x27, [sp, #96]
  40a870:	str	w26, [x25]
  40a874:	ldp	x25, x26, [sp, #80]
  40a878:	add	sp, sp, #0xb0
  40a87c:	ret
  40a880:	mov	x1, #0x10                  	// #16
  40a884:	mov	x0, #0x0                   	// #0
  40a888:	bl	40c558 <__fxstatat@plt+0xa418>
  40a88c:	mov	x19, x0
  40a890:	str	x0, [x24, #1312]
  40a894:	ldp	x0, x1, [x23, #16]
  40a898:	stp	x0, x1, [x19]
  40a89c:	b	40a7b4 <__fxstatat@plt+0x8674>
  40a8a0:	sub	sp, sp, #0xa0
  40a8a4:	ubfx	x5, x1, #5, #3
  40a8a8:	add	x4, sp, #0x70
  40a8ac:	and	w1, w1, #0x1f
  40a8b0:	stp	x29, x30, [sp, #16]
  40a8b4:	add	x29, sp, #0x10
  40a8b8:	stp	x21, x22, [sp, #48]
  40a8bc:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40a8c0:	add	x21, x21, #0x690
  40a8c4:	mov	x22, x0
  40a8c8:	stp	x19, x20, [sp, #32]
  40a8cc:	ldp	x6, x7, [x21, #256]
  40a8d0:	stp	x6, x7, [sp, #104]
  40a8d4:	ldp	x6, x7, [x21, #272]
  40a8d8:	stp	x6, x7, [sp, #120]
  40a8dc:	ldp	x6, x7, [x21, #288]
  40a8e0:	stp	x6, x7, [sp, #136]
  40a8e4:	ldr	x2, [x21, #304]
  40a8e8:	str	x2, [sp, #152]
  40a8ec:	stp	x23, x24, [sp, #64]
  40a8f0:	adrp	x23, 425000 <__fxstatat@plt+0x22ec0>
  40a8f4:	ldr	w0, [x4, x5, lsl #2]
  40a8f8:	stp	x25, x26, [sp, #80]
  40a8fc:	add	x20, x23, #0x520
  40a900:	lsr	w2, w0, w1
  40a904:	mvn	w2, w2
  40a908:	and	w2, w2, #0x1
  40a90c:	lsl	w2, w2, w1
  40a910:	eor	w2, w2, w0
  40a914:	str	w2, [x4, x5, lsl #2]
  40a918:	bl	4020e0 <__errno_location@plt>
  40a91c:	ldr	w25, [x0]
  40a920:	ldr	w1, [x20, #8]
  40a924:	mov	x24, x0
  40a928:	ldr	x19, [x23, #1312]
  40a92c:	cmp	w1, #0x0
  40a930:	b.gt	40a974 <__fxstatat@plt+0x8834>
  40a934:	add	x0, x20, #0x10
  40a938:	cmp	x19, x0
  40a93c:	b.eq	40aa1c <__fxstatat@plt+0x88dc>  // b.none
  40a940:	mov	x0, x19
  40a944:	mov	x1, #0x10                  	// #16
  40a948:	bl	40c558 <__fxstatat@plt+0xa418>
  40a94c:	mov	x19, x0
  40a950:	str	x0, [x23, #1312]
  40a954:	ldr	w0, [x20, #8]
  40a958:	mov	w23, #0x1                   	// #1
  40a95c:	mov	w1, #0x0                   	// #0
  40a960:	sub	w2, w23, w0
  40a964:	add	x0, x19, w0, sxtw #4
  40a968:	sbfiz	x2, x2, #4, #32
  40a96c:	bl	401de0 <memset@plt>
  40a970:	str	w23, [x20, #8]
  40a974:	ldp	x20, x23, [x19]
  40a978:	add	x6, sp, #0x70
  40a97c:	ldp	x7, x0, [sp, #144]
  40a980:	str	x0, [sp]
  40a984:	ldp	w4, w26, [sp, #104]
  40a988:	mov	x2, x22
  40a98c:	mov	x1, x20
  40a990:	mov	x0, x23
  40a994:	orr	w26, w26, #0x1
  40a998:	mov	x3, #0xffffffffffffffff    	// #-1
  40a99c:	mov	w5, w26
  40a9a0:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a9a4:	cmp	x20, x0
  40a9a8:	b.hi	40a9f8 <__fxstatat@plt+0x88b8>  // b.pmore
  40a9ac:	add	x20, x0, #0x1
  40a9b0:	str	x20, [x19]
  40a9b4:	cmp	x23, x21
  40a9b8:	b.eq	40a9c4 <__fxstatat@plt+0x8884>  // b.none
  40a9bc:	mov	x0, x23
  40a9c0:	bl	401f60 <free@plt>
  40a9c4:	mov	x0, x20
  40a9c8:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40a9cc:	ldp	x7, x1, [sp, #144]
  40a9d0:	str	x0, [x19, #8]
  40a9d4:	ldr	w4, [sp, #104]
  40a9d8:	mov	x23, x0
  40a9dc:	str	x1, [sp]
  40a9e0:	add	x6, sp, #0x70
  40a9e4:	mov	w5, w26
  40a9e8:	mov	x2, x22
  40a9ec:	mov	x1, x20
  40a9f0:	mov	x3, #0xffffffffffffffff    	// #-1
  40a9f4:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40a9f8:	ldp	x29, x30, [sp, #16]
  40a9fc:	mov	x0, x23
  40aa00:	ldp	x19, x20, [sp, #32]
  40aa04:	ldp	x21, x22, [sp, #48]
  40aa08:	str	w25, [x24]
  40aa0c:	ldp	x23, x24, [sp, #64]
  40aa10:	ldp	x25, x26, [sp, #80]
  40aa14:	add	sp, sp, #0xa0
  40aa18:	ret
  40aa1c:	mov	x1, #0x10                  	// #16
  40aa20:	mov	x0, #0x0                   	// #0
  40aa24:	bl	40c558 <__fxstatat@plt+0xa418>
  40aa28:	mov	x19, x0
  40aa2c:	str	x0, [x23, #1312]
  40aa30:	ldp	x0, x1, [x20, #16]
  40aa34:	stp	x0, x1, [x19]
  40aa38:	b	40a954 <__fxstatat@plt+0x8814>
  40aa3c:	nop
  40aa40:	sub	sp, sp, #0xa0
  40aa44:	stp	x29, x30, [sp, #16]
  40aa48:	add	x29, sp, #0x10
  40aa4c:	stp	x23, x24, [sp, #64]
  40aa50:	adrp	x23, 425000 <__fxstatat@plt+0x22ec0>
  40aa54:	add	x23, x23, #0x690
  40aa58:	stp	x21, x22, [sp, #48]
  40aa5c:	mov	x22, x0
  40aa60:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40aa64:	ldp	x4, x5, [x23, #256]
  40aa68:	stp	x4, x5, [sp, #104]
  40aa6c:	ldr	w0, [sp, #116]
  40aa70:	ldp	x4, x5, [x23, #272]
  40aa74:	stp	x4, x5, [sp, #120]
  40aa78:	mvn	w1, w0, lsr #26
  40aa7c:	ldp	x4, x5, [x23, #288]
  40aa80:	ubfiz	w1, w1, #26, #1
  40aa84:	ldr	x2, [x23, #304]
  40aa88:	eor	w1, w1, w0
  40aa8c:	stp	x19, x20, [sp, #32]
  40aa90:	add	x20, x21, #0x520
  40aa94:	stp	x25, x26, [sp, #80]
  40aa98:	str	w1, [sp, #116]
  40aa9c:	stp	x4, x5, [sp, #136]
  40aaa0:	str	x2, [sp, #152]
  40aaa4:	bl	4020e0 <__errno_location@plt>
  40aaa8:	ldr	w1, [x20, #8]
  40aaac:	mov	x24, x0
  40aab0:	ldr	x19, [x21, #1312]
  40aab4:	cmp	w1, #0x0
  40aab8:	ldr	w25, [x0]
  40aabc:	b.gt	40ab00 <__fxstatat@plt+0x89c0>
  40aac0:	add	x0, x20, #0x10
  40aac4:	cmp	x19, x0
  40aac8:	b.eq	40aba8 <__fxstatat@plt+0x8a68>  // b.none
  40aacc:	mov	x0, x19
  40aad0:	mov	x1, #0x10                  	// #16
  40aad4:	bl	40c558 <__fxstatat@plt+0xa418>
  40aad8:	mov	x19, x0
  40aadc:	str	x0, [x21, #1312]
  40aae0:	ldr	w0, [x20, #8]
  40aae4:	mov	w21, #0x1                   	// #1
  40aae8:	mov	w1, #0x0                   	// #0
  40aaec:	sub	w2, w21, w0
  40aaf0:	add	x0, x19, w0, sxtw #4
  40aaf4:	sbfiz	x2, x2, #4, #32
  40aaf8:	bl	401de0 <memset@plt>
  40aafc:	str	w21, [x20, #8]
  40ab00:	ldp	x20, x21, [x19]
  40ab04:	add	x6, sp, #0x70
  40ab08:	ldp	x7, x0, [sp, #144]
  40ab0c:	str	x0, [sp]
  40ab10:	ldp	w4, w26, [sp, #104]
  40ab14:	mov	x2, x22
  40ab18:	mov	x1, x20
  40ab1c:	mov	x0, x21
  40ab20:	orr	w26, w26, #0x1
  40ab24:	mov	x3, #0xffffffffffffffff    	// #-1
  40ab28:	mov	w5, w26
  40ab2c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40ab30:	cmp	x20, x0
  40ab34:	b.hi	40ab84 <__fxstatat@plt+0x8a44>  // b.pmore
  40ab38:	add	x20, x0, #0x1
  40ab3c:	str	x20, [x19]
  40ab40:	cmp	x21, x23
  40ab44:	b.eq	40ab50 <__fxstatat@plt+0x8a10>  // b.none
  40ab48:	mov	x0, x21
  40ab4c:	bl	401f60 <free@plt>
  40ab50:	mov	x0, x20
  40ab54:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40ab58:	ldp	x7, x1, [sp, #144]
  40ab5c:	str	x0, [x19, #8]
  40ab60:	ldr	w4, [sp, #104]
  40ab64:	mov	x21, x0
  40ab68:	str	x1, [sp]
  40ab6c:	add	x6, sp, #0x70
  40ab70:	mov	w5, w26
  40ab74:	mov	x2, x22
  40ab78:	mov	x1, x20
  40ab7c:	mov	x3, #0xffffffffffffffff    	// #-1
  40ab80:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40ab84:	mov	x0, x21
  40ab88:	ldp	x29, x30, [sp, #16]
  40ab8c:	ldp	x19, x20, [sp, #32]
  40ab90:	ldp	x21, x22, [sp, #48]
  40ab94:	str	w25, [x24]
  40ab98:	ldp	x23, x24, [sp, #64]
  40ab9c:	ldp	x25, x26, [sp, #80]
  40aba0:	add	sp, sp, #0xa0
  40aba4:	ret
  40aba8:	mov	x1, #0x10                  	// #16
  40abac:	mov	x0, #0x0                   	// #0
  40abb0:	bl	40c558 <__fxstatat@plt+0xa418>
  40abb4:	mov	x19, x0
  40abb8:	str	x0, [x21, #1312]
  40abbc:	ldp	x0, x1, [x20, #16]
  40abc0:	stp	x0, x1, [x19]
  40abc4:	b	40aae0 <__fxstatat@plt+0x89a0>
  40abc8:	sub	sp, sp, #0xb0
  40abcc:	stp	x29, x30, [sp, #16]
  40abd0:	add	x29, sp, #0x10
  40abd4:	stp	x21, x22, [sp, #48]
  40abd8:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40abdc:	add	x21, x21, #0x690
  40abe0:	mov	x22, x0
  40abe4:	stp	x19, x20, [sp, #32]
  40abe8:	ldp	x4, x5, [x21, #256]
  40abec:	stp	x4, x5, [sp, #120]
  40abf0:	ldr	w4, [sp, #132]
  40abf4:	ldp	x6, x7, [x21, #272]
  40abf8:	stp	x6, x7, [sp, #136]
  40abfc:	mvn	w2, w4, lsr #26
  40ac00:	ldp	x6, x7, [x21, #288]
  40ac04:	ubfiz	w2, w2, #26, #1
  40ac08:	ldr	x0, [x21, #304]
  40ac0c:	eor	w2, w2, w4
  40ac10:	stp	x23, x24, [sp, #64]
  40ac14:	adrp	x24, 425000 <__fxstatat@plt+0x22ec0>
  40ac18:	add	x20, x24, #0x520
  40ac1c:	mov	x23, x1
  40ac20:	stp	x25, x26, [sp, #80]
  40ac24:	str	x27, [sp, #96]
  40ac28:	str	w2, [sp, #132]
  40ac2c:	stp	x6, x7, [sp, #152]
  40ac30:	str	x0, [sp, #168]
  40ac34:	bl	4020e0 <__errno_location@plt>
  40ac38:	ldr	w1, [x20, #8]
  40ac3c:	mov	x25, x0
  40ac40:	ldr	x19, [x24, #1312]
  40ac44:	cmp	w1, #0x0
  40ac48:	ldr	w26, [x0]
  40ac4c:	b.gt	40ac90 <__fxstatat@plt+0x8b50>
  40ac50:	add	x0, x20, #0x10
  40ac54:	cmp	x19, x0
  40ac58:	b.eq	40ad3c <__fxstatat@plt+0x8bfc>  // b.none
  40ac5c:	mov	x0, x19
  40ac60:	mov	x1, #0x10                  	// #16
  40ac64:	bl	40c558 <__fxstatat@plt+0xa418>
  40ac68:	mov	x19, x0
  40ac6c:	str	x0, [x24, #1312]
  40ac70:	ldr	w0, [x20, #8]
  40ac74:	mov	w24, #0x1                   	// #1
  40ac78:	mov	w1, #0x0                   	// #0
  40ac7c:	sub	w2, w24, w0
  40ac80:	add	x0, x19, w0, sxtw #4
  40ac84:	sbfiz	x2, x2, #4, #32
  40ac88:	bl	401de0 <memset@plt>
  40ac8c:	str	w24, [x20, #8]
  40ac90:	ldp	x20, x24, [x19]
  40ac94:	add	x6, sp, #0x80
  40ac98:	ldp	x7, x0, [sp, #160]
  40ac9c:	str	x0, [sp]
  40aca0:	ldp	w4, w27, [sp, #120]
  40aca4:	mov	x3, x23
  40aca8:	mov	x2, x22
  40acac:	mov	x1, x20
  40acb0:	orr	w27, w27, #0x1
  40acb4:	mov	x0, x24
  40acb8:	mov	w5, w27
  40acbc:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40acc0:	cmp	x20, x0
  40acc4:	b.hi	40ad14 <__fxstatat@plt+0x8bd4>  // b.pmore
  40acc8:	add	x20, x0, #0x1
  40accc:	str	x20, [x19]
  40acd0:	cmp	x24, x21
  40acd4:	b.eq	40ace0 <__fxstatat@plt+0x8ba0>  // b.none
  40acd8:	mov	x0, x24
  40acdc:	bl	401f60 <free@plt>
  40ace0:	mov	x0, x20
  40ace4:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40ace8:	ldp	x7, x1, [sp, #160]
  40acec:	str	x0, [x19, #8]
  40acf0:	ldr	w4, [sp, #120]
  40acf4:	mov	x24, x0
  40acf8:	str	x1, [sp]
  40acfc:	add	x6, sp, #0x80
  40ad00:	mov	w5, w27
  40ad04:	mov	x3, x23
  40ad08:	mov	x2, x22
  40ad0c:	mov	x1, x20
  40ad10:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40ad14:	mov	x0, x24
  40ad18:	ldp	x29, x30, [sp, #16]
  40ad1c:	ldp	x19, x20, [sp, #32]
  40ad20:	ldp	x21, x22, [sp, #48]
  40ad24:	ldp	x23, x24, [sp, #64]
  40ad28:	ldr	x27, [sp, #96]
  40ad2c:	str	w26, [x25]
  40ad30:	ldp	x25, x26, [sp, #80]
  40ad34:	add	sp, sp, #0xb0
  40ad38:	ret
  40ad3c:	mov	x1, #0x10                  	// #16
  40ad40:	mov	x0, #0x0                   	// #0
  40ad44:	bl	40c558 <__fxstatat@plt+0xa418>
  40ad48:	mov	x19, x0
  40ad4c:	str	x0, [x24, #1312]
  40ad50:	ldp	x0, x1, [x20, #16]
  40ad54:	stp	x0, x1, [x19]
  40ad58:	b	40ac70 <__fxstatat@plt+0x8b30>
  40ad5c:	nop
  40ad60:	stp	x29, x30, [sp, #-128]!
  40ad64:	cmp	w1, #0xa
  40ad68:	mov	x29, sp
  40ad6c:	stp	xzr, xzr, [sp, #16]
  40ad70:	stp	xzr, xzr, [sp, #32]
  40ad74:	stp	xzr, xzr, [sp, #48]
  40ad78:	str	xzr, [sp, #64]
  40ad7c:	b.eq	40ada8 <__fxstatat@plt+0x8c68>  // b.none
  40ad80:	mov	w4, w1
  40ad84:	mov	w5, #0x4000000             	// #67108864
  40ad88:	mov	x1, x2
  40ad8c:	add	x3, sp, #0x10
  40ad90:	mov	x2, #0xffffffffffffffff    	// #-1
  40ad94:	str	w4, [sp, #16]
  40ad98:	str	w5, [sp, #28]
  40ad9c:	bl	409790 <__fxstatat@plt+0x7650>
  40ada0:	ldp	x29, x30, [sp], #128
  40ada4:	ret
  40ada8:	bl	401e80 <abort@plt>
  40adac:	nop
  40adb0:	adrp	x4, 425000 <__fxstatat@plt+0x22ec0>
  40adb4:	add	x4, x4, #0x690
  40adb8:	stp	x29, x30, [sp, #-80]!
  40adbc:	mov	x5, x1
  40adc0:	mov	w1, #0xa                   	// #10
  40adc4:	mov	x29, sp
  40adc8:	ldp	x8, x9, [x4, #256]
  40adcc:	stp	x8, x9, [sp, #24]
  40add0:	cmp	x5, #0x0
  40add4:	str	w1, [sp, #24]
  40add8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40addc:	ldp	x10, x11, [x4, #272]
  40ade0:	stp	x10, x11, [sp, #40]
  40ade4:	ldp	x8, x9, [x4, #288]
  40ade8:	stp	x8, x9, [sp, #56]
  40adec:	ldr	x1, [x4, #304]
  40adf0:	str	x1, [sp, #72]
  40adf4:	b.eq	40ae18 <__fxstatat@plt+0x8cd8>  // b.none
  40adf8:	mov	x4, x2
  40adfc:	mov	x1, x3
  40ae00:	mov	x2, #0xffffffffffffffff    	// #-1
  40ae04:	add	x3, sp, #0x18
  40ae08:	stp	x5, x4, [sp, #64]
  40ae0c:	bl	409790 <__fxstatat@plt+0x7650>
  40ae10:	ldp	x29, x30, [sp], #80
  40ae14:	ret
  40ae18:	bl	401e80 <abort@plt>
  40ae1c:	nop
  40ae20:	adrp	x5, 425000 <__fxstatat@plt+0x22ec0>
  40ae24:	add	x5, x5, #0x690
  40ae28:	stp	x29, x30, [sp, #-80]!
  40ae2c:	mov	x6, x1
  40ae30:	mov	w1, #0xa                   	// #10
  40ae34:	mov	x29, sp
  40ae38:	ldp	x8, x9, [x5, #256]
  40ae3c:	stp	x8, x9, [sp, #24]
  40ae40:	cmp	x6, #0x0
  40ae44:	str	w1, [sp, #24]
  40ae48:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40ae4c:	ldp	x10, x11, [x5, #272]
  40ae50:	stp	x10, x11, [sp, #40]
  40ae54:	ldp	x8, x9, [x5, #288]
  40ae58:	stp	x8, x9, [sp, #56]
  40ae5c:	ldr	x1, [x5, #304]
  40ae60:	str	x1, [sp, #72]
  40ae64:	b.eq	40ae88 <__fxstatat@plt+0x8d48>  // b.none
  40ae68:	mov	x5, x2
  40ae6c:	mov	x1, x3
  40ae70:	mov	x2, x4
  40ae74:	add	x3, sp, #0x18
  40ae78:	stp	x6, x5, [sp, #64]
  40ae7c:	bl	409790 <__fxstatat@plt+0x7650>
  40ae80:	ldp	x29, x30, [sp], #80
  40ae84:	ret
  40ae88:	bl	401e80 <abort@plt>
  40ae8c:	nop
  40ae90:	sub	sp, sp, #0xb0
  40ae94:	cmp	x0, #0x0
  40ae98:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40ae9c:	stp	x29, x30, [sp, #16]
  40aea0:	add	x29, sp, #0x10
  40aea4:	stp	x21, x22, [sp, #48]
  40aea8:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  40aeac:	add	x22, x22, #0x690
  40aeb0:	mov	x21, x0
  40aeb4:	stp	x19, x20, [sp, #32]
  40aeb8:	mov	w19, #0xa                   	// #10
  40aebc:	ldp	x4, x5, [x22, #256]
  40aec0:	stp	x4, x5, [sp, #120]
  40aec4:	ldp	x4, x5, [x22, #272]
  40aec8:	stp	x23, x24, [sp, #64]
  40aecc:	ldp	x6, x7, [x22, #288]
  40aed0:	stp	x25, x26, [sp, #80]
  40aed4:	ldr	x0, [x22, #304]
  40aed8:	str	x27, [sp, #96]
  40aedc:	str	w19, [sp, #120]
  40aee0:	stp	x4, x5, [sp, #136]
  40aee4:	stp	x6, x7, [sp, #152]
  40aee8:	str	x0, [sp, #168]
  40aeec:	b.eq	40b03c <__fxstatat@plt+0x8efc>  // b.none
  40aef0:	adrp	x27, 425000 <__fxstatat@plt+0x22ec0>
  40aef4:	add	x26, x27, #0x520
  40aef8:	mov	x20, x1
  40aefc:	mov	x24, x2
  40af00:	stp	x21, x1, [sp, #160]
  40af04:	bl	4020e0 <__errno_location@plt>
  40af08:	ldr	w1, [x26, #8]
  40af0c:	mov	w4, w19
  40af10:	ldr	w25, [x0]
  40af14:	ldr	x19, [x27, #1312]
  40af18:	mov	x23, x0
  40af1c:	cmp	w1, #0x0
  40af20:	b.gt	40af70 <__fxstatat@plt+0x8e30>
  40af24:	add	x0, x26, #0x10
  40af28:	cmp	x19, x0
  40af2c:	b.eq	40b01c <__fxstatat@plt+0x8edc>  // b.none
  40af30:	mov	x0, x19
  40af34:	mov	x1, #0x10                  	// #16
  40af38:	bl	40c558 <__fxstatat@plt+0xa418>
  40af3c:	mov	x19, x0
  40af40:	str	x0, [x27, #1312]
  40af44:	ldr	w0, [x26, #8]
  40af48:	mov	w20, #0x1                   	// #1
  40af4c:	mov	w1, #0x0                   	// #0
  40af50:	sub	w2, w20, w0
  40af54:	add	x0, x19, w0, sxtw #4
  40af58:	sbfiz	x2, x2, #4, #32
  40af5c:	bl	401de0 <memset@plt>
  40af60:	ldr	w4, [sp, #120]
  40af64:	str	w20, [x26, #8]
  40af68:	ldr	x21, [sp, #160]
  40af6c:	ldr	x20, [sp, #168]
  40af70:	mov	x7, x21
  40af74:	ldp	x27, x21, [x19]
  40af78:	str	x20, [sp]
  40af7c:	ldr	w26, [sp, #124]
  40af80:	add	x6, sp, #0x80
  40af84:	mov	x2, x24
  40af88:	mov	x3, #0xffffffffffffffff    	// #-1
  40af8c:	orr	w26, w26, #0x1
  40af90:	mov	w5, w26
  40af94:	mov	x1, x27
  40af98:	mov	x0, x21
  40af9c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40afa0:	cmp	x27, x0
  40afa4:	b.hi	40aff4 <__fxstatat@plt+0x8eb4>  // b.pmore
  40afa8:	add	x20, x0, #0x1
  40afac:	str	x20, [x19]
  40afb0:	cmp	x21, x22
  40afb4:	b.eq	40afc0 <__fxstatat@plt+0x8e80>  // b.none
  40afb8:	mov	x0, x21
  40afbc:	bl	401f60 <free@plt>
  40afc0:	mov	x0, x20
  40afc4:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40afc8:	ldp	x7, x1, [sp, #160]
  40afcc:	str	x0, [x19, #8]
  40afd0:	ldr	w4, [sp, #120]
  40afd4:	mov	x21, x0
  40afd8:	str	x1, [sp]
  40afdc:	add	x6, sp, #0x80
  40afe0:	mov	w5, w26
  40afe4:	mov	x2, x24
  40afe8:	mov	x1, x20
  40afec:	mov	x3, #0xffffffffffffffff    	// #-1
  40aff0:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40aff4:	mov	x0, x21
  40aff8:	ldp	x29, x30, [sp, #16]
  40affc:	ldp	x19, x20, [sp, #32]
  40b000:	ldp	x21, x22, [sp, #48]
  40b004:	ldr	x27, [sp, #96]
  40b008:	str	w25, [x23]
  40b00c:	ldp	x23, x24, [sp, #64]
  40b010:	ldp	x25, x26, [sp, #80]
  40b014:	add	sp, sp, #0xb0
  40b018:	ret
  40b01c:	mov	x1, #0x10                  	// #16
  40b020:	mov	x0, #0x0                   	// #0
  40b024:	bl	40c558 <__fxstatat@plt+0xa418>
  40b028:	mov	x19, x0
  40b02c:	str	x0, [x27, #1312]
  40b030:	ldp	x0, x1, [x26, #16]
  40b034:	stp	x0, x1, [x19]
  40b038:	b	40af44 <__fxstatat@plt+0x8e04>
  40b03c:	bl	401e80 <abort@plt>
  40b040:	sub	sp, sp, #0xb0
  40b044:	cmp	x0, #0x0
  40b048:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40b04c:	stp	x29, x30, [sp, #16]
  40b050:	add	x29, sp, #0x10
  40b054:	stp	x21, x22, [sp, #48]
  40b058:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  40b05c:	add	x22, x22, #0x690
  40b060:	mov	x21, x0
  40b064:	stp	x19, x20, [sp, #32]
  40b068:	mov	w19, #0xa                   	// #10
  40b06c:	ldp	x6, x7, [x22, #256]
  40b070:	stp	x6, x7, [sp, #120]
  40b074:	add	x4, x22, #0x100
  40b078:	ldp	x6, x7, [x4, #16]
  40b07c:	stp	x23, x24, [sp, #64]
  40b080:	ldp	x8, x9, [x4, #32]
  40b084:	stp	x25, x26, [sp, #80]
  40b088:	ldr	x0, [x4, #48]
  40b08c:	stp	x27, x28, [sp, #96]
  40b090:	str	w19, [sp, #120]
  40b094:	stp	x6, x7, [sp, #136]
  40b098:	stp	x8, x9, [sp, #152]
  40b09c:	str	x0, [sp, #168]
  40b0a0:	b.eq	40b1f4 <__fxstatat@plt+0x90b4>  // b.none
  40b0a4:	adrp	x28, 425000 <__fxstatat@plt+0x22ec0>
  40b0a8:	add	x27, x28, #0x520
  40b0ac:	mov	x20, x1
  40b0b0:	mov	x24, x2
  40b0b4:	mov	x25, x3
  40b0b8:	stp	x21, x1, [sp, #160]
  40b0bc:	bl	4020e0 <__errno_location@plt>
  40b0c0:	ldr	w1, [x27, #8]
  40b0c4:	mov	w4, w19
  40b0c8:	ldr	w26, [x0]
  40b0cc:	mov	x23, x0
  40b0d0:	ldr	x19, [x28, #1312]
  40b0d4:	cmp	w1, #0x0
  40b0d8:	b.gt	40b128 <__fxstatat@plt+0x8fe8>
  40b0dc:	add	x0, x27, #0x10
  40b0e0:	cmp	x19, x0
  40b0e4:	b.eq	40b1d4 <__fxstatat@plt+0x9094>  // b.none
  40b0e8:	mov	x0, x19
  40b0ec:	mov	x1, #0x10                  	// #16
  40b0f0:	bl	40c558 <__fxstatat@plt+0xa418>
  40b0f4:	mov	x19, x0
  40b0f8:	str	x0, [x28, #1312]
  40b0fc:	ldr	w0, [x27, #8]
  40b100:	mov	w20, #0x1                   	// #1
  40b104:	mov	w1, #0x0                   	// #0
  40b108:	sub	w2, w20, w0
  40b10c:	add	x0, x19, w0, sxtw #4
  40b110:	sbfiz	x2, x2, #4, #32
  40b114:	bl	401de0 <memset@plt>
  40b118:	ldr	w4, [sp, #120]
  40b11c:	str	w20, [x27, #8]
  40b120:	ldr	x21, [sp, #160]
  40b124:	ldr	x20, [sp, #168]
  40b128:	mov	x7, x21
  40b12c:	ldp	x28, x21, [x19]
  40b130:	str	x20, [sp]
  40b134:	ldr	w27, [sp, #124]
  40b138:	add	x6, sp, #0x80
  40b13c:	mov	x3, x25
  40b140:	mov	x2, x24
  40b144:	orr	w27, w27, #0x1
  40b148:	mov	w5, w27
  40b14c:	mov	x1, x28
  40b150:	mov	x0, x21
  40b154:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b158:	cmp	x28, x0
  40b15c:	b.hi	40b1ac <__fxstatat@plt+0x906c>  // b.pmore
  40b160:	add	x20, x0, #0x1
  40b164:	str	x20, [x19]
  40b168:	cmp	x21, x22
  40b16c:	b.eq	40b178 <__fxstatat@plt+0x9038>  // b.none
  40b170:	mov	x0, x21
  40b174:	bl	401f60 <free@plt>
  40b178:	mov	x0, x20
  40b17c:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40b180:	ldp	x7, x1, [sp, #160]
  40b184:	str	x0, [x19, #8]
  40b188:	ldr	w4, [sp, #120]
  40b18c:	mov	x21, x0
  40b190:	str	x1, [sp]
  40b194:	add	x6, sp, #0x80
  40b198:	mov	w5, w27
  40b19c:	mov	x3, x25
  40b1a0:	mov	x2, x24
  40b1a4:	mov	x1, x20
  40b1a8:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b1ac:	mov	x0, x21
  40b1b0:	ldp	x29, x30, [sp, #16]
  40b1b4:	ldp	x19, x20, [sp, #32]
  40b1b8:	ldp	x21, x22, [sp, #48]
  40b1bc:	ldp	x27, x28, [sp, #96]
  40b1c0:	str	w26, [x23]
  40b1c4:	ldp	x23, x24, [sp, #64]
  40b1c8:	ldp	x25, x26, [sp, #80]
  40b1cc:	add	sp, sp, #0xb0
  40b1d0:	ret
  40b1d4:	mov	x1, #0x10                  	// #16
  40b1d8:	mov	x0, #0x0                   	// #0
  40b1dc:	bl	40c558 <__fxstatat@plt+0xa418>
  40b1e0:	mov	x19, x0
  40b1e4:	str	x0, [x28, #1312]
  40b1e8:	ldp	x0, x1, [x27, #16]
  40b1ec:	stp	x0, x1, [x19]
  40b1f0:	b	40b0fc <__fxstatat@plt+0x8fbc>
  40b1f4:	bl	401e80 <abort@plt>
  40b1f8:	sub	sp, sp, #0x80
  40b1fc:	stp	x29, x30, [sp, #16]
  40b200:	add	x29, sp, #0x10
  40b204:	stp	x19, x20, [sp, #32]
  40b208:	mov	w19, w0
  40b20c:	stp	x21, x22, [sp, #48]
  40b210:	stp	x23, x24, [sp, #64]
  40b214:	mov	x23, x1
  40b218:	mov	x24, x2
  40b21c:	stp	x25, x26, [sp, #80]
  40b220:	adrp	x26, 425000 <__fxstatat@plt+0x22ec0>
  40b224:	stp	x27, x28, [sp, #96]
  40b228:	bl	4020e0 <__errno_location@plt>
  40b22c:	mov	x22, x0
  40b230:	ldr	w0, [x0]
  40b234:	str	w0, [sp, #124]
  40b238:	ldr	x21, [x26, #1312]
  40b23c:	tbnz	w19, #31, 40b380 <__fxstatat@plt+0x9240>
  40b240:	add	x20, x26, #0x520
  40b244:	ldr	w0, [x20, #8]
  40b248:	cmp	w19, w0
  40b24c:	b.lt	40b29c <__fxstatat@plt+0x915c>  // b.tstop
  40b250:	mov	w0, #0x7fffffff            	// #2147483647
  40b254:	cmp	w19, w0
  40b258:	b.eq	40b37c <__fxstatat@plt+0x923c>  // b.none
  40b25c:	add	w27, w19, #0x1
  40b260:	add	x0, x20, #0x10
  40b264:	cmp	x21, x0
  40b268:	sbfiz	x1, x27, #4, #32
  40b26c:	b.eq	40b360 <__fxstatat@plt+0x9220>  // b.none
  40b270:	mov	x0, x21
  40b274:	bl	40c558 <__fxstatat@plt+0xa418>
  40b278:	mov	x21, x0
  40b27c:	str	x0, [x26, #1312]
  40b280:	ldr	w0, [x20, #8]
  40b284:	mov	w1, #0x0                   	// #0
  40b288:	sub	w2, w27, w0
  40b28c:	add	x0, x21, w0, sxtw #4
  40b290:	sbfiz	x2, x2, #4, #32
  40b294:	bl	401de0 <memset@plt>
  40b298:	str	w27, [x20, #8]
  40b29c:	sbfiz	x19, x19, #4, #32
  40b2a0:	add	x6, x20, #0x28
  40b2a4:	add	x26, x21, x19
  40b2a8:	mov	x3, x24
  40b2ac:	ldp	x7, x0, [x20, #72]
  40b2b0:	mov	x2, x23
  40b2b4:	ldp	w4, w5, [x20, #32]
  40b2b8:	ldr	x27, [x21, x19]
  40b2bc:	orr	w25, w5, #0x1
  40b2c0:	ldr	x28, [x26, #8]
  40b2c4:	str	x0, [sp]
  40b2c8:	mov	x1, x27
  40b2cc:	mov	w5, w25
  40b2d0:	mov	x0, x28
  40b2d4:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b2d8:	cmp	x27, x0
  40b2dc:	b.hi	40b334 <__fxstatat@plt+0x91f4>  // b.pmore
  40b2e0:	add	x27, x0, #0x1
  40b2e4:	str	x27, [x21, x19]
  40b2e8:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40b2ec:	add	x0, x0, #0x690
  40b2f0:	cmp	x28, x0
  40b2f4:	b.eq	40b300 <__fxstatat@plt+0x91c0>  // b.none
  40b2f8:	mov	x0, x28
  40b2fc:	bl	401f60 <free@plt>
  40b300:	mov	x0, x27
  40b304:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40b308:	ldp	x7, x1, [x20, #72]
  40b30c:	str	x0, [x26, #8]
  40b310:	ldr	w4, [x20, #32]
  40b314:	mov	x28, x0
  40b318:	str	x1, [sp]
  40b31c:	mov	w5, w25
  40b320:	mov	x3, x24
  40b324:	mov	x2, x23
  40b328:	add	x6, x20, #0x28
  40b32c:	mov	x1, x27
  40b330:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b334:	ldr	w0, [sp, #124]
  40b338:	ldp	x29, x30, [sp, #16]
  40b33c:	ldp	x19, x20, [sp, #32]
  40b340:	ldp	x23, x24, [sp, #64]
  40b344:	ldp	x25, x26, [sp, #80]
  40b348:	str	w0, [x22]
  40b34c:	mov	x0, x28
  40b350:	ldp	x21, x22, [sp, #48]
  40b354:	ldp	x27, x28, [sp, #96]
  40b358:	add	sp, sp, #0x80
  40b35c:	ret
  40b360:	mov	x0, #0x0                   	// #0
  40b364:	bl	40c558 <__fxstatat@plt+0xa418>
  40b368:	mov	x21, x0
  40b36c:	str	x0, [x26, #1312]
  40b370:	ldp	x0, x1, [x20, #16]
  40b374:	stp	x0, x1, [x21]
  40b378:	b	40b280 <__fxstatat@plt+0x9140>
  40b37c:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40b380:	bl	401e80 <abort@plt>
  40b384:	nop
  40b388:	sub	sp, sp, #0x70
  40b38c:	stp	x29, x30, [sp, #16]
  40b390:	add	x29, sp, #0x10
  40b394:	stp	x19, x20, [sp, #32]
  40b398:	stp	x21, x22, [sp, #48]
  40b39c:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40b3a0:	add	x19, x21, #0x520
  40b3a4:	stp	x23, x24, [sp, #64]
  40b3a8:	mov	x24, x0
  40b3ac:	stp	x25, x26, [sp, #80]
  40b3b0:	mov	x25, x1
  40b3b4:	str	x27, [sp, #96]
  40b3b8:	bl	4020e0 <__errno_location@plt>
  40b3bc:	mov	x23, x0
  40b3c0:	ldr	w0, [x19, #8]
  40b3c4:	ldr	x20, [x21, #1312]
  40b3c8:	cmp	w0, #0x0
  40b3cc:	ldr	w26, [x23]
  40b3d0:	b.gt	40b414 <__fxstatat@plt+0x92d4>
  40b3d4:	add	x0, x19, #0x10
  40b3d8:	cmp	x20, x0
  40b3dc:	b.eq	40b4c8 <__fxstatat@plt+0x9388>  // b.none
  40b3e0:	mov	x0, x20
  40b3e4:	mov	x1, #0x10                  	// #16
  40b3e8:	bl	40c558 <__fxstatat@plt+0xa418>
  40b3ec:	mov	x20, x0
  40b3f0:	str	x0, [x21, #1312]
  40b3f4:	ldr	w0, [x19, #8]
  40b3f8:	mov	w21, #0x1                   	// #1
  40b3fc:	mov	w1, #0x0                   	// #0
  40b400:	sub	w2, w21, w0
  40b404:	add	x0, x20, w0, sxtw #4
  40b408:	sbfiz	x2, x2, #4, #32
  40b40c:	bl	401de0 <memset@plt>
  40b410:	str	w21, [x19, #8]
  40b414:	ldp	x21, x22, [x20]
  40b418:	add	x6, x19, #0x28
  40b41c:	ldp	x7, x0, [x19, #72]
  40b420:	str	x0, [sp]
  40b424:	ldp	w4, w27, [x19, #32]
  40b428:	mov	x3, x25
  40b42c:	mov	x2, x24
  40b430:	mov	x1, x21
  40b434:	orr	w27, w27, #0x1
  40b438:	mov	x0, x22
  40b43c:	mov	w5, w27
  40b440:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b444:	cmp	x21, x0
  40b448:	b.hi	40b4a0 <__fxstatat@plt+0x9360>  // b.pmore
  40b44c:	add	x21, x0, #0x1
  40b450:	str	x21, [x20]
  40b454:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40b458:	add	x0, x0, #0x690
  40b45c:	cmp	x22, x0
  40b460:	b.eq	40b46c <__fxstatat@plt+0x932c>  // b.none
  40b464:	mov	x0, x22
  40b468:	bl	401f60 <free@plt>
  40b46c:	mov	x0, x21
  40b470:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40b474:	ldp	x7, x1, [x19, #72]
  40b478:	str	x0, [x20, #8]
  40b47c:	ldr	w4, [x19, #32]
  40b480:	mov	x22, x0
  40b484:	str	x1, [sp]
  40b488:	mov	w5, w27
  40b48c:	mov	x3, x25
  40b490:	mov	x2, x24
  40b494:	add	x6, x19, #0x28
  40b498:	mov	x1, x21
  40b49c:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b4a0:	mov	x0, x22
  40b4a4:	ldp	x29, x30, [sp, #16]
  40b4a8:	ldp	x19, x20, [sp, #32]
  40b4ac:	ldp	x21, x22, [sp, #48]
  40b4b0:	ldr	x27, [sp, #96]
  40b4b4:	str	w26, [x23]
  40b4b8:	ldp	x23, x24, [sp, #64]
  40b4bc:	ldp	x25, x26, [sp, #80]
  40b4c0:	add	sp, sp, #0x70
  40b4c4:	ret
  40b4c8:	mov	x1, #0x10                  	// #16
  40b4cc:	mov	x0, #0x0                   	// #0
  40b4d0:	bl	40c558 <__fxstatat@plt+0xa418>
  40b4d4:	mov	x20, x0
  40b4d8:	str	x0, [x21, #1312]
  40b4dc:	ldp	x0, x1, [x19, #16]
  40b4e0:	stp	x0, x1, [x20]
  40b4e4:	b	40b3f4 <__fxstatat@plt+0x92b4>
  40b4e8:	sub	sp, sp, #0x70
  40b4ec:	stp	x29, x30, [sp, #16]
  40b4f0:	add	x29, sp, #0x10
  40b4f4:	stp	x21, x22, [sp, #48]
  40b4f8:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  40b4fc:	stp	x19, x20, [sp, #32]
  40b500:	mov	w19, w0
  40b504:	stp	x23, x24, [sp, #64]
  40b508:	mov	x24, x1
  40b50c:	stp	x25, x26, [sp, #80]
  40b510:	stp	x27, x28, [sp, #96]
  40b514:	bl	4020e0 <__errno_location@plt>
  40b518:	ldr	w25, [x0]
  40b51c:	ldr	x21, [x22, #1312]
  40b520:	tbnz	w19, #31, 40b664 <__fxstatat@plt+0x9524>
  40b524:	add	x20, x22, #0x520
  40b528:	mov	x23, x0
  40b52c:	ldr	w0, [x20, #8]
  40b530:	cmp	w19, w0
  40b534:	b.lt	40b584 <__fxstatat@plt+0x9444>  // b.tstop
  40b538:	mov	w0, #0x7fffffff            	// #2147483647
  40b53c:	cmp	w19, w0
  40b540:	b.eq	40b660 <__fxstatat@plt+0x9520>  // b.none
  40b544:	add	w26, w19, #0x1
  40b548:	add	x0, x20, #0x10
  40b54c:	cmp	x21, x0
  40b550:	sbfiz	x1, x26, #4, #32
  40b554:	b.eq	40b644 <__fxstatat@plt+0x9504>  // b.none
  40b558:	mov	x0, x21
  40b55c:	bl	40c558 <__fxstatat@plt+0xa418>
  40b560:	mov	x21, x0
  40b564:	str	x0, [x22, #1312]
  40b568:	ldr	w0, [x20, #8]
  40b56c:	mov	w1, #0x0                   	// #0
  40b570:	sub	w2, w26, w0
  40b574:	add	x0, x21, w0, sxtw #4
  40b578:	sbfiz	x2, x2, #4, #32
  40b57c:	bl	401de0 <memset@plt>
  40b580:	str	w26, [x20, #8]
  40b584:	sbfiz	x19, x19, #4, #32
  40b588:	add	x6, x20, #0x28
  40b58c:	add	x26, x21, x19
  40b590:	mov	x2, x24
  40b594:	ldp	x7, x0, [x20, #72]
  40b598:	mov	x3, #0xffffffffffffffff    	// #-1
  40b59c:	ldp	w4, w28, [x20, #32]
  40b5a0:	ldr	x22, [x21, x19]
  40b5a4:	orr	w28, w28, #0x1
  40b5a8:	ldr	x27, [x26, #8]
  40b5ac:	str	x0, [sp]
  40b5b0:	mov	x1, x22
  40b5b4:	mov	w5, w28
  40b5b8:	mov	x0, x27
  40b5bc:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b5c0:	cmp	x22, x0
  40b5c4:	b.hi	40b61c <__fxstatat@plt+0x94dc>  // b.pmore
  40b5c8:	add	x22, x0, #0x1
  40b5cc:	str	x22, [x21, x19]
  40b5d0:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40b5d4:	add	x0, x0, #0x690
  40b5d8:	cmp	x27, x0
  40b5dc:	b.eq	40b5e8 <__fxstatat@plt+0x94a8>  // b.none
  40b5e0:	mov	x0, x27
  40b5e4:	bl	401f60 <free@plt>
  40b5e8:	mov	x0, x22
  40b5ec:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40b5f0:	ldp	x7, x1, [x20, #72]
  40b5f4:	str	x0, [x26, #8]
  40b5f8:	ldr	w4, [x20, #32]
  40b5fc:	mov	x27, x0
  40b600:	str	x1, [sp]
  40b604:	mov	w5, w28
  40b608:	mov	x2, x24
  40b60c:	add	x6, x20, #0x28
  40b610:	mov	x1, x22
  40b614:	mov	x3, #0xffffffffffffffff    	// #-1
  40b618:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b61c:	mov	x0, x27
  40b620:	ldp	x29, x30, [sp, #16]
  40b624:	ldp	x19, x20, [sp, #32]
  40b628:	ldp	x21, x22, [sp, #48]
  40b62c:	ldp	x27, x28, [sp, #96]
  40b630:	str	w25, [x23]
  40b634:	ldp	x23, x24, [sp, #64]
  40b638:	ldp	x25, x26, [sp, #80]
  40b63c:	add	sp, sp, #0x70
  40b640:	ret
  40b644:	mov	x0, #0x0                   	// #0
  40b648:	bl	40c558 <__fxstatat@plt+0xa418>
  40b64c:	mov	x21, x0
  40b650:	str	x0, [x22, #1312]
  40b654:	ldp	x0, x1, [x20, #16]
  40b658:	stp	x0, x1, [x21]
  40b65c:	b	40b568 <__fxstatat@plt+0x9428>
  40b660:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40b664:	bl	401e80 <abort@plt>
  40b668:	sub	sp, sp, #0x60
  40b66c:	stp	x29, x30, [sp, #16]
  40b670:	add	x29, sp, #0x10
  40b674:	stp	x19, x20, [sp, #32]
  40b678:	stp	x21, x22, [sp, #48]
  40b67c:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40b680:	add	x19, x21, #0x520
  40b684:	stp	x23, x24, [sp, #64]
  40b688:	mov	x24, x0
  40b68c:	stp	x25, x26, [sp, #80]
  40b690:	bl	4020e0 <__errno_location@plt>
  40b694:	mov	x23, x0
  40b698:	ldr	w0, [x19, #8]
  40b69c:	ldr	x20, [x21, #1312]
  40b6a0:	cmp	w0, #0x0
  40b6a4:	ldr	w25, [x23]
  40b6a8:	b.gt	40b6ec <__fxstatat@plt+0x95ac>
  40b6ac:	add	x0, x19, #0x10
  40b6b0:	cmp	x20, x0
  40b6b4:	b.eq	40b79c <__fxstatat@plt+0x965c>  // b.none
  40b6b8:	mov	x0, x20
  40b6bc:	mov	x1, #0x10                  	// #16
  40b6c0:	bl	40c558 <__fxstatat@plt+0xa418>
  40b6c4:	mov	x20, x0
  40b6c8:	str	x0, [x21, #1312]
  40b6cc:	ldr	w0, [x19, #8]
  40b6d0:	mov	w21, #0x1                   	// #1
  40b6d4:	mov	w1, #0x0                   	// #0
  40b6d8:	sub	w2, w21, w0
  40b6dc:	add	x0, x20, w0, sxtw #4
  40b6e0:	sbfiz	x2, x2, #4, #32
  40b6e4:	bl	401de0 <memset@plt>
  40b6e8:	str	w21, [x19, #8]
  40b6ec:	ldp	x21, x22, [x20]
  40b6f0:	add	x6, x19, #0x28
  40b6f4:	ldp	x7, x0, [x19, #72]
  40b6f8:	str	x0, [sp]
  40b6fc:	ldp	w4, w26, [x19, #32]
  40b700:	mov	x2, x24
  40b704:	mov	x1, x21
  40b708:	mov	x0, x22
  40b70c:	orr	w26, w26, #0x1
  40b710:	mov	x3, #0xffffffffffffffff    	// #-1
  40b714:	mov	w5, w26
  40b718:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b71c:	cmp	x21, x0
  40b720:	b.hi	40b778 <__fxstatat@plt+0x9638>  // b.pmore
  40b724:	add	x21, x0, #0x1
  40b728:	str	x21, [x20]
  40b72c:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40b730:	add	x0, x0, #0x690
  40b734:	cmp	x22, x0
  40b738:	b.eq	40b744 <__fxstatat@plt+0x9604>  // b.none
  40b73c:	mov	x0, x22
  40b740:	bl	401f60 <free@plt>
  40b744:	mov	x0, x21
  40b748:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40b74c:	ldp	x7, x1, [x19, #72]
  40b750:	str	x0, [x20, #8]
  40b754:	ldr	w4, [x19, #32]
  40b758:	mov	x22, x0
  40b75c:	str	x1, [sp]
  40b760:	mov	w5, w26
  40b764:	mov	x2, x24
  40b768:	add	x6, x19, #0x28
  40b76c:	mov	x1, x21
  40b770:	mov	x3, #0xffffffffffffffff    	// #-1
  40b774:	bl	4085f0 <__fxstatat@plt+0x64b0>
  40b778:	mov	x0, x22
  40b77c:	ldp	x29, x30, [sp, #16]
  40b780:	ldp	x19, x20, [sp, #32]
  40b784:	ldp	x21, x22, [sp, #48]
  40b788:	str	w25, [x23]
  40b78c:	ldp	x23, x24, [sp, #64]
  40b790:	ldp	x25, x26, [sp, #80]
  40b794:	add	sp, sp, #0x60
  40b798:	ret
  40b79c:	mov	x1, #0x10                  	// #16
  40b7a0:	mov	x0, #0x0                   	// #0
  40b7a4:	bl	40c558 <__fxstatat@plt+0xa418>
  40b7a8:	mov	x20, x0
  40b7ac:	str	x0, [x21, #1312]
  40b7b0:	ldp	x0, x1, [x19, #16]
  40b7b4:	stp	x0, x1, [x20]
  40b7b8:	b	40b6cc <__fxstatat@plt+0x958c>
  40b7bc:	nop
  40b7c0:	stp	x29, x30, [sp, #-320]!
  40b7c4:	mov	x29, sp
  40b7c8:	stp	x19, x20, [sp, #16]
  40b7cc:	stp	x21, x22, [sp, #32]
  40b7d0:	mov	x22, x1
  40b7d4:	str	x23, [sp, #48]
  40b7d8:	mov	x23, x0
  40b7dc:	bl	405718 <__fxstatat@plt+0x35d8>
  40b7e0:	mov	x19, x0
  40b7e4:	mov	x0, x22
  40b7e8:	bl	405718 <__fxstatat@plt+0x35d8>
  40b7ec:	mov	x20, x0
  40b7f0:	mov	x0, x19
  40b7f4:	bl	405770 <__fxstatat@plt+0x3630>
  40b7f8:	mov	x21, x0
  40b7fc:	mov	x0, x20
  40b800:	bl	405770 <__fxstatat@plt+0x3630>
  40b804:	cmp	x21, x0
  40b808:	b.eq	40b828 <__fxstatat@plt+0x96e8>  // b.none
  40b80c:	mov	w19, #0x0                   	// #0
  40b810:	mov	w0, w19
  40b814:	ldp	x19, x20, [sp, #16]
  40b818:	ldp	x21, x22, [sp, #32]
  40b81c:	ldr	x23, [sp, #48]
  40b820:	ldp	x29, x30, [sp], #320
  40b824:	ret
  40b828:	mov	x2, x21
  40b82c:	mov	x1, x20
  40b830:	mov	x0, x19
  40b834:	bl	401ed0 <memcmp@plt>
  40b838:	cbnz	w0, 40b80c <__fxstatat@plt+0x96cc>
  40b83c:	mov	x0, x23
  40b840:	bl	4055e8 <__fxstatat@plt+0x34a8>
  40b844:	add	x3, sp, #0x40
  40b848:	mov	x19, x0
  40b84c:	mov	x2, x0
  40b850:	mov	w4, #0x100                 	// #256
  40b854:	mov	w1, #0xffffff9c            	// #-100
  40b858:	mov	w0, #0x0                   	// #0
  40b85c:	bl	402140 <__fxstatat@plt>
  40b860:	cbnz	w0, 40b8fc <__fxstatat@plt+0x97bc>
  40b864:	mov	x0, x19
  40b868:	bl	401f60 <free@plt>
  40b86c:	mov	x0, x22
  40b870:	bl	4055e8 <__fxstatat@plt+0x34a8>
  40b874:	add	x3, sp, #0xc0
  40b878:	mov	x20, x0
  40b87c:	mov	x2, x0
  40b880:	mov	w4, #0x100                 	// #256
  40b884:	mov	w1, #0xffffff9c            	// #-100
  40b888:	mov	w0, #0x0                   	// #0
  40b88c:	bl	402140 <__fxstatat@plt>
  40b890:	cbnz	w0, 40b8d8 <__fxstatat@plt+0x9798>
  40b894:	ldr	x1, [sp, #72]
  40b898:	mov	w19, #0x0                   	// #0
  40b89c:	ldr	x0, [sp, #200]
  40b8a0:	cmp	x1, x0
  40b8a4:	b.ne	40b8b8 <__fxstatat@plt+0x9778>  // b.any
  40b8a8:	ldr	x1, [sp, #64]
  40b8ac:	ldr	x0, [sp, #192]
  40b8b0:	cmp	x1, x0
  40b8b4:	cset	w19, eq  // eq = none
  40b8b8:	mov	x0, x20
  40b8bc:	bl	401f60 <free@plt>
  40b8c0:	mov	w0, w19
  40b8c4:	ldp	x19, x20, [sp, #16]
  40b8c8:	ldp	x21, x22, [sp, #32]
  40b8cc:	ldr	x23, [sp, #48]
  40b8d0:	ldp	x29, x30, [sp], #320
  40b8d4:	ret
  40b8d8:	bl	4020e0 <__errno_location@plt>
  40b8dc:	mov	x1, x0
  40b8e0:	mov	x3, x20
  40b8e4:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40b8e8:	mov	w0, #0x1                   	// #1
  40b8ec:	add	x2, x2, #0xc78
  40b8f0:	ldr	w1, [x1]
  40b8f4:	bl	401c70 <error@plt>
  40b8f8:	b	40b894 <__fxstatat@plt+0x9754>
  40b8fc:	bl	4020e0 <__errno_location@plt>
  40b900:	mov	x1, x0
  40b904:	mov	x3, x19
  40b908:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40b90c:	mov	w0, #0x1                   	// #1
  40b910:	add	x2, x2, #0xc78
  40b914:	ldr	w1, [x1]
  40b918:	bl	401c70 <error@plt>
  40b91c:	b	40b864 <__fxstatat@plt+0x9724>
  40b920:	stp	x29, x30, [sp, #-336]!
  40b924:	mov	x29, sp
  40b928:	stp	x19, x20, [sp, #16]
  40b92c:	stp	x21, x22, [sp, #32]
  40b930:	mov	x22, x3
  40b934:	stp	x23, x24, [sp, #48]
  40b938:	mov	x23, x1
  40b93c:	mov	w24, w2
  40b940:	str	x25, [sp, #64]
  40b944:	mov	w25, w0
  40b948:	mov	x0, x1
  40b94c:	bl	405718 <__fxstatat@plt+0x35d8>
  40b950:	mov	x19, x0
  40b954:	mov	x0, x22
  40b958:	bl	405718 <__fxstatat@plt+0x35d8>
  40b95c:	mov	x20, x0
  40b960:	mov	x0, x19
  40b964:	bl	405770 <__fxstatat@plt+0x3630>
  40b968:	mov	x21, x0
  40b96c:	mov	x0, x20
  40b970:	bl	405770 <__fxstatat@plt+0x3630>
  40b974:	cmp	x21, x0
  40b978:	b.eq	40b99c <__fxstatat@plt+0x985c>  // b.none
  40b97c:	mov	w19, #0x0                   	// #0
  40b980:	mov	w0, w19
  40b984:	ldp	x19, x20, [sp, #16]
  40b988:	ldp	x21, x22, [sp, #32]
  40b98c:	ldp	x23, x24, [sp, #48]
  40b990:	ldr	x25, [sp, #64]
  40b994:	ldp	x29, x30, [sp], #336
  40b998:	ret
  40b99c:	mov	x2, x21
  40b9a0:	mov	x1, x20
  40b9a4:	mov	x0, x19
  40b9a8:	bl	401ed0 <memcmp@plt>
  40b9ac:	cbnz	w0, 40b97c <__fxstatat@plt+0x983c>
  40b9b0:	mov	x0, x23
  40b9b4:	bl	4055e8 <__fxstatat@plt+0x34a8>
  40b9b8:	mov	w1, w25
  40b9bc:	mov	x19, x0
  40b9c0:	mov	x2, x0
  40b9c4:	add	x3, sp, #0x50
  40b9c8:	mov	w4, #0x100                 	// #256
  40b9cc:	mov	w0, #0x0                   	// #0
  40b9d0:	bl	402140 <__fxstatat@plt>
  40b9d4:	cbnz	w0, 40ba74 <__fxstatat@plt+0x9934>
  40b9d8:	mov	x0, x19
  40b9dc:	bl	401f60 <free@plt>
  40b9e0:	mov	x0, x22
  40b9e4:	bl	4055e8 <__fxstatat@plt+0x34a8>
  40b9e8:	mov	w1, w24
  40b9ec:	mov	x20, x0
  40b9f0:	mov	x2, x0
  40b9f4:	add	x3, sp, #0xd0
  40b9f8:	mov	w4, #0x100                 	// #256
  40b9fc:	mov	w0, #0x0                   	// #0
  40ba00:	bl	402140 <__fxstatat@plt>
  40ba04:	cbnz	w0, 40ba50 <__fxstatat@plt+0x9910>
  40ba08:	ldr	x1, [sp, #88]
  40ba0c:	mov	w19, #0x0                   	// #0
  40ba10:	ldr	x0, [sp, #216]
  40ba14:	cmp	x1, x0
  40ba18:	b.ne	40ba2c <__fxstatat@plt+0x98ec>  // b.any
  40ba1c:	ldr	x1, [sp, #80]
  40ba20:	ldr	x0, [sp, #208]
  40ba24:	cmp	x1, x0
  40ba28:	cset	w19, eq  // eq = none
  40ba2c:	mov	x0, x20
  40ba30:	bl	401f60 <free@plt>
  40ba34:	mov	w0, w19
  40ba38:	ldp	x19, x20, [sp, #16]
  40ba3c:	ldp	x21, x22, [sp, #32]
  40ba40:	ldp	x23, x24, [sp, #48]
  40ba44:	ldr	x25, [sp, #64]
  40ba48:	ldp	x29, x30, [sp], #336
  40ba4c:	ret
  40ba50:	bl	4020e0 <__errno_location@plt>
  40ba54:	mov	x1, x0
  40ba58:	mov	x3, x20
  40ba5c:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40ba60:	mov	w0, #0x1                   	// #1
  40ba64:	add	x2, x2, #0xc78
  40ba68:	ldr	w1, [x1]
  40ba6c:	bl	401c70 <error@plt>
  40ba70:	b	40ba08 <__fxstatat@plt+0x98c8>
  40ba74:	bl	4020e0 <__errno_location@plt>
  40ba78:	mov	x1, x0
  40ba7c:	mov	x3, x19
  40ba80:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40ba84:	mov	w0, #0x1                   	// #1
  40ba88:	add	x2, x2, #0xc78
  40ba8c:	ldr	w1, [x1]
  40ba90:	bl	401c70 <error@plt>
  40ba94:	b	40b9d8 <__fxstatat@plt+0x9898>
  40ba98:	stp	x29, x30, [sp, #-32]!
  40ba9c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40baa0:	mov	x29, sp
  40baa4:	str	x19, [sp, #16]
  40baa8:	mov	x19, x0
  40baac:	add	x0, x1, #0x48
  40bab0:	mov	w1, #0x80000               	// #524288
  40bab4:	str	xzr, [x19, #8]
  40bab8:	bl	40e068 <__fxstatat@plt+0xbf28>
  40babc:	str	w0, [x19]
  40bac0:	tbnz	w0, #31, 40bad4 <__fxstatat@plt+0x9994>
  40bac4:	mov	w0, #0x0                   	// #0
  40bac8:	ldr	x19, [sp, #16]
  40bacc:	ldp	x29, x30, [sp], #32
  40bad0:	ret
  40bad4:	mov	x1, #0x0                   	// #0
  40bad8:	mov	x0, #0x0                   	// #0
  40badc:	bl	401c20 <getcwd@plt>
  40bae0:	str	x0, [x19, #8]
  40bae4:	cmp	x0, #0x0
  40bae8:	csetm	w0, eq  // eq = none
  40baec:	ldr	x19, [sp, #16]
  40baf0:	ldp	x29, x30, [sp], #32
  40baf4:	ret
  40baf8:	mov	x1, x0
  40bafc:	ldr	w0, [x0]
  40bb00:	tbnz	w0, #31, 40bb08 <__fxstatat@plt+0x99c8>
  40bb04:	b	401c80 <fchdir@plt>
  40bb08:	ldr	x0, [x1, #8]
  40bb0c:	b	40cd00 <__fxstatat@plt+0xabc0>
  40bb10:	stp	x29, x30, [sp, #-32]!
  40bb14:	mov	x29, sp
  40bb18:	str	x19, [sp, #16]
  40bb1c:	mov	x19, x0
  40bb20:	ldr	w0, [x0]
  40bb24:	tbnz	w0, #31, 40bb2c <__fxstatat@plt+0x99ec>
  40bb28:	bl	401e50 <close@plt>
  40bb2c:	ldr	x0, [x19, #8]
  40bb30:	ldr	x19, [sp, #16]
  40bb34:	ldp	x29, x30, [sp], #32
  40bb38:	b	401f60 <free@plt>
  40bb3c:	nop
  40bb40:	sub	sp, sp, #0x50
  40bb44:	stp	x29, x30, [sp, #32]
  40bb48:	add	x29, sp, #0x20
  40bb4c:	stp	x19, x20, [sp, #48]
  40bb50:	mov	x19, x5
  40bb54:	mov	x20, x4
  40bb58:	str	x21, [sp, #64]
  40bb5c:	mov	x5, x3
  40bb60:	mov	x21, x0
  40bb64:	cbz	x1, 40bd40 <__fxstatat@plt+0x9c00>
  40bb68:	mov	x4, x2
  40bb6c:	mov	x3, x1
  40bb70:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40bb74:	mov	w1, #0x1                   	// #1
  40bb78:	add	x2, x2, #0x688
  40bb7c:	bl	401f10 <__fprintf_chk@plt>
  40bb80:	mov	w2, #0x5                   	// #5
  40bb84:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bb88:	mov	x0, #0x0                   	// #0
  40bb8c:	add	x1, x1, #0x6a0
  40bb90:	bl	402060 <dcgettext@plt>
  40bb94:	mov	x3, x0
  40bb98:	mov	w4, #0x7e3                 	// #2019
  40bb9c:	mov	w1, #0x1                   	// #1
  40bba0:	mov	x0, x21
  40bba4:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40bba8:	add	x2, x2, #0x9a0
  40bbac:	bl	401f10 <__fprintf_chk@plt>
  40bbb0:	mov	w2, #0x5                   	// #5
  40bbb4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bbb8:	mov	x0, #0x0                   	// #0
  40bbbc:	add	x1, x1, #0x6a8
  40bbc0:	bl	402060 <dcgettext@plt>
  40bbc4:	mov	x1, x21
  40bbc8:	bl	402080 <fputs_unlocked@plt>
  40bbcc:	cmp	x19, #0x5
  40bbd0:	b.eq	40bd5c <__fxstatat@plt+0x9c1c>  // b.none
  40bbd4:	b.hi	40bc28 <__fxstatat@plt+0x9ae8>  // b.pmore
  40bbd8:	cmp	x19, #0x2
  40bbdc:	b.eq	40bd9c <__fxstatat@plt+0x9c5c>  // b.none
  40bbe0:	b.ls	40bc9c <__fxstatat@plt+0x9b5c>  // b.plast
  40bbe4:	cmp	x19, #0x3
  40bbe8:	b.eq	40be1c <__fxstatat@plt+0x9cdc>  // b.none
  40bbec:	mov	w2, #0x5                   	// #5
  40bbf0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bbf4:	mov	x0, #0x0                   	// #0
  40bbf8:	add	x1, x1, #0x7c0
  40bbfc:	bl	402060 <dcgettext@plt>
  40bc00:	mov	x2, x0
  40bc04:	ldp	x3, x4, [x20]
  40bc08:	mov	x0, x21
  40bc0c:	ldp	x5, x6, [x20, #16]
  40bc10:	mov	w1, #0x1                   	// #1
  40bc14:	ldp	x29, x30, [sp, #32]
  40bc18:	ldp	x19, x20, [sp, #48]
  40bc1c:	ldr	x21, [sp, #64]
  40bc20:	add	sp, sp, #0x50
  40bc24:	b	401f10 <__fprintf_chk@plt>
  40bc28:	cmp	x19, #0x8
  40bc2c:	b.eq	40be58 <__fxstatat@plt+0x9d18>  // b.none
  40bc30:	b.ls	40bce0 <__fxstatat@plt+0x9ba0>  // b.plast
  40bc34:	cmp	x19, #0x9
  40bc38:	b.ne	40be0c <__fxstatat@plt+0x9ccc>  // b.any
  40bc3c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bc40:	add	x1, x1, #0x890
  40bc44:	mov	w2, #0x5                   	// #5
  40bc48:	mov	x0, #0x0                   	// #0
  40bc4c:	bl	402060 <dcgettext@plt>
  40bc50:	ldp	x7, x8, [x20, #32]
  40bc54:	mov	x2, x0
  40bc58:	ldp	x3, x4, [x20]
  40bc5c:	mov	x0, x21
  40bc60:	ldp	x5, x6, [x20, #16]
  40bc64:	str	x8, [sp]
  40bc68:	mov	w1, #0x1                   	// #1
  40bc6c:	ldr	x8, [x20, #48]
  40bc70:	str	x8, [sp, #8]
  40bc74:	ldr	x8, [x20, #56]
  40bc78:	str	x8, [sp, #16]
  40bc7c:	ldr	x8, [x20, #64]
  40bc80:	str	x8, [sp, #24]
  40bc84:	bl	401f10 <__fprintf_chk@plt>
  40bc88:	ldp	x29, x30, [sp, #32]
  40bc8c:	ldp	x19, x20, [sp, #48]
  40bc90:	ldr	x21, [sp, #64]
  40bc94:	add	sp, sp, #0x50
  40bc98:	ret
  40bc9c:	cbz	x19, 40bd2c <__fxstatat@plt+0x9bec>
  40bca0:	cmp	x19, #0x1
  40bca4:	b.ne	40be0c <__fxstatat@plt+0x9ccc>  // b.any
  40bca8:	mov	w2, #0x5                   	// #5
  40bcac:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bcb0:	mov	x0, #0x0                   	// #0
  40bcb4:	add	x1, x1, #0x778
  40bcb8:	bl	402060 <dcgettext@plt>
  40bcbc:	mov	x2, x0
  40bcc0:	mov	w1, w19
  40bcc4:	mov	x0, x21
  40bcc8:	ldr	x3, [x20]
  40bccc:	ldp	x29, x30, [sp, #32]
  40bcd0:	ldp	x19, x20, [sp, #48]
  40bcd4:	ldr	x21, [sp, #64]
  40bcd8:	add	sp, sp, #0x50
  40bcdc:	b	401f10 <__fprintf_chk@plt>
  40bce0:	cmp	x19, #0x6
  40bce4:	b.eq	40bdd4 <__fxstatat@plt+0x9c94>  // b.none
  40bce8:	cmp	x19, #0x7
  40bcec:	b.ne	40be0c <__fxstatat@plt+0x9ccc>  // b.any
  40bcf0:	mov	w2, #0x5                   	// #5
  40bcf4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bcf8:	mov	x0, #0x0                   	// #0
  40bcfc:	add	x1, x1, #0x830
  40bd00:	bl	402060 <dcgettext@plt>
  40bd04:	mov	x2, x0
  40bd08:	ldp	x7, x8, [x20, #32]
  40bd0c:	mov	x0, x21
  40bd10:	ldp	x3, x4, [x20]
  40bd14:	mov	w1, #0x1                   	// #1
  40bd18:	ldp	x5, x6, [x20, #16]
  40bd1c:	str	x8, [sp]
  40bd20:	ldr	x8, [x20, #48]
  40bd24:	str	x8, [sp, #8]
  40bd28:	bl	401f10 <__fprintf_chk@plt>
  40bd2c:	ldp	x29, x30, [sp, #32]
  40bd30:	ldp	x19, x20, [sp, #48]
  40bd34:	ldr	x21, [sp, #64]
  40bd38:	add	sp, sp, #0x50
  40bd3c:	ret
  40bd40:	mov	x4, x3
  40bd44:	mov	w1, #0x1                   	// #1
  40bd48:	mov	x3, x2
  40bd4c:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40bd50:	add	x2, x2, #0x698
  40bd54:	bl	401f10 <__fprintf_chk@plt>
  40bd58:	b	40bb80 <__fxstatat@plt+0x9a40>
  40bd5c:	mov	w2, w19
  40bd60:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bd64:	mov	x0, #0x0                   	// #0
  40bd68:	add	x1, x1, #0x7e0
  40bd6c:	bl	402060 <dcgettext@plt>
  40bd70:	mov	x2, x0
  40bd74:	ldp	x3, x4, [x20]
  40bd78:	mov	x0, x21
  40bd7c:	ldp	x5, x6, [x20, #16]
  40bd80:	mov	w1, #0x1                   	// #1
  40bd84:	ldp	x29, x30, [sp, #32]
  40bd88:	ldr	x7, [x20, #32]
  40bd8c:	ldp	x19, x20, [sp, #48]
  40bd90:	ldr	x21, [sp, #64]
  40bd94:	add	sp, sp, #0x50
  40bd98:	b	401f10 <__fprintf_chk@plt>
  40bd9c:	mov	w2, #0x5                   	// #5
  40bda0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bda4:	mov	x0, #0x0                   	// #0
  40bda8:	add	x1, x1, #0x788
  40bdac:	bl	402060 <dcgettext@plt>
  40bdb0:	mov	x2, x0
  40bdb4:	ldp	x3, x4, [x20]
  40bdb8:	mov	x0, x21
  40bdbc:	ldp	x29, x30, [sp, #32]
  40bdc0:	mov	w1, #0x1                   	// #1
  40bdc4:	ldp	x19, x20, [sp, #48]
  40bdc8:	ldr	x21, [sp, #64]
  40bdcc:	add	sp, sp, #0x50
  40bdd0:	b	401f10 <__fprintf_chk@plt>
  40bdd4:	mov	w2, #0x5                   	// #5
  40bdd8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40bddc:	mov	x0, #0x0                   	// #0
  40bde0:	add	x1, x1, #0x808
  40bde4:	bl	402060 <dcgettext@plt>
  40bde8:	mov	x2, x0
  40bdec:	ldp	x3, x4, [x20]
  40bdf0:	mov	x0, x21
  40bdf4:	ldp	x5, x6, [x20, #16]
  40bdf8:	mov	w1, #0x1                   	// #1
  40bdfc:	ldp	x7, x8, [x20, #32]
  40be00:	str	x8, [sp]
  40be04:	bl	401f10 <__fprintf_chk@plt>
  40be08:	b	40bd2c <__fxstatat@plt+0x9bec>
  40be0c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40be10:	mov	w2, #0x5                   	// #5
  40be14:	add	x1, x1, #0x8c8
  40be18:	b	40bc48 <__fxstatat@plt+0x9b08>
  40be1c:	mov	w2, #0x5                   	// #5
  40be20:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40be24:	mov	x0, #0x0                   	// #0
  40be28:	add	x1, x1, #0x7a0
  40be2c:	bl	402060 <dcgettext@plt>
  40be30:	mov	x2, x0
  40be34:	ldp	x3, x4, [x20]
  40be38:	mov	x0, x21
  40be3c:	ldr	x5, [x20, #16]
  40be40:	mov	w1, #0x1                   	// #1
  40be44:	ldp	x29, x30, [sp, #32]
  40be48:	ldp	x19, x20, [sp, #48]
  40be4c:	ldr	x21, [sp, #64]
  40be50:	add	sp, sp, #0x50
  40be54:	b	401f10 <__fprintf_chk@plt>
  40be58:	mov	w2, #0x5                   	// #5
  40be5c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40be60:	mov	x0, #0x0                   	// #0
  40be64:	add	x1, x1, #0x860
  40be68:	bl	402060 <dcgettext@plt>
  40be6c:	mov	x2, x0
  40be70:	ldp	x7, x8, [x20, #32]
  40be74:	mov	x0, x21
  40be78:	ldp	x3, x4, [x20]
  40be7c:	mov	w1, #0x1                   	// #1
  40be80:	ldp	x5, x6, [x20, #16]
  40be84:	str	x8, [sp]
  40be88:	ldr	x8, [x20, #48]
  40be8c:	str	x8, [sp, #8]
  40be90:	ldr	x8, [x20, #56]
  40be94:	str	x8, [sp, #16]
  40be98:	bl	401f10 <__fprintf_chk@plt>
  40be9c:	b	40bd2c <__fxstatat@plt+0x9bec>
  40bea0:	ldr	x5, [x4]
  40bea4:	cbz	x5, 40bec0 <__fxstatat@plt+0x9d80>
  40bea8:	mov	x5, #0x0                   	// #0
  40beac:	nop
  40beb0:	add	x5, x5, #0x1
  40beb4:	ldr	x6, [x4, x5, lsl #3]
  40beb8:	cbnz	x6, 40beb0 <__fxstatat@plt+0x9d70>
  40bebc:	b	40bb40 <__fxstatat@plt+0x9a00>
  40bec0:	mov	x5, #0x0                   	// #0
  40bec4:	b	40bb40 <__fxstatat@plt+0x9a00>
  40bec8:	stp	x29, x30, [sp, #-96]!
  40becc:	mov	x29, sp
  40bed0:	ldp	x6, x8, [x4]
  40bed4:	ldr	w7, [x4, #24]
  40bed8:	add	x5, x6, #0xf
  40bedc:	and	x5, x5, #0xfffffffffffffff8
  40bee0:	tbnz	w7, #31, 40bfc8 <__fxstatat@plt+0x9e88>
  40bee4:	ldr	x4, [x6]
  40bee8:	str	x4, [sp, #16]
  40beec:	cbz	x4, 40c018 <__fxstatat@plt+0x9ed8>
  40bef0:	add	x4, x5, #0xf
  40bef4:	ldr	x5, [x5]
  40bef8:	str	x5, [sp, #24]
  40befc:	and	x4, x4, #0xfffffffffffffff8
  40bf00:	cbz	x5, 40c004 <__fxstatat@plt+0x9ec4>
  40bf04:	add	x5, x4, #0xf
  40bf08:	and	x5, x5, #0xfffffffffffffff8
  40bf0c:	ldr	x4, [x4]
  40bf10:	str	x4, [sp, #32]
  40bf14:	cbz	x4, 40bfb4 <__fxstatat@plt+0x9e74>
  40bf18:	add	x6, x5, #0xf
  40bf1c:	and	x6, x6, #0xfffffffffffffff8
  40bf20:	ldr	x4, [x5]
  40bf24:	str	x4, [sp, #40]
  40bf28:	cbz	x4, 40c02c <__fxstatat@plt+0x9eec>
  40bf2c:	ldr	x5, [x6]
  40bf30:	str	x5, [sp, #48]
  40bf34:	add	x4, x6, #0xf
  40bf38:	and	x4, x4, #0xfffffffffffffff8
  40bf3c:	cbz	x5, 40c040 <__fxstatat@plt+0x9f00>
  40bf40:	add	x6, x4, #0xf
  40bf44:	and	x6, x6, #0xfffffffffffffff8
  40bf48:	ldr	x4, [x4]
  40bf4c:	str	x4, [sp, #56]
  40bf50:	cbz	x4, 40c048 <__fxstatat@plt+0x9f08>
  40bf54:	ldr	x5, [x6]
  40bf58:	str	x5, [sp, #64]
  40bf5c:	add	x4, x6, #0xf
  40bf60:	and	x4, x4, #0xfffffffffffffff8
  40bf64:	cbz	x5, 40c050 <__fxstatat@plt+0x9f10>
  40bf68:	add	x5, x4, #0xf
  40bf6c:	and	x5, x5, #0xfffffffffffffff8
  40bf70:	ldr	x4, [x4]
  40bf74:	str	x4, [sp, #72]
  40bf78:	cbz	x4, 40c058 <__fxstatat@plt+0x9f18>
  40bf7c:	add	x6, x5, #0xf
  40bf80:	and	x6, x6, #0xfffffffffffffff8
  40bf84:	ldr	x4, [x5]
  40bf88:	str	x4, [sp, #80]
  40bf8c:	cbz	x4, 40c060 <__fxstatat@plt+0x9f20>
  40bf90:	ldr	x4, [x6]
  40bf94:	str	x4, [sp, #88]
  40bf98:	cmp	x4, #0x0
  40bf9c:	cset	x5, ne  // ne = any
  40bfa0:	add	x5, x5, #0x9
  40bfa4:	add	x4, sp, #0x10
  40bfa8:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40bfac:	ldp	x29, x30, [sp], #96
  40bfb0:	ret
  40bfb4:	add	x4, sp, #0x10
  40bfb8:	mov	x5, #0x2                   	// #2
  40bfbc:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40bfc0:	ldp	x29, x30, [sp], #96
  40bfc4:	ret
  40bfc8:	add	w4, w7, #0x8
  40bfcc:	cmp	w4, #0x0
  40bfd0:	b.gt	40bee4 <__fxstatat@plt+0x9da4>
  40bfd4:	ldr	x9, [x8, w7, sxtw]
  40bfd8:	str	x9, [sp, #16]
  40bfdc:	cbz	x9, 40c018 <__fxstatat@plt+0x9ed8>
  40bfe0:	cbz	w4, 40c190 <__fxstatat@plt+0xa050>
  40bfe4:	add	w9, w7, #0x10
  40bfe8:	cmp	w9, #0x0
  40bfec:	b.le	40c068 <__fxstatat@plt+0x9f28>
  40bff0:	mov	x4, x5
  40bff4:	mov	x5, x6
  40bff8:	ldr	x5, [x5]
  40bffc:	str	x5, [sp, #24]
  40c000:	cbnz	x5, 40bf04 <__fxstatat@plt+0x9dc4>
  40c004:	add	x4, sp, #0x10
  40c008:	mov	x5, #0x1                   	// #1
  40c00c:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c010:	ldp	x29, x30, [sp], #96
  40c014:	ret
  40c018:	add	x4, sp, #0x10
  40c01c:	mov	x5, #0x0                   	// #0
  40c020:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c024:	ldp	x29, x30, [sp], #96
  40c028:	ret
  40c02c:	add	x4, sp, #0x10
  40c030:	mov	x5, #0x3                   	// #3
  40c034:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c038:	ldp	x29, x30, [sp], #96
  40c03c:	ret
  40c040:	mov	x5, #0x4                   	// #4
  40c044:	b	40bfa4 <__fxstatat@plt+0x9e64>
  40c048:	mov	x5, #0x5                   	// #5
  40c04c:	b	40bfa4 <__fxstatat@plt+0x9e64>
  40c050:	mov	x5, #0x6                   	// #6
  40c054:	b	40bfa4 <__fxstatat@plt+0x9e64>
  40c058:	mov	x5, #0x7                   	// #7
  40c05c:	b	40bfa4 <__fxstatat@plt+0x9e64>
  40c060:	mov	x5, #0x8                   	// #8
  40c064:	b	40bfa4 <__fxstatat@plt+0x9e64>
  40c068:	ldr	x4, [x8, w4, sxtw]
  40c06c:	str	x4, [sp, #24]
  40c070:	cbz	x4, 40c004 <__fxstatat@plt+0x9ec4>
  40c074:	cbz	w9, 40c1b8 <__fxstatat@plt+0xa078>
  40c078:	add	w10, w7, #0x18
  40c07c:	mov	x4, x6
  40c080:	cmp	w10, #0x0
  40c084:	b.gt	40bf0c <__fxstatat@plt+0x9dcc>
  40c088:	ldr	x4, [x8, w9, sxtw]
  40c08c:	str	x4, [sp, #32]
  40c090:	cbz	x4, 40bfb4 <__fxstatat@plt+0x9e74>
  40c094:	cbz	w10, 40c1b0 <__fxstatat@plt+0xa070>
  40c098:	add	w4, w7, #0x20
  40c09c:	cmp	w4, #0x0
  40c0a0:	b.le	40c0b4 <__fxstatat@plt+0x9f74>
  40c0a4:	add	x4, x6, #0xf
  40c0a8:	mov	x5, x6
  40c0ac:	and	x6, x4, #0xfffffffffffffff8
  40c0b0:	b	40bf20 <__fxstatat@plt+0x9de0>
  40c0b4:	ldr	x5, [x8, w10, sxtw]
  40c0b8:	str	x5, [sp, #40]
  40c0bc:	cbz	x5, 40c02c <__fxstatat@plt+0x9eec>
  40c0c0:	cbz	w4, 40bf2c <__fxstatat@plt+0x9dec>
  40c0c4:	add	w5, w7, #0x28
  40c0c8:	cmp	w5, #0x0
  40c0cc:	b.gt	40bf2c <__fxstatat@plt+0x9dec>
  40c0d0:	ldr	x4, [x8, w4, sxtw]
  40c0d4:	str	x4, [sp, #48]
  40c0d8:	cbz	x4, 40c040 <__fxstatat@plt+0x9f00>
  40c0dc:	cbz	w5, 40c1a8 <__fxstatat@plt+0xa068>
  40c0e0:	add	w4, w7, #0x30
  40c0e4:	cmp	w4, #0x0
  40c0e8:	b.le	40c0fc <__fxstatat@plt+0x9fbc>
  40c0ec:	add	x5, x6, #0xf
  40c0f0:	mov	x4, x6
  40c0f4:	and	x6, x5, #0xfffffffffffffff8
  40c0f8:	b	40bf48 <__fxstatat@plt+0x9e08>
  40c0fc:	ldr	x5, [x8, w5, sxtw]
  40c100:	str	x5, [sp, #56]
  40c104:	cbz	x5, 40c048 <__fxstatat@plt+0x9f08>
  40c108:	cbz	w4, 40bf54 <__fxstatat@plt+0x9e14>
  40c10c:	add	w5, w7, #0x38
  40c110:	cmp	w5, #0x0
  40c114:	b.gt	40bf54 <__fxstatat@plt+0x9e14>
  40c118:	ldr	x4, [x8, w4, sxtw]
  40c11c:	str	x4, [sp, #64]
  40c120:	cbz	x4, 40c050 <__fxstatat@plt+0x9f10>
  40c124:	cbz	w5, 40c1a0 <__fxstatat@plt+0xa060>
  40c128:	add	w9, w7, #0x40
  40c12c:	cmp	w9, #0x0
  40c130:	b.le	40c144 <__fxstatat@plt+0xa004>
  40c134:	add	x5, x6, #0xf
  40c138:	mov	x4, x6
  40c13c:	and	x5, x5, #0xfffffffffffffff8
  40c140:	b	40bf70 <__fxstatat@plt+0x9e30>
  40c144:	ldr	x4, [x8, w5, sxtw]
  40c148:	str	x4, [sp, #72]
  40c14c:	cbz	x4, 40c058 <__fxstatat@plt+0x9f18>
  40c150:	cbz	w9, 40c198 <__fxstatat@plt+0xa058>
  40c154:	add	w4, w7, #0x48
  40c158:	cmp	w4, #0x0
  40c15c:	b.le	40c170 <__fxstatat@plt+0xa030>
  40c160:	add	x4, x6, #0xf
  40c164:	mov	x5, x6
  40c168:	and	x6, x4, #0xfffffffffffffff8
  40c16c:	b	40bf84 <__fxstatat@plt+0x9e44>
  40c170:	ldr	x5, [x8, w9, sxtw]
  40c174:	str	x5, [sp, #80]
  40c178:	cbz	x5, 40c060 <__fxstatat@plt+0x9f20>
  40c17c:	cbz	w4, 40bf90 <__fxstatat@plt+0x9e50>
  40c180:	add	x8, x8, w4, sxtw
  40c184:	cmn	w7, #0x4f
  40c188:	csel	x6, x8, x6, lt  // lt = tstop
  40c18c:	b	40bf90 <__fxstatat@plt+0x9e50>
  40c190:	mov	x5, x6
  40c194:	b	40bef0 <__fxstatat@plt+0x9db0>
  40c198:	mov	x5, x6
  40c19c:	b	40bf7c <__fxstatat@plt+0x9e3c>
  40c1a0:	mov	x4, x6
  40c1a4:	b	40bf68 <__fxstatat@plt+0x9e28>
  40c1a8:	mov	x4, x6
  40c1ac:	b	40bf40 <__fxstatat@plt+0x9e00>
  40c1b0:	mov	x5, x6
  40c1b4:	b	40bf18 <__fxstatat@plt+0x9dd8>
  40c1b8:	mov	x4, x6
  40c1bc:	b	40bf04 <__fxstatat@plt+0x9dc4>
  40c1c0:	stp	x29, x30, [sp, #-288]!
  40c1c4:	mov	w10, #0xffffffe0            	// #-32
  40c1c8:	mov	w9, #0xffffff80            	// #-128
  40c1cc:	mov	x29, sp
  40c1d0:	add	x11, sp, #0x100
  40c1d4:	add	x12, sp, #0x120
  40c1d8:	stp	x12, x12, [sp, #16]
  40c1dc:	str	x11, [sp, #32]
  40c1e0:	stp	w10, w9, [sp, #40]
  40c1e4:	str	x4, [sp, #48]
  40c1e8:	str	q0, [sp, #128]
  40c1ec:	str	q1, [sp, #144]
  40c1f0:	str	q2, [sp, #160]
  40c1f4:	str	q3, [sp, #176]
  40c1f8:	str	q4, [sp, #192]
  40c1fc:	str	q5, [sp, #208]
  40c200:	str	q6, [sp, #224]
  40c204:	str	q7, [sp, #240]
  40c208:	stp	x4, x5, [sp, #256]
  40c20c:	stp	x6, x7, [sp, #272]
  40c210:	cbz	x4, 40c300 <__fxstatat@plt+0xa1c0>
  40c214:	str	x5, [sp, #56]
  40c218:	cbz	x5, 40c2f8 <__fxstatat@plt+0xa1b8>
  40c21c:	str	x6, [sp, #64]
  40c220:	mov	x5, #0x2                   	// #2
  40c224:	cbz	x6, 40c298 <__fxstatat@plt+0xa158>
  40c228:	str	x7, [sp, #72]
  40c22c:	mov	x5, #0x3                   	// #3
  40c230:	cbz	x7, 40c298 <__fxstatat@plt+0xa158>
  40c234:	ldr	x4, [sp, #288]
  40c238:	str	x4, [sp, #80]
  40c23c:	mov	x5, #0x4                   	// #4
  40c240:	cbz	x4, 40c298 <__fxstatat@plt+0xa158>
  40c244:	ldr	x5, [sp, #296]
  40c248:	str	x5, [sp, #88]
  40c24c:	add	x4, sp, #0x130
  40c250:	cbz	x5, 40c2a8 <__fxstatat@plt+0xa168>
  40c254:	ldr	x5, [x4]
  40c258:	str	x5, [sp, #96]
  40c25c:	add	x4, x4, #0x8
  40c260:	cbz	x5, 40c2bc <__fxstatat@plt+0xa17c>
  40c264:	ldr	x5, [x4]
  40c268:	str	x5, [sp, #104]
  40c26c:	add	x4, x4, #0x8
  40c270:	cbz	x5, 40c2d0 <__fxstatat@plt+0xa190>
  40c274:	ldr	x5, [x4]
  40c278:	str	x5, [sp, #112]
  40c27c:	add	x4, x4, #0x8
  40c280:	cbz	x5, 40c2e4 <__fxstatat@plt+0xa1a4>
  40c284:	ldr	x4, [x4]
  40c288:	str	x4, [sp, #120]
  40c28c:	cmp	x4, #0x0
  40c290:	cset	x5, ne  // ne = any
  40c294:	add	x5, x5, #0x9
  40c298:	add	x4, sp, #0x30
  40c29c:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c2a0:	ldp	x29, x30, [sp], #288
  40c2a4:	ret
  40c2a8:	add	x4, sp, #0x30
  40c2ac:	mov	x5, #0x5                   	// #5
  40c2b0:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c2b4:	ldp	x29, x30, [sp], #288
  40c2b8:	ret
  40c2bc:	add	x4, sp, #0x30
  40c2c0:	mov	x5, #0x6                   	// #6
  40c2c4:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c2c8:	ldp	x29, x30, [sp], #288
  40c2cc:	ret
  40c2d0:	add	x4, sp, #0x30
  40c2d4:	mov	x5, #0x7                   	// #7
  40c2d8:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c2dc:	ldp	x29, x30, [sp], #288
  40c2e0:	ret
  40c2e4:	add	x4, sp, #0x30
  40c2e8:	mov	x5, #0x8                   	// #8
  40c2ec:	bl	40bb40 <__fxstatat@plt+0x9a00>
  40c2f0:	ldp	x29, x30, [sp], #288
  40c2f4:	ret
  40c2f8:	mov	x5, #0x1                   	// #1
  40c2fc:	b	40c298 <__fxstatat@plt+0xa158>
  40c300:	mov	x5, #0x0                   	// #0
  40c304:	b	40c298 <__fxstatat@plt+0xa158>
  40c308:	stp	x29, x30, [sp, #-16]!
  40c30c:	mov	w2, #0x5                   	// #5
  40c310:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40c314:	mov	x29, sp
  40c318:	add	x1, x1, #0x908
  40c31c:	mov	x0, #0x0                   	// #0
  40c320:	bl	402060 <dcgettext@plt>
  40c324:	mov	x1, x0
  40c328:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40c32c:	mov	w0, #0x1                   	// #1
  40c330:	add	x2, x2, #0x920
  40c334:	bl	401dd0 <__printf_chk@plt>
  40c338:	mov	w2, #0x5                   	// #5
  40c33c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40c340:	mov	x0, #0x0                   	// #0
  40c344:	add	x1, x1, #0x938
  40c348:	bl	402060 <dcgettext@plt>
  40c34c:	mov	x1, x0
  40c350:	adrp	x3, 410000 <__fxstatat@plt+0xdec0>
  40c354:	add	x3, x3, #0x858
  40c358:	adrp	x2, 410000 <__fxstatat@plt+0xdec0>
  40c35c:	mov	w0, #0x1                   	// #1
  40c360:	add	x2, x2, #0x880
  40c364:	bl	401dd0 <__printf_chk@plt>
  40c368:	mov	w2, #0x5                   	// #5
  40c36c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40c370:	mov	x0, #0x0                   	// #0
  40c374:	add	x1, x1, #0x950
  40c378:	bl	402060 <dcgettext@plt>
  40c37c:	ldp	x29, x30, [sp], #16
  40c380:	adrp	x1, 425000 <__fxstatat@plt+0x22ec0>
  40c384:	ldr	x1, [x1, #1456]
  40c388:	b	402080 <fputs_unlocked@plt>
  40c38c:	nop
  40c390:	stp	x29, x30, [sp, #-32]!
  40c394:	umulh	x2, x0, x1
  40c398:	mov	x29, sp
  40c39c:	str	x19, [sp, #16]
  40c3a0:	mul	x19, x0, x1
  40c3a4:	cmp	x2, #0x0
  40c3a8:	cset	x0, ne  // ne = any
  40c3ac:	tbnz	x19, #63, 40c3d4 <__fxstatat@plt+0xa294>
  40c3b0:	cbnz	x0, 40c3d4 <__fxstatat@plt+0xa294>
  40c3b4:	mov	x0, x19
  40c3b8:	bl	401d50 <malloc@plt>
  40c3bc:	cmp	x0, #0x0
  40c3c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c3c4:	b.ne	40c3d4 <__fxstatat@plt+0xa294>  // b.any
  40c3c8:	ldr	x19, [sp, #16]
  40c3cc:	ldp	x29, x30, [sp], #32
  40c3d0:	ret
  40c3d4:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c3d8:	stp	x29, x30, [sp, #-32]!
  40c3dc:	umulh	x4, x1, x2
  40c3e0:	mov	x29, sp
  40c3e4:	str	x19, [sp, #16]
  40c3e8:	mul	x19, x1, x2
  40c3ec:	cmp	x4, #0x0
  40c3f0:	cset	x1, ne  // ne = any
  40c3f4:	tbnz	x19, #63, 40c43c <__fxstatat@plt+0xa2fc>
  40c3f8:	cbnz	x1, 40c43c <__fxstatat@plt+0xa2fc>
  40c3fc:	cmp	x19, #0x0
  40c400:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40c404:	b.ne	40c428 <__fxstatat@plt+0xa2e8>  // b.any
  40c408:	mov	x1, x19
  40c40c:	bl	401e30 <realloc@plt>
  40c410:	cmp	x0, #0x0
  40c414:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c418:	b.ne	40c43c <__fxstatat@plt+0xa2fc>  // b.any
  40c41c:	ldr	x19, [sp, #16]
  40c420:	ldp	x29, x30, [sp], #32
  40c424:	ret
  40c428:	bl	401f60 <free@plt>
  40c42c:	mov	x0, #0x0                   	// #0
  40c430:	ldr	x19, [sp, #16]
  40c434:	ldp	x29, x30, [sp], #32
  40c438:	ret
  40c43c:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c440:	stp	x29, x30, [sp, #-32]!
  40c444:	mov	x4, x0
  40c448:	mov	x29, sp
  40c44c:	ldr	x3, [x1]
  40c450:	str	x19, [sp, #16]
  40c454:	cbz	x0, 40c4a4 <__fxstatat@plt+0xa364>
  40c458:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  40c45c:	movk	x5, #0x5554
  40c460:	udiv	x5, x5, x2
  40c464:	cmp	x5, x3
  40c468:	b.ls	40c4f0 <__fxstatat@plt+0xa3b0>  // b.plast
  40c46c:	add	x19, x3, #0x1
  40c470:	add	x19, x19, x3, lsr #1
  40c474:	str	x19, [x1]
  40c478:	mul	x19, x2, x19
  40c47c:	cbz	x19, 40c4dc <__fxstatat@plt+0xa39c>
  40c480:	mov	x0, x4
  40c484:	mov	x1, x19
  40c488:	bl	401e30 <realloc@plt>
  40c48c:	cmp	x0, #0x0
  40c490:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c494:	b.ne	40c4f0 <__fxstatat@plt+0xa3b0>  // b.any
  40c498:	ldr	x19, [sp, #16]
  40c49c:	ldp	x29, x30, [sp], #32
  40c4a0:	ret
  40c4a4:	cbz	x3, 40c4c8 <__fxstatat@plt+0xa388>
  40c4a8:	umulh	x0, x3, x2
  40c4ac:	mul	x19, x3, x2
  40c4b0:	cmp	x0, #0x0
  40c4b4:	cset	x0, ne  // ne = any
  40c4b8:	tbnz	x19, #63, 40c4f0 <__fxstatat@plt+0xa3b0>
  40c4bc:	cbnz	x0, 40c4f0 <__fxstatat@plt+0xa3b0>
  40c4c0:	str	x3, [x1]
  40c4c4:	b	40c480 <__fxstatat@plt+0xa340>
  40c4c8:	mov	x3, #0x80                  	// #128
  40c4cc:	cmp	x2, x3
  40c4d0:	udiv	x3, x3, x2
  40c4d4:	cinc	x3, x3, hi  // hi = pmore
  40c4d8:	b	40c4a8 <__fxstatat@plt+0xa368>
  40c4dc:	bl	401f60 <free@plt>
  40c4e0:	mov	x0, #0x0                   	// #0
  40c4e4:	ldr	x19, [sp, #16]
  40c4e8:	ldp	x29, x30, [sp], #32
  40c4ec:	ret
  40c4f0:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c4f4:	nop
  40c4f8:	stp	x29, x30, [sp, #-32]!
  40c4fc:	mov	x29, sp
  40c500:	str	x19, [sp, #16]
  40c504:	mov	x19, x0
  40c508:	bl	401d50 <malloc@plt>
  40c50c:	cmp	x0, #0x0
  40c510:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c514:	b.ne	40c524 <__fxstatat@plt+0xa3e4>  // b.any
  40c518:	ldr	x19, [sp, #16]
  40c51c:	ldp	x29, x30, [sp], #32
  40c520:	ret
  40c524:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c528:	stp	x29, x30, [sp, #-32]!
  40c52c:	mov	x29, sp
  40c530:	str	x19, [sp, #16]
  40c534:	mov	x19, x0
  40c538:	bl	401d50 <malloc@plt>
  40c53c:	cmp	x0, #0x0
  40c540:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c544:	b.ne	40c554 <__fxstatat@plt+0xa414>  // b.any
  40c548:	ldr	x19, [sp, #16]
  40c54c:	ldp	x29, x30, [sp], #32
  40c550:	ret
  40c554:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c558:	stp	x29, x30, [sp, #-32]!
  40c55c:	cmp	x1, #0x0
  40c560:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40c564:	mov	x29, sp
  40c568:	b.ne	40c590 <__fxstatat@plt+0xa450>  // b.any
  40c56c:	str	x19, [sp, #16]
  40c570:	mov	x19, x1
  40c574:	bl	401e30 <realloc@plt>
  40c578:	cmp	x0, #0x0
  40c57c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c580:	b.ne	40c5a0 <__fxstatat@plt+0xa460>  // b.any
  40c584:	ldr	x19, [sp, #16]
  40c588:	ldp	x29, x30, [sp], #32
  40c58c:	ret
  40c590:	bl	401f60 <free@plt>
  40c594:	mov	x0, #0x0                   	// #0
  40c598:	ldp	x29, x30, [sp], #32
  40c59c:	ret
  40c5a0:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c5a4:	nop
  40c5a8:	stp	x29, x30, [sp, #-16]!
  40c5ac:	mov	x2, x1
  40c5b0:	mov	x29, sp
  40c5b4:	ldr	x1, [x1]
  40c5b8:	cbz	x0, 40c5e8 <__fxstatat@plt+0xa4a8>
  40c5bc:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40c5c0:	movk	x3, #0x5553
  40c5c4:	cmp	x1, x3
  40c5c8:	b.hi	40c5fc <__fxstatat@plt+0xa4bc>  // b.pmore
  40c5cc:	add	x3, x1, #0x1
  40c5d0:	add	x1, x3, x1, lsr #1
  40c5d4:	str	x1, [x2]
  40c5d8:	bl	401e30 <realloc@plt>
  40c5dc:	cbz	x0, 40c5fc <__fxstatat@plt+0xa4bc>
  40c5e0:	ldp	x29, x30, [sp], #16
  40c5e4:	ret
  40c5e8:	cmp	x1, #0x0
  40c5ec:	cbnz	x1, 40c5f8 <__fxstatat@plt+0xa4b8>
  40c5f0:	mov	x1, #0x80                  	// #128
  40c5f4:	b	40c5d4 <__fxstatat@plt+0xa494>
  40c5f8:	b.ge	40c5d4 <__fxstatat@plt+0xa494>  // b.tcont
  40c5fc:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c600:	stp	x29, x30, [sp, #-32]!
  40c604:	mov	x1, #0x1                   	// #1
  40c608:	mov	x29, sp
  40c60c:	str	x19, [sp, #16]
  40c610:	mov	x19, x0
  40c614:	bl	401e00 <calloc@plt>
  40c618:	cmp	x0, #0x0
  40c61c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c620:	b.ne	40c630 <__fxstatat@plt+0xa4f0>  // b.any
  40c624:	ldr	x19, [sp, #16]
  40c628:	ldp	x29, x30, [sp], #32
  40c62c:	ret
  40c630:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c634:	nop
  40c638:	umulh	x4, x0, x1
  40c63c:	stp	x29, x30, [sp, #-16]!
  40c640:	mul	x2, x0, x1
  40c644:	cmp	x4, #0x0
  40c648:	mov	x29, sp
  40c64c:	cset	x3, ne  // ne = any
  40c650:	tbnz	x2, #63, 40c668 <__fxstatat@plt+0xa528>
  40c654:	cbnz	x3, 40c668 <__fxstatat@plt+0xa528>
  40c658:	bl	401e00 <calloc@plt>
  40c65c:	cbz	x0, 40c668 <__fxstatat@plt+0xa528>
  40c660:	ldp	x29, x30, [sp], #16
  40c664:	ret
  40c668:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c66c:	nop
  40c670:	stp	x29, x30, [sp, #-32]!
  40c674:	mov	x29, sp
  40c678:	stp	x19, x20, [sp, #16]
  40c67c:	mov	x19, x1
  40c680:	mov	x20, x0
  40c684:	mov	x0, x1
  40c688:	bl	401d50 <malloc@plt>
  40c68c:	cmp	x0, #0x0
  40c690:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40c694:	b.ne	40c6ac <__fxstatat@plt+0xa56c>  // b.any
  40c698:	mov	x2, x19
  40c69c:	mov	x1, x20
  40c6a0:	ldp	x19, x20, [sp, #16]
  40c6a4:	ldp	x29, x30, [sp], #32
  40c6a8:	b	401bf0 <memcpy@plt>
  40c6ac:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c6b0:	stp	x29, x30, [sp, #-32]!
  40c6b4:	mov	x29, sp
  40c6b8:	stp	x19, x20, [sp, #16]
  40c6bc:	mov	x20, x0
  40c6c0:	bl	401c30 <strlen@plt>
  40c6c4:	add	x19, x0, #0x1
  40c6c8:	mov	x0, x19
  40c6cc:	bl	401d50 <malloc@plt>
  40c6d0:	cbz	x0, 40c6e8 <__fxstatat@plt+0xa5a8>
  40c6d4:	mov	x2, x19
  40c6d8:	mov	x1, x20
  40c6dc:	ldp	x19, x20, [sp, #16]
  40c6e0:	ldp	x29, x30, [sp], #32
  40c6e4:	b	401bf0 <memcpy@plt>
  40c6e8:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c6ec:	nop
  40c6f0:	stp	x29, x30, [sp, #-32]!
  40c6f4:	adrp	x0, 425000 <__fxstatat@plt+0x22ec0>
  40c6f8:	mov	w2, #0x5                   	// #5
  40c6fc:	mov	x29, sp
  40c700:	str	x19, [sp, #16]
  40c704:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40c708:	ldr	w19, [x0, #1304]
  40c70c:	add	x1, x1, #0x9d0
  40c710:	mov	x0, #0x0                   	// #0
  40c714:	bl	402060 <dcgettext@plt>
  40c718:	adrp	x2, 411000 <__fxstatat@plt+0xeec0>
  40c71c:	mov	x3, x0
  40c720:	add	x2, x2, #0xc78
  40c724:	mov	w0, w19
  40c728:	mov	w1, #0x0                   	// #0
  40c72c:	bl	401c70 <error@plt>
  40c730:	bl	401e80 <abort@plt>
  40c734:	nop
  40c738:	stp	x29, x30, [sp, #-32]!
  40c73c:	mov	x1, #0x0                   	// #0
  40c740:	mov	x0, #0x0                   	// #0
  40c744:	mov	x29, sp
  40c748:	str	x19, [sp, #16]
  40c74c:	bl	401c20 <getcwd@plt>
  40c750:	mov	x19, x0
  40c754:	cbz	x0, 40c768 <__fxstatat@plt+0xa628>
  40c758:	mov	x0, x19
  40c75c:	ldr	x19, [sp, #16]
  40c760:	ldp	x29, x30, [sp], #32
  40c764:	ret
  40c768:	bl	4020e0 <__errno_location@plt>
  40c76c:	ldr	w0, [x0]
  40c770:	cmp	w0, #0xc
  40c774:	b.ne	40c758 <__fxstatat@plt+0xa618>  // b.any
  40c778:	bl	40c6f0 <__fxstatat@plt+0xa5b0>
  40c77c:	nop
  40c780:	stp	x29, x30, [sp, #-64]!
  40c784:	adrp	x5, 425000 <__fxstatat@plt+0x22ec0>
  40c788:	sub	w0, w0, #0x1
  40c78c:	mov	x29, sp
  40c790:	stp	x21, x22, [sp, #32]
  40c794:	cmp	w0, #0x3
  40c798:	ldr	w21, [x5, #1304]
  40c79c:	stp	x19, x20, [sp, #16]
  40c7a0:	b.hi	40c7f8 <__fxstatat@plt+0xa6b8>  // b.pmore
  40c7a4:	mov	w6, w1
  40c7a8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40c7ac:	add	x1, x1, #0xa58
  40c7b0:	mov	x20, x4
  40c7b4:	sxtw	x4, w6
  40c7b8:	ldr	x1, [x1, w0, uxtw #3]
  40c7bc:	tbnz	w6, #31, 40c7fc <__fxstatat@plt+0xa6bc>
  40c7c0:	lsl	x4, x4, #5
  40c7c4:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  40c7c8:	add	x19, x19, #0x9e8
  40c7cc:	ldr	x22, [x3, x4]
  40c7d0:	mov	w2, #0x5                   	// #5
  40c7d4:	mov	x0, #0x0                   	// #0
  40c7d8:	bl	402060 <dcgettext@plt>
  40c7dc:	mov	x5, x20
  40c7e0:	mov	x2, x0
  40c7e4:	mov	x4, x22
  40c7e8:	mov	x3, x19
  40c7ec:	mov	w0, w21
  40c7f0:	mov	w1, #0x0                   	// #0
  40c7f4:	bl	401c70 <error@plt>
  40c7f8:	bl	401e80 <abort@plt>
  40c7fc:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  40c800:	add	x19, x19, #0x9e8
  40c804:	and	w2, w2, #0xff
  40c808:	sub	x19, x19, x4
  40c80c:	add	x22, sp, #0x38
  40c810:	strb	w2, [sp, #56]
  40c814:	strb	wzr, [sp, #57]
  40c818:	b	40c7d0 <__fxstatat@plt+0xa690>
  40c81c:	nop
  40c820:	stp	x29, x30, [sp, #-112]!
  40c824:	cmp	w2, #0x24
  40c828:	mov	x29, sp
  40c82c:	stp	x19, x20, [sp, #16]
  40c830:	stp	x21, x22, [sp, #32]
  40c834:	stp	x23, x24, [sp, #48]
  40c838:	stp	x25, x26, [sp, #64]
  40c83c:	b.hi	40ccb4 <__fxstatat@plt+0xab74>  // b.pmore
  40c840:	cmp	x1, #0x0
  40c844:	mov	x19, x0
  40c848:	add	x0, sp, #0x68
  40c84c:	mov	w24, w2
  40c850:	mov	x21, x3
  40c854:	mov	x20, x4
  40c858:	csel	x23, x0, x1, eq  // eq = none
  40c85c:	bl	4020e0 <__errno_location@plt>
  40c860:	str	wzr, [x0]
  40c864:	mov	x22, x0
  40c868:	bl	401f30 <__ctype_b_loc@plt>
  40c86c:	ldrb	w5, [x19]
  40c870:	ldr	x6, [x0]
  40c874:	ubfiz	x0, x5, #1, #8
  40c878:	ldrh	w0, [x6, x0]
  40c87c:	tbz	w0, #13, 40c898 <__fxstatat@plt+0xa758>
  40c880:	mov	x3, x19
  40c884:	nop
  40c888:	ldrb	w5, [x3, #1]!
  40c88c:	ubfiz	x4, x5, #1, #8
  40c890:	ldrh	w4, [x6, x4]
  40c894:	tbnz	w4, #13, 40c888 <__fxstatat@plt+0xa748>
  40c898:	cmp	w5, #0x2d
  40c89c:	b.eq	40c918 <__fxstatat@plt+0xa7d8>  // b.none
  40c8a0:	mov	w2, w24
  40c8a4:	mov	x1, x23
  40c8a8:	mov	x0, x19
  40c8ac:	mov	w3, #0x0                   	// #0
  40c8b0:	bl	401df0 <__strtoul_internal@plt>
  40c8b4:	mov	x24, x0
  40c8b8:	ldr	x25, [x23]
  40c8bc:	cmp	x25, x19
  40c8c0:	b.eq	40c90c <__fxstatat@plt+0xa7cc>  // b.none
  40c8c4:	ldr	w0, [x22]
  40c8c8:	cbz	w0, 40c904 <__fxstatat@plt+0xa7c4>
  40c8cc:	cmp	w0, #0x22
  40c8d0:	mov	w26, #0x1                   	// #1
  40c8d4:	b.ne	40c918 <__fxstatat@plt+0xa7d8>  // b.any
  40c8d8:	cbz	x20, 40c8e4 <__fxstatat@plt+0xa7a4>
  40c8dc:	ldrb	w22, [x25]
  40c8e0:	cbnz	w22, 40c9dc <__fxstatat@plt+0xa89c>
  40c8e4:	str	x24, [x21]
  40c8e8:	mov	w0, w26
  40c8ec:	ldp	x19, x20, [sp, #16]
  40c8f0:	ldp	x21, x22, [sp, #32]
  40c8f4:	ldp	x23, x24, [sp, #48]
  40c8f8:	ldp	x25, x26, [sp, #64]
  40c8fc:	ldp	x29, x30, [sp], #112
  40c900:	ret
  40c904:	mov	w26, #0x0                   	// #0
  40c908:	b	40c8d8 <__fxstatat@plt+0xa798>
  40c90c:	cbz	x20, 40c918 <__fxstatat@plt+0xa7d8>
  40c910:	ldrb	w22, [x19]
  40c914:	cbnz	w22, 40c938 <__fxstatat@plt+0xa7f8>
  40c918:	mov	w26, #0x4                   	// #4
  40c91c:	mov	w0, w26
  40c920:	ldp	x19, x20, [sp, #16]
  40c924:	ldp	x21, x22, [sp, #32]
  40c928:	ldp	x23, x24, [sp, #48]
  40c92c:	ldp	x25, x26, [sp, #64]
  40c930:	ldp	x29, x30, [sp], #112
  40c934:	ret
  40c938:	mov	w1, w22
  40c93c:	mov	x0, x20
  40c940:	mov	w26, #0x0                   	// #0
  40c944:	mov	x24, #0x1                   	// #1
  40c948:	bl	401fc0 <strchr@plt>
  40c94c:	cbz	x0, 40c918 <__fxstatat@plt+0xa7d8>
  40c950:	sub	w2, w22, #0x45
  40c954:	and	w2, w2, #0xff
  40c958:	cmp	w2, #0x2f
  40c95c:	b.hi	40c9f4 <__fxstatat@plt+0xa8b4>  // b.pmore
  40c960:	mov	x6, #0x8945                	// #35141
  40c964:	mov	x5, #0x1                   	// #1
  40c968:	movk	x6, #0x30, lsl #16
  40c96c:	lsl	x2, x5, x2
  40c970:	movk	x6, #0x8144, lsl #32
  40c974:	mov	x19, #0x400                 	// #1024
  40c978:	tst	x2, x6
  40c97c:	b.ne	40cb38 <__fxstatat@plt+0xa9f8>  // b.any
  40c980:	cmp	w22, #0x5a
  40c984:	b.eq	40ca3c <__fxstatat@plt+0xa8fc>  // b.none
  40c988:	b.hi	40ca58 <__fxstatat@plt+0xa918>  // b.pmore
  40c98c:	cmp	w22, #0x4d
  40c990:	b.eq	40cb18 <__fxstatat@plt+0xa9d8>  // b.none
  40c994:	b.hi	40ca20 <__fxstatat@plt+0xa8e0>  // b.pmore
  40c998:	cmp	w22, #0x45
  40c99c:	b.eq	40cc7c <__fxstatat@plt+0xab3c>  // b.none
  40c9a0:	b.ls	40ca00 <__fxstatat@plt+0xa8c0>  // b.plast
  40c9a4:	cmp	w22, #0x47
  40c9a8:	b.eq	40ca74 <__fxstatat@plt+0xa934>  // b.none
  40c9ac:	cmp	w22, #0x4b
  40c9b0:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40c9b4:	umulh	x0, x24, x19
  40c9b8:	cbnz	x0, 40cb2c <__fxstatat@plt+0xa9ec>
  40c9bc:	mul	x24, x24, x19
  40c9c0:	add	x0, x25, x5
  40c9c4:	str	x0, [x23]
  40c9c8:	orr	w0, w26, #0x2
  40c9cc:	ldrb	w1, [x25, x5]
  40c9d0:	cmp	w1, #0x0
  40c9d4:	csel	w26, w0, w26, ne  // ne = any
  40c9d8:	b	40c8e4 <__fxstatat@plt+0xa7a4>
  40c9dc:	mov	w1, w22
  40c9e0:	mov	x0, x20
  40c9e4:	bl	401fc0 <strchr@plt>
  40c9e8:	cbnz	x0, 40c950 <__fxstatat@plt+0xa810>
  40c9ec:	orr	w26, w26, #0x2
  40c9f0:	b	40c8e4 <__fxstatat@plt+0xa7a4>
  40c9f4:	mov	x19, #0x400                 	// #1024
  40c9f8:	mov	x5, #0x1                   	// #1
  40c9fc:	b	40c980 <__fxstatat@plt+0xa840>
  40ca00:	cmp	w22, #0x42
  40ca04:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40ca08:	lsr	x0, x24, #54
  40ca0c:	lsl	x24, x24, #10
  40ca10:	cmp	x0, #0x0
  40ca14:	csinc	w26, w26, wzr, eq  // eq = none
  40ca18:	csinv	x24, x24, xzr, eq  // eq = none
  40ca1c:	b	40c9c0 <__fxstatat@plt+0xa880>
  40ca20:	cmp	w22, #0x54
  40ca24:	b.eq	40cb00 <__fxstatat@plt+0xa9c0>  // b.none
  40ca28:	cmp	w22, #0x59
  40ca2c:	b.ne	40caec <__fxstatat@plt+0xa9ac>  // b.any
  40ca30:	umulh	x0, x24, x19
  40ca34:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca38:	mul	x24, x19, x24
  40ca3c:	umulh	x0, x24, x19
  40ca40:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca44:	mul	x24, x19, x24
  40ca48:	umulh	x0, x24, x19
  40ca4c:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca50:	mul	x24, x19, x24
  40ca54:	b	40caf4 <__fxstatat@plt+0xa9b4>
  40ca58:	cmp	w22, #0x6b
  40ca5c:	b.eq	40c9b4 <__fxstatat@plt+0xa874>  // b.none
  40ca60:	b.hi	40cac4 <__fxstatat@plt+0xa984>  // b.pmore
  40ca64:	cmp	w22, #0x63
  40ca68:	b.eq	40c9c0 <__fxstatat@plt+0xa880>  // b.none
  40ca6c:	cmp	w22, #0x67
  40ca70:	b.ne	40caa4 <__fxstatat@plt+0xa964>  // b.any
  40ca74:	umulh	x0, x24, x19
  40ca78:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca7c:	mul	x24, x24, x19
  40ca80:	umulh	x0, x24, x19
  40ca84:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca88:	mul	x24, x24, x19
  40ca8c:	umulh	x0, x24, x19
  40ca90:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40ca94:	mov	w0, #0x0                   	// #0
  40ca98:	mul	x24, x24, x19
  40ca9c:	orr	w26, w26, w0
  40caa0:	b	40c9c0 <__fxstatat@plt+0xa880>
  40caa4:	cmp	w22, #0x62
  40caa8:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40caac:	lsr	x0, x24, #55
  40cab0:	lsl	x24, x24, #9
  40cab4:	cmp	x0, #0x0
  40cab8:	csinc	w26, w26, wzr, eq  // eq = none
  40cabc:	csinv	x24, x24, xzr, eq  // eq = none
  40cac0:	b	40c9c0 <__fxstatat@plt+0xa880>
  40cac4:	cmp	w22, #0x74
  40cac8:	b.eq	40cb00 <__fxstatat@plt+0xa9c0>  // b.none
  40cacc:	cmp	w22, #0x77
  40cad0:	b.ne	40cb10 <__fxstatat@plt+0xa9d0>  // b.any
  40cad4:	lsr	x0, x24, #63
  40cad8:	lsl	x24, x24, #1
  40cadc:	cmp	x0, #0x0
  40cae0:	csinc	w26, w26, wzr, eq  // eq = none
  40cae4:	csinv	x24, x24, xzr, eq  // eq = none
  40cae8:	b	40c9c0 <__fxstatat@plt+0xa880>
  40caec:	cmp	w22, #0x50
  40caf0:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40caf4:	umulh	x0, x24, x19
  40caf8:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40cafc:	mul	x24, x24, x19
  40cb00:	umulh	x0, x24, x19
  40cb04:	cbnz	x0, 40cc84 <__fxstatat@plt+0xab44>
  40cb08:	mul	x24, x24, x19
  40cb0c:	b	40ca74 <__fxstatat@plt+0xa934>
  40cb10:	cmp	w22, #0x6d
  40cb14:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40cb18:	umulh	x0, x24, x19
  40cb1c:	cbnz	x0, 40cb2c <__fxstatat@plt+0xa9ec>
  40cb20:	mul	x24, x19, x24
  40cb24:	umulh	x0, x24, x19
  40cb28:	cbz	x0, 40c9bc <__fxstatat@plt+0xa87c>
  40cb2c:	mov	w26, #0x1                   	// #1
  40cb30:	mov	x24, #0xffffffffffffffff    	// #-1
  40cb34:	b	40c9c0 <__fxstatat@plt+0xa880>
  40cb38:	mov	x0, x20
  40cb3c:	mov	w1, #0x30                  	// #48
  40cb40:	str	x5, [sp, #88]
  40cb44:	bl	401fc0 <strchr@plt>
  40cb48:	ldr	x5, [sp, #88]
  40cb4c:	cbz	x0, 40c980 <__fxstatat@plt+0xa840>
  40cb50:	ldrb	w0, [x25, #1]
  40cb54:	cmp	w0, #0x44
  40cb58:	b.eq	40cbc0 <__fxstatat@plt+0xaa80>  // b.none
  40cb5c:	cmp	w0, #0x69
  40cb60:	b.eq	40cbac <__fxstatat@plt+0xaa6c>  // b.none
  40cb64:	cmp	w0, #0x42
  40cb68:	b.eq	40cbc0 <__fxstatat@plt+0xaa80>  // b.none
  40cb6c:	cmp	w22, #0x5a
  40cb70:	b.eq	40ca3c <__fxstatat@plt+0xa8fc>  // b.none
  40cb74:	b.hi	40cbfc <__fxstatat@plt+0xaabc>  // b.pmore
  40cb78:	cmp	w22, #0x4d
  40cb7c:	b.eq	40cb18 <__fxstatat@plt+0xa9d8>  // b.none
  40cb80:	b.hi	40cbe0 <__fxstatat@plt+0xaaa0>  // b.pmore
  40cb84:	cmp	w22, #0x45
  40cb88:	b.eq	40cc74 <__fxstatat@plt+0xab34>  // b.none
  40cb8c:	b.ls	40cbcc <__fxstatat@plt+0xaa8c>  // b.plast
  40cb90:	cmp	w22, #0x47
  40cb94:	b.eq	40cc94 <__fxstatat@plt+0xab54>  // b.none
  40cb98:	cmp	w22, #0x4b
  40cb9c:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40cba0:	mov	x5, #0x1                   	// #1
  40cba4:	mov	x19, #0x400                 	// #1024
  40cba8:	b	40c9b4 <__fxstatat@plt+0xa874>
  40cbac:	ldrb	w1, [x25, #2]
  40cbb0:	mov	x0, #0x3                   	// #3
  40cbb4:	cmp	w1, #0x42
  40cbb8:	csel	x5, x5, x0, ne  // ne = any
  40cbbc:	b	40c980 <__fxstatat@plt+0xa840>
  40cbc0:	mov	x19, #0x3e8                 	// #1000
  40cbc4:	mov	x5, #0x2                   	// #2
  40cbc8:	b	40c980 <__fxstatat@plt+0xa840>
  40cbcc:	cmp	w22, #0x42
  40cbd0:	mov	x5, #0x1                   	// #1
  40cbd4:	b.eq	40ca08 <__fxstatat@plt+0xa8c8>  // b.none
  40cbd8:	orr	w26, w26, #0x2
  40cbdc:	b	40c8e4 <__fxstatat@plt+0xa7a4>
  40cbe0:	cmp	w22, #0x54
  40cbe4:	b.eq	40cca8 <__fxstatat@plt+0xab68>  // b.none
  40cbe8:	cmp	w22, #0x59
  40cbec:	b.ne	40cc28 <__fxstatat@plt+0xaae8>  // b.any
  40cbf0:	mov	x5, #0x1                   	// #1
  40cbf4:	mov	x19, #0x400                 	// #1024
  40cbf8:	b	40ca30 <__fxstatat@plt+0xa8f0>
  40cbfc:	cmp	w22, #0x67
  40cc00:	b.eq	40ca74 <__fxstatat@plt+0xa934>  // b.none
  40cc04:	b.ls	40cc58 <__fxstatat@plt+0xab18>  // b.plast
  40cc08:	cmp	w22, #0x74
  40cc0c:	b.eq	40cca8 <__fxstatat@plt+0xab68>  // b.none
  40cc10:	b.ls	40cc3c <__fxstatat@plt+0xaafc>  // b.plast
  40cc14:	cmp	w22, #0x77
  40cc18:	mov	x5, #0x1                   	// #1
  40cc1c:	b.eq	40cad4 <__fxstatat@plt+0xa994>  // b.none
  40cc20:	orr	w26, w26, #0x2
  40cc24:	b	40c8e4 <__fxstatat@plt+0xa7a4>
  40cc28:	cmp	w22, #0x50
  40cc2c:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40cc30:	mov	x5, #0x1                   	// #1
  40cc34:	mov	x19, #0x400                 	// #1024
  40cc38:	b	40caf4 <__fxstatat@plt+0xa9b4>
  40cc3c:	cmp	w22, #0x6b
  40cc40:	b.eq	40cba0 <__fxstatat@plt+0xaa60>  // b.none
  40cc44:	cmp	w22, #0x6d
  40cc48:	b.ne	40c9ec <__fxstatat@plt+0xa8ac>  // b.any
  40cc4c:	mov	x5, #0x1                   	// #1
  40cc50:	mov	x19, #0x400                 	// #1024
  40cc54:	b	40cb18 <__fxstatat@plt+0xa9d8>
  40cc58:	cmp	w22, #0x62
  40cc5c:	b.eq	40cca0 <__fxstatat@plt+0xab60>  // b.none
  40cc60:	cmp	w22, #0x63
  40cc64:	mov	x5, #0x1                   	// #1
  40cc68:	b.eq	40c9c0 <__fxstatat@plt+0xa880>  // b.none
  40cc6c:	orr	w26, w26, #0x2
  40cc70:	b	40c8e4 <__fxstatat@plt+0xa7a4>
  40cc74:	mov	x5, #0x1                   	// #1
  40cc78:	mov	x19, #0x400                 	// #1024
  40cc7c:	umulh	x0, x24, x19
  40cc80:	cbz	x0, 40ca50 <__fxstatat@plt+0xa910>
  40cc84:	mov	w0, #0x1                   	// #1
  40cc88:	mov	x24, #0xffffffffffffffff    	// #-1
  40cc8c:	orr	w26, w26, w0
  40cc90:	b	40c9c0 <__fxstatat@plt+0xa880>
  40cc94:	mov	x5, #0x1                   	// #1
  40cc98:	mov	x19, #0x400                 	// #1024
  40cc9c:	b	40ca74 <__fxstatat@plt+0xa934>
  40cca0:	mov	x5, #0x1                   	// #1
  40cca4:	b	40caac <__fxstatat@plt+0xa96c>
  40cca8:	mov	x5, #0x1                   	// #1
  40ccac:	mov	x19, #0x400                 	// #1024
  40ccb0:	b	40cb00 <__fxstatat@plt+0xa9c0>
  40ccb4:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40ccb8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40ccbc:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40ccc0:	add	x3, x3, #0xab0
  40ccc4:	add	x1, x1, #0xa78
  40ccc8:	add	x0, x0, #0xa88
  40cccc:	mov	w2, #0x54                  	// #84
  40ccd0:	bl	4020d0 <__assert_fail@plt>
  40ccd4:	nop
  40ccd8:	stp	x29, x30, [sp, #-16]!
  40ccdc:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40cce0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40cce4:	mov	x29, sp
  40cce8:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40ccec:	add	x3, x3, #0xb38
  40ccf0:	add	x1, x1, #0xac0
  40ccf4:	add	x0, x0, #0xad8
  40ccf8:	mov	w2, #0x40                  	// #64
  40ccfc:	bl	4020d0 <__assert_fail@plt>
  40cd00:	stp	x29, x30, [sp, #-80]!
  40cd04:	mov	x29, sp
  40cd08:	stp	x19, x20, [sp, #16]
  40cd0c:	stp	x23, x24, [sp, #48]
  40cd10:	mov	x23, x0
  40cd14:	bl	401f50 <chdir@plt>
  40cd18:	mov	w19, w0
  40cd1c:	cbz	w0, 40ce70 <__fxstatat@plt+0xad30>
  40cd20:	stp	x21, x22, [sp, #32]
  40cd24:	bl	4020e0 <__errno_location@plt>
  40cd28:	mov	x22, x0
  40cd2c:	ldr	w0, [x0]
  40cd30:	cmp	w0, #0x24
  40cd34:	b.ne	40ce84 <__fxstatat@plt+0xad44>  // b.any
  40cd38:	mov	x0, x23
  40cd3c:	stp	x25, x26, [sp, #64]
  40cd40:	bl	401c30 <strlen@plt>
  40cd44:	mov	x24, x0
  40cd48:	cbz	x0, 40cfdc <__fxstatat@plt+0xae9c>
  40cd4c:	cmp	x0, #0xfff
  40cd50:	b.ls	40d000 <__fxstatat@plt+0xaec0>  // b.plast
  40cd54:	adrp	x21, 411000 <__fxstatat@plt+0xeec0>
  40cd58:	add	x21, x21, #0xc8
  40cd5c:	mov	x1, x21
  40cd60:	mov	x0, x23
  40cd64:	bl	401fb0 <strspn@plt>
  40cd68:	mov	x19, x0
  40cd6c:	cmp	x0, #0x2
  40cd70:	b.eq	40cebc <__fxstatat@plt+0xad7c>  // b.none
  40cd74:	mov	x20, x23
  40cd78:	mov	w26, #0xffffff9c            	// #-100
  40cd7c:	cbnz	x0, 40ce9c <__fxstatat@plt+0xad5c>
  40cd80:	ldrb	w0, [x20]
  40cd84:	cmp	w0, #0x2f
  40cd88:	b.eq	40d024 <__fxstatat@plt+0xaee4>  // b.none
  40cd8c:	add	x24, x23, x24
  40cd90:	cmp	x20, x24
  40cd94:	b.hi	40d048 <__fxstatat@plt+0xaf08>  // b.pmore
  40cd98:	sub	x0, x24, x20
  40cd9c:	mov	w25, #0x2f                  	// #47
  40cda0:	cmp	x0, #0xfff
  40cda4:	b.gt	40cdd0 <__fxstatat@plt+0xac90>
  40cda8:	b	40ce24 <__fxstatat@plt+0xace4>
  40cdac:	strb	w25, [x19], #1
  40cdb0:	mov	x1, x21
  40cdb4:	mov	x0, x19
  40cdb8:	bl	401fb0 <strspn@plt>
  40cdbc:	add	x20, x19, x0
  40cdc0:	sub	x0, x24, x20
  40cdc4:	cmp	x0, #0xfff
  40cdc8:	b.le	40ce28 <__fxstatat@plt+0xace8>
  40cdcc:	mov	w26, w23
  40cdd0:	mov	x0, x20
  40cdd4:	mov	x2, #0x1000                	// #4096
  40cdd8:	mov	w1, #0x2f                  	// #47
  40cddc:	bl	401fd0 <memrchr@plt>
  40cde0:	mov	x19, x0
  40cde4:	cbz	x0, 40cf0c <__fxstatat@plt+0xadcc>
  40cde8:	strb	wzr, [x0]
  40cdec:	sub	x0, x0, x20
  40cdf0:	cmp	x0, #0xfff
  40cdf4:	b.gt	40cfb8 <__fxstatat@plt+0xae78>
  40cdf8:	mov	x1, x20
  40cdfc:	mov	w0, w26
  40ce00:	mov	w2, #0x4900                	// #18688
  40ce04:	bl	4020c0 <openat@plt>
  40ce08:	mov	w23, w0
  40ce0c:	tbnz	w0, #31, 40cf80 <__fxstatat@plt+0xae40>
  40ce10:	tbnz	w26, #31, 40cdac <__fxstatat@plt+0xac6c>
  40ce14:	mov	w0, w26
  40ce18:	bl	401e50 <close@plt>
  40ce1c:	cbz	w0, 40cdac <__fxstatat@plt+0xac6c>
  40ce20:	bl	40ccd8 <__fxstatat@plt+0xab98>
  40ce24:	mov	w23, w26
  40ce28:	cmp	x24, x20
  40ce2c:	b.ls	40cf24 <__fxstatat@plt+0xade4>  // b.plast
  40ce30:	mov	x1, x20
  40ce34:	mov	w0, w23
  40ce38:	mov	w2, #0x4900                	// #18688
  40ce3c:	bl	4020c0 <openat@plt>
  40ce40:	mov	w26, w0
  40ce44:	tbnz	w0, #31, 40cf3c <__fxstatat@plt+0xadfc>
  40ce48:	tbz	w23, #31, 40cf9c <__fxstatat@plt+0xae5c>
  40ce4c:	mov	w0, w26
  40ce50:	bl	401c80 <fchdir@plt>
  40ce54:	cbnz	w0, 40cf6c <__fxstatat@plt+0xae2c>
  40ce58:	mov	w0, w26
  40ce5c:	bl	401e50 <close@plt>
  40ce60:	cbnz	w0, 40ce20 <__fxstatat@plt+0xace0>
  40ce64:	ldp	x21, x22, [sp, #32]
  40ce68:	mov	w19, #0x0                   	// #0
  40ce6c:	ldp	x25, x26, [sp, #64]
  40ce70:	mov	w0, w19
  40ce74:	ldp	x19, x20, [sp, #16]
  40ce78:	ldp	x23, x24, [sp, #48]
  40ce7c:	ldp	x29, x30, [sp], #80
  40ce80:	ret
  40ce84:	mov	w0, w19
  40ce88:	ldp	x19, x20, [sp, #16]
  40ce8c:	ldp	x21, x22, [sp, #32]
  40ce90:	ldp	x23, x24, [sp, #48]
  40ce94:	ldp	x29, x30, [sp], #80
  40ce98:	ret
  40ce9c:	mov	w0, w26
  40cea0:	mov	x1, x21
  40cea4:	mov	w2, #0x4900                	// #18688
  40cea8:	bl	4020c0 <openat@plt>
  40ceac:	mov	w26, w0
  40ceb0:	tbnz	w0, #31, 40cfb0 <__fxstatat@plt+0xae70>
  40ceb4:	add	x20, x23, x19
  40ceb8:	b	40cd80 <__fxstatat@plt+0xac40>
  40cebc:	sub	x2, x24, #0x3
  40cec0:	add	x0, x23, #0x3
  40cec4:	mov	w1, #0x2f                  	// #47
  40cec8:	bl	402020 <memchr@plt>
  40cecc:	mov	x19, x0
  40ced0:	cbz	x0, 40cf8c <__fxstatat@plt+0xae4c>
  40ced4:	strb	wzr, [x0]
  40ced8:	mov	x1, x23
  40cedc:	mov	w2, #0x4900                	// #18688
  40cee0:	mov	w0, #0xffffff9c            	// #-100
  40cee4:	bl	4020c0 <openat@plt>
  40cee8:	mov	w26, w0
  40ceec:	mov	w0, #0x2f                  	// #47
  40cef0:	tbnz	w26, #31, 40cfac <__fxstatat@plt+0xae6c>
  40cef4:	strb	w0, [x19], #1
  40cef8:	mov	x1, x21
  40cefc:	mov	x0, x19
  40cf00:	bl	401fb0 <strspn@plt>
  40cf04:	add	x20, x19, x0
  40cf08:	b	40cd80 <__fxstatat@plt+0xac40>
  40cf0c:	mov	w0, #0x24                  	// #36
  40cf10:	mov	w19, #0xffffffff            	// #-1
  40cf14:	ldp	x25, x26, [sp, #64]
  40cf18:	str	w0, [x22]
  40cf1c:	ldp	x21, x22, [sp, #32]
  40cf20:	b	40ce70 <__fxstatat@plt+0xad30>
  40cf24:	mov	w0, w23
  40cf28:	mov	w26, w23
  40cf2c:	bl	401c80 <fchdir@plt>
  40cf30:	cbnz	w0, 40cf40 <__fxstatat@plt+0xae00>
  40cf34:	tbnz	w23, #31, 40ce64 <__fxstatat@plt+0xad24>
  40cf38:	b	40ce58 <__fxstatat@plt+0xad18>
  40cf3c:	mov	w26, w23
  40cf40:	ldr	w20, [x22]
  40cf44:	tbz	w26, #31, 40cf70 <__fxstatat@plt+0xae30>
  40cf48:	ldp	x25, x26, [sp, #64]
  40cf4c:	str	w20, [x22]
  40cf50:	mov	w19, #0xffffffff            	// #-1
  40cf54:	mov	w0, w19
  40cf58:	ldp	x19, x20, [sp, #16]
  40cf5c:	ldp	x21, x22, [sp, #32]
  40cf60:	ldp	x23, x24, [sp, #48]
  40cf64:	ldp	x29, x30, [sp], #80
  40cf68:	ret
  40cf6c:	ldr	w20, [x22]
  40cf70:	mov	w0, w26
  40cf74:	bl	401e50 <close@plt>
  40cf78:	cbz	w0, 40cf48 <__fxstatat@plt+0xae08>
  40cf7c:	bl	40ccd8 <__fxstatat@plt+0xab98>
  40cf80:	mov	w0, #0x2f                  	// #47
  40cf84:	strb	w0, [x19]
  40cf88:	b	40cf40 <__fxstatat@plt+0xae00>
  40cf8c:	mov	w19, #0xffffffff            	// #-1
  40cf90:	ldp	x21, x22, [sp, #32]
  40cf94:	ldp	x25, x26, [sp, #64]
  40cf98:	b	40ce70 <__fxstatat@plt+0xad30>
  40cf9c:	mov	w0, w23
  40cfa0:	bl	401e50 <close@plt>
  40cfa4:	cbz	w0, 40ce4c <__fxstatat@plt+0xad0c>
  40cfa8:	bl	40ccd8 <__fxstatat@plt+0xab98>
  40cfac:	strb	w0, [x19]
  40cfb0:	ldr	w20, [x22]
  40cfb4:	b	40cf48 <__fxstatat@plt+0xae08>
  40cfb8:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40cfbc:	add	x3, x3, #0xb38
  40cfc0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40cfc4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40cfc8:	add	x3, x3, #0x10
  40cfcc:	add	x1, x1, #0xac0
  40cfd0:	add	x0, x0, #0xb20
  40cfd4:	mov	w2, #0xb3                  	// #179
  40cfd8:	bl	4020d0 <__assert_fail@plt>
  40cfdc:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40cfe0:	add	x3, x3, #0xb38
  40cfe4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40cfe8:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40cfec:	add	x3, x3, #0x10
  40cff0:	add	x1, x1, #0xac0
  40cff4:	add	x0, x0, #0xae8
  40cff8:	mov	w2, #0x7e                  	// #126
  40cffc:	bl	4020d0 <__assert_fail@plt>
  40d000:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40d004:	add	x3, x3, #0xb38
  40d008:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d00c:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d010:	add	x3, x3, #0x10
  40d014:	add	x1, x1, #0xac0
  40d018:	add	x0, x0, #0xaf0
  40d01c:	mov	w2, #0x7f                  	// #127
  40d020:	bl	4020d0 <__assert_fail@plt>
  40d024:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40d028:	add	x3, x3, #0xb38
  40d02c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d030:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d034:	add	x3, x3, #0x10
  40d038:	add	x1, x1, #0xac0
  40d03c:	add	x0, x0, #0xb00
  40d040:	mov	w2, #0xa2                  	// #162
  40d044:	bl	4020d0 <__assert_fail@plt>
  40d048:	adrp	x3, 411000 <__fxstatat@plt+0xeec0>
  40d04c:	add	x3, x3, #0xb38
  40d050:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d054:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d058:	add	x3, x3, #0x10
  40d05c:	add	x1, x1, #0xac0
  40d060:	add	x0, x0, #0xb10
  40d064:	mov	w2, #0xa3                  	// #163
  40d068:	bl	4020d0 <__assert_fail@plt>
  40d06c:	nop
  40d070:	stp	x29, x30, [sp, #-448]!
  40d074:	mov	x29, sp
  40d078:	stp	x21, x22, [sp, #32]
  40d07c:	adrp	x22, 425000 <__fxstatat@plt+0x22ec0>
  40d080:	add	x21, sp, #0x30
  40d084:	stp	x19, x20, [sp, #16]
  40d088:	mov	x20, x0
  40d08c:	ldr	w0, [x22, #1400]
  40d090:	mov	x19, x2
  40d094:	cmp	w0, #0x0
  40d098:	b.lt	40d0fc <__fxstatat@plt+0xafbc>  // b.tstop
  40d09c:	b.eq	40d10c <__fxstatat@plt+0xafcc>  // b.none
  40d0a0:	mov	x1, x21
  40d0a4:	mov	x0, x20
  40d0a8:	bl	401e90 <statvfs@plt>
  40d0ac:	mov	w1, w0
  40d0b0:	mov	w0, #0xffffffff            	// #-1
  40d0b4:	tbnz	w1, #31, 40d0ec <__fxstatat@plt+0xafac>
  40d0b8:	ldp	x3, x2, [sp, #48]
  40d0bc:	mov	w0, #0x0                   	// #0
  40d0c0:	ldr	x1, [sp, #80]
  40d0c4:	ldur	q0, [sp, #88]
  40d0c8:	cmp	x2, #0x0
  40d0cc:	csel	x2, x3, x2, eq  // eq = none
  40d0d0:	ldr	x4, [sp, #64]
  40d0d4:	stp	x2, x4, [x19]
  40d0d8:	ldr	x3, [sp, #72]
  40d0dc:	stp	x3, x1, [x19, #16]
  40d0e0:	lsr	x1, x1, #63
  40d0e4:	strb	w1, [x19, #32]
  40d0e8:	stur	q0, [x19, #40]
  40d0ec:	ldp	x19, x20, [sp, #16]
  40d0f0:	ldp	x21, x22, [sp, #32]
  40d0f4:	ldp	x29, x30, [sp], #448
  40d0f8:	ret
  40d0fc:	mov	x0, x21
  40d100:	bl	4020f0 <uname@plt>
  40d104:	cbz	w0, 40d158 <__fxstatat@plt+0xb018>
  40d108:	str	wzr, [x22, #1400]
  40d10c:	mov	x1, x21
  40d110:	mov	x0, x20
  40d114:	bl	401cc0 <statfs@plt>
  40d118:	tbnz	w0, #31, 40d178 <__fxstatat@plt+0xb038>
  40d11c:	ldr	x1, [sp, #80]
  40d120:	str	x1, [x19, #24]
  40d124:	ldp	x3, x2, [sp, #64]
  40d128:	stp	x3, x2, [x19, #8]
  40d12c:	lsr	x1, x1, #63
  40d130:	ldur	q0, [sp, #88]
  40d134:	strb	w1, [x19, #32]
  40d138:	ldr	x3, [sp, #120]
  40d13c:	str	x3, [x19]
  40d140:	stur	q0, [x19, #40]
  40d144:	mov	w0, #0x0                   	// #0
  40d148:	ldp	x19, x20, [sp, #16]
  40d14c:	ldp	x21, x22, [sp, #32]
  40d150:	ldp	x29, x30, [sp], #448
  40d154:	ret
  40d158:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d15c:	add	x0, x21, #0x82
  40d160:	add	x1, x1, #0xb58
  40d164:	bl	401dc0 <strverscmp@plt>
  40d168:	tbnz	w0, #31, 40d108 <__fxstatat@plt+0xafc8>
  40d16c:	mov	w0, #0x1                   	// #1
  40d170:	str	w0, [x22, #1400]
  40d174:	b	40d0a0 <__fxstatat@plt+0xaf60>
  40d178:	mov	w0, #0xffffffff            	// #-1
  40d17c:	b	40d0ec <__fxstatat@plt+0xafac>
  40d180:	stp	x29, x30, [sp, #-64]!
  40d184:	cmp	x0, #0x0
  40d188:	add	x4, sp, #0x3c
  40d18c:	mov	x29, sp
  40d190:	stp	x19, x20, [sp, #16]
  40d194:	csel	x19, x4, x0, eq  // eq = none
  40d198:	mov	x20, x2
  40d19c:	mov	x0, x19
  40d1a0:	str	x21, [sp, #32]
  40d1a4:	mov	x21, x1
  40d1a8:	bl	401be0 <mbrtowc@plt>
  40d1ac:	cmp	x20, #0x0
  40d1b0:	mov	x20, x0
  40d1b4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40d1b8:	b.hi	40d1d0 <__fxstatat@plt+0xb090>  // b.pmore
  40d1bc:	mov	x0, x20
  40d1c0:	ldp	x19, x20, [sp, #16]
  40d1c4:	ldr	x21, [sp, #32]
  40d1c8:	ldp	x29, x30, [sp], #64
  40d1cc:	ret
  40d1d0:	mov	w0, #0x0                   	// #0
  40d1d4:	bl	40e0b8 <__fxstatat@plt+0xbf78>
  40d1d8:	tst	w0, #0xff
  40d1dc:	b.ne	40d1bc <__fxstatat@plt+0xb07c>  // b.any
  40d1e0:	ldrb	w0, [x21]
  40d1e4:	mov	x20, #0x1                   	// #1
  40d1e8:	str	w0, [x19]
  40d1ec:	mov	x0, x20
  40d1f0:	ldp	x19, x20, [sp, #16]
  40d1f4:	ldr	x21, [sp, #32]
  40d1f8:	ldp	x29, x30, [sp], #64
  40d1fc:	ret
  40d200:	stp	x29, x30, [sp, #-32]!
  40d204:	mov	x29, sp
  40d208:	str	x19, [sp, #16]
  40d20c:	mov	x19, x0
  40d210:	bl	401c30 <strlen@plt>
  40d214:	add	x5, x0, #0x1
  40d218:	mov	x1, #0x0                   	// #0
  40d21c:	mov	x4, x19
  40d220:	add	x2, x1, #0x1
  40d224:	ldrb	w3, [x19, x1]
  40d228:	cmp	w3, #0x5c
  40d22c:	b.eq	40d250 <__fxstatat@plt+0xb110>  // b.none
  40d230:	strb	w3, [x4], #1
  40d234:	cmp	x5, x2
  40d238:	b.ls	40d2b4 <__fxstatat@plt+0xb174>  // b.plast
  40d23c:	mov	x1, x2
  40d240:	ldrb	w3, [x19, x1]
  40d244:	add	x2, x1, #0x1
  40d248:	cmp	w3, #0x5c
  40d24c:	b.ne	40d230 <__fxstatat@plt+0xb0f0>  // b.any
  40d250:	add	x6, x1, #0x4
  40d254:	cmp	x6, x5
  40d258:	b.cs	40d230 <__fxstatat@plt+0xb0f0>  // b.hs, b.nlast
  40d25c:	ldrb	w0, [x19, x2]
  40d260:	sub	w0, w0, #0x30
  40d264:	and	w7, w0, #0xff
  40d268:	cmp	w7, #0x3
  40d26c:	b.hi	40d230 <__fxstatat@plt+0xb0f0>  // b.pmore
  40d270:	add	x1, x19, x1
  40d274:	ldrb	w7, [x1, #2]
  40d278:	sub	w7, w7, #0x30
  40d27c:	and	w8, w7, #0xff
  40d280:	cmp	w8, #0x7
  40d284:	b.hi	40d230 <__fxstatat@plt+0xb0f0>  // b.pmore
  40d288:	ldrb	w1, [x1, #3]
  40d28c:	sub	w1, w1, #0x30
  40d290:	and	w1, w1, #0xff
  40d294:	cmp	w1, #0x7
  40d298:	b.hi	40d230 <__fxstatat@plt+0xb0f0>  // b.pmore
  40d29c:	add	w0, w7, w0, lsl #3
  40d2a0:	mov	x2, x6
  40d2a4:	add	w0, w1, w0, lsl #3
  40d2a8:	mov	x1, x2
  40d2ac:	strb	w0, [x4], #1
  40d2b0:	b	40d240 <__fxstatat@plt+0xb100>
  40d2b4:	ldr	x19, [sp, #16]
  40d2b8:	ldp	x29, x30, [sp], #32
  40d2bc:	ret
  40d2c0:	sub	sp, sp, #0xc0
  40d2c4:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d2c8:	add	x0, x0, #0xb68
  40d2cc:	stp	x29, x30, [sp, #16]
  40d2d0:	add	x29, sp, #0x10
  40d2d4:	stp	x19, x20, [sp, #32]
  40d2d8:	adrp	x19, 411000 <__fxstatat@plt+0xeec0>
  40d2dc:	add	x19, x19, #0xb60
  40d2e0:	mov	x1, x19
  40d2e4:	stp	x21, x22, [sp, #48]
  40d2e8:	stp	x23, x24, [sp, #64]
  40d2ec:	bl	401d40 <fopen@plt>
  40d2f0:	cbz	x0, 40d65c <__fxstatat@plt+0xb51c>
  40d2f4:	mov	x22, x0
  40d2f8:	add	x21, sp, #0xa8
  40d2fc:	stp	x25, x26, [sp, #80]
  40d300:	stp	xzr, xzr, [sp, #176]
  40d304:	nop
  40d308:	mov	x3, x22
  40d30c:	add	x1, sp, #0xb8
  40d310:	add	x0, sp, #0xb0
  40d314:	mov	w2, #0xa                   	// #10
  40d318:	bl	402120 <__getdelim@plt>
  40d31c:	cmn	x0, #0x1
  40d320:	ldr	x0, [sp, #176]
  40d324:	b.eq	40d50c <__fxstatat@plt+0xb3cc>  // b.none
  40d328:	add	x19, sp, #0x7f
  40d32c:	str	x19, [sp]
  40d330:	add	x7, sp, #0x8c
  40d334:	add	x6, sp, #0x88
  40d338:	add	x5, sp, #0xa4
  40d33c:	add	x4, sp, #0xa0
  40d340:	add	x3, sp, #0x84
  40d344:	add	x2, sp, #0x80
  40d348:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d34c:	add	x1, x1, #0xb80
  40d350:	bl	402070 <__isoc99_sscanf@plt>
  40d354:	and	w0, w0, #0xfffffffb
  40d358:	cmp	w0, #0x3
  40d35c:	b.ne	40d308 <__fxstatat@plt+0xb1c8>  // b.any
  40d360:	ldr	x2, [sp, #176]
  40d364:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d368:	ldrsw	x0, [sp, #140]
  40d36c:	add	x1, x1, #0xba0
  40d370:	add	x0, x2, x0
  40d374:	bl	402050 <strstr@plt>
  40d378:	mov	x20, x0
  40d37c:	cbz	x0, 40d308 <__fxstatat@plt+0xb1c8>
  40d380:	mov	x6, x19
  40d384:	add	x5, sp, #0x9c
  40d388:	add	x4, sp, #0x98
  40d38c:	add	x3, sp, #0x94
  40d390:	add	x2, sp, #0x90
  40d394:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d398:	add	x1, x1, #0xba8
  40d39c:	bl	402070 <__isoc99_sscanf@plt>
  40d3a0:	and	w0, w0, #0xfffffffb
  40d3a4:	cmp	w0, #0x1
  40d3a8:	b.ne	40d308 <__fxstatat@plt+0xb1c8>  // b.any
  40d3ac:	ldrsw	x1, [sp, #164]
  40d3b0:	mov	w23, w0
  40d3b4:	ldr	x0, [sp, #176]
  40d3b8:	strb	wzr, [x0, x1]
  40d3bc:	ldrsw	x0, [sp, #140]
  40d3c0:	ldr	x1, [sp, #176]
  40d3c4:	strb	wzr, [x1, x0]
  40d3c8:	ldrsw	x0, [sp, #148]
  40d3cc:	strb	wzr, [x20, x0]
  40d3d0:	ldrsw	x0, [sp, #156]
  40d3d4:	strb	wzr, [x20, x0]
  40d3d8:	ldrsw	x0, [sp, #152]
  40d3dc:	add	x0, x20, x0
  40d3e0:	bl	40d200 <__fxstatat@plt+0xb0c0>
  40d3e4:	ldr	x1, [sp, #176]
  40d3e8:	ldrsw	x0, [sp, #136]
  40d3ec:	add	x0, x1, x0
  40d3f0:	bl	40d200 <__fxstatat@plt+0xb0c0>
  40d3f4:	ldr	x1, [sp, #176]
  40d3f8:	ldrsw	x0, [sp, #160]
  40d3fc:	add	x0, x1, x0
  40d400:	bl	40d200 <__fxstatat@plt+0xb0c0>
  40d404:	mov	x0, #0x38                  	// #56
  40d408:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40d40c:	ldrsw	x1, [sp, #152]
  40d410:	mov	x19, x0
  40d414:	add	x0, x20, x1
  40d418:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d41c:	str	x0, [x19]
  40d420:	ldrsw	x1, [sp, #136]
  40d424:	ldr	x2, [sp, #176]
  40d428:	add	x0, x2, x1
  40d42c:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d430:	str	x0, [x19, #8]
  40d434:	ldrsw	x1, [sp, #160]
  40d438:	ldr	x2, [sp, #176]
  40d43c:	add	x0, x2, x1
  40d440:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d444:	str	x0, [x19, #16]
  40d448:	ldrsw	x1, [sp, #144]
  40d44c:	add	x0, x20, x1
  40d450:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d454:	mov	x20, x0
  40d458:	ldp	w3, w2, [sp, #128]
  40d45c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d460:	ldrb	w4, [x19, #40]
  40d464:	add	x1, x1, #0xbc0
  40d468:	and	x6, x2, #0xff
  40d46c:	lsl	x5, x3, #32
  40d470:	ubfiz	x2, x2, #12, #32
  40d474:	and	x5, x5, #0xfffff00000000000
  40d478:	and	x2, x2, #0xffffff00000
  40d47c:	ubfiz	x3, x3, #8, #12
  40d480:	orr	x2, x2, x6
  40d484:	orr	x3, x3, x5
  40d488:	orr	w4, w4, #0x4
  40d48c:	orr	x2, x2, x3
  40d490:	stp	x0, x2, [x19, #24]
  40d494:	strb	w4, [x19, #40]
  40d498:	bl	401f20 <strcmp@plt>
  40d49c:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d4a0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d4a4:	mov	x0, x20
  40d4a8:	add	x1, x1, #0xbc8
  40d4ac:	bl	401f20 <strcmp@plt>
  40d4b0:	cbnz	w0, 40d550 <__fxstatat@plt+0xb410>
  40d4b4:	ldrb	w2, [x19, #40]
  40d4b8:	mov	w1, #0x3a                  	// #58
  40d4bc:	ldr	x24, [x19]
  40d4c0:	mov	w25, #0x1                   	// #1
  40d4c4:	bfxil	w2, w23, #0, #1
  40d4c8:	strb	w2, [x19, #40]
  40d4cc:	mov	x0, x24
  40d4d0:	bl	401fc0 <strchr@plt>
  40d4d4:	cbz	x0, 40d634 <__fxstatat@plt+0xb4f4>
  40d4d8:	ldrb	w0, [x19, #40]
  40d4dc:	mov	x3, x22
  40d4e0:	add	x1, sp, #0xb8
  40d4e4:	mov	w2, #0xa                   	// #10
  40d4e8:	bfi	w0, w25, #1, #1
  40d4ec:	strb	w0, [x19, #40]
  40d4f0:	str	x19, [x21]
  40d4f4:	add	x0, sp, #0xb0
  40d4f8:	add	x21, x19, #0x30
  40d4fc:	bl	402120 <__getdelim@plt>
  40d500:	cmn	x0, #0x1
  40d504:	ldr	x0, [sp, #176]
  40d508:	b.ne	40d328 <__fxstatat@plt+0xb1e8>  // b.any
  40d50c:	bl	401f60 <free@plt>
  40d510:	ldr	w0, [x22]
  40d514:	tbnz	w0, #5, 40d8c4 <__fxstatat@plt+0xb784>
  40d518:	mov	x0, x22
  40d51c:	bl	40e1f8 <__fxstatat@plt+0xc0b8>
  40d520:	cmn	w0, #0x1
  40d524:	b.eq	40d99c <__fxstatat@plt+0xb85c>  // b.none
  40d528:	ldp	x25, x26, [sp, #80]
  40d52c:	str	xzr, [x21]
  40d530:	ldr	x22, [sp, #168]
  40d534:	mov	x0, x22
  40d538:	ldp	x29, x30, [sp, #16]
  40d53c:	ldp	x19, x20, [sp, #32]
  40d540:	ldp	x21, x22, [sp, #48]
  40d544:	ldp	x23, x24, [sp, #64]
  40d548:	add	sp, sp, #0xc0
  40d54c:	ret
  40d550:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d554:	mov	x0, x20
  40d558:	add	x1, x1, #0xbd0
  40d55c:	bl	401f20 <strcmp@plt>
  40d560:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d564:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d568:	mov	x0, x20
  40d56c:	add	x1, x1, #0xbd8
  40d570:	bl	401f20 <strcmp@plt>
  40d574:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d578:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d57c:	mov	x0, x20
  40d580:	add	x1, x1, #0xbe0
  40d584:	bl	401f20 <strcmp@plt>
  40d588:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d58c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d590:	mov	x0, x20
  40d594:	add	x1, x1, #0xbe8
  40d598:	bl	401f20 <strcmp@plt>
  40d59c:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d5a0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d5a4:	mov	x0, x20
  40d5a8:	add	x1, x1, #0xbf0
  40d5ac:	bl	401f20 <strcmp@plt>
  40d5b0:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d5b4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d5b8:	mov	x0, x20
  40d5bc:	add	x1, x1, #0xbf8
  40d5c0:	bl	401f20 <strcmp@plt>
  40d5c4:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d5c8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d5cc:	mov	x0, x20
  40d5d0:	add	x1, x1, #0xc08
  40d5d4:	bl	401f20 <strcmp@plt>
  40d5d8:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d5dc:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d5e0:	mov	x0, x20
  40d5e4:	add	x1, x1, #0xc10
  40d5e8:	bl	401f20 <strcmp@plt>
  40d5ec:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d5f0:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d5f4:	mov	x0, x20
  40d5f8:	add	x1, x1, #0xc18
  40d5fc:	bl	401f20 <strcmp@plt>
  40d600:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d604:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d608:	mov	x0, x20
  40d60c:	add	x1, x1, #0xc20
  40d610:	bl	401f20 <strcmp@plt>
  40d614:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb374>
  40d618:	mov	x0, x20
  40d61c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d620:	add	x1, x1, #0xc28
  40d624:	bl	401f20 <strcmp@plt>
  40d628:	cmp	w0, #0x0
  40d62c:	cset	w23, eq  // eq = none
  40d630:	b	40d4b4 <__fxstatat@plt+0xb374>
  40d634:	ldrb	w0, [x24]
  40d638:	cmp	w0, #0x2f
  40d63c:	b.eq	40d88c <__fxstatat@plt+0xb74c>  // b.none
  40d640:	mov	x1, x24
  40d644:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d648:	add	x0, x0, #0xc40
  40d64c:	bl	401f20 <strcmp@plt>
  40d650:	cmp	w0, #0x0
  40d654:	cset	w25, eq  // eq = none
  40d658:	b	40d4d8 <__fxstatat@plt+0xb398>
  40d65c:	mov	x1, x19
  40d660:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d664:	add	x0, x0, #0xc48
  40d668:	bl	401e10 <setmntent@plt>
  40d66c:	mov	x22, x0
  40d670:	cbz	x0, 40d534 <__fxstatat@plt+0xb3f4>
  40d674:	mov	x0, x22
  40d678:	add	x21, sp, #0xa8
  40d67c:	stp	x25, x26, [sp, #80]
  40d680:	adrp	x26, 411000 <__fxstatat@plt+0xeec0>
  40d684:	adrp	x25, 411000 <__fxstatat@plt+0xeec0>
  40d688:	add	x26, x26, #0xc58
  40d68c:	add	x25, x25, #0xbc0
  40d690:	str	x27, [sp, #96]
  40d694:	bl	4020a0 <getmntent@plt>
  40d698:	mov	x20, x0
  40d69c:	cbz	x0, 40d850 <__fxstatat@plt+0xb710>
  40d6a0:	mov	x1, x26
  40d6a4:	bl	401fa0 <hasmntopt@plt>
  40d6a8:	mov	x23, x0
  40d6ac:	mov	x0, #0x38                  	// #56
  40d6b0:	mov	w24, #0x1                   	// #1
  40d6b4:	bl	40c528 <__fxstatat@plt+0xa3e8>
  40d6b8:	mov	x19, x0
  40d6bc:	ldr	x0, [x20]
  40d6c0:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d6c4:	mov	x1, x0
  40d6c8:	ldr	x0, [x20, #8]
  40d6cc:	str	x1, [x19]
  40d6d0:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d6d4:	mov	x1, x0
  40d6d8:	ldr	x0, [x20, #16]
  40d6dc:	stp	x1, xzr, [x19, #8]
  40d6e0:	bl	40c6b0 <__fxstatat@plt+0xa570>
  40d6e4:	str	x0, [x19, #24]
  40d6e8:	ldrb	w2, [x19, #40]
  40d6ec:	mov	x20, x0
  40d6f0:	mov	x1, x25
  40d6f4:	orr	w2, w2, #0x4
  40d6f8:	strb	w2, [x19, #40]
  40d6fc:	bl	401f20 <strcmp@plt>
  40d700:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d704:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d708:	mov	x0, x20
  40d70c:	add	x1, x1, #0xbc8
  40d710:	bl	401f20 <strcmp@plt>
  40d714:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d718:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d71c:	mov	x0, x20
  40d720:	add	x1, x1, #0xbd0
  40d724:	bl	401f20 <strcmp@plt>
  40d728:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d72c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d730:	mov	x0, x20
  40d734:	add	x1, x1, #0xbd8
  40d738:	bl	401f20 <strcmp@plt>
  40d73c:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d740:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d744:	mov	x0, x20
  40d748:	add	x1, x1, #0xbe0
  40d74c:	bl	401f20 <strcmp@plt>
  40d750:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d754:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d758:	mov	x0, x20
  40d75c:	add	x1, x1, #0xbe8
  40d760:	bl	401f20 <strcmp@plt>
  40d764:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d768:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d76c:	mov	x0, x20
  40d770:	add	x1, x1, #0xbf0
  40d774:	bl	401f20 <strcmp@plt>
  40d778:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d77c:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d780:	mov	x0, x20
  40d784:	add	x1, x1, #0xbf8
  40d788:	bl	401f20 <strcmp@plt>
  40d78c:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d790:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d794:	mov	x0, x20
  40d798:	add	x1, x1, #0xc08
  40d79c:	bl	401f20 <strcmp@plt>
  40d7a0:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d7a4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d7a8:	mov	x0, x20
  40d7ac:	add	x1, x1, #0xc10
  40d7b0:	bl	401f20 <strcmp@plt>
  40d7b4:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d7b8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d7bc:	mov	x0, x20
  40d7c0:	add	x1, x1, #0xc18
  40d7c4:	bl	401f20 <strcmp@plt>
  40d7c8:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d7cc:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d7d0:	mov	x0, x20
  40d7d4:	add	x1, x1, #0xc20
  40d7d8:	bl	401f20 <strcmp@plt>
  40d7dc:	cbz	w0, 40d800 <__fxstatat@plt+0xb6c0>
  40d7e0:	mov	x0, x20
  40d7e4:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d7e8:	add	x1, x1, #0xc28
  40d7ec:	bl	401f20 <strcmp@plt>
  40d7f0:	cmp	x23, #0x0
  40d7f4:	cset	w24, eq  // eq = none
  40d7f8:	cmp	w0, #0x0
  40d7fc:	csel	w24, w24, wzr, eq  // eq = none
  40d800:	ldrb	w2, [x19, #40]
  40d804:	mov	w1, #0x3a                  	// #58
  40d808:	ldr	x23, [x19]
  40d80c:	mov	w27, #0x1                   	// #1
  40d810:	bfxil	w2, w24, #0, #1
  40d814:	strb	w2, [x19, #40]
  40d818:	mov	x0, x23
  40d81c:	bl	401fc0 <strchr@plt>
  40d820:	cbz	x0, 40d864 <__fxstatat@plt+0xb724>
  40d824:	ldrb	w0, [x19, #40]
  40d828:	mov	x1, #0xffffffffffffffff    	// #-1
  40d82c:	str	x1, [x19, #32]
  40d830:	bfi	w0, w27, #1, #1
  40d834:	strb	w0, [x19, #40]
  40d838:	str	x19, [x21]
  40d83c:	mov	x0, x22
  40d840:	add	x21, x19, #0x30
  40d844:	bl	4020a0 <getmntent@plt>
  40d848:	mov	x20, x0
  40d84c:	cbnz	x0, 40d6a0 <__fxstatat@plt+0xb560>
  40d850:	mov	x0, x22
  40d854:	bl	401e20 <endmntent@plt>
  40d858:	cbz	w0, 40d9ac <__fxstatat@plt+0xb86c>
  40d85c:	ldr	x27, [sp, #96]
  40d860:	b	40d528 <__fxstatat@plt+0xb3e8>
  40d864:	ldrb	w0, [x23]
  40d868:	cmp	w0, #0x2f
  40d86c:	b.eq	40d964 <__fxstatat@plt+0xb824>  // b.none
  40d870:	mov	x1, x23
  40d874:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40d878:	add	x0, x0, #0xc40
  40d87c:	bl	401f20 <strcmp@plt>
  40d880:	cmp	w0, #0x0
  40d884:	cset	w27, eq  // eq = none
  40d888:	b	40d824 <__fxstatat@plt+0xb6e4>
  40d88c:	ldrb	w0, [x24, #1]
  40d890:	cmp	w0, #0x2f
  40d894:	b.ne	40d640 <__fxstatat@plt+0xb500>  // b.any
  40d898:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d89c:	mov	x0, x20
  40d8a0:	add	x1, x1, #0xc30
  40d8a4:	bl	401f20 <strcmp@plt>
  40d8a8:	cbz	w0, 40d4d8 <__fxstatat@plt+0xb398>
  40d8ac:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d8b0:	mov	x0, x20
  40d8b4:	add	x1, x1, #0xc38
  40d8b8:	bl	401f20 <strcmp@plt>
  40d8bc:	cbz	w0, 40d4d8 <__fxstatat@plt+0xb398>
  40d8c0:	b	40d640 <__fxstatat@plt+0xb500>
  40d8c4:	bl	4020e0 <__errno_location@plt>
  40d8c8:	mov	x23, x0
  40d8cc:	mov	x0, x22
  40d8d0:	ldr	w24, [x23]
  40d8d4:	bl	40e1f8 <__fxstatat@plt+0xc0b8>
  40d8d8:	str	w24, [x23]
  40d8dc:	str	xzr, [x21]
  40d8e0:	ldr	x19, [sp, #168]
  40d8e4:	cbz	x19, 40d93c <__fxstatat@plt+0xb7fc>
  40d8e8:	ldr	x0, [x19]
  40d8ec:	ldr	x20, [x19, #48]
  40d8f0:	bl	401f60 <free@plt>
  40d8f4:	ldr	x0, [x19, #8]
  40d8f8:	bl	401f60 <free@plt>
  40d8fc:	ldr	x0, [x19, #16]
  40d900:	bl	401f60 <free@plt>
  40d904:	ldrb	w1, [x19, #40]
  40d908:	mov	x0, x19
  40d90c:	tbnz	w1, #2, 40d924 <__fxstatat@plt+0xb7e4>
  40d910:	bl	401f60 <free@plt>
  40d914:	str	x20, [sp, #168]
  40d918:	cbz	x20, 40d93c <__fxstatat@plt+0xb7fc>
  40d91c:	mov	x19, x20
  40d920:	b	40d8e8 <__fxstatat@plt+0xb7a8>
  40d924:	ldr	x0, [x19, #24]
  40d928:	bl	401f60 <free@plt>
  40d92c:	mov	x0, x19
  40d930:	bl	401f60 <free@plt>
  40d934:	str	x20, [sp, #168]
  40d938:	cbnz	x20, 40d91c <__fxstatat@plt+0xb7dc>
  40d93c:	ldp	x25, x26, [sp, #80]
  40d940:	str	w24, [x23]
  40d944:	mov	x22, #0x0                   	// #0
  40d948:	mov	x0, x22
  40d94c:	ldp	x29, x30, [sp, #16]
  40d950:	ldp	x19, x20, [sp, #32]
  40d954:	ldp	x21, x22, [sp, #48]
  40d958:	ldp	x23, x24, [sp, #64]
  40d95c:	add	sp, sp, #0xc0
  40d960:	ret
  40d964:	ldrb	w0, [x23, #1]
  40d968:	cmp	w0, #0x2f
  40d96c:	b.ne	40d870 <__fxstatat@plt+0xb730>  // b.any
  40d970:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d974:	mov	x0, x20
  40d978:	add	x1, x1, #0xc30
  40d97c:	bl	401f20 <strcmp@plt>
  40d980:	cbz	w0, 40d824 <__fxstatat@plt+0xb6e4>
  40d984:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40d988:	mov	x0, x20
  40d98c:	add	x1, x1, #0xc38
  40d990:	bl	401f20 <strcmp@plt>
  40d994:	cbz	w0, 40d824 <__fxstatat@plt+0xb6e4>
  40d998:	b	40d870 <__fxstatat@plt+0xb730>
  40d99c:	bl	4020e0 <__errno_location@plt>
  40d9a0:	ldr	w24, [x0]
  40d9a4:	mov	x23, x0
  40d9a8:	b	40d8dc <__fxstatat@plt+0xb79c>
  40d9ac:	bl	4020e0 <__errno_location@plt>
  40d9b0:	ldr	w24, [x0]
  40d9b4:	mov	x23, x0
  40d9b8:	ldr	x27, [sp, #96]
  40d9bc:	b	40d8dc <__fxstatat@plt+0xb79c>
  40d9c0:	stp	x29, x30, [sp, #-32]!
  40d9c4:	mov	x29, sp
  40d9c8:	str	x19, [sp, #16]
  40d9cc:	mov	x19, x0
  40d9d0:	ldr	x0, [x0]
  40d9d4:	bl	401f60 <free@plt>
  40d9d8:	ldr	x0, [x19, #8]
  40d9dc:	bl	401f60 <free@plt>
  40d9e0:	ldr	x0, [x19, #16]
  40d9e4:	bl	401f60 <free@plt>
  40d9e8:	ldrb	w0, [x19, #40]
  40d9ec:	tbnz	w0, #2, 40da00 <__fxstatat@plt+0xb8c0>
  40d9f0:	mov	x0, x19
  40d9f4:	ldr	x19, [sp, #16]
  40d9f8:	ldp	x29, x30, [sp], #32
  40d9fc:	b	401f60 <free@plt>
  40da00:	ldr	x0, [x19, #24]
  40da04:	bl	401f60 <free@plt>
  40da08:	mov	x0, x19
  40da0c:	ldr	x19, [sp, #16]
  40da10:	ldp	x29, x30, [sp], #32
  40da14:	b	401f60 <free@plt>
  40da18:	stp	x29, x30, [sp, #-64]!
  40da1c:	cmp	x1, #0x401
  40da20:	mov	x29, sp
  40da24:	stp	x19, x20, [sp, #16]
  40da28:	mov	x19, #0x401                 	// #1025
  40da2c:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40da30:	stp	x21, x22, [sp, #32]
  40da34:	mov	x22, x0
  40da38:	stp	x23, x24, [sp, #48]
  40da3c:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40da40:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40da44:	nop
  40da48:	mov	x0, x19
  40da4c:	bl	401d50 <malloc@plt>
  40da50:	mov	x20, x0
  40da54:	mov	x2, x19
  40da58:	mov	x0, x22
  40da5c:	mov	x1, x20
  40da60:	cbz	x20, 40daa8 <__fxstatat@plt+0xb968>
  40da64:	bl	401c90 <readlink@plt>
  40da68:	mov	x21, x0
  40da6c:	tbnz	x0, #63, 40daf4 <__fxstatat@plt+0xb9b4>
  40da70:	mov	x0, x20
  40da74:	cmp	x19, x21
  40da78:	b.hi	40db28 <__fxstatat@plt+0xb9e8>  // b.pmore
  40da7c:	bl	401f60 <free@plt>
  40da80:	cmp	x19, x23
  40da84:	b.hi	40dac0 <__fxstatat@plt+0xb980>  // b.pmore
  40da88:	lsl	x19, x19, #1
  40da8c:	mov	x0, x19
  40da90:	bl	401d50 <malloc@plt>
  40da94:	mov	x20, x0
  40da98:	mov	x2, x19
  40da9c:	mov	x0, x22
  40daa0:	mov	x1, x20
  40daa4:	cbnz	x20, 40da64 <__fxstatat@plt+0xb924>
  40daa8:	mov	x0, x20
  40daac:	ldp	x19, x20, [sp, #16]
  40dab0:	ldp	x21, x22, [sp, #32]
  40dab4:	ldp	x23, x24, [sp, #48]
  40dab8:	ldp	x29, x30, [sp], #64
  40dabc:	ret
  40dac0:	cmp	x19, x24
  40dac4:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40dac8:	b.ls	40da48 <__fxstatat@plt+0xb908>  // b.plast
  40dacc:	bl	4020e0 <__errno_location@plt>
  40dad0:	mov	x20, #0x0                   	// #0
  40dad4:	mov	w1, #0xc                   	// #12
  40dad8:	str	w1, [x0]
  40dadc:	mov	x0, x20
  40dae0:	ldp	x19, x20, [sp, #16]
  40dae4:	ldp	x21, x22, [sp, #32]
  40dae8:	ldp	x23, x24, [sp, #48]
  40daec:	ldp	x29, x30, [sp], #64
  40daf0:	ret
  40daf4:	bl	4020e0 <__errno_location@plt>
  40daf8:	ldr	w0, [x0]
  40dafc:	cmp	w0, #0x22
  40db00:	b.eq	40da70 <__fxstatat@plt+0xb930>  // b.none
  40db04:	mov	x0, x20
  40db08:	mov	x20, #0x0                   	// #0
  40db0c:	bl	401f60 <free@plt>
  40db10:	mov	x0, x20
  40db14:	ldp	x19, x20, [sp, #16]
  40db18:	ldp	x21, x22, [sp, #32]
  40db1c:	ldp	x23, x24, [sp, #48]
  40db20:	ldp	x29, x30, [sp], #64
  40db24:	ret
  40db28:	strb	wzr, [x20, x21]
  40db2c:	mov	x0, x20
  40db30:	ldp	x19, x20, [sp, #16]
  40db34:	ldp	x21, x22, [sp, #32]
  40db38:	ldp	x23, x24, [sp, #48]
  40db3c:	ldp	x29, x30, [sp], #64
  40db40:	ret
  40db44:	nop
  40db48:	mov	w0, #0x1                   	// #1
  40db4c:	b	404400 <__fxstatat@plt+0x22c0>
  40db50:	stp	x29, x30, [sp, #-96]!
  40db54:	mov	x29, sp
  40db58:	stp	x23, x24, [sp, #48]
  40db5c:	mov	x23, x1
  40db60:	stp	x21, x22, [sp, #32]
  40db64:	mov	x22, x3
  40db68:	stp	x25, x26, [sp, #64]
  40db6c:	mov	x26, x2
  40db70:	mov	x25, x0
  40db74:	stp	x27, x28, [sp, #80]
  40db78:	bl	401c30 <strlen@plt>
  40db7c:	ldr	x28, [x23]
  40db80:	cbz	x28, 40dcc0 <__fxstatat@plt+0xbb80>
  40db84:	stp	x19, x20, [sp, #16]
  40db88:	mov	x21, x0
  40db8c:	cbz	x26, 40dc68 <__fxstatat@plt+0xbb28>
  40db90:	mov	x20, x26
  40db94:	mov	w27, #0x0                   	// #0
  40db98:	mov	x24, #0xffffffffffffffff    	// #-1
  40db9c:	mov	x19, #0x0                   	// #0
  40dba0:	b	40dbc0 <__fxstatat@plt+0xba80>
  40dba4:	bl	401ed0 <memcmp@plt>
  40dba8:	cmp	w0, #0x0
  40dbac:	csinc	w27, w27, wzr, eq  // eq = none
  40dbb0:	add	x19, x19, #0x1
  40dbb4:	add	x20, x20, x22
  40dbb8:	ldr	x28, [x23, x19, lsl #3]
  40dbbc:	cbz	x28, 40dc18 <__fxstatat@plt+0xbad8>
  40dbc0:	mov	x1, x25
  40dbc4:	mov	x2, x21
  40dbc8:	mov	x0, x28
  40dbcc:	bl	401d90 <strncmp@plt>
  40dbd0:	mov	w1, w0
  40dbd4:	mov	x0, x28
  40dbd8:	cbnz	w1, 40dbb0 <__fxstatat@plt+0xba70>
  40dbdc:	bl	401c30 <strlen@plt>
  40dbe0:	mov	x3, x0
  40dbe4:	mov	x2, x22
  40dbe8:	madd	x0, x24, x22, x26
  40dbec:	mov	x1, x20
  40dbf0:	cmp	x21, x3
  40dbf4:	b.eq	40dc44 <__fxstatat@plt+0xbb04>  // b.none
  40dbf8:	cmn	x24, #0x1
  40dbfc:	b.ne	40dba4 <__fxstatat@plt+0xba64>  // b.any
  40dc00:	mov	x24, x19
  40dc04:	add	x19, x19, #0x1
  40dc08:	add	x20, x20, x22
  40dc0c:	ldr	x28, [x23, x19, lsl #3]
  40dc10:	cbnz	x28, 40dbc0 <__fxstatat@plt+0xba80>
  40dc14:	nop
  40dc18:	ldp	x19, x20, [sp, #16]
  40dc1c:	cmp	w27, #0x0
  40dc20:	mov	x0, #0xfffffffffffffffe    	// #-2
  40dc24:	csel	x24, x24, x0, eq  // eq = none
  40dc28:	mov	x0, x24
  40dc2c:	ldp	x21, x22, [sp, #32]
  40dc30:	ldp	x23, x24, [sp, #48]
  40dc34:	ldp	x25, x26, [sp, #64]
  40dc38:	ldp	x27, x28, [sp, #80]
  40dc3c:	ldp	x29, x30, [sp], #96
  40dc40:	ret
  40dc44:	mov	x24, x19
  40dc48:	mov	x0, x24
  40dc4c:	ldp	x19, x20, [sp, #16]
  40dc50:	ldp	x21, x22, [sp, #32]
  40dc54:	ldp	x23, x24, [sp, #48]
  40dc58:	ldp	x25, x26, [sp, #64]
  40dc5c:	ldp	x27, x28, [sp, #80]
  40dc60:	ldp	x29, x30, [sp], #96
  40dc64:	ret
  40dc68:	mov	w27, #0x0                   	// #0
  40dc6c:	mov	x24, #0xffffffffffffffff    	// #-1
  40dc70:	mov	x19, #0x0                   	// #0
  40dc74:	b	40dc88 <__fxstatat@plt+0xbb48>
  40dc78:	mov	w27, #0x1                   	// #1
  40dc7c:	add	x19, x19, #0x1
  40dc80:	ldr	x28, [x23, x19, lsl #3]
  40dc84:	cbz	x28, 40dc18 <__fxstatat@plt+0xbad8>
  40dc88:	mov	x1, x25
  40dc8c:	mov	x2, x21
  40dc90:	mov	x0, x28
  40dc94:	bl	401d90 <strncmp@plt>
  40dc98:	mov	w1, w0
  40dc9c:	mov	x0, x28
  40dca0:	cbnz	w1, 40dc7c <__fxstatat@plt+0xbb3c>
  40dca4:	bl	401c30 <strlen@plt>
  40dca8:	cmp	x0, x21
  40dcac:	b.eq	40dc44 <__fxstatat@plt+0xbb04>  // b.none
  40dcb0:	cmn	x24, #0x1
  40dcb4:	b.ne	40dc78 <__fxstatat@plt+0xbb38>  // b.any
  40dcb8:	mov	x24, x19
  40dcbc:	b	40dc7c <__fxstatat@plt+0xbb3c>
  40dcc0:	mov	x24, #0xffffffffffffffff    	// #-1
  40dcc4:	b	40dc28 <__fxstatat@plt+0xbae8>
  40dcc8:	stp	x29, x30, [sp, #-48]!
  40dccc:	cmn	x2, #0x1
  40dcd0:	mov	x29, sp
  40dcd4:	stp	x19, x20, [sp, #16]
  40dcd8:	mov	x20, x0
  40dcdc:	str	x21, [sp, #32]
  40dce0:	mov	x21, x1
  40dce4:	b.eq	40dd44 <__fxstatat@plt+0xbc04>  // b.none
  40dce8:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40dcec:	mov	w2, #0x5                   	// #5
  40dcf0:	add	x1, x1, #0xc80
  40dcf4:	mov	x0, #0x0                   	// #0
  40dcf8:	bl	402060 <dcgettext@plt>
  40dcfc:	mov	x19, x0
  40dd00:	mov	x2, x21
  40dd04:	mov	w1, #0x8                   	// #8
  40dd08:	mov	w0, #0x0                   	// #0
  40dd0c:	bl	40a340 <__fxstatat@plt+0x8200>
  40dd10:	mov	x1, x20
  40dd14:	mov	x20, x0
  40dd18:	mov	w0, #0x1                   	// #1
  40dd1c:	bl	40b4e8 <__fxstatat@plt+0x93a8>
  40dd20:	mov	x3, x20
  40dd24:	mov	x2, x19
  40dd28:	ldp	x19, x20, [sp, #16]
  40dd2c:	mov	x4, x0
  40dd30:	ldr	x21, [sp, #32]
  40dd34:	mov	w1, #0x0                   	// #0
  40dd38:	ldp	x29, x30, [sp], #48
  40dd3c:	mov	w0, #0x0                   	// #0
  40dd40:	b	401c70 <error@plt>
  40dd44:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40dd48:	mov	w2, #0x5                   	// #5
  40dd4c:	add	x1, x1, #0xc60
  40dd50:	mov	x0, #0x0                   	// #0
  40dd54:	bl	402060 <dcgettext@plt>
  40dd58:	mov	x19, x0
  40dd5c:	b	40dd00 <__fxstatat@plt+0xbbc0>
  40dd60:	stp	x29, x30, [sp, #-112]!
  40dd64:	mov	x29, sp
  40dd68:	stp	x27, x28, [sp, #80]
  40dd6c:	adrp	x28, 425000 <__fxstatat@plt+0x22ec0>
  40dd70:	stp	x19, x20, [sp, #16]
  40dd74:	mov	x20, x1
  40dd78:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40dd7c:	add	x1, x1, #0xca0
  40dd80:	stp	x21, x22, [sp, #32]
  40dd84:	mov	x22, x2
  40dd88:	mov	w2, #0x5                   	// #5
  40dd8c:	stp	x23, x24, [sp, #48]
  40dd90:	mov	x24, x0
  40dd94:	mov	x0, #0x0                   	// #0
  40dd98:	bl	402060 <dcgettext@plt>
  40dd9c:	ldr	x1, [x28, #1432]
  40dda0:	bl	402080 <fputs_unlocked@plt>
  40dda4:	ldr	x21, [x24]
  40dda8:	cbz	x21, 40de20 <__fxstatat@plt+0xbce0>
  40ddac:	adrp	x27, 411000 <__fxstatat@plt+0xeec0>
  40ddb0:	add	x27, x27, #0xcc0
  40ddb4:	stp	x25, x26, [sp, #64]
  40ddb8:	adrp	x26, 411000 <__fxstatat@plt+0xeec0>
  40ddbc:	add	x25, x28, #0x598
  40ddc0:	add	x26, x26, #0xcb8
  40ddc4:	mov	x23, #0x0                   	// #0
  40ddc8:	mov	x19, #0x0                   	// #0
  40ddcc:	nop
  40ddd0:	cbz	x19, 40dde8 <__fxstatat@plt+0xbca8>
  40ddd4:	mov	x2, x22
  40ddd8:	mov	x1, x20
  40dddc:	mov	x0, x23
  40dde0:	bl	401ed0 <memcmp@plt>
  40dde4:	cbz	w0, 40de58 <__fxstatat@plt+0xbd18>
  40dde8:	ldr	x23, [x25]
  40ddec:	mov	x0, x21
  40ddf0:	bl	40b668 <__fxstatat@plt+0x9528>
  40ddf4:	mov	x3, x0
  40ddf8:	mov	x2, x26
  40ddfc:	mov	x0, x23
  40de00:	mov	w1, #0x1                   	// #1
  40de04:	mov	x23, x20
  40de08:	bl	401f10 <__fprintf_chk@plt>
  40de0c:	add	x19, x19, #0x1
  40de10:	add	x20, x20, x22
  40de14:	ldr	x21, [x24, x19, lsl #3]
  40de18:	cbnz	x21, 40ddd0 <__fxstatat@plt+0xbc90>
  40de1c:	ldp	x25, x26, [sp, #64]
  40de20:	ldr	x0, [x28, #1432]
  40de24:	ldp	x1, x2, [x0, #40]
  40de28:	cmp	x1, x2
  40de2c:	b.cs	40de84 <__fxstatat@plt+0xbd44>  // b.hs, b.nlast
  40de30:	add	x2, x1, #0x1
  40de34:	str	x2, [x0, #40]
  40de38:	mov	w0, #0xa                   	// #10
  40de3c:	strb	w0, [x1]
  40de40:	ldp	x19, x20, [sp, #16]
  40de44:	ldp	x21, x22, [sp, #32]
  40de48:	ldp	x23, x24, [sp, #48]
  40de4c:	ldp	x27, x28, [sp, #80]
  40de50:	ldp	x29, x30, [sp], #112
  40de54:	ret
  40de58:	ldr	x1, [x25]
  40de5c:	mov	x0, x21
  40de60:	str	x1, [sp, #104]
  40de64:	bl	40b668 <__fxstatat@plt+0x9528>
  40de68:	mov	x3, x0
  40de6c:	ldr	x1, [sp, #104]
  40de70:	mov	x2, x27
  40de74:	mov	x0, x1
  40de78:	mov	w1, #0x1                   	// #1
  40de7c:	bl	401f10 <__fprintf_chk@plt>
  40de80:	b	40de0c <__fxstatat@plt+0xbccc>
  40de84:	ldp	x19, x20, [sp, #16]
  40de88:	mov	w1, #0xa                   	// #10
  40de8c:	ldp	x21, x22, [sp, #32]
  40de90:	ldp	x23, x24, [sp, #48]
  40de94:	ldp	x27, x28, [sp, #80]
  40de98:	ldp	x29, x30, [sp], #112
  40de9c:	b	401eb0 <__overflow@plt>
  40dea0:	stp	x29, x30, [sp, #-80]!
  40dea4:	mov	x29, sp
  40dea8:	stp	x19, x20, [sp, #16]
  40deac:	mov	x19, x2
  40deb0:	mov	x20, x3
  40deb4:	stp	x21, x22, [sp, #32]
  40deb8:	mov	x22, x1
  40debc:	mov	x21, x4
  40dec0:	mov	x3, x4
  40dec4:	mov	x2, x20
  40dec8:	mov	x1, x19
  40decc:	stp	x23, x24, [sp, #48]
  40ded0:	mov	x24, x0
  40ded4:	mov	x23, x5
  40ded8:	mov	x0, x22
  40dedc:	bl	40db50 <__fxstatat@plt+0xba10>
  40dee0:	tbnz	x0, #63, 40def8 <__fxstatat@plt+0xbdb8>
  40dee4:	ldp	x19, x20, [sp, #16]
  40dee8:	ldp	x21, x22, [sp, #32]
  40deec:	ldp	x23, x24, [sp, #48]
  40def0:	ldp	x29, x30, [sp], #80
  40def4:	ret
  40def8:	str	x25, [sp, #64]
  40defc:	cmn	x0, #0x1
  40df00:	b.eq	40df74 <__fxstatat@plt+0xbe34>  // b.none
  40df04:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40df08:	mov	w2, #0x5                   	// #5
  40df0c:	add	x1, x1, #0xc80
  40df10:	mov	x0, #0x0                   	// #0
  40df14:	bl	402060 <dcgettext@plt>
  40df18:	mov	x25, x0
  40df1c:	mov	x2, x22
  40df20:	mov	w1, #0x8                   	// #8
  40df24:	mov	w0, #0x0                   	// #0
  40df28:	bl	40a340 <__fxstatat@plt+0x8200>
  40df2c:	mov	x1, x24
  40df30:	mov	x22, x0
  40df34:	mov	w0, #0x1                   	// #1
  40df38:	bl	40b4e8 <__fxstatat@plt+0x93a8>
  40df3c:	mov	x3, x22
  40df40:	mov	x4, x0
  40df44:	mov	x2, x25
  40df48:	mov	w1, #0x0                   	// #0
  40df4c:	mov	w0, #0x0                   	// #0
  40df50:	bl	401c70 <error@plt>
  40df54:	mov	x0, x19
  40df58:	mov	x2, x21
  40df5c:	mov	x1, x20
  40df60:	bl	40dd60 <__fxstatat@plt+0xbc20>
  40df64:	blr	x23
  40df68:	mov	x0, #0xffffffffffffffff    	// #-1
  40df6c:	ldr	x25, [sp, #64]
  40df70:	b	40dee4 <__fxstatat@plt+0xbda4>
  40df74:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40df78:	mov	w2, #0x5                   	// #5
  40df7c:	add	x1, x1, #0xc60
  40df80:	mov	x0, #0x0                   	// #0
  40df84:	bl	402060 <dcgettext@plt>
  40df88:	mov	x25, x0
  40df8c:	b	40df1c <__fxstatat@plt+0xbddc>
  40df90:	stp	x29, x30, [sp, #-64]!
  40df94:	mov	x29, sp
  40df98:	stp	x21, x22, [sp, #32]
  40df9c:	ldr	x22, [x1]
  40dfa0:	cbz	x22, 40dfe8 <__fxstatat@plt+0xbea8>
  40dfa4:	mov	x21, x3
  40dfa8:	stp	x19, x20, [sp, #16]
  40dfac:	mov	x19, x2
  40dfb0:	add	x20, x1, #0x8
  40dfb4:	str	x23, [sp, #48]
  40dfb8:	mov	x23, x0
  40dfbc:	b	40dfcc <__fxstatat@plt+0xbe8c>
  40dfc0:	ldr	x22, [x20], #8
  40dfc4:	add	x19, x19, x21
  40dfc8:	cbz	x22, 40dfe0 <__fxstatat@plt+0xbea0>
  40dfcc:	mov	x2, x21
  40dfd0:	mov	x1, x19
  40dfd4:	mov	x0, x23
  40dfd8:	bl	401ed0 <memcmp@plt>
  40dfdc:	cbnz	w0, 40dfc0 <__fxstatat@plt+0xbe80>
  40dfe0:	ldp	x19, x20, [sp, #16]
  40dfe4:	ldr	x23, [sp, #48]
  40dfe8:	mov	x0, x22
  40dfec:	ldp	x21, x22, [sp, #32]
  40dff0:	ldp	x29, x30, [sp], #64
  40dff4:	ret
  40dff8:	stp	x29, x30, [sp, #-32]!
  40dffc:	mov	x29, sp
  40e000:	stp	x19, x20, [sp, #16]
  40e004:	mov	x19, x0
  40e008:	bl	401ce0 <__fpending@plt>
  40e00c:	mov	x20, x0
  40e010:	mov	x0, x19
  40e014:	ldr	w19, [x19]
  40e018:	and	w19, w19, #0x20
  40e01c:	bl	40e1f8 <__fxstatat@plt+0xc0b8>
  40e020:	cbnz	w19, 40e048 <__fxstatat@plt+0xbf08>
  40e024:	cbz	w0, 40e03c <__fxstatat@plt+0xbefc>
  40e028:	cbnz	x20, 40e060 <__fxstatat@plt+0xbf20>
  40e02c:	bl	4020e0 <__errno_location@plt>
  40e030:	ldr	w0, [x0]
  40e034:	cmp	w0, #0x9
  40e038:	csetm	w0, ne  // ne = any
  40e03c:	ldp	x19, x20, [sp, #16]
  40e040:	ldp	x29, x30, [sp], #32
  40e044:	ret
  40e048:	cbnz	w0, 40e060 <__fxstatat@plt+0xbf20>
  40e04c:	bl	4020e0 <__errno_location@plt>
  40e050:	mov	x1, x0
  40e054:	mov	w0, #0xffffffff            	// #-1
  40e058:	str	wzr, [x1]
  40e05c:	b	40e03c <__fxstatat@plt+0xbefc>
  40e060:	mov	w0, #0xffffffff            	// #-1
  40e064:	b	40e03c <__fxstatat@plt+0xbefc>
  40e068:	stp	x29, x30, [sp, #-64]!
  40e06c:	mov	x29, sp
  40e070:	str	x2, [sp, #56]
  40e074:	mov	w2, #0x0                   	// #0
  40e078:	tbnz	w1, #6, 40e08c <__fxstatat@plt+0xbf4c>
  40e07c:	bl	401d70 <open@plt>
  40e080:	bl	40e190 <__fxstatat@plt+0xc050>
  40e084:	ldp	x29, x30, [sp], #64
  40e088:	ret
  40e08c:	mov	w2, #0xfffffff8            	// #-8
  40e090:	stp	w2, wzr, [sp, #40]
  40e094:	ldr	w2, [sp, #56]
  40e098:	add	x3, sp, #0x30
  40e09c:	add	x4, sp, #0x40
  40e0a0:	stp	x4, x4, [sp, #16]
  40e0a4:	str	x3, [sp, #32]
  40e0a8:	bl	401d70 <open@plt>
  40e0ac:	bl	40e190 <__fxstatat@plt+0xc050>
  40e0b0:	ldp	x29, x30, [sp], #64
  40e0b4:	ret
  40e0b8:	stp	x29, x30, [sp, #-16]!
  40e0bc:	mov	x1, #0x0                   	// #0
  40e0c0:	mov	x29, sp
  40e0c4:	bl	402130 <setlocale@plt>
  40e0c8:	mov	w1, #0x1                   	// #1
  40e0cc:	cbz	x0, 40e0f0 <__fxstatat@plt+0xbfb0>
  40e0d0:	ldrb	w1, [x0]
  40e0d4:	cmp	w1, #0x43
  40e0d8:	b.eq	40e0fc <__fxstatat@plt+0xbfbc>  // b.none
  40e0dc:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40e0e0:	add	x1, x1, #0xcc8
  40e0e4:	bl	401f20 <strcmp@plt>
  40e0e8:	cmp	w0, #0x0
  40e0ec:	cset	w1, ne  // ne = any
  40e0f0:	mov	w0, w1
  40e0f4:	ldp	x29, x30, [sp], #16
  40e0f8:	ret
  40e0fc:	ldrb	w2, [x0, #1]
  40e100:	mov	w1, #0x0                   	// #0
  40e104:	cbnz	w2, 40e0dc <__fxstatat@plt+0xbf9c>
  40e108:	mov	w0, w1
  40e10c:	ldp	x29, x30, [sp], #16
  40e110:	ret
  40e114:	nop
  40e118:	ldrb	w3, [x0]
  40e11c:	cbz	w3, 40e144 <__fxstatat@plt+0xc004>
  40e120:	mov	x2, #0x0                   	// #0
  40e124:	nop
  40e128:	ror	x2, x2, #55
  40e12c:	add	x2, x2, w3, uxtb
  40e130:	ldrb	w3, [x0, #1]!
  40e134:	cbnz	w3, 40e128 <__fxstatat@plt+0xbfe8>
  40e138:	udiv	x0, x2, x1
  40e13c:	msub	x0, x0, x1, x2
  40e140:	ret
  40e144:	mov	x0, #0x0                   	// #0
  40e148:	ret
  40e14c:	nop
  40e150:	stp	x29, x30, [sp, #-16]!
  40e154:	mov	w0, #0xe                   	// #14
  40e158:	mov	x29, sp
  40e15c:	bl	401d30 <nl_langinfo@plt>
  40e160:	cbz	x0, 40e180 <__fxstatat@plt+0xc040>
  40e164:	ldrb	w2, [x0]
  40e168:	adrp	x1, 411000 <__fxstatat@plt+0xeec0>
  40e16c:	add	x1, x1, #0xcd0
  40e170:	cmp	w2, #0x0
  40e174:	csel	x0, x1, x0, eq  // eq = none
  40e178:	ldp	x29, x30, [sp], #16
  40e17c:	ret
  40e180:	ldp	x29, x30, [sp], #16
  40e184:	adrp	x0, 411000 <__fxstatat@plt+0xeec0>
  40e188:	add	x0, x0, #0xcd0
  40e18c:	ret
  40e190:	stp	x29, x30, [sp, #-48]!
  40e194:	cmp	w0, #0x2
  40e198:	mov	x29, sp
  40e19c:	stp	x19, x20, [sp, #16]
  40e1a0:	mov	w19, w0
  40e1a4:	b.ls	40e1b8 <__fxstatat@plt+0xc078>  // b.plast
  40e1a8:	mov	w0, w19
  40e1ac:	ldp	x19, x20, [sp, #16]
  40e1b0:	ldp	x29, x30, [sp], #48
  40e1b4:	ret
  40e1b8:	str	x21, [sp, #32]
  40e1bc:	bl	40e368 <__fxstatat@plt+0xc228>
  40e1c0:	mov	w21, w0
  40e1c4:	bl	4020e0 <__errno_location@plt>
  40e1c8:	mov	x20, x0
  40e1cc:	mov	w0, w19
  40e1d0:	mov	w19, w21
  40e1d4:	ldr	w21, [x20]
  40e1d8:	bl	401e50 <close@plt>
  40e1dc:	str	w21, [x20]
  40e1e0:	mov	w0, w19
  40e1e4:	ldp	x19, x20, [sp, #16]
  40e1e8:	ldr	x21, [sp, #32]
  40e1ec:	ldp	x29, x30, [sp], #48
  40e1f0:	ret
  40e1f4:	nop
  40e1f8:	stp	x29, x30, [sp, #-32]!
  40e1fc:	mov	x29, sp
  40e200:	stp	x19, x20, [sp, #16]
  40e204:	mov	x19, x0
  40e208:	bl	401d00 <fileno@plt>
  40e20c:	tbnz	w0, #31, 40e268 <__fxstatat@plt+0xc128>
  40e210:	mov	x0, x19
  40e214:	bl	402090 <__freading@plt>
  40e218:	cbnz	w0, 40e24c <__fxstatat@plt+0xc10c>
  40e21c:	mov	x0, x19
  40e220:	bl	40e288 <__fxstatat@plt+0xc148>
  40e224:	cbz	w0, 40e268 <__fxstatat@plt+0xc128>
  40e228:	bl	4020e0 <__errno_location@plt>
  40e22c:	mov	x20, x0
  40e230:	mov	x0, x19
  40e234:	ldr	w19, [x20]
  40e238:	bl	401d20 <fclose@plt>
  40e23c:	cbnz	w19, 40e278 <__fxstatat@plt+0xc138>
  40e240:	ldp	x19, x20, [sp, #16]
  40e244:	ldp	x29, x30, [sp], #32
  40e248:	ret
  40e24c:	mov	x0, x19
  40e250:	bl	401d00 <fileno@plt>
  40e254:	mov	w2, #0x1                   	// #1
  40e258:	mov	x1, #0x0                   	// #0
  40e25c:	bl	401cd0 <lseek@plt>
  40e260:	cmn	x0, #0x1
  40e264:	b.ne	40e21c <__fxstatat@plt+0xc0dc>  // b.any
  40e268:	mov	x0, x19
  40e26c:	ldp	x19, x20, [sp, #16]
  40e270:	ldp	x29, x30, [sp], #32
  40e274:	b	401d20 <fclose@plt>
  40e278:	mov	w0, #0xffffffff            	// #-1
  40e27c:	str	w19, [x20]
  40e280:	b	40e240 <__fxstatat@plt+0xc100>
  40e284:	nop
  40e288:	stp	x29, x30, [sp, #-32]!
  40e28c:	mov	x29, sp
  40e290:	str	x19, [sp, #16]
  40e294:	mov	x19, x0
  40e298:	cbz	x0, 40e2ac <__fxstatat@plt+0xc16c>
  40e29c:	bl	402090 <__freading@plt>
  40e2a0:	cbz	w0, 40e2ac <__fxstatat@plt+0xc16c>
  40e2a4:	ldr	w0, [x19]
  40e2a8:	tbnz	w0, #8, 40e2bc <__fxstatat@plt+0xc17c>
  40e2ac:	mov	x0, x19
  40e2b0:	ldr	x19, [sp, #16]
  40e2b4:	ldp	x29, x30, [sp], #32
  40e2b8:	b	402000 <fflush@plt>
  40e2bc:	mov	x0, x19
  40e2c0:	mov	w2, #0x1                   	// #1
  40e2c4:	mov	x1, #0x0                   	// #0
  40e2c8:	bl	40e2e0 <__fxstatat@plt+0xc1a0>
  40e2cc:	mov	x0, x19
  40e2d0:	ldr	x19, [sp, #16]
  40e2d4:	ldp	x29, x30, [sp], #32
  40e2d8:	b	402000 <fflush@plt>
  40e2dc:	nop
  40e2e0:	stp	x29, x30, [sp, #-48]!
  40e2e4:	mov	x29, sp
  40e2e8:	ldp	x3, x4, [x0, #8]
  40e2ec:	str	x19, [sp, #16]
  40e2f0:	mov	x19, x0
  40e2f4:	cmp	x4, x3
  40e2f8:	b.eq	40e30c <__fxstatat@plt+0xc1cc>  // b.none
  40e2fc:	mov	x0, x19
  40e300:	ldr	x19, [sp, #16]
  40e304:	ldp	x29, x30, [sp], #48
  40e308:	b	401f40 <fseeko@plt>
  40e30c:	ldp	x3, x4, [x0, #32]
  40e310:	cmp	x4, x3
  40e314:	b.ne	40e2fc <__fxstatat@plt+0xc1bc>  // b.any
  40e318:	ldr	x3, [x0, #72]
  40e31c:	cbnz	x3, 40e2fc <__fxstatat@plt+0xc1bc>
  40e320:	str	x1, [sp, #32]
  40e324:	str	w2, [sp, #44]
  40e328:	bl	401d00 <fileno@plt>
  40e32c:	ldr	w2, [sp, #44]
  40e330:	ldr	x1, [sp, #32]
  40e334:	bl	401cd0 <lseek@plt>
  40e338:	mov	x1, x0
  40e33c:	cmn	x0, #0x1
  40e340:	b.eq	40e358 <__fxstatat@plt+0xc218>  // b.none
  40e344:	ldr	w2, [x19]
  40e348:	mov	w0, #0x0                   	// #0
  40e34c:	str	x1, [x19, #144]
  40e350:	and	w1, w2, #0xffffffef
  40e354:	str	w1, [x19]
  40e358:	ldr	x19, [sp, #16]
  40e35c:	ldp	x29, x30, [sp], #48
  40e360:	ret
  40e364:	nop
  40e368:	mov	w2, #0x3                   	// #3
  40e36c:	mov	w1, #0x0                   	// #0
  40e370:	b	40e378 <__fxstatat@plt+0xc238>
  40e374:	nop
  40e378:	stp	x29, x30, [sp, #-112]!
  40e37c:	mov	w6, #0xffffffe0            	// #-32
  40e380:	mov	x29, sp
  40e384:	add	x7, sp, #0x50
  40e388:	stp	x19, x20, [sp, #16]
  40e38c:	str	x7, [sp, #64]
  40e390:	stp	w6, wzr, [sp, #72]
  40e394:	stp	x2, x3, [sp, #80]
  40e398:	add	x2, sp, #0x70
  40e39c:	stp	x2, x2, [sp, #48]
  40e3a0:	stp	x4, x5, [sp, #96]
  40e3a4:	cbz	w1, 40e464 <__fxstatat@plt+0xc324>
  40e3a8:	mov	w20, w0
  40e3ac:	mov	w3, w1
  40e3b0:	cmp	w1, #0x406
  40e3b4:	b.eq	40e480 <__fxstatat@plt+0xc340>  // b.none
  40e3b8:	cmp	w1, #0xb
  40e3bc:	b.gt	40e408 <__fxstatat@plt+0xc2c8>
  40e3c0:	cmp	w1, #0x0
  40e3c4:	b.le	40e434 <__fxstatat@plt+0xc2f4>
  40e3c8:	mov	x1, #0x1                   	// #1
  40e3cc:	mov	x2, #0x514                 	// #1300
  40e3d0:	lsl	x1, x1, x3
  40e3d4:	tst	x1, x2
  40e3d8:	b.ne	40e4fc <__fxstatat@plt+0xc3bc>  // b.any
  40e3dc:	mov	x2, #0xa0a                 	// #2570
  40e3e0:	tst	x1, x2
  40e3e4:	b.eq	40e434 <__fxstatat@plt+0xc2f4>  // b.none
  40e3e8:	mov	w1, w3
  40e3ec:	mov	w0, w20
  40e3f0:	bl	401ff0 <fcntl@plt>
  40e3f4:	mov	w19, w0
  40e3f8:	mov	w0, w19
  40e3fc:	ldp	x19, x20, [sp, #16]
  40e400:	ldp	x29, x30, [sp], #112
  40e404:	ret
  40e408:	sub	w0, w1, #0x400
  40e40c:	cmp	w0, #0xa
  40e410:	b.hi	40e434 <__fxstatat@plt+0xc2f4>  // b.pmore
  40e414:	mov	x1, #0x1                   	// #1
  40e418:	mov	x2, #0x2c5                 	// #709
  40e41c:	lsl	x1, x1, x0
  40e420:	tst	x1, x2
  40e424:	b.ne	40e4fc <__fxstatat@plt+0xc3bc>  // b.any
  40e428:	mov	x2, #0x502                 	// #1282
  40e42c:	tst	x1, x2
  40e430:	b.ne	40e3e8 <__fxstatat@plt+0xc2a8>  // b.any
  40e434:	ldr	w0, [sp, #72]
  40e438:	ldr	x1, [sp, #48]
  40e43c:	tbnz	w0, #31, 40e5a8 <__fxstatat@plt+0xc468>
  40e440:	ldr	x2, [x1]
  40e444:	mov	w0, w20
  40e448:	mov	w1, w3
  40e44c:	bl	401ff0 <fcntl@plt>
  40e450:	mov	w19, w0
  40e454:	mov	w0, w19
  40e458:	ldp	x19, x20, [sp, #16]
  40e45c:	ldp	x29, x30, [sp], #112
  40e460:	ret
  40e464:	ldr	w2, [sp, #80]
  40e468:	bl	401ff0 <fcntl@plt>
  40e46c:	mov	w19, w0
  40e470:	mov	w0, w19
  40e474:	ldp	x19, x20, [sp, #16]
  40e478:	ldp	x29, x30, [sp], #112
  40e47c:	ret
  40e480:	stp	x21, x22, [sp, #32]
  40e484:	adrp	x21, 425000 <__fxstatat@plt+0x22ec0>
  40e488:	mov	w2, #0xffffffe8            	// #-24
  40e48c:	str	w2, [sp, #72]
  40e490:	ldr	w2, [x21, #1992]
  40e494:	ldr	w22, [sp, #80]
  40e498:	tbnz	w2, #31, 40e4c8 <__fxstatat@plt+0xc388>
  40e49c:	mov	w2, w22
  40e4a0:	bl	401ff0 <fcntl@plt>
  40e4a4:	mov	w19, w0
  40e4a8:	tbnz	w0, #31, 40e52c <__fxstatat@plt+0xc3ec>
  40e4ac:	mov	w0, #0x1                   	// #1
  40e4b0:	str	w0, [x21, #1992]
  40e4b4:	mov	w0, w19
  40e4b8:	ldp	x19, x20, [sp, #16]
  40e4bc:	ldp	x21, x22, [sp, #32]
  40e4c0:	ldp	x29, x30, [sp], #112
  40e4c4:	ret
  40e4c8:	mov	w2, w22
  40e4cc:	mov	w1, #0x0                   	// #0
  40e4d0:	bl	401ff0 <fcntl@plt>
  40e4d4:	mov	w19, w0
  40e4d8:	tbnz	w0, #31, 40e4e8 <__fxstatat@plt+0xc3a8>
  40e4dc:	ldr	w0, [x21, #1992]
  40e4e0:	cmn	w0, #0x1
  40e4e4:	b.eq	40e55c <__fxstatat@plt+0xc41c>  // b.none
  40e4e8:	mov	w0, w19
  40e4ec:	ldp	x19, x20, [sp, #16]
  40e4f0:	ldp	x21, x22, [sp, #32]
  40e4f4:	ldp	x29, x30, [sp], #112
  40e4f8:	ret
  40e4fc:	ldr	w0, [sp, #72]
  40e500:	ldr	x1, [sp, #48]
  40e504:	tbnz	w0, #31, 40e5bc <__fxstatat@plt+0xc47c>
  40e508:	ldr	w2, [x1]
  40e50c:	mov	w0, w20
  40e510:	mov	w1, w3
  40e514:	bl	401ff0 <fcntl@plt>
  40e518:	mov	w19, w0
  40e51c:	mov	w0, w19
  40e520:	ldp	x19, x20, [sp, #16]
  40e524:	ldp	x29, x30, [sp], #112
  40e528:	ret
  40e52c:	bl	4020e0 <__errno_location@plt>
  40e530:	ldr	w0, [x0]
  40e534:	cmp	w0, #0x16
  40e538:	b.ne	40e4ac <__fxstatat@plt+0xc36c>  // b.any
  40e53c:	mov	w2, w22
  40e540:	mov	w0, w20
  40e544:	mov	w1, #0x0                   	// #0
  40e548:	bl	401ff0 <fcntl@plt>
  40e54c:	mov	w19, w0
  40e550:	tbnz	w0, #31, 40e4e8 <__fxstatat@plt+0xc3a8>
  40e554:	mov	w0, #0xffffffff            	// #-1
  40e558:	str	w0, [x21, #1992]
  40e55c:	mov	w0, w19
  40e560:	mov	w1, #0x1                   	// #1
  40e564:	bl	401ff0 <fcntl@plt>
  40e568:	tbnz	w0, #31, 40e584 <__fxstatat@plt+0xc444>
  40e56c:	orr	w2, w0, #0x1
  40e570:	mov	w1, #0x2                   	// #2
  40e574:	mov	w0, w19
  40e578:	bl	401ff0 <fcntl@plt>
  40e57c:	cmn	w0, #0x1
  40e580:	b.ne	40e4e8 <__fxstatat@plt+0xc3a8>  // b.any
  40e584:	bl	4020e0 <__errno_location@plt>
  40e588:	mov	x20, x0
  40e58c:	mov	w0, w19
  40e590:	mov	w19, #0xffffffff            	// #-1
  40e594:	ldr	w21, [x20]
  40e598:	bl	401e50 <close@plt>
  40e59c:	str	w21, [x20]
  40e5a0:	ldp	x21, x22, [sp, #32]
  40e5a4:	b	40e3f8 <__fxstatat@plt+0xc2b8>
  40e5a8:	cmn	w0, #0x7
  40e5ac:	b.ge	40e440 <__fxstatat@plt+0xc300>  // b.tcont
  40e5b0:	ldr	x1, [sp, #56]
  40e5b4:	add	x1, x1, w0, sxtw
  40e5b8:	b	40e440 <__fxstatat@plt+0xc300>
  40e5bc:	cmn	w0, #0x7
  40e5c0:	b.ge	40e508 <__fxstatat@plt+0xc3c8>  // b.tcont
  40e5c4:	ldr	x1, [sp, #56]
  40e5c8:	add	x1, x1, w0, sxtw
  40e5cc:	b	40e508 <__fxstatat@plt+0xc3c8>
  40e5d0:	stp	x29, x30, [sp, #-48]!
  40e5d4:	mov	x29, sp
  40e5d8:	str	q0, [sp, #16]
  40e5dc:	str	q1, [sp, #32]
  40e5e0:	ldp	x2, x0, [sp, #16]
  40e5e4:	ldp	x5, x3, [sp, #32]
  40e5e8:	mrs	x11, fpcr
  40e5ec:	lsr	x1, x0, #63
  40e5f0:	ubfx	x6, x0, #0, #48
  40e5f4:	and	w13, w1, #0xff
  40e5f8:	mov	x9, x1
  40e5fc:	ubfx	x7, x0, #48, #15
  40e600:	cbz	w7, 40ea18 <__fxstatat@plt+0xc8d8>
  40e604:	mov	w1, #0x7fff                	// #32767
  40e608:	cmp	w7, w1
  40e60c:	b.eq	40ea58 <__fxstatat@plt+0xc918>  // b.none
  40e610:	and	x7, x7, #0xffff
  40e614:	extr	x6, x6, x2, #61
  40e618:	mov	x15, #0xffffffffffffc001    	// #-16383
  40e61c:	orr	x4, x6, #0x8000000000000
  40e620:	add	x7, x7, x15
  40e624:	lsl	x2, x2, #3
  40e628:	mov	x14, #0x2                   	// #2
  40e62c:	mov	x12, #0x1                   	// #1
  40e630:	mov	x1, #0x3                   	// #3
  40e634:	mov	x16, #0x0                   	// #0
  40e638:	mov	x17, #0x0                   	// #0
  40e63c:	mov	w0, #0x0                   	// #0
  40e640:	lsr	x8, x3, #63
  40e644:	ubfx	x6, x3, #0, #48
  40e648:	and	w15, w8, #0xff
  40e64c:	ubfx	x10, x3, #48, #15
  40e650:	cbz	w10, 40e9d0 <__fxstatat@plt+0xc890>
  40e654:	mov	w12, #0x7fff                	// #32767
  40e658:	cmp	w10, w12
  40e65c:	b.eq	40e99c <__fxstatat@plt+0xc85c>  // b.none
  40e660:	and	x10, x10, #0xffff
  40e664:	extr	x6, x6, x5, #61
  40e668:	mov	x14, #0xffffffffffffc001    	// #-16383
  40e66c:	add	x10, x10, x14
  40e670:	orr	x6, x6, #0x8000000000000
  40e674:	sub	x7, x7, x10
  40e678:	lsl	x5, x5, #3
  40e67c:	mov	x1, x16
  40e680:	mov	x3, #0x0                   	// #0
  40e684:	eor	w10, w13, w15
  40e688:	cmp	x1, #0x9
  40e68c:	and	x12, x10, #0xff
  40e690:	mov	x14, x12
  40e694:	b.gt	40e75c <__fxstatat@plt+0xc61c>
  40e698:	cmp	x1, #0x7
  40e69c:	b.gt	40eb14 <__fxstatat@plt+0xc9d4>
  40e6a0:	cmp	x1, #0x3
  40e6a4:	b.eq	40e6c0 <__fxstatat@plt+0xc580>  // b.none
  40e6a8:	b.le	40e784 <__fxstatat@plt+0xc644>
  40e6ac:	cmp	x1, #0x5
  40e6b0:	b.eq	40e76c <__fxstatat@plt+0xc62c>  // b.none
  40e6b4:	b.le	40e7b4 <__fxstatat@plt+0xc674>
  40e6b8:	cmp	x1, #0x6
  40e6bc:	b.eq	40e728 <__fxstatat@plt+0xc5e8>  // b.none
  40e6c0:	cmp	x3, #0x1
  40e6c4:	b.eq	40e724 <__fxstatat@plt+0xc5e4>  // b.none
  40e6c8:	cbz	x3, 40e6dc <__fxstatat@plt+0xc59c>
  40e6cc:	cmp	x3, #0x2
  40e6d0:	b.eq	40eb10 <__fxstatat@plt+0xc9d0>  // b.none
  40e6d4:	cmp	x3, #0x3
  40e6d8:	b.eq	40ed08 <__fxstatat@plt+0xcbc8>  // b.none
  40e6dc:	mov	x1, #0x3fff                	// #16383
  40e6e0:	mov	w10, w15
  40e6e4:	mov	x14, x8
  40e6e8:	add	x3, x7, x1
  40e6ec:	cmp	x3, #0x0
  40e6f0:	b.le	40ebe0 <__fxstatat@plt+0xcaa0>
  40e6f4:	tst	x5, #0x7
  40e6f8:	b.ne	40eb40 <__fxstatat@plt+0xca00>  // b.any
  40e6fc:	tbz	x6, #52, 40e708 <__fxstatat@plt+0xc5c8>
  40e700:	and	x6, x6, #0xffefffffffffffff
  40e704:	add	x3, x7, #0x4, lsl #12
  40e708:	mov	x1, #0x7ffe                	// #32766
  40e70c:	cmp	x3, x1
  40e710:	b.gt	40ecc4 <__fxstatat@plt+0xcb84>
  40e714:	and	w1, w3, #0x7fff
  40e718:	extr	x2, x6, x5, #3
  40e71c:	ubfx	x6, x6, #3, #48
  40e720:	b	40e734 <__fxstatat@plt+0xc5f4>
  40e724:	mov	w10, w15
  40e728:	mov	w1, #0x0                   	// #0
  40e72c:	mov	x6, #0x0                   	// #0
  40e730:	mov	x2, #0x0                   	// #0
  40e734:	mov	x5, #0x0                   	// #0
  40e738:	orr	w1, w1, w10, lsl #15
  40e73c:	bfxil	x5, x6, #0, #48
  40e740:	fmov	d0, x2
  40e744:	bfi	x5, x1, #48, #16
  40e748:	fmov	v0.d[1], x5
  40e74c:	cbnz	w0, 40e7a4 <__fxstatat@plt+0xc664>
  40e750:	ldp	x29, x30, [sp], #48
  40e754:	ret
  40e758:	mov	x3, #0x3                   	// #3
  40e75c:	cmp	x1, #0xb
  40e760:	b.gt	40ea84 <__fxstatat@plt+0xc944>
  40e764:	cmp	x1, #0xa
  40e768:	b.ne	40e6c0 <__fxstatat@plt+0xc580>  // b.any
  40e76c:	mov	w10, #0x0                   	// #0
  40e770:	mov	x6, #0xffffffffffff        	// #281474976710655
  40e774:	mov	x2, #0xffffffffffffffff    	// #-1
  40e778:	mov	w0, #0x1                   	// #1
  40e77c:	mov	w1, #0x7fff                	// #32767
  40e780:	b	40e734 <__fxstatat@plt+0xc5f4>
  40e784:	cmp	x1, #0x1
  40e788:	b.ne	40e990 <__fxstatat@plt+0xc850>  // b.any
  40e78c:	mov	x4, #0x0                   	// #0
  40e790:	fmov	d0, x4
  40e794:	lsl	x12, x12, #63
  40e798:	orr	w0, w0, #0x2
  40e79c:	orr	x5, x12, #0x7fff000000000000
  40e7a0:	fmov	v0.d[1], x5
  40e7a4:	str	q0, [sp, #16]
  40e7a8:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40e7ac:	ldr	q0, [sp, #16]
  40e7b0:	b	40e750 <__fxstatat@plt+0xc610>
  40e7b4:	cmp	x1, #0x4
  40e7b8:	b.eq	40e728 <__fxstatat@plt+0xc5e8>  // b.none
  40e7bc:	cmp	x4, x6
  40e7c0:	b.ls	40eb24 <__fxstatat@plt+0xc9e4>  // b.plast
  40e7c4:	lsr	x3, x4, #1
  40e7c8:	extr	x8, x4, x2, #1
  40e7cc:	lsl	x2, x2, #63
  40e7d0:	ubfx	x13, x6, #20, #32
  40e7d4:	extr	x9, x6, x5, #52
  40e7d8:	lsl	x12, x5, #12
  40e7dc:	and	x15, x9, #0xffffffff
  40e7e0:	udiv	x5, x3, x13
  40e7e4:	msub	x3, x5, x13, x3
  40e7e8:	mul	x1, x15, x5
  40e7ec:	extr	x3, x3, x8, #32
  40e7f0:	cmp	x1, x3
  40e7f4:	b.ls	40e808 <__fxstatat@plt+0xc6c8>  // b.plast
  40e7f8:	adds	x3, x9, x3
  40e7fc:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40e800:	b.hi	40ede0 <__fxstatat@plt+0xcca0>  // b.pmore
  40e804:	sub	x5, x5, #0x1
  40e808:	sub	x3, x3, x1
  40e80c:	mov	x4, x8
  40e810:	udiv	x1, x3, x13
  40e814:	msub	x3, x1, x13, x3
  40e818:	mul	x6, x15, x1
  40e81c:	bfi	x4, x3, #32, #32
  40e820:	cmp	x6, x4
  40e824:	b.ls	40e838 <__fxstatat@plt+0xc6f8>  // b.plast
  40e828:	adds	x4, x9, x4
  40e82c:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40e830:	b.hi	40edec <__fxstatat@plt+0xccac>  // b.pmore
  40e834:	sub	x1, x1, #0x1
  40e838:	orr	x8, x1, x5, lsl #32
  40e83c:	and	x17, x12, #0xffffffff
  40e840:	and	x1, x8, #0xffffffff
  40e844:	lsr	x16, x12, #32
  40e848:	lsr	x5, x8, #32
  40e84c:	sub	x4, x4, x6
  40e850:	mov	x18, #0x100000000           	// #4294967296
  40e854:	mul	x3, x1, x17
  40e858:	mul	x30, x5, x17
  40e85c:	madd	x6, x16, x1, x30
  40e860:	and	x1, x3, #0xffffffff
  40e864:	mul	x5, x5, x16
  40e868:	add	x3, x6, x3, lsr #32
  40e86c:	add	x6, x5, x18
  40e870:	cmp	x30, x3
  40e874:	csel	x5, x6, x5, hi  // hi = pmore
  40e878:	add	x1, x1, x3, lsl #32
  40e87c:	add	x5, x5, x3, lsr #32
  40e880:	cmp	x4, x5
  40e884:	b.cc	40ebac <__fxstatat@plt+0xca6c>  // b.lo, b.ul, b.last
  40e888:	ccmp	x2, x1, #0x2, eq  // eq = none
  40e88c:	mov	x6, x8
  40e890:	b.cc	40ebac <__fxstatat@plt+0xca6c>  // b.lo, b.ul, b.last
  40e894:	subs	x8, x2, x1
  40e898:	mov	x3, #0x3fff                	// #16383
  40e89c:	cmp	x2, x1
  40e8a0:	add	x3, x7, x3
  40e8a4:	sbc	x4, x4, x5
  40e8a8:	cmp	x9, x4
  40e8ac:	b.eq	40edf8 <__fxstatat@plt+0xccb8>  // b.none
  40e8b0:	udiv	x5, x4, x13
  40e8b4:	msub	x4, x5, x13, x4
  40e8b8:	mul	x2, x15, x5
  40e8bc:	extr	x1, x4, x8, #32
  40e8c0:	cmp	x2, x1
  40e8c4:	b.ls	40e8d8 <__fxstatat@plt+0xc798>  // b.plast
  40e8c8:	adds	x1, x9, x1
  40e8cc:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40e8d0:	b.hi	40eeb0 <__fxstatat@plt+0xcd70>  // b.pmore
  40e8d4:	sub	x5, x5, #0x1
  40e8d8:	sub	x1, x1, x2
  40e8dc:	udiv	x2, x1, x13
  40e8e0:	msub	x1, x2, x13, x1
  40e8e4:	mul	x15, x15, x2
  40e8e8:	bfi	x8, x1, #32, #32
  40e8ec:	mov	x1, x8
  40e8f0:	cmp	x15, x8
  40e8f4:	b.ls	40e908 <__fxstatat@plt+0xc7c8>  // b.plast
  40e8f8:	adds	x1, x9, x8
  40e8fc:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40e900:	b.hi	40eebc <__fxstatat@plt+0xcd7c>  // b.pmore
  40e904:	sub	x2, x2, #0x1
  40e908:	orr	x5, x2, x5, lsl #32
  40e90c:	sub	x1, x1, x15
  40e910:	and	x4, x5, #0xffffffff
  40e914:	mov	x13, #0x100000000           	// #4294967296
  40e918:	lsr	x15, x5, #32
  40e91c:	mul	x2, x17, x4
  40e920:	mul	x17, x15, x17
  40e924:	madd	x4, x16, x4, x17
  40e928:	and	x8, x2, #0xffffffff
  40e92c:	mul	x16, x16, x15
  40e930:	add	x2, x4, x2, lsr #32
  40e934:	add	x4, x16, x13
  40e938:	cmp	x17, x2
  40e93c:	csel	x16, x4, x16, hi  // hi = pmore
  40e940:	add	x4, x8, x2, lsl #32
  40e944:	add	x16, x16, x2, lsr #32
  40e948:	cmp	x1, x16
  40e94c:	b.cs	40ed30 <__fxstatat@plt+0xcbf0>  // b.hs, b.nlast
  40e950:	adds	x2, x9, x1
  40e954:	sub	x8, x5, #0x1
  40e958:	mov	x1, x2
  40e95c:	b.cs	40e970 <__fxstatat@plt+0xc830>  // b.hs, b.nlast
  40e960:	cmp	x2, x16
  40e964:	b.cc	40ee30 <__fxstatat@plt+0xccf0>  // b.lo, b.ul, b.last
  40e968:	ccmp	x12, x4, #0x2, eq  // eq = none
  40e96c:	b.cc	40ee30 <__fxstatat@plt+0xccf0>  // b.lo, b.ul, b.last
  40e970:	cmp	x12, x4
  40e974:	mov	x5, x8
  40e978:	cset	w2, ne  // ne = any
  40e97c:	cmp	w2, #0x0
  40e980:	orr	x2, x5, #0x1
  40e984:	ccmp	x1, x16, #0x0, eq  // eq = none
  40e988:	csel	x5, x2, x5, ne  // ne = any
  40e98c:	b	40e6ec <__fxstatat@plt+0xc5ac>
  40e990:	cmp	x1, #0x2
  40e994:	b.eq	40e728 <__fxstatat@plt+0xc5e8>  // b.none
  40e998:	b	40e7bc <__fxstatat@plt+0xc67c>
  40e99c:	mov	x10, #0xffffffffffff8001    	// #-32767
  40e9a0:	orr	x3, x6, x5
  40e9a4:	add	x7, x7, x10
  40e9a8:	cbz	x3, 40eafc <__fxstatat@plt+0xc9bc>
  40e9ac:	eor	w10, w13, w15
  40e9b0:	ands	x3, x6, #0x800000000000
  40e9b4:	and	x12, x10, #0xff
  40e9b8:	csinc	w0, w0, wzr, ne  // ne = any
  40e9bc:	mov	x14, x12
  40e9c0:	cmp	x1, #0x9
  40e9c4:	b.gt	40eb74 <__fxstatat@plt+0xca34>
  40e9c8:	mov	x3, #0x3                   	// #3
  40e9cc:	b	40e698 <__fxstatat@plt+0xc558>
  40e9d0:	orr	x1, x6, x5
  40e9d4:	cbz	x1, 40eae8 <__fxstatat@plt+0xc9a8>
  40e9d8:	cbz	x6, 40ec7c <__fxstatat@plt+0xcb3c>
  40e9dc:	clz	x1, x6
  40e9e0:	sub	x3, x1, #0xf
  40e9e4:	add	w12, w3, #0x3
  40e9e8:	mov	w10, #0x3d                  	// #61
  40e9ec:	sub	w3, w10, w3
  40e9f0:	lsl	x6, x6, x12
  40e9f4:	lsr	x3, x5, x3
  40e9f8:	orr	x6, x3, x6
  40e9fc:	lsl	x5, x5, x12
  40ea00:	add	x7, x1, x7
  40ea04:	mov	x12, #0x3fef                	// #16367
  40ea08:	mov	x1, x16
  40ea0c:	add	x7, x7, x12
  40ea10:	mov	x3, #0x0                   	// #0
  40ea14:	b	40e684 <__fxstatat@plt+0xc544>
  40ea18:	orr	x4, x6, x2
  40ea1c:	cbz	x4, 40eac4 <__fxstatat@plt+0xc984>
  40ea20:	cbz	x6, 40eca0 <__fxstatat@plt+0xcb60>
  40ea24:	clz	x0, x6
  40ea28:	sub	x4, x0, #0xf
  40ea2c:	add	w7, w4, #0x3
  40ea30:	mov	w1, #0x3d                  	// #61
  40ea34:	sub	w4, w1, w4
  40ea38:	lsl	x6, x6, x7
  40ea3c:	lsr	x4, x2, x4
  40ea40:	orr	x4, x4, x6
  40ea44:	lsl	x2, x2, x7
  40ea48:	mov	x7, #0xffffffffffffc011    	// #-16367
  40ea4c:	mov	x14, #0x2                   	// #2
  40ea50:	sub	x7, x7, x0
  40ea54:	b	40e62c <__fxstatat@plt+0xc4ec>
  40ea58:	orr	x4, x6, x2
  40ea5c:	cbnz	x4, 40ea9c <__fxstatat@plt+0xc95c>
  40ea60:	mov	x2, #0x0                   	// #0
  40ea64:	mov	x14, #0xa                   	// #10
  40ea68:	mov	x12, #0x9                   	// #9
  40ea6c:	mov	x1, #0xb                   	// #11
  40ea70:	mov	x16, #0x8                   	// #8
  40ea74:	mov	x7, #0x7fff                	// #32767
  40ea78:	mov	x17, #0x2                   	// #2
  40ea7c:	mov	w0, #0x0                   	// #0
  40ea80:	b	40e640 <__fxstatat@plt+0xc500>
  40ea84:	mov	w15, w13
  40ea88:	mov	x6, x4
  40ea8c:	mov	x5, x2
  40ea90:	mov	x8, x9
  40ea94:	mov	x3, x17
  40ea98:	b	40e6c0 <__fxstatat@plt+0xc580>
  40ea9c:	lsr	x0, x6, #47
  40eaa0:	mov	x4, x6
  40eaa4:	eor	w0, w0, #0x1
  40eaa8:	mov	x14, #0xe                   	// #14
  40eaac:	mov	x12, #0xd                   	// #13
  40eab0:	mov	x1, #0xf                   	// #15
  40eab4:	mov	x16, #0xc                   	// #12
  40eab8:	mov	x7, #0x7fff                	// #32767
  40eabc:	mov	x17, #0x3                   	// #3
  40eac0:	b	40e640 <__fxstatat@plt+0xc500>
  40eac4:	mov	x2, #0x0                   	// #0
  40eac8:	mov	x14, #0x6                   	// #6
  40eacc:	mov	x12, #0x5                   	// #5
  40ead0:	mov	x1, #0x7                   	// #7
  40ead4:	mov	x16, #0x4                   	// #4
  40ead8:	mov	x7, #0x0                   	// #0
  40eadc:	mov	x17, #0x1                   	// #1
  40eae0:	mov	w0, #0x0                   	// #0
  40eae4:	b	40e640 <__fxstatat@plt+0xc500>
  40eae8:	mov	x1, x12
  40eaec:	mov	x6, #0x0                   	// #0
  40eaf0:	mov	x5, #0x0                   	// #0
  40eaf4:	mov	x3, #0x1                   	// #1
  40eaf8:	b	40e684 <__fxstatat@plt+0xc544>
  40eafc:	mov	x1, x14
  40eb00:	mov	x6, #0x0                   	// #0
  40eb04:	mov	x5, #0x0                   	// #0
  40eb08:	mov	x3, #0x2                   	// #2
  40eb0c:	b	40e684 <__fxstatat@plt+0xc544>
  40eb10:	mov	w10, w15
  40eb14:	mov	w1, #0x7fff                	// #32767
  40eb18:	mov	x6, #0x0                   	// #0
  40eb1c:	mov	x2, #0x0                   	// #0
  40eb20:	b	40e734 <__fxstatat@plt+0xc5f4>
  40eb24:	ccmp	x5, x2, #0x2, eq  // eq = none
  40eb28:	b.ls	40e7c4 <__fxstatat@plt+0xc684>  // b.plast
  40eb2c:	mov	x8, x2
  40eb30:	sub	x7, x7, #0x1
  40eb34:	mov	x3, x4
  40eb38:	mov	x2, #0x0                   	// #0
  40eb3c:	b	40e7d0 <__fxstatat@plt+0xc690>
  40eb40:	and	x1, x11, #0xc00000
  40eb44:	orr	w0, w0, #0x10
  40eb48:	cmp	x1, #0x400, lsl #12
  40eb4c:	b.eq	40ee7c <__fxstatat@plt+0xcd3c>  // b.none
  40eb50:	cmp	x1, #0x800, lsl #12
  40eb54:	b.eq	40edac <__fxstatat@plt+0xcc6c>  // b.none
  40eb58:	cbnz	x1, 40e6fc <__fxstatat@plt+0xc5bc>
  40eb5c:	and	x1, x5, #0xf
  40eb60:	cmp	x1, #0x4
  40eb64:	b.eq	40e6fc <__fxstatat@plt+0xc5bc>  // b.none
  40eb68:	adds	x5, x5, #0x4
  40eb6c:	cinc	x6, x6, cs  // cs = hs, nlast
  40eb70:	b	40e6fc <__fxstatat@plt+0xc5bc>
  40eb74:	cmp	x1, #0xf
  40eb78:	b.ne	40e758 <__fxstatat@plt+0xc618>  // b.any
  40eb7c:	tbz	x4, #47, 40eb98 <__fxstatat@plt+0xca58>
  40eb80:	cbnz	x3, 40eb98 <__fxstatat@plt+0xca58>
  40eb84:	orr	x6, x6, #0x800000000000
  40eb88:	mov	w10, w15
  40eb8c:	mov	x2, x5
  40eb90:	mov	w1, #0x7fff                	// #32767
  40eb94:	b	40e734 <__fxstatat@plt+0xc5f4>
  40eb98:	orr	x6, x4, #0x800000000000
  40eb9c:	mov	w10, w13
  40eba0:	and	x6, x6, #0xffffffffffff
  40eba4:	mov	w1, #0x7fff                	// #32767
  40eba8:	b	40e734 <__fxstatat@plt+0xc5f4>
  40ebac:	adds	x3, x2, x12
  40ebb0:	sub	x6, x8, #0x1
  40ebb4:	adc	x4, x4, x9
  40ebb8:	cset	x18, cs  // cs = hs, nlast
  40ebbc:	mov	x2, x3
  40ebc0:	cmp	x9, x4
  40ebc4:	b.cs	40ed20 <__fxstatat@plt+0xcbe0>  // b.hs, b.nlast
  40ebc8:	cmp	x5, x4
  40ebcc:	b.ls	40ed48 <__fxstatat@plt+0xcc08>  // b.plast
  40ebd0:	adds	x2, x12, x3
  40ebd4:	sub	x6, x8, #0x2
  40ebd8:	adc	x4, x4, x9
  40ebdc:	b	40e894 <__fxstatat@plt+0xc754>
  40ebe0:	mov	x1, #0x1                   	// #1
  40ebe4:	sub	x1, x1, x3
  40ebe8:	cmp	x1, #0x74
  40ebec:	b.le	40ec08 <__fxstatat@plt+0xcac8>
  40ebf0:	orr	x2, x5, x6
  40ebf4:	cbnz	x2, 40ee14 <__fxstatat@plt+0xccd4>
  40ebf8:	orr	w0, w0, #0x8
  40ebfc:	mov	w1, #0x0                   	// #0
  40ec00:	mov	x6, #0x0                   	// #0
  40ec04:	b	40ecec <__fxstatat@plt+0xcbac>
  40ec08:	cmp	x1, #0x3f
  40ec0c:	b.le	40ed54 <__fxstatat@plt+0xcc14>
  40ec10:	mov	w2, #0x80                  	// #128
  40ec14:	sub	w2, w2, w1
  40ec18:	cmp	x1, #0x40
  40ec1c:	sub	w1, w1, #0x40
  40ec20:	lsl	x2, x6, x2
  40ec24:	orr	x2, x5, x2
  40ec28:	csel	x5, x2, x5, ne  // ne = any
  40ec2c:	lsr	x6, x6, x1
  40ec30:	cmp	x5, #0x0
  40ec34:	cset	x2, ne  // ne = any
  40ec38:	orr	x2, x2, x6
  40ec3c:	ands	x6, x2, #0x7
  40ec40:	b.eq	40ed88 <__fxstatat@plt+0xcc48>  // b.none
  40ec44:	mov	x6, #0x0                   	// #0
  40ec48:	and	x11, x11, #0xc00000
  40ec4c:	orr	w0, w0, #0x10
  40ec50:	cmp	x11, #0x400, lsl #12
  40ec54:	b.eq	40eec8 <__fxstatat@plt+0xcd88>  // b.none
  40ec58:	cmp	x11, #0x800, lsl #12
  40ec5c:	b.eq	40eee8 <__fxstatat@plt+0xcda8>  // b.none
  40ec60:	cbz	x11, 40ee50 <__fxstatat@plt+0xcd10>
  40ec64:	tbnz	x6, #51, 40ee68 <__fxstatat@plt+0xcd28>
  40ec68:	orr	w0, w0, #0x8
  40ec6c:	extr	x2, x6, x2, #3
  40ec70:	mov	w1, #0x0                   	// #0
  40ec74:	ubfx	x6, x6, #3, #48
  40ec78:	b	40ecec <__fxstatat@plt+0xcbac>
  40ec7c:	clz	x1, x5
  40ec80:	add	x3, x1, #0x31
  40ec84:	add	x1, x1, #0x40
  40ec88:	cmp	x3, #0x3c
  40ec8c:	b.le	40e9e4 <__fxstatat@plt+0xc8a4>
  40ec90:	sub	w6, w3, #0x3d
  40ec94:	lsl	x6, x5, x6
  40ec98:	mov	x5, #0x0                   	// #0
  40ec9c:	b	40ea00 <__fxstatat@plt+0xc8c0>
  40eca0:	clz	x7, x2
  40eca4:	add	x4, x7, #0x31
  40eca8:	add	x0, x7, #0x40
  40ecac:	cmp	x4, #0x3c
  40ecb0:	b.le	40ea2c <__fxstatat@plt+0xc8ec>
  40ecb4:	sub	w4, w4, #0x3d
  40ecb8:	lsl	x4, x2, x4
  40ecbc:	mov	x2, #0x0                   	// #0
  40ecc0:	b	40ea48 <__fxstatat@plt+0xc908>
  40ecc4:	and	x2, x11, #0xc00000
  40ecc8:	cmp	x2, #0x400, lsl #12
  40eccc:	b.eq	40ee94 <__fxstatat@plt+0xcd54>  // b.none
  40ecd0:	cmp	x2, #0x800, lsl #12
  40ecd4:	b.eq	40edc4 <__fxstatat@plt+0xcc84>  // b.none
  40ecd8:	cbz	x2, 40eda0 <__fxstatat@plt+0xcc60>
  40ecdc:	mov	x6, #0xffffffffffff        	// #281474976710655
  40ece0:	mov	x2, #0xffffffffffffffff    	// #-1
  40ece4:	mov	w3, #0x14                  	// #20
  40ece8:	orr	w0, w0, w3
  40ecec:	mov	x5, #0x0                   	// #0
  40ecf0:	orr	w1, w1, w10, lsl #15
  40ecf4:	bfxil	x5, x6, #0, #48
  40ecf8:	fmov	d0, x2
  40ecfc:	bfi	x5, x1, #48, #16
  40ed00:	fmov	v0.d[1], x5
  40ed04:	b	40e7a4 <__fxstatat@plt+0xc664>
  40ed08:	orr	x6, x6, #0x800000000000
  40ed0c:	mov	w10, w15
  40ed10:	and	x6, x6, #0xffffffffffff
  40ed14:	mov	x2, x5
  40ed18:	mov	w1, #0x7fff                	// #32767
  40ed1c:	b	40e734 <__fxstatat@plt+0xc5f4>
  40ed20:	cmp	x18, #0x0
  40ed24:	ccmp	x9, x4, #0x0, eq  // eq = none
  40ed28:	b.ne	40e894 <__fxstatat@plt+0xc754>  // b.any
  40ed2c:	b	40ebc8 <__fxstatat@plt+0xca88>
  40ed30:	cmp	x4, #0x0
  40ed34:	cset	w2, ne  // ne = any
  40ed38:	cmp	w2, #0x0
  40ed3c:	ccmp	x1, x16, #0x0, ne  // ne = any
  40ed40:	b.ne	40e97c <__fxstatat@plt+0xc83c>  // b.any
  40ed44:	b	40e950 <__fxstatat@plt+0xc810>
  40ed48:	ccmp	x1, x3, #0x0, eq  // eq = none
  40ed4c:	b.ls	40e894 <__fxstatat@plt+0xc754>  // b.plast
  40ed50:	b	40ebd0 <__fxstatat@plt+0xca90>
  40ed54:	mov	w2, #0x40                  	// #64
  40ed58:	sub	w2, w2, w1
  40ed5c:	lsr	x4, x5, x1
  40ed60:	lsl	x5, x5, x2
  40ed64:	cmp	x5, #0x0
  40ed68:	cset	x3, ne  // ne = any
  40ed6c:	lsl	x2, x6, x2
  40ed70:	orr	x2, x2, x4
  40ed74:	lsr	x6, x6, x1
  40ed78:	orr	x2, x2, x3
  40ed7c:	tst	x2, #0x7
  40ed80:	b.ne	40ec48 <__fxstatat@plt+0xcb08>  // b.any
  40ed84:	tbnz	x6, #51, 40eef4 <__fxstatat@plt+0xcdb4>
  40ed88:	mov	w1, #0x0                   	// #0
  40ed8c:	extr	x2, x6, x2, #3
  40ed90:	ubfx	x6, x6, #3, #48
  40ed94:	tbz	w11, #11, 40e734 <__fxstatat@plt+0xc5f4>
  40ed98:	orr	w0, w0, #0x8
  40ed9c:	b	40ecec <__fxstatat@plt+0xcbac>
  40eda0:	mov	w1, #0x7fff                	// #32767
  40eda4:	mov	x6, #0x0                   	// #0
  40eda8:	b	40ece4 <__fxstatat@plt+0xcba4>
  40edac:	mov	w10, #0x0                   	// #0
  40edb0:	cbz	x14, 40e6fc <__fxstatat@plt+0xc5bc>
  40edb4:	adds	x5, x5, #0x8
  40edb8:	mov	w10, #0x1                   	// #1
  40edbc:	cinc	x6, x6, cs  // cs = hs, nlast
  40edc0:	b	40e6fc <__fxstatat@plt+0xc5bc>
  40edc4:	cmp	x14, #0x0
  40edc8:	mov	w2, #0x7fff                	// #32767
  40edcc:	mov	x6, #0xffffffffffff        	// #281474976710655
  40edd0:	csel	w1, w1, w2, eq  // eq = none
  40edd4:	csel	x6, x6, xzr, eq  // eq = none
  40edd8:	csetm	x2, eq  // eq = none
  40eddc:	b	40ece4 <__fxstatat@plt+0xcba4>
  40ede0:	sub	x5, x5, #0x2
  40ede4:	add	x3, x3, x9
  40ede8:	b	40e808 <__fxstatat@plt+0xc6c8>
  40edec:	sub	x1, x1, #0x2
  40edf0:	add	x4, x4, x9
  40edf4:	b	40e838 <__fxstatat@plt+0xc6f8>
  40edf8:	cmp	x3, #0x0
  40edfc:	mov	x5, #0xffffffffffffffff    	// #-1
  40ee00:	b.gt	40eb40 <__fxstatat@plt+0xca00>
  40ee04:	mov	x1, #0x1                   	// #1
  40ee08:	sub	x1, x1, x3
  40ee0c:	cmp	x1, #0x74
  40ee10:	b.le	40ec08 <__fxstatat@plt+0xcac8>
  40ee14:	and	x11, x11, #0xc00000
  40ee18:	orr	w0, w0, #0x10
  40ee1c:	cmp	x11, #0x400, lsl #12
  40ee20:	b.eq	40eedc <__fxstatat@plt+0xcd9c>  // b.none
  40ee24:	cmp	x11, #0x800, lsl #12
  40ee28:	csel	x2, x14, xzr, eq  // eq = none
  40ee2c:	b	40ebf8 <__fxstatat@plt+0xcab8>
  40ee30:	lsl	x8, x12, #1
  40ee34:	sub	x5, x5, #0x2
  40ee38:	cmp	x12, x8
  40ee3c:	cinc	x1, x9, hi  // hi = pmore
  40ee40:	cmp	x4, x8
  40ee44:	add	x1, x2, x1
  40ee48:	cset	w2, ne  // ne = any
  40ee4c:	b	40e97c <__fxstatat@plt+0xc83c>
  40ee50:	and	x1, x2, #0xf
  40ee54:	cmp	x1, #0x4
  40ee58:	b.eq	40ee64 <__fxstatat@plt+0xcd24>  // b.none
  40ee5c:	adds	x2, x2, #0x4
  40ee60:	cinc	x6, x6, cs  // cs = hs, nlast
  40ee64:	tbz	x6, #51, 40ec68 <__fxstatat@plt+0xcb28>
  40ee68:	orr	w0, w0, #0x8
  40ee6c:	mov	w1, #0x1                   	// #1
  40ee70:	mov	x6, #0x0                   	// #0
  40ee74:	mov	x2, #0x0                   	// #0
  40ee78:	b	40ecec <__fxstatat@plt+0xcbac>
  40ee7c:	mov	w10, #0x1                   	// #1
  40ee80:	cbnz	x14, 40e6fc <__fxstatat@plt+0xc5bc>
  40ee84:	adds	x5, x5, #0x8
  40ee88:	mov	w10, #0x0                   	// #0
  40ee8c:	cinc	x6, x6, cs  // cs = hs, nlast
  40ee90:	b	40e6fc <__fxstatat@plt+0xc5bc>
  40ee94:	cmp	x14, #0x0
  40ee98:	mov	w2, #0x7fff                	// #32767
  40ee9c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40eea0:	csel	w1, w1, w2, ne  // ne = any
  40eea4:	csel	x6, x6, xzr, ne  // ne = any
  40eea8:	csetm	x2, ne  // ne = any
  40eeac:	b	40ece4 <__fxstatat@plt+0xcba4>
  40eeb0:	sub	x5, x5, #0x2
  40eeb4:	add	x1, x1, x9
  40eeb8:	b	40e8d8 <__fxstatat@plt+0xc798>
  40eebc:	sub	x2, x2, #0x2
  40eec0:	add	x1, x1, x9
  40eec4:	b	40e908 <__fxstatat@plt+0xc7c8>
  40eec8:	cbnz	x14, 40ee64 <__fxstatat@plt+0xcd24>
  40eecc:	adds	x2, x2, #0x8
  40eed0:	cinc	x6, x6, cs  // cs = hs, nlast
  40eed4:	tbnz	x6, #51, 40ee68 <__fxstatat@plt+0xcd28>
  40eed8:	b	40ec68 <__fxstatat@plt+0xcb28>
  40eedc:	mov	x2, #0x1                   	// #1
  40eee0:	sub	x2, x2, x14
  40eee4:	b	40ebf8 <__fxstatat@plt+0xcab8>
  40eee8:	cbnz	x14, 40eecc <__fxstatat@plt+0xcd8c>
  40eeec:	tbnz	x6, #51, 40ee68 <__fxstatat@plt+0xcd28>
  40eef0:	b	40ec68 <__fxstatat@plt+0xcb28>
  40eef4:	orr	w0, w0, #0x10
  40eef8:	b	40ee68 <__fxstatat@plt+0xcd28>
  40eefc:	nop
  40ef00:	stp	x29, x30, [sp, #-48]!
  40ef04:	mov	x29, sp
  40ef08:	str	q0, [sp, #16]
  40ef0c:	str	q1, [sp, #32]
  40ef10:	ldp	x6, x1, [sp, #16]
  40ef14:	ldp	x7, x0, [sp, #32]
  40ef18:	mrs	x2, fpcr
  40ef1c:	ubfx	x4, x1, #48, #15
  40ef20:	lsr	x2, x1, #63
  40ef24:	lsr	x3, x0, #63
  40ef28:	ubfx	x9, x0, #0, #48
  40ef2c:	mov	x5, #0x7fff                	// #32767
  40ef30:	mov	x10, x6
  40ef34:	cmp	x4, x5
  40ef38:	and	w2, w2, #0xff
  40ef3c:	ubfx	x1, x1, #0, #48
  40ef40:	and	w3, w3, #0xff
  40ef44:	ubfx	x0, x0, #48, #15
  40ef48:	b.eq	40ef7c <__fxstatat@plt+0xce3c>  // b.none
  40ef4c:	cmp	x0, x5
  40ef50:	b.eq	40ef68 <__fxstatat@plt+0xce28>  // b.none
  40ef54:	cmp	x4, x0
  40ef58:	mov	w0, #0x1                   	// #1
  40ef5c:	b.eq	40ef94 <__fxstatat@plt+0xce54>  // b.none
  40ef60:	ldp	x29, x30, [sp], #48
  40ef64:	ret
  40ef68:	orr	x8, x9, x7
  40ef6c:	cbnz	x8, 40eff8 <__fxstatat@plt+0xceb8>
  40ef70:	mov	w0, #0x1                   	// #1
  40ef74:	ldp	x29, x30, [sp], #48
  40ef78:	ret
  40ef7c:	orr	x5, x1, x6
  40ef80:	cbnz	x5, 40efc8 <__fxstatat@plt+0xce88>
  40ef84:	cmp	x0, x4
  40ef88:	b.ne	40ef70 <__fxstatat@plt+0xce30>  // b.any
  40ef8c:	orr	x8, x9, x7
  40ef90:	cbnz	x8, 40eff8 <__fxstatat@plt+0xceb8>
  40ef94:	cmp	x1, x9
  40ef98:	mov	w0, #0x1                   	// #1
  40ef9c:	ccmp	x6, x7, #0x0, eq  // eq = none
  40efa0:	b.ne	40ef60 <__fxstatat@plt+0xce20>  // b.any
  40efa4:	cmp	w2, w3
  40efa8:	mov	w0, #0x0                   	// #0
  40efac:	b.eq	40ef60 <__fxstatat@plt+0xce20>  // b.none
  40efb0:	mov	w0, #0x1                   	// #1
  40efb4:	cbnz	x4, 40ef60 <__fxstatat@plt+0xce20>
  40efb8:	orr	x1, x1, x10
  40efbc:	cmp	x1, #0x0
  40efc0:	cset	w0, ne  // ne = any
  40efc4:	b	40ef60 <__fxstatat@plt+0xce20>
  40efc8:	tst	x1, #0x800000000000
  40efcc:	b.ne	40efe4 <__fxstatat@plt+0xcea4>  // b.any
  40efd0:	mov	w0, #0x1                   	// #1
  40efd4:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40efd8:	mov	w0, #0x1                   	// #1
  40efdc:	ldp	x29, x30, [sp], #48
  40efe0:	ret
  40efe4:	cmp	x0, x4
  40efe8:	mov	w0, #0x1                   	// #1
  40efec:	b.ne	40ef60 <__fxstatat@plt+0xce20>  // b.any
  40eff0:	orr	x8, x9, x7
  40eff4:	cbz	x8, 40ef60 <__fxstatat@plt+0xce20>
  40eff8:	tst	x9, #0x800000000000
  40effc:	b.eq	40efd0 <__fxstatat@plt+0xce90>  // b.none
  40f000:	b	40ef70 <__fxstatat@plt+0xce30>
  40f004:	nop
  40f008:	stp	x29, x30, [sp, #-48]!
  40f00c:	mov	x29, sp
  40f010:	str	q0, [sp, #16]
  40f014:	str	q1, [sp, #32]
  40f018:	ldp	x8, x1, [sp, #16]
  40f01c:	ldp	x9, x0, [sp, #32]
  40f020:	mrs	x2, fpcr
  40f024:	ubfx	x4, x1, #48, #15
  40f028:	ubfx	x10, x1, #0, #48
  40f02c:	lsr	x2, x1, #63
  40f030:	mov	x7, #0x7fff                	// #32767
  40f034:	mov	x5, x8
  40f038:	cmp	x4, x7
  40f03c:	ubfx	x11, x0, #0, #48
  40f040:	ubfx	x6, x0, #48, #15
  40f044:	lsr	x1, x0, #63
  40f048:	mov	x3, x9
  40f04c:	b.eq	40f088 <__fxstatat@plt+0xcf48>  // b.none
  40f050:	cmp	x6, x7
  40f054:	b.eq	40f098 <__fxstatat@plt+0xcf58>  // b.none
  40f058:	cbnz	x4, 40f0c0 <__fxstatat@plt+0xcf80>
  40f05c:	orr	x5, x10, x8
  40f060:	cmp	x5, #0x0
  40f064:	cset	w0, eq  // eq = none
  40f068:	cbnz	x6, 40f074 <__fxstatat@plt+0xcf34>
  40f06c:	orr	x3, x11, x9
  40f070:	cbz	x3, 40f0e0 <__fxstatat@plt+0xcfa0>
  40f074:	cbz	w0, 40f0a4 <__fxstatat@plt+0xcf64>
  40f078:	cmp	x1, #0x0
  40f07c:	csinv	w0, w0, wzr, ne  // ne = any
  40f080:	ldp	x29, x30, [sp], #48
  40f084:	ret
  40f088:	orr	x0, x10, x8
  40f08c:	cbnz	x0, 40f0ec <__fxstatat@plt+0xcfac>
  40f090:	cmp	x6, x4
  40f094:	b.ne	40f0c0 <__fxstatat@plt+0xcf80>  // b.any
  40f098:	orr	x3, x11, x3
  40f09c:	cbnz	x3, 40f0ec <__fxstatat@plt+0xcfac>
  40f0a0:	cbz	x4, 40f0d0 <__fxstatat@plt+0xcf90>
  40f0a4:	cmp	x2, x1
  40f0a8:	b.eq	40f100 <__fxstatat@plt+0xcfc0>  // b.none
  40f0ac:	cmp	x2, #0x0
  40f0b0:	mov	w0, #0xffffffff            	// #-1
  40f0b4:	cneg	w0, w0, eq  // eq = none
  40f0b8:	ldp	x29, x30, [sp], #48
  40f0bc:	ret
  40f0c0:	cbnz	x6, 40f0a4 <__fxstatat@plt+0xcf64>
  40f0c4:	orr	x3, x11, x3
  40f0c8:	cbnz	x3, 40f0a4 <__fxstatat@plt+0xcf64>
  40f0cc:	b	40f0ac <__fxstatat@plt+0xcf6c>
  40f0d0:	orr	x5, x10, x5
  40f0d4:	cmp	x5, #0x0
  40f0d8:	cset	w0, eq  // eq = none
  40f0dc:	b	40f074 <__fxstatat@plt+0xcf34>
  40f0e0:	mov	w0, #0x0                   	// #0
  40f0e4:	cbz	x5, 40f080 <__fxstatat@plt+0xcf40>
  40f0e8:	b	40f0ac <__fxstatat@plt+0xcf6c>
  40f0ec:	mov	w0, #0x1                   	// #1
  40f0f0:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40f0f4:	mov	w0, #0xfffffffe            	// #-2
  40f0f8:	ldp	x29, x30, [sp], #48
  40f0fc:	ret
  40f100:	cmp	x4, x6
  40f104:	b.gt	40f0ac <__fxstatat@plt+0xcf6c>
  40f108:	b.lt	40f140 <__fxstatat@plt+0xd000>  // b.tstop
  40f10c:	cmp	x10, x11
  40f110:	b.hi	40f0ac <__fxstatat@plt+0xcf6c>  // b.pmore
  40f114:	cset	w0, eq  // eq = none
  40f118:	cmp	w0, #0x0
  40f11c:	ccmp	x8, x9, #0x0, ne  // ne = any
  40f120:	b.hi	40f0ac <__fxstatat@plt+0xcf6c>  // b.pmore
  40f124:	cmp	x10, x11
  40f128:	b.cc	40f140 <__fxstatat@plt+0xd000>  // b.lo, b.ul, b.last
  40f12c:	cmp	w0, #0x0
  40f130:	mov	w0, #0x0                   	// #0
  40f134:	ccmp	x8, x9, #0x2, ne  // ne = any
  40f138:	b.cs	40f080 <__fxstatat@plt+0xcf40>  // b.hs, b.nlast
  40f13c:	nop
  40f140:	cmp	x2, #0x0
  40f144:	mov	w0, #0x1                   	// #1
  40f148:	cneg	w0, w0, eq  // eq = none
  40f14c:	b	40f080 <__fxstatat@plt+0xcf40>
  40f150:	stp	x29, x30, [sp, #-48]!
  40f154:	mov	x29, sp
  40f158:	str	q0, [sp, #16]
  40f15c:	str	q1, [sp, #32]
  40f160:	ldp	x8, x1, [sp, #16]
  40f164:	ldp	x9, x0, [sp, #32]
  40f168:	mrs	x2, fpcr
  40f16c:	ubfx	x4, x1, #48, #15
  40f170:	ubfx	x10, x1, #0, #48
  40f174:	lsr	x2, x1, #63
  40f178:	mov	x5, #0x7fff                	// #32767
  40f17c:	mov	x6, x8
  40f180:	cmp	x4, x5
  40f184:	ubfx	x11, x0, #0, #48
  40f188:	ubfx	x7, x0, #48, #15
  40f18c:	lsr	x1, x0, #63
  40f190:	mov	x3, x9
  40f194:	b.eq	40f1cc <__fxstatat@plt+0xd08c>  // b.none
  40f198:	cmp	x7, x5
  40f19c:	b.eq	40f1dc <__fxstatat@plt+0xd09c>  // b.none
  40f1a0:	cbnz	x4, 40f208 <__fxstatat@plt+0xd0c8>
  40f1a4:	orr	x6, x10, x8
  40f1a8:	cmp	x6, #0x0
  40f1ac:	cset	w0, eq  // eq = none
  40f1b0:	cbnz	x7, 40f1f4 <__fxstatat@plt+0xd0b4>
  40f1b4:	orr	x3, x11, x9
  40f1b8:	cbnz	x3, 40f1f4 <__fxstatat@plt+0xd0b4>
  40f1bc:	mov	w0, #0x0                   	// #0
  40f1c0:	cbnz	x6, 40f21c <__fxstatat@plt+0xd0dc>
  40f1c4:	ldp	x29, x30, [sp], #48
  40f1c8:	ret
  40f1cc:	orr	x0, x10, x8
  40f1d0:	cbnz	x0, 40f230 <__fxstatat@plt+0xd0f0>
  40f1d4:	cmp	x7, x4
  40f1d8:	b.ne	40f208 <__fxstatat@plt+0xd0c8>  // b.any
  40f1dc:	orr	x3, x11, x3
  40f1e0:	cbnz	x3, 40f230 <__fxstatat@plt+0xd0f0>
  40f1e4:	cbnz	x4, 40f214 <__fxstatat@plt+0xd0d4>
  40f1e8:	orr	x6, x10, x6
  40f1ec:	cmp	x6, #0x0
  40f1f0:	cset	w0, eq  // eq = none
  40f1f4:	cbz	w0, 40f214 <__fxstatat@plt+0xd0d4>
  40f1f8:	cmp	x1, #0x0
  40f1fc:	csinv	w0, w0, wzr, ne  // ne = any
  40f200:	ldp	x29, x30, [sp], #48
  40f204:	ret
  40f208:	cbnz	x7, 40f214 <__fxstatat@plt+0xd0d4>
  40f20c:	orr	x3, x11, x3
  40f210:	cbz	x3, 40f21c <__fxstatat@plt+0xd0dc>
  40f214:	cmp	x2, x1
  40f218:	b.eq	40f244 <__fxstatat@plt+0xd104>  // b.none
  40f21c:	cmp	x2, #0x0
  40f220:	mov	w0, #0xffffffff            	// #-1
  40f224:	cneg	w0, w0, eq  // eq = none
  40f228:	ldp	x29, x30, [sp], #48
  40f22c:	ret
  40f230:	mov	w0, #0x1                   	// #1
  40f234:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40f238:	mov	w0, #0x2                   	// #2
  40f23c:	ldp	x29, x30, [sp], #48
  40f240:	ret
  40f244:	cmp	x4, x7
  40f248:	b.gt	40f21c <__fxstatat@plt+0xd0dc>
  40f24c:	b.lt	40f280 <__fxstatat@plt+0xd140>  // b.tstop
  40f250:	cmp	x10, x11
  40f254:	b.hi	40f21c <__fxstatat@plt+0xd0dc>  // b.pmore
  40f258:	cset	w0, eq  // eq = none
  40f25c:	cmp	w0, #0x0
  40f260:	ccmp	x8, x9, #0x0, ne  // ne = any
  40f264:	b.hi	40f21c <__fxstatat@plt+0xd0dc>  // b.pmore
  40f268:	cmp	x10, x11
  40f26c:	b.cc	40f280 <__fxstatat@plt+0xd140>  // b.lo, b.ul, b.last
  40f270:	cmp	w0, #0x0
  40f274:	mov	w0, #0x0                   	// #0
  40f278:	ccmp	x8, x9, #0x2, ne  // ne = any
  40f27c:	b.cs	40f1c4 <__fxstatat@plt+0xd084>  // b.hs, b.nlast
  40f280:	cmp	x2, #0x0
  40f284:	mov	w0, #0x1                   	// #1
  40f288:	cneg	w0, w0, eq  // eq = none
  40f28c:	b	40f1c4 <__fxstatat@plt+0xd084>
  40f290:	stp	x29, x30, [sp, #-80]!
  40f294:	mov	x29, sp
  40f298:	str	q0, [sp, #48]
  40f29c:	str	q1, [sp, #64]
  40f2a0:	ldp	x1, x0, [sp, #48]
  40f2a4:	ldp	x3, x2, [sp, #64]
  40f2a8:	mrs	x12, fpcr
  40f2ac:	lsr	x4, x0, #63
  40f2b0:	ubfx	x8, x0, #0, #48
  40f2b4:	and	w16, w4, #0xff
  40f2b8:	mov	x14, x4
  40f2bc:	ubfx	x10, x0, #48, #15
  40f2c0:	cbz	w10, 40f644 <__fxstatat@plt+0xd504>
  40f2c4:	mov	w4, #0x7fff                	// #32767
  40f2c8:	cmp	w10, w4
  40f2cc:	b.eq	40f684 <__fxstatat@plt+0xd544>  // b.none
  40f2d0:	and	x10, x10, #0xffff
  40f2d4:	extr	x4, x8, x1, #61
  40f2d8:	mov	x5, #0xffffffffffffc001    	// #-16383
  40f2dc:	orr	x8, x4, #0x8000000000000
  40f2e0:	add	x10, x10, x5
  40f2e4:	lsl	x7, x1, #3
  40f2e8:	mov	x11, #0x2                   	// #2
  40f2ec:	mov	x9, #0x1                   	// #1
  40f2f0:	mov	x6, #0x3                   	// #3
  40f2f4:	mov	x1, #0x0                   	// #0
  40f2f8:	mov	x17, #0x0                   	// #0
  40f2fc:	mov	w0, #0x0                   	// #0
  40f300:	lsr	x5, x2, #63
  40f304:	ubfx	x4, x2, #0, #48
  40f308:	and	w15, w5, #0xff
  40f30c:	mov	x13, x5
  40f310:	ubfx	x5, x2, #48, #15
  40f314:	cbz	w5, 40f6c8 <__fxstatat@plt+0xd588>
  40f318:	mov	w9, #0x7fff                	// #32767
  40f31c:	cmp	w5, w9
  40f320:	b.eq	40f3b0 <__fxstatat@plt+0xd270>  // b.none
  40f324:	and	x5, x5, #0xffff
  40f328:	extr	x2, x4, x3, #61
  40f32c:	mov	x4, #0xffffffffffffc001    	// #-16383
  40f330:	add	x5, x5, x4
  40f334:	add	x10, x10, x5
  40f338:	orr	x4, x2, #0x8000000000000
  40f33c:	lsl	x5, x3, #3
  40f340:	mov	x6, #0x0                   	// #0
  40f344:	eor	w3, w16, w15
  40f348:	cmp	x1, #0xa
  40f34c:	and	w11, w3, #0xff
  40f350:	and	x9, x3, #0xff
  40f354:	add	x18, x10, #0x1
  40f358:	b.gt	40f630 <__fxstatat@plt+0xd4f0>
  40f35c:	cmp	x1, #0x2
  40f360:	b.gt	40f3f0 <__fxstatat@plt+0xd2b0>
  40f364:	sub	x1, x1, #0x1
  40f368:	cmp	x1, #0x1
  40f36c:	b.hi	40f450 <__fxstatat@plt+0xd310>  // b.pmore
  40f370:	cmp	x6, #0x2
  40f374:	b.eq	40f70c <__fxstatat@plt+0xd5cc>  // b.none
  40f378:	cmp	x6, #0x1
  40f37c:	b.ne	40f5b0 <__fxstatat@plt+0xd470>  // b.any
  40f380:	mov	w1, #0x0                   	// #0
  40f384:	mov	x4, #0x0                   	// #0
  40f388:	mov	x7, #0x0                   	// #0
  40f38c:	mov	x3, #0x0                   	// #0
  40f390:	orr	w1, w1, w11, lsl #15
  40f394:	bfxil	x3, x4, #0, #48
  40f398:	fmov	d0, x7
  40f39c:	bfi	x3, x1, #48, #16
  40f3a0:	fmov	v0.d[1], x3
  40f3a4:	cbnz	w0, 40f8b8 <__fxstatat@plt+0xd778>
  40f3a8:	ldp	x29, x30, [sp], #80
  40f3ac:	ret
  40f3b0:	mov	x2, #0x7fff                	// #32767
  40f3b4:	orr	x5, x4, x3
  40f3b8:	add	x2, x10, x2
  40f3bc:	cbz	x5, 40f71c <__fxstatat@plt+0xd5dc>
  40f3c0:	ands	x1, x4, #0x800000000000
  40f3c4:	eor	w9, w16, w15
  40f3c8:	csinc	w0, w0, wzr, ne  // ne = any
  40f3cc:	and	w11, w9, #0xff
  40f3d0:	add	x18, x10, #0x8, lsl #12
  40f3d4:	cmp	x6, #0xa
  40f3d8:	and	x9, x9, #0xff
  40f3dc:	b.gt	40f814 <__fxstatat@plt+0xd6d4>
  40f3e0:	mov	x10, x2
  40f3e4:	mov	x5, x3
  40f3e8:	mov	x1, x6
  40f3ec:	mov	x6, #0x3                   	// #3
  40f3f0:	mov	x2, #0x1                   	// #1
  40f3f4:	mov	x3, #0x530                 	// #1328
  40f3f8:	lsl	x1, x2, x1
  40f3fc:	tst	x1, x3
  40f400:	b.ne	40f624 <__fxstatat@plt+0xd4e4>  // b.any
  40f404:	mov	x3, #0x240                 	// #576
  40f408:	tst	x1, x3
  40f40c:	b.ne	40f60c <__fxstatat@plt+0xd4cc>  // b.any
  40f410:	mov	x2, #0x88                  	// #136
  40f414:	tst	x1, x2
  40f418:	b.eq	40f450 <__fxstatat@plt+0xd310>  // b.none
  40f41c:	mov	x8, x4
  40f420:	mov	x7, x5
  40f424:	mov	x17, x6
  40f428:	cmp	x17, #0x2
  40f42c:	b.eq	40fa64 <__fxstatat@plt+0xd924>  // b.none
  40f430:	mov	x6, x17
  40f434:	mov	w11, w15
  40f438:	cmp	x17, #0x3
  40f43c:	mov	x4, x8
  40f440:	mov	x5, x7
  40f444:	mov	x9, x13
  40f448:	b.ne	40f378 <__fxstatat@plt+0xd238>  // b.any
  40f44c:	b	40f85c <__fxstatat@plt+0xd71c>
  40f450:	lsr	x13, x7, #32
  40f454:	and	x6, x5, #0xffffffff
  40f458:	and	x17, x4, #0xffffffff
  40f45c:	and	x7, x7, #0xffffffff
  40f460:	stp	x21, x22, [sp, #32]
  40f464:	lsr	x22, x5, #32
  40f468:	lsr	x2, x4, #32
  40f46c:	stp	x19, x20, [sp, #16]
  40f470:	mul	x19, x13, x6
  40f474:	lsr	x4, x8, #32
  40f478:	mul	x1, x13, x17
  40f47c:	and	x3, x8, #0xffffffff
  40f480:	madd	x5, x22, x7, x19
  40f484:	mov	x14, #0x100000000           	// #4294967296
  40f488:	mul	x15, x6, x7
  40f48c:	mul	x16, x7, x17
  40f490:	madd	x7, x2, x7, x1
  40f494:	and	x30, x15, #0xffffffff
  40f498:	mul	x21, x4, x6
  40f49c:	add	x15, x5, x15, lsr #32
  40f4a0:	mul	x20, x4, x17
  40f4a4:	cmp	x19, x15
  40f4a8:	mul	x5, x13, x22
  40f4ac:	add	x30, x30, x15, lsl #32
  40f4b0:	mul	x19, x13, x2
  40f4b4:	add	x13, x7, x16, lsr #32
  40f4b8:	mul	x6, x6, x3
  40f4bc:	add	x8, x5, x14
  40f4c0:	mul	x17, x3, x17
  40f4c4:	csel	x5, x8, x5, hi  // hi = pmore
  40f4c8:	madd	x7, x22, x3, x21
  40f4cc:	cmp	x1, x13
  40f4d0:	madd	x3, x2, x3, x20
  40f4d4:	and	x16, x16, #0xffffffff
  40f4d8:	mul	x8, x22, x4
  40f4dc:	add	x16, x16, x13, lsl #32
  40f4e0:	add	x7, x7, x6, lsr #32
  40f4e4:	mul	x2, x2, x4
  40f4e8:	add	x3, x3, x17, lsr #32
  40f4ec:	add	x4, x19, x14
  40f4f0:	csel	x19, x4, x19, hi  // hi = pmore
  40f4f4:	and	x1, x17, #0xffffffff
  40f4f8:	cmp	x21, x7
  40f4fc:	add	x4, x8, x14
  40f500:	csel	x8, x4, x8, hi  // hi = pmore
  40f504:	add	x1, x1, x3, lsl #32
  40f508:	cmp	x20, x3
  40f50c:	add	x15, x16, x15, lsr #32
  40f510:	add	x13, x19, x13, lsr #32
  40f514:	add	x14, x2, x14
  40f518:	add	x15, x5, x15
  40f51c:	csel	x2, x14, x2, hi  // hi = pmore
  40f520:	adds	x1, x1, x13
  40f524:	and	x6, x6, #0xffffffff
  40f528:	cset	x5, cs  // cs = hs, nlast
  40f52c:	cmp	x15, x16
  40f530:	cset	x4, cc  // cc = lo, ul, last
  40f534:	add	x6, x6, x7, lsl #32
  40f538:	adds	x1, x1, x4
  40f53c:	lsr	x3, x3, #32
  40f540:	cset	x4, cs  // cs = hs, nlast
  40f544:	cmp	x5, #0x0
  40f548:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40f54c:	add	x7, x8, x7, lsr #32
  40f550:	cinc	x3, x3, ne  // ne = any
  40f554:	adds	x5, x15, x6
  40f558:	cset	x4, cs  // cs = hs, nlast
  40f55c:	adds	x1, x1, x7
  40f560:	cset	x6, cs  // cs = hs, nlast
  40f564:	adds	x1, x1, x4
  40f568:	cset	x4, cs  // cs = hs, nlast
  40f56c:	cmp	x6, #0x0
  40f570:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40f574:	orr	x30, x30, x5, lsl #13
  40f578:	cinc	x2, x2, ne  // ne = any
  40f57c:	cmp	x30, #0x0
  40f580:	add	x2, x2, x3
  40f584:	cset	x3, ne  // ne = any
  40f588:	orr	x5, x3, x5, lsr #51
  40f58c:	orr	x5, x5, x1, lsl #13
  40f590:	extr	x4, x2, x1, #51
  40f594:	tbz	x2, #39, 40f940 <__fxstatat@plt+0xd800>
  40f598:	ldp	x19, x20, [sp, #16]
  40f59c:	and	x1, x5, #0x1
  40f5a0:	ldp	x21, x22, [sp, #32]
  40f5a4:	orr	x5, x1, x5, lsr #1
  40f5a8:	orr	x5, x5, x4, lsl #63
  40f5ac:	lsr	x4, x4, #1
  40f5b0:	mov	x1, #0x3fff                	// #16383
  40f5b4:	add	x2, x18, x1
  40f5b8:	cmp	x2, #0x0
  40f5bc:	b.le	40f790 <__fxstatat@plt+0xd650>
  40f5c0:	tst	x5, #0x7
  40f5c4:	b.eq	40f5e4 <__fxstatat@plt+0xd4a4>  // b.none
  40f5c8:	and	x1, x12, #0xc00000
  40f5cc:	orr	w0, w0, #0x10
  40f5d0:	cmp	x1, #0x400, lsl #12
  40f5d4:	b.eq	40fa18 <__fxstatat@plt+0xd8d8>  // b.none
  40f5d8:	cmp	x1, #0x800, lsl #12
  40f5dc:	b.eq	40f9a8 <__fxstatat@plt+0xd868>  // b.none
  40f5e0:	cbz	x1, 40f9d4 <__fxstatat@plt+0xd894>
  40f5e4:	tbz	x4, #52, 40f5f0 <__fxstatat@plt+0xd4b0>
  40f5e8:	and	x4, x4, #0xffefffffffffffff
  40f5ec:	add	x2, x18, #0x4, lsl #12
  40f5f0:	mov	x1, #0x7ffe                	// #32766
  40f5f4:	cmp	x2, x1
  40f5f8:	b.gt	40f914 <__fxstatat@plt+0xd7d4>
  40f5fc:	and	w1, w2, #0x7fff
  40f600:	extr	x7, x4, x5, #3
  40f604:	ubfx	x4, x4, #3, #48
  40f608:	b	40f38c <__fxstatat@plt+0xd24c>
  40f60c:	mov	w0, w2
  40f610:	mov	w11, #0x0                   	// #0
  40f614:	mov	x4, #0xffffffffffff        	// #281474976710655
  40f618:	mov	x7, #0xffffffffffffffff    	// #-1
  40f61c:	mov	w1, #0x7fff                	// #32767
  40f620:	b	40f38c <__fxstatat@plt+0xd24c>
  40f624:	mov	w15, w11
  40f628:	mov	x13, x9
  40f62c:	b	40f428 <__fxstatat@plt+0xd2e8>
  40f630:	cmp	x1, #0xb
  40f634:	b.eq	40f41c <__fxstatat@plt+0xd2dc>  // b.none
  40f638:	mov	w15, w16
  40f63c:	mov	x13, x14
  40f640:	b	40f428 <__fxstatat@plt+0xd2e8>
  40f644:	orr	x7, x8, x1
  40f648:	cbz	x7, 40f76c <__fxstatat@plt+0xd62c>
  40f64c:	cbz	x8, 40f8cc <__fxstatat@plt+0xd78c>
  40f650:	clz	x0, x8
  40f654:	sub	x4, x0, #0xf
  40f658:	add	w7, w4, #0x3
  40f65c:	mov	w5, #0x3d                  	// #61
  40f660:	sub	w5, w5, w4
  40f664:	lsl	x4, x8, x7
  40f668:	lsr	x5, x1, x5
  40f66c:	orr	x8, x5, x4
  40f670:	lsl	x7, x1, x7
  40f674:	mov	x10, #0xffffffffffffc011    	// #-16367
  40f678:	mov	x11, #0x2                   	// #2
  40f67c:	sub	x10, x10, x0
  40f680:	b	40f2ec <__fxstatat@plt+0xd1ac>
  40f684:	orr	x7, x8, x1
  40f688:	cbnz	x7, 40f740 <__fxstatat@plt+0xd600>
  40f68c:	lsr	x5, x2, #63
  40f690:	ubfx	x4, x2, #0, #48
  40f694:	and	w15, w5, #0xff
  40f698:	mov	x13, x5
  40f69c:	mov	x8, #0x0                   	// #0
  40f6a0:	ubfx	x5, x2, #48, #15
  40f6a4:	mov	x11, #0xa                   	// #10
  40f6a8:	mov	x9, #0x9                   	// #9
  40f6ac:	mov	x6, #0xb                   	// #11
  40f6b0:	mov	x1, #0x8                   	// #8
  40f6b4:	mov	x10, #0x7fff                	// #32767
  40f6b8:	mov	x17, #0x2                   	// #2
  40f6bc:	mov	w0, #0x0                   	// #0
  40f6c0:	cbnz	w5, 40f318 <__fxstatat@plt+0xd1d8>
  40f6c4:	nop
  40f6c8:	orr	x5, x4, x3
  40f6cc:	cbz	x5, 40f730 <__fxstatat@plt+0xd5f0>
  40f6d0:	cbz	x4, 40f8f0 <__fxstatat@plt+0xd7b0>
  40f6d4:	clz	x6, x4
  40f6d8:	sub	x2, x6, #0xf
  40f6dc:	add	w5, w2, #0x3
  40f6e0:	mov	w9, #0x3d                  	// #61
  40f6e4:	sub	w9, w9, w2
  40f6e8:	lsl	x2, x4, x5
  40f6ec:	lsr	x9, x3, x9
  40f6f0:	orr	x4, x9, x2
  40f6f4:	lsl	x5, x3, x5
  40f6f8:	sub	x10, x10, x6
  40f6fc:	mov	x3, #0xffffffffffffc011    	// #-16367
  40f700:	mov	x6, #0x0                   	// #0
  40f704:	add	x10, x10, x3
  40f708:	b	40f344 <__fxstatat@plt+0xd204>
  40f70c:	mov	w1, #0x7fff                	// #32767
  40f710:	mov	x4, #0x0                   	// #0
  40f714:	mov	x7, #0x0                   	// #0
  40f718:	b	40f38c <__fxstatat@plt+0xd24c>
  40f71c:	mov	x1, x11
  40f720:	mov	x10, x2
  40f724:	mov	x4, #0x0                   	// #0
  40f728:	mov	x6, #0x2                   	// #2
  40f72c:	b	40f344 <__fxstatat@plt+0xd204>
  40f730:	mov	x1, x9
  40f734:	mov	x4, #0x0                   	// #0
  40f738:	mov	x6, #0x1                   	// #1
  40f73c:	b	40f344 <__fxstatat@plt+0xd204>
  40f740:	lsr	x0, x8, #47
  40f744:	mov	x7, x1
  40f748:	eor	x0, x0, #0x1
  40f74c:	mov	x11, #0xe                   	// #14
  40f750:	and	w0, w0, #0x1
  40f754:	mov	x9, #0xd                   	// #13
  40f758:	mov	x6, #0xf                   	// #15
  40f75c:	mov	x1, #0xc                   	// #12
  40f760:	mov	x10, #0x7fff                	// #32767
  40f764:	mov	x17, #0x3                   	// #3
  40f768:	b	40f300 <__fxstatat@plt+0xd1c0>
  40f76c:	mov	x8, #0x0                   	// #0
  40f770:	mov	x11, #0x6                   	// #6
  40f774:	mov	x9, #0x5                   	// #5
  40f778:	mov	x6, #0x7                   	// #7
  40f77c:	mov	x1, #0x4                   	// #4
  40f780:	mov	x10, #0x0                   	// #0
  40f784:	mov	x17, #0x1                   	// #1
  40f788:	mov	w0, #0x0                   	// #0
  40f78c:	b	40f300 <__fxstatat@plt+0xd1c0>
  40f790:	mov	x1, #0x1                   	// #1
  40f794:	sub	x2, x1, x2
  40f798:	cmp	x2, #0x74
  40f79c:	b.gt	40f870 <__fxstatat@plt+0xd730>
  40f7a0:	cmp	x2, #0x3f
  40f7a4:	b.le	40f950 <__fxstatat@plt+0xd810>
  40f7a8:	mov	w1, #0x80                  	// #128
  40f7ac:	sub	w1, w1, w2
  40f7b0:	cmp	x2, #0x40
  40f7b4:	sub	w2, w2, #0x40
  40f7b8:	lsl	x1, x4, x1
  40f7bc:	orr	x1, x5, x1
  40f7c0:	csel	x5, x1, x5, ne  // ne = any
  40f7c4:	lsr	x2, x4, x2
  40f7c8:	cmp	x5, #0x0
  40f7cc:	cset	x7, ne  // ne = any
  40f7d0:	orr	x7, x7, x2
  40f7d4:	ands	x4, x7, #0x7
  40f7d8:	b.eq	40f984 <__fxstatat@plt+0xd844>  // b.none
  40f7dc:	mov	x4, #0x0                   	// #0
  40f7e0:	and	x12, x12, #0xc00000
  40f7e4:	orr	w0, w0, #0x10
  40f7e8:	cmp	x12, #0x400, lsl #12
  40f7ec:	b.eq	40fa50 <__fxstatat@plt+0xd910>  // b.none
  40f7f0:	cmp	x12, #0x800, lsl #12
  40f7f4:	b.eq	40fa3c <__fxstatat@plt+0xd8fc>  // b.none
  40f7f8:	cbz	x12, 40f9ec <__fxstatat@plt+0xd8ac>
  40f7fc:	tbnz	x4, #51, 40fa04 <__fxstatat@plt+0xd8c4>
  40f800:	orr	w0, w0, #0x8
  40f804:	extr	x7, x4, x7, #3
  40f808:	mov	w1, #0x0                   	// #0
  40f80c:	ubfx	x4, x4, #3, #48
  40f810:	b	40f8a0 <__fxstatat@plt+0xd760>
  40f814:	cmp	x6, #0xf
  40f818:	b.ne	40f84c <__fxstatat@plt+0xd70c>  // b.any
  40f81c:	tbz	x8, #47, 40f838 <__fxstatat@plt+0xd6f8>
  40f820:	cbnz	x1, 40f838 <__fxstatat@plt+0xd6f8>
  40f824:	orr	x4, x4, #0x800000000000
  40f828:	mov	w11, w15
  40f82c:	mov	x7, x3
  40f830:	mov	w1, #0x7fff                	// #32767
  40f834:	b	40f38c <__fxstatat@plt+0xd24c>
  40f838:	orr	x4, x8, #0x800000000000
  40f83c:	mov	w11, w16
  40f840:	and	x4, x4, #0xffffffffffff
  40f844:	mov	w1, #0x7fff                	// #32767
  40f848:	b	40f38c <__fxstatat@plt+0xd24c>
  40f84c:	cmp	x6, #0xb
  40f850:	b.ne	40f638 <__fxstatat@plt+0xd4f8>  // b.any
  40f854:	mov	w11, w15
  40f858:	mov	x5, x3
  40f85c:	orr	x4, x4, #0x800000000000
  40f860:	mov	x7, x5
  40f864:	and	x4, x4, #0xffffffffffff
  40f868:	mov	w1, #0x7fff                	// #32767
  40f86c:	b	40f38c <__fxstatat@plt+0xd24c>
  40f870:	orr	x7, x5, x4
  40f874:	cbz	x7, 40f894 <__fxstatat@plt+0xd754>
  40f878:	and	x12, x12, #0xc00000
  40f87c:	orr	w0, w0, #0x10
  40f880:	cmp	x12, #0x400, lsl #12
  40f884:	sub	x7, x1, x9
  40f888:	b.eq	40f894 <__fxstatat@plt+0xd754>  // b.none
  40f88c:	cmp	x12, #0x800, lsl #12
  40f890:	csel	x7, x9, xzr, eq  // eq = none
  40f894:	orr	w0, w0, #0x8
  40f898:	mov	w1, #0x0                   	// #0
  40f89c:	mov	x4, #0x0                   	// #0
  40f8a0:	mov	x3, #0x0                   	// #0
  40f8a4:	fmov	d0, x7
  40f8a8:	bfxil	x3, x4, #0, #48
  40f8ac:	bfi	x3, x1, #48, #15
  40f8b0:	bfi	x3, x11, #63, #1
  40f8b4:	fmov	v0.d[1], x3
  40f8b8:	str	q0, [sp, #48]
  40f8bc:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40f8c0:	ldr	q0, [sp, #48]
  40f8c4:	ldp	x29, x30, [sp], #80
  40f8c8:	ret
  40f8cc:	clz	x10, x1
  40f8d0:	add	x4, x10, #0x31
  40f8d4:	add	x0, x10, #0x40
  40f8d8:	cmp	x4, #0x3c
  40f8dc:	b.le	40f658 <__fxstatat@plt+0xd518>
  40f8e0:	sub	w4, w4, #0x3d
  40f8e4:	mov	x7, #0x0                   	// #0
  40f8e8:	lsl	x8, x1, x4
  40f8ec:	b	40f674 <__fxstatat@plt+0xd534>
  40f8f0:	clz	x6, x3
  40f8f4:	add	x2, x6, #0x31
  40f8f8:	add	x6, x6, #0x40
  40f8fc:	cmp	x2, #0x3c
  40f900:	b.le	40f6dc <__fxstatat@plt+0xd59c>
  40f904:	sub	w2, w2, #0x3d
  40f908:	mov	x5, #0x0                   	// #0
  40f90c:	lsl	x4, x3, x2
  40f910:	b	40f6f8 <__fxstatat@plt+0xd5b8>
  40f914:	and	x7, x12, #0xc00000
  40f918:	cmp	x7, #0x400, lsl #12
  40f91c:	b.eq	40fa20 <__fxstatat@plt+0xd8e0>  // b.none
  40f920:	cmp	x7, #0x800, lsl #12
  40f924:	b.eq	40f9b8 <__fxstatat@plt+0xd878>  // b.none
  40f928:	cbz	x7, 40f99c <__fxstatat@plt+0xd85c>
  40f92c:	mov	x4, #0xffffffffffff        	// #281474976710655
  40f930:	mov	x7, #0xffffffffffffffff    	// #-1
  40f934:	mov	w2, #0x14                  	// #20
  40f938:	orr	w0, w0, w2
  40f93c:	b	40f8a0 <__fxstatat@plt+0xd760>
  40f940:	mov	x18, x10
  40f944:	ldp	x19, x20, [sp, #16]
  40f948:	ldp	x21, x22, [sp, #32]
  40f94c:	b	40f5b0 <__fxstatat@plt+0xd470>
  40f950:	mov	w1, #0x40                  	// #64
  40f954:	sub	w1, w1, w2
  40f958:	lsr	x3, x5, x2
  40f95c:	lsl	x5, x5, x1
  40f960:	cmp	x5, #0x0
  40f964:	lsl	x7, x4, x1
  40f968:	cset	x1, ne  // ne = any
  40f96c:	orr	x7, x7, x3
  40f970:	lsr	x4, x4, x2
  40f974:	orr	x7, x7, x1
  40f978:	tst	x7, #0x7
  40f97c:	b.ne	40f7e0 <__fxstatat@plt+0xd6a0>  // b.any
  40f980:	tbnz	x4, #51, 40fa5c <__fxstatat@plt+0xd91c>
  40f984:	mov	w1, #0x0                   	// #0
  40f988:	extr	x7, x4, x7, #3
  40f98c:	ubfx	x4, x4, #3, #48
  40f990:	tbz	w12, #11, 40f38c <__fxstatat@plt+0xd24c>
  40f994:	orr	w0, w0, #0x8
  40f998:	b	40f8a0 <__fxstatat@plt+0xd760>
  40f99c:	mov	w1, #0x7fff                	// #32767
  40f9a0:	mov	x4, #0x0                   	// #0
  40f9a4:	b	40f934 <__fxstatat@plt+0xd7f4>
  40f9a8:	cbz	x9, 40f5e4 <__fxstatat@plt+0xd4a4>
  40f9ac:	adds	x5, x5, #0x8
  40f9b0:	cinc	x4, x4, cs  // cs = hs, nlast
  40f9b4:	b	40f5e4 <__fxstatat@plt+0xd4a4>
  40f9b8:	cmp	x9, #0x0
  40f9bc:	mov	w2, #0x7fff                	// #32767
  40f9c0:	mov	x4, #0xffffffffffff        	// #281474976710655
  40f9c4:	csel	w1, w1, w2, eq  // eq = none
  40f9c8:	csel	x4, x4, xzr, eq  // eq = none
  40f9cc:	csetm	x7, eq  // eq = none
  40f9d0:	b	40f934 <__fxstatat@plt+0xd7f4>
  40f9d4:	and	x1, x5, #0xf
  40f9d8:	cmp	x1, #0x4
  40f9dc:	b.eq	40f5e4 <__fxstatat@plt+0xd4a4>  // b.none
  40f9e0:	adds	x5, x5, #0x4
  40f9e4:	cinc	x4, x4, cs  // cs = hs, nlast
  40f9e8:	b	40f5e4 <__fxstatat@plt+0xd4a4>
  40f9ec:	and	x1, x7, #0xf
  40f9f0:	cmp	x1, #0x4
  40f9f4:	b.eq	40fa00 <__fxstatat@plt+0xd8c0>  // b.none
  40f9f8:	adds	x7, x7, #0x4
  40f9fc:	cinc	x4, x4, cs  // cs = hs, nlast
  40fa00:	tbz	x4, #51, 40f800 <__fxstatat@plt+0xd6c0>
  40fa04:	orr	w0, w0, #0x8
  40fa08:	mov	w1, #0x1                   	// #1
  40fa0c:	mov	x4, #0x0                   	// #0
  40fa10:	mov	x7, #0x0                   	// #0
  40fa14:	b	40f8a0 <__fxstatat@plt+0xd760>
  40fa18:	cbnz	x9, 40f5e4 <__fxstatat@plt+0xd4a4>
  40fa1c:	b	40f9ac <__fxstatat@plt+0xd86c>
  40fa20:	cmp	x9, #0x0
  40fa24:	mov	w2, #0x7fff                	// #32767
  40fa28:	mov	x4, #0xffffffffffff        	// #281474976710655
  40fa2c:	csel	w1, w1, w2, ne  // ne = any
  40fa30:	csel	x4, x4, xzr, ne  // ne = any
  40fa34:	csetm	x7, ne  // ne = any
  40fa38:	b	40f934 <__fxstatat@plt+0xd7f4>
  40fa3c:	cbz	x9, 40fa00 <__fxstatat@plt+0xd8c0>
  40fa40:	adds	x7, x7, #0x8
  40fa44:	cinc	x4, x4, cs  // cs = hs, nlast
  40fa48:	tbnz	x4, #51, 40fa04 <__fxstatat@plt+0xd8c4>
  40fa4c:	b	40f800 <__fxstatat@plt+0xd6c0>
  40fa50:	cbz	x9, 40fa40 <__fxstatat@plt+0xd900>
  40fa54:	tbnz	x4, #51, 40fa04 <__fxstatat@plt+0xd8c4>
  40fa58:	b	40f800 <__fxstatat@plt+0xd6c0>
  40fa5c:	orr	w0, w0, #0x10
  40fa60:	b	40fa04 <__fxstatat@plt+0xd8c4>
  40fa64:	mov	w11, w15
  40fa68:	mov	w1, #0x7fff                	// #32767
  40fa6c:	mov	x4, #0x0                   	// #0
  40fa70:	mov	x7, #0x0                   	// #0
  40fa74:	b	40f38c <__fxstatat@plt+0xd24c>
  40fa78:	cbz	w0, 40fabc <__fxstatat@plt+0xd97c>
  40fa7c:	mov	w0, w0
  40fa80:	mov	w1, #0x403e                	// #16446
  40fa84:	clz	x3, x0
  40fa88:	mov	w2, #0x402f                	// #16431
  40fa8c:	sub	w1, w1, w3
  40fa90:	mov	x3, #0x0                   	// #0
  40fa94:	sub	w2, w2, w1
  40fa98:	and	w1, w1, #0x7fff
  40fa9c:	lsl	x0, x0, x2
  40faa0:	and	x0, x0, #0xffffffffffff
  40faa4:	mov	x2, #0x0                   	// #0
  40faa8:	fmov	d0, x2
  40faac:	bfxil	x3, x0, #0, #48
  40fab0:	bfi	x3, x1, #48, #16
  40fab4:	fmov	v0.d[1], x3
  40fab8:	ret
  40fabc:	mov	x0, #0x0                   	// #0
  40fac0:	mov	x3, #0x0                   	// #0
  40fac4:	bfxil	x3, x0, #0, #48
  40fac8:	mov	x2, #0x0                   	// #0
  40facc:	fmov	d0, x2
  40fad0:	mov	w1, #0x0                   	// #0
  40fad4:	bfi	x3, x1, #48, #16
  40fad8:	fmov	v0.d[1], x3
  40fadc:	ret
  40fae0:	stp	x29, x30, [sp, #-48]!
  40fae4:	mov	x29, sp
  40fae8:	str	x19, [sp, #16]
  40faec:	str	q0, [sp, #32]
  40faf0:	ldr	x19, [sp, #32]
  40faf4:	ldr	x1, [sp, #40]
  40faf8:	mrs	x0, fpcr
  40fafc:	ubfx	x3, x1, #48, #15
  40fb00:	mov	x2, x19
  40fb04:	mov	x4, #0x3ffe                	// #16382
  40fb08:	ubfx	x19, x1, #0, #48
  40fb0c:	cmp	x3, x4
  40fb10:	b.gt	40fb3c <__fxstatat@plt+0xd9fc>
  40fb14:	cbnz	x3, 40fb20 <__fxstatat@plt+0xd9e0>
  40fb18:	orr	x19, x2, x19
  40fb1c:	cbz	x19, 40fb2c <__fxstatat@plt+0xd9ec>
  40fb20:	mov	w0, #0x10                  	// #16
  40fb24:	mov	x19, #0x0                   	// #0
  40fb28:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40fb2c:	mov	x0, x19
  40fb30:	ldr	x19, [sp, #16]
  40fb34:	ldp	x29, x30, [sp], #48
  40fb38:	ret
  40fb3c:	lsr	x0, x1, #63
  40fb40:	mov	x4, #0x403f                	// #16447
  40fb44:	and	w0, w0, #0xff
  40fb48:	and	x5, x0, #0xff
  40fb4c:	sub	x4, x4, x5
  40fb50:	cmp	x4, x3
  40fb54:	b.le	40fba8 <__fxstatat@plt+0xda68>
  40fb58:	cbnz	x5, 40fbbc <__fxstatat@plt+0xda7c>
  40fb5c:	mov	x1, x3
  40fb60:	mov	x0, #0x406f                	// #16495
  40fb64:	sub	x3, x0, x3
  40fb68:	orr	x4, x19, #0x1000000000000
  40fb6c:	cmp	x3, #0x3f
  40fb70:	b.gt	40fbcc <__fxstatat@plt+0xda8c>
  40fb74:	mov	w3, #0xffffbfd1            	// #-16431
  40fb78:	add	w3, w1, w3
  40fb7c:	sub	w1, w0, w1
  40fb80:	lsl	x0, x2, x3
  40fb84:	cmp	x0, #0x0
  40fb88:	lsr	x19, x2, x1
  40fb8c:	cset	w0, ne  // ne = any
  40fb90:	lsl	x4, x4, x3
  40fb94:	orr	x19, x19, x4
  40fb98:	cbz	w0, 40fb2c <__fxstatat@plt+0xd9ec>
  40fb9c:	mov	w0, #0x10                  	// #16
  40fba0:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40fba4:	b	40fb2c <__fxstatat@plt+0xd9ec>
  40fba8:	eor	w19, w0, #0x1
  40fbac:	mov	w0, #0x1                   	// #1
  40fbb0:	sbfx	x19, x19, #0, #1
  40fbb4:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40fbb8:	b	40fb2c <__fxstatat@plt+0xd9ec>
  40fbbc:	mov	w0, #0x1                   	// #1
  40fbc0:	mov	x19, #0x0                   	// #0
  40fbc4:	bl	40fca0 <__fxstatat@plt+0xdb60>
  40fbc8:	b	40fb2c <__fxstatat@plt+0xd9ec>
  40fbcc:	mov	w0, #0xffffc011            	// #-16367
  40fbd0:	add	w5, w1, w0
  40fbd4:	mov	w0, #0x402f                	// #16431
  40fbd8:	cmp	x3, #0x40
  40fbdc:	sub	w1, w0, w1
  40fbe0:	lsl	x0, x4, x5
  40fbe4:	orr	x0, x2, x0
  40fbe8:	csel	x2, x0, x2, ne  // ne = any
  40fbec:	lsr	x19, x4, x1
  40fbf0:	cmp	x2, #0x0
  40fbf4:	cset	w0, ne  // ne = any
  40fbf8:	b	40fb98 <__fxstatat@plt+0xda58>
  40fbfc:	nop
  40fc00:	cbz	x0, 40fc54 <__fxstatat@plt+0xdb14>
  40fc04:	clz	x2, x0
  40fc08:	mov	w1, #0x403e                	// #16446
  40fc0c:	sub	w1, w1, w2
  40fc10:	mov	x2, #0x406f                	// #16495
  40fc14:	and	w4, w1, #0x7fff
  40fc18:	sub	x3, x2, w1, sxtw
  40fc1c:	cmp	x3, #0x3f
  40fc20:	b.gt	40fc74 <__fxstatat@plt+0xdb34>
  40fc24:	sub	w2, w2, w1
  40fc28:	mov	w3, #0xffffbfd1            	// #-16431
  40fc2c:	add	w1, w1, w3
  40fc30:	mov	x3, #0x0                   	// #0
  40fc34:	lsr	x1, x0, x1
  40fc38:	and	x1, x1, #0xffffffffffff
  40fc3c:	lsl	x0, x0, x2
  40fc40:	fmov	d0, x0
  40fc44:	bfxil	x3, x1, #0, #48
  40fc48:	bfi	x3, x4, #48, #16
  40fc4c:	fmov	v0.d[1], x3
  40fc50:	ret
  40fc54:	mov	x1, #0x0                   	// #0
  40fc58:	mov	x3, #0x0                   	// #0
  40fc5c:	bfxil	x3, x1, #0, #48
  40fc60:	fmov	d0, x0
  40fc64:	mov	w4, #0x0                   	// #0
  40fc68:	bfi	x3, x4, #48, #16
  40fc6c:	fmov	v0.d[1], x3
  40fc70:	ret
  40fc74:	mov	w2, #0x402f                	// #16431
  40fc78:	sub	w1, w2, w1
  40fc7c:	mov	x3, #0x0                   	// #0
  40fc80:	lsl	x1, x0, x1
  40fc84:	and	x1, x1, #0xffffffffffff
  40fc88:	mov	x0, #0x0                   	// #0
  40fc8c:	fmov	d0, x0
  40fc90:	bfxil	x3, x1, #0, #48
  40fc94:	bfi	x3, x4, #48, #16
  40fc98:	fmov	v0.d[1], x3
  40fc9c:	ret
  40fca0:	tbz	w0, #0, 40fcb0 <__fxstatat@plt+0xdb70>
  40fca4:	movi	v1.2s, #0x0
  40fca8:	fdiv	s0, s1, s1
  40fcac:	mrs	x1, fpsr
  40fcb0:	tbz	w0, #1, 40fcc4 <__fxstatat@plt+0xdb84>
  40fcb4:	fmov	s1, #1.000000000000000000e+00
  40fcb8:	movi	v2.2s, #0x0
  40fcbc:	fdiv	s0, s1, s2
  40fcc0:	mrs	x1, fpsr
  40fcc4:	tbz	w0, #2, 40fce4 <__fxstatat@plt+0xdba4>
  40fcc8:	mov	w2, #0xc5ae                	// #50606
  40fccc:	mov	w1, #0x7f7fffff            	// #2139095039
  40fcd0:	movk	w2, #0x749d, lsl #16
  40fcd4:	fmov	s1, w1
  40fcd8:	fmov	s2, w2
  40fcdc:	fadd	s0, s1, s2
  40fce0:	mrs	x1, fpsr
  40fce4:	tbz	w0, #3, 40fcf4 <__fxstatat@plt+0xdbb4>
  40fce8:	movi	v1.2s, #0x80, lsl #16
  40fcec:	fmul	s0, s1, s1
  40fcf0:	mrs	x1, fpsr
  40fcf4:	tbz	w0, #4, 40fd0c <__fxstatat@plt+0xdbcc>
  40fcf8:	mov	w0, #0x7f7fffff            	// #2139095039
  40fcfc:	fmov	s2, #1.000000000000000000e+00
  40fd00:	fmov	s1, w0
  40fd04:	fsub	s0, s1, s2
  40fd08:	mrs	x0, fpsr
  40fd0c:	ret
  40fd10:	stp	x29, x30, [sp, #-64]!
  40fd14:	mov	x29, sp
  40fd18:	stp	x19, x20, [sp, #16]
  40fd1c:	adrp	x20, 424000 <__fxstatat@plt+0x21ec0>
  40fd20:	add	x20, x20, #0xdf0
  40fd24:	stp	x21, x22, [sp, #32]
  40fd28:	adrp	x21, 424000 <__fxstatat@plt+0x21ec0>
  40fd2c:	add	x21, x21, #0xde8
  40fd30:	sub	x20, x20, x21
  40fd34:	mov	w22, w0
  40fd38:	stp	x23, x24, [sp, #48]
  40fd3c:	mov	x23, x1
  40fd40:	mov	x24, x2
  40fd44:	bl	401ba8 <mbrtowc@plt-0x38>
  40fd48:	cmp	xzr, x20, asr #3
  40fd4c:	b.eq	40fd78 <__fxstatat@plt+0xdc38>  // b.none
  40fd50:	asr	x20, x20, #3
  40fd54:	mov	x19, #0x0                   	// #0
  40fd58:	ldr	x3, [x21, x19, lsl #3]
  40fd5c:	mov	x2, x24
  40fd60:	add	x19, x19, #0x1
  40fd64:	mov	x1, x23
  40fd68:	mov	w0, w22
  40fd6c:	blr	x3
  40fd70:	cmp	x20, x19
  40fd74:	b.ne	40fd58 <__fxstatat@plt+0xdc18>  // b.any
  40fd78:	ldp	x19, x20, [sp, #16]
  40fd7c:	ldp	x21, x22, [sp, #32]
  40fd80:	ldp	x23, x24, [sp, #48]
  40fd84:	ldp	x29, x30, [sp], #64
  40fd88:	ret
  40fd8c:	nop
  40fd90:	ret
  40fd94:	nop
  40fd98:	adrp	x2, 425000 <__fxstatat@plt+0x22ec0>
  40fd9c:	mov	x1, #0x0                   	// #0
  40fda0:	ldr	x2, [x2, #704]
  40fda4:	b	401ca0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040fda8 <.fini>:
  40fda8:	stp	x29, x30, [sp, #-16]!
  40fdac:	mov	x29, sp
  40fdb0:	ldp	x29, x30, [sp], #16
  40fdb4:	ret
