{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOSFET\n",
    "\n",
    "## Metal-Oxide-Semiconductor Field-Effect Transistor\n",
    "\n",
    "The MOSFET is the fundamental building block of modern digital electronics. Understanding its operation is essential for circuit design and device engineering.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOSFET structure and operation\n",
    "- Simulate transfer characteristics (Id-Vg) with PADRE\n",
    "- Simulate output characteristics (Id-Vd) with PADRE\n",
    "- Extract threshold voltage and transconductance from simulation data"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Setup: Load PADRE environment (required on nanoHUB)\n# This cell loads the PADRE simulator into your environment.\n# If running locally with PADRE already in your PATH, this will be skipped gracefully.\n\nfrom nanohubpadre import use\n\n# Load the PADRE simulator environment\n%use padre-2.4E-r15\n\nprint(\"PADRE environment setup complete.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## Device Parameters Reference\n\nThe `describe()` function shows all available parameters for the MOSFET factory, including geometry, doping, physical models, and sweep options.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "source": "from nanohubpadre import Simulation\n\n# Show all available parameters for the MOSFET\nSimulation.describe('mosfet')",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOSFET Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "     Gate (Metal/Poly)\n",
    "     ================\n",
    "     |   Gate Oxide  |\n",
    "     ================\n",
    "  Source    Channel    Drain\n",
    "  (N+)    (Inversion)   (N+)\n",
    "  ====     -------     ====\n",
    "    |                    |\n",
    "    |    P-substrate     |\n",
    "    +--------------------+\n",
    "           Body\n",
    "```\n",
    "\n",
    "### 1.2 Key Parameters\n",
    "\n",
    "- **Threshold voltage** ($V_{th}$): Gate voltage to create inversion\n",
    "  $$V_{th} = V_{FB} + 2\\phi_F + \\frac{\\sqrt{2\\epsilon_s q N_a (2\\phi_F)}}{C_{ox}}$$\n",
    "\n",
    "- **Drain current** (linear region, $V_{ds} < V_{gs} - V_{th}$):\n",
    "  $$I_d = \\mu_n C_{ox} \\frac{W}{L} \\left[(V_{gs} - V_{th})V_{ds} - \\frac{V_{ds}^2}{2}\\right]$$\n",
    "\n",
    "- **Drain current** (saturation, $V_{ds} > V_{gs} - V_{th}$):\n",
    "  $$I_d = \\frac{1}{2} \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})^2$$\n",
    "\n",
    "- **Transconductance**:\n",
    "  $$g_m = \\frac{\\partial I_d}{\\partial V_{gs}} = \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})$$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\nimport plotly.graph_objects as go\nfrom plotly.subplots import make_subplots\nfrom nanohubpadre import create_mosfet\n\n# Physical constants\nq = 1.6e-19\neps_0 = 8.85e-14  # F/cm\neps_si = 11.7 * eps_0\neps_ox = 3.9 * eps_0\nkT = 0.0259  # eV at 300K\nni = 1.5e10  # intrinsic carrier concentration (cm^-3)\n\n# MOSFET parameters\nL = 0.1e-4    # Channel length (cm) = 100nm\nW = 1e-4      # Channel width (cm) = 1um\ntox = 5e-7    # Oxide thickness (cm) = 5nm\nNa = 1e18     # Substrate doping (cm^-3)\nmu_n = 400    # Electron mobility (cm^2/V-s)\n\n# Calculated parameters\nCox = eps_ox / tox  # Oxide capacitance (F/cm^2)\nphi_F = kT * np.log(Na / ni)  # Fermi potential\n\n# Long-channel threshold voltage (n+ poly gate on p-Si)\nVfb  = -0.56 - phi_F                                   # flat-band: n+ poly gate\nQd   = np.sqrt(2 * eps_si * q * Na * 2 * phi_F)        # max depletion charge density\nVth  = Vfb + 2 * phi_F + Qd / Cox                      # threshold voltage\n\ndef mosfet_theory(Vgs, Vds, Vth_val, L_cm, Cox_val=Cox):\n    \"\"\"Long-channel Id: linear + saturation (pinch-off at Vds = Vgs - Vth).\"\"\"\n    Vov, Vds_b = np.broadcast_arrays(np.maximum(Vgs - Vth_val, 0.0), Vds)\n    Vds_eff = np.minimum(Vds_b, Vov)\n    return mu_n * Cox_val * (W / L_cm) * (Vov * Vds_eff - 0.5 * Vds_eff**2)\n\nprint(\"MOSFET Parameters:\")\nprint(\"=\"*40)\nprint(f\"Channel length: {L*1e4*1000:.0f} nm\")\nprint(f\"Oxide thickness: {tox*1e7:.0f} nm\")\nprint(f\"Cox = {Cox*1e6:.2f} \u03bcF/cm\u00b2\")\nprint(f\"phi_F = {phi_F:.3f} V\")\nprint(f\"Vth   = {Vth:.3f} V\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating and Running a MOSFET Simulation\n",
    "\n",
    "Let's create an NMOS transistor and run PADRE to examine its characteristics."
   ]
  },
  {
   "cell_type": "code",
   "source": "# Create NMOS transistor\nsim_nmos = create_mosfet(\n    # Geometry\n    channel_length=0.1,         # 100nm gate length\n    gate_oxide_thickness=0.005, # 5nm oxide\n    junction_depth=0.02,        # 20nm junction depth\n    device_width=0.125,         # Device width\n    device_depth=0.068,         # Substrate depth\n    \n    # Mesh\n    nx=51,\n    ny=51,\n    \n    # Doping\n    channel_doping=1e18,        # Channel doping (p-type for NMOS)\n    substrate_doping=5e16,      # Substrate doping\n    source_drain_doping=1e20,   # N+ S/D doping\n    device_type='nmos',\n    \n    # Models\n    temperature=300,\n    bgn=True,                   # Band-gap narrowing\n    \n    # Output - enable band diagrams\n    log_bands_eq=True\n)\n\n# Visualize the device structure\nsim_nmos.device_schematic()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# View generated deck\n",
    "print(\"PADRE Input Deck:\")\n",
    "print(\"=\"*60)\n",
    "print(sim_nmos.generate_deck())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run equilibrium simulation\nprint(\"Running MOSFET equilibrium simulation...\")\nresult_eq = sim_nmos.run()\n\nif result_eq.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_eq.stderr}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. Transfer Characteristics (Id-Vg)\n",
    "\n",
    "The transfer characteristic shows drain current vs gate voltage at fixed drain voltage. Let's simulate this with PADRE."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with transfer characteristic sweep\n",
    "sim_idvg = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    junction_depth=0.02,\n",
    "    device_width=0.125,\n",
    "    device_depth=0.068,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    bgn=True,\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvg\",\n",
    "    \n",
    "    # Transfer characteristic: sweep Vgs at fixed Vds\n",
    "    vgs_sweep=(0.0, 1.5, 0.05),  # Vgs: 0 to 1.5V\n",
    "    vds=0.1                       # Vds = 0.1V (linear region)\n",
    ")\n",
    "\n",
    "print(\"Transfer Characteristic Simulation Configuration:\")\n",
    "print(\"=\"*40)\n",
    "print(\"Gate voltage sweep: 0V to 1.5V\")\n",
    "print(\"Drain voltage: 0.1V (linear region)\")\n",
    "print(f\"Number of bias points: {int(1.5/0.05) + 1}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run the transfer characteristic simulation\nprint(\"Running transfer characteristic simulation...\")\nprint(\"(This may take a few minutes)\")\nresult_idvg = sim_idvg.run()\n\nif result_idvg.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_idvg.stderr}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the simulated transfer characteristic\ntry:\n    # Get I-V data from simulation\n    iv_data = sim_idvg.get_iv_data()\n    \n    # Gate electrode is typically electrode 3, drain is electrode 2\n    Vgs_sim, Id_sim = iv_data.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n    \n    Vgs_sim = np.array(Vgs_sim)\n    Id_sim = np.array(Id_sim)\n    \n    # Create figure with two subplots: linear (left) and log (right)\n    fig = make_subplots(rows=1, cols=2, subplot_titles=('Transfer Characteristic (Linear Scale)', 'Transfer Characteristic (Log Scale)'))\n    \n    # Linear scale plot (left panel)\n    fig.add_trace(go.Scatter(\n        x=Vgs_sim, y=Id_sim * 1e6,\n        mode=\"lines+markers\",\n        line=dict(color=\"blue\", width=2),\n        marker=dict(size=4),\n        name=\"PADRE Simulation\"\n    ), row=1, col=1)\n    \n    # Log scale plot (right panel) \u2013 showlegend=False (legend already in linear panel)\n    fig.add_trace(go.Scatter(\n        x=Vgs_sim, y=Id_sim,\n        mode=\"lines+markers\",\n        line=dict(color=\"blue\", width=2),\n        marker=dict(size=4),\n        name=\"PADRE Simulation\",\n        showlegend=False\n    ), row=1, col=2)\n    \n    # Log y-axis on right panel\n    fig.update_yaxes(type=\"log\", row=1, col=2)\n    \n    # Axis labels\n    fig.update_xaxes(title_text=\"Gate Voltage Vgs (V)\", row=1, col=1)\n    fig.update_yaxes(title_text=\"Drain Current Id (\u03bcA)\", row=1, col=1)\n    fig.update_xaxes(title_text=\"Gate Voltage Vgs (V)\", row=1, col=2)\n    fig.update_yaxes(title_text=\"Drain Current Id (A)\", row=1, col=2)\n    \n    # Annotation for subthreshold region on the log panel\n    fig.add_annotation(text=\"Subthreshold<br>region\", x=0.2, y=1e-10, showarrow=False, font=dict(size=11), row=1, col=2)\n    \n\n    # Long-channel theory overlay (linear panel only)\n    Vgs_th = np.linspace(0, 1.5, 200)\n    Id_th  = mosfet_theory(Vgs_th, 0.1, Vth, L)\n    fig.add_trace(go.Scatter(\n        x=Vgs_th, y=Id_th * 1e6, mode=\"lines\",\n        name=\"Long-channel model\",\n        line=dict(color=\"gray\", width=2, dash=\"dash\"), opacity=0.6\n    ), row=1, col=1)\n\n    fig.update_layout(template=\"plotly_white\", width=1000, height=450)\n    fig.show()\n    \n    print(\"\\nSimulated Transfer Characteristic:\")\n    print(\"=\"*40)\n    print(f\"Vgs range: {Vgs_sim[0]:.2f}V to {Vgs_sim[-1]:.2f}V\")\n    print(f\"Id range: {Id_sim.min():.3e} A to {Id_sim.max():.3e} A\")\n    \nexcept Exception as e:\n    print(f\"Could not plot transfer characteristic: {e}\")\n    print(\"Trying built-in plot method...\")\n    sim_idvg.plot_transfer(gate_electrode=3, drain_electrode=2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Extract threshold voltage from simulation\n",
    "try:\n",
    "    # Method 1: Linear extrapolation\n",
    "    # Find max gm point (maximum slope)\n",
    "    gm = np.gradient(Id_sim, Vgs_sim)\n",
    "    max_gm_idx = np.argmax(gm)\n",
    "    \n",
    "    if max_gm_idx > 0 and max_gm_idx < len(Id_sim) - 1:\n",
    "        slope = gm[max_gm_idx]\n",
    "        intercept = Id_sim[max_gm_idx] - slope * Vgs_sim[max_gm_idx]\n",
    "        Vth_linear = -intercept / slope if slope > 0 else np.nan\n",
    "    else:\n",
    "        Vth_linear = np.nan\n",
    "    \n",
    "    # Method 2: Constant current method (Ith = 100nA)\n",
    "    I_th = 1e-7  # 100 nA\n",
    "    idx_above = np.where(Id_sim > I_th)[0]\n",
    "    if len(idx_above) > 0:\n",
    "        Vth_const = Vgs_sim[idx_above[0]]\n",
    "    else:\n",
    "        Vth_const = np.nan\n",
    "    \n",
    "    # Calculate transconductance\n",
    "    gm_max = np.max(gm) * 1e6  # \u03bcS\n",
    "    \n",
    "    # Calculate subthreshold swing\n",
    "    # SS = dVgs / d(log10(Id))\n",
    "    mask = (Id_sim > 1e-12) & (Id_sim < 1e-7)\n",
    "    if np.sum(mask) > 2:\n",
    "        Vgs_sub = Vgs_sim[mask]\n",
    "        Id_sub = Id_sim[mask]\n",
    "        slope_sub = np.polyfit(np.log10(Id_sub), Vgs_sub, 1)[0]\n",
    "        SS = slope_sub * 1000  # mV/decade\n",
    "    else:\n",
    "        SS = np.nan\n",
    "    \n",
    "    print(\"Extracted MOSFET Parameters:\")\n",
    "    print(\"=\"*40)\n",
    "    print(f\"Threshold voltage (linear extrap): Vth = {Vth_linear:.3f} V\")\n",
    "    print(f\"Threshold voltage (constant I): Vth = {Vth_const:.3f} V\")\n",
    "    print(f\"Peak transconductance: gm_max = {gm_max:.2f} \u03bcS\")\n",
    "    print(f\"Subthreshold swing: SS = {SS:.1f} mV/decade\")\n",
    "    print(f\"\\nNote: Ideal SS at 300K = 60 mV/decade\")\n",
    "    \n",
    "except Exception as e:\n",
    "    print(f\"Could not extract parameters: {e}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Output Characteristics (Id-Vd)\n",
    "\n",
    "The output characteristic shows drain current vs drain voltage at different gate voltages."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with output characteristic sweep\n",
    "sim_idvd = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    junction_depth=0.02,\n",
    "    device_width=0.125,\n",
    "    device_depth=0.068,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    temperature=300,\n",
    "    bgn=True,\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvd\",\n",
    "    \n",
    "    # Output characteristic: sweep Vds at fixed Vgs\n",
    "    vds_sweep=(0.0, 1.5, 0.05),  # Vds: 0 to 1.5V\n",
    "    vgs=1.0                       # Vgs = 1.0V\n",
    ")\n",
    "\n",
    "print(\"Output Characteristic Simulation Configuration:\")\n",
    "print(\"=\"*40)\n",
    "print(\"Drain voltage sweep: 0V to 1.5V\")\n",
    "print(\"Gate voltage: 1.0V (fixed)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run the output characteristic simulation\nprint(\"Running output characteristic simulation...\")\nresult_idvd = sim_idvd.run()\n\nif result_idvd.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_idvd.stderr}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the simulated output characteristic\ntry:\n    iv_data = sim_idvd.get_iv_data()\n    Vds_sim, Id_out = iv_data.get_output_characteristic(drain_electrode=2)\n    \n    Vds_sim = np.array(Vds_sim)\n    Id_out = np.array(Id_out)\n    \n    fig = go.Figure()\n    \n    fig.add_trace(go.Scatter(\n        x=Vds_sim, y=Id_out * 1e6,\n        mode=\"lines+markers\",\n        line=dict(color=\"blue\", width=2),\n        marker=dict(size=4),\n        name=\"Vgs = 1.0V\"\n    ))\n    \n    # Long-channel theory overlay\n    Vds_th = np.linspace(0, 1.5, 200)\n    Id_th  = mosfet_theory(1.0, Vds_th, Vth, L)\n    fig.add_trace(go.Scatter(\n        x=Vds_th, y=Id_th * 1e6, mode=\"lines\",\n        name=\"Long-channel model\",\n        line=dict(color=\"gray\", width=2, dash=\"dash\"), opacity=0.6\n    ))\n\n    # Mark linear and saturation regions\n    Vdsat = 1.0 - Vth\n    \n    # Vertical dashed line at Vdsat\n    fig.add_vline(x=Vdsat, line_dash=\"dash\", line_color=\"red\", opacity=0.5)\n    \n    # Region annotations\n    fig.add_annotation(text=\"Linear\", x=0.15, y=Id_out.max() * 0.5e6, showarrow=False, font=dict(size=11))\n    fig.add_annotation(text=\"Saturation\", x=1.0, y=Id_out.max() * 0.5e6, showarrow=False, font=dict(size=11))\n    \n    fig.update_xaxes(title_text=\"Drain Voltage Vds (V)\")\n    fig.update_yaxes(title_text=\"Drain Current Id (\u03bcA)\")\n    fig.update_layout(\n        title_text=\"NMOS Output Characteristic (PADRE Simulation)\",\n        template=\"plotly_white\",\n        width=1000,\n        height=450\n    )\n    fig.show()\n    \nexcept Exception as e:\n    print(f\"Could not plot output characteristic: {e}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate output characteristics at multiple gate voltages\nVgs_values = [0.6, 0.8, 1.0, 1.2]\noutput_results = {}\n\nprint(\"Simulating output characteristics at multiple Vgs:\")\nprint(\"=\"*50)\n\nfor Vgs in Vgs_values:\n    print(f\"\\nVgs = {Vgs}V...\")\n    \n    sim = create_mosfet(\n        channel_length=0.1,\n        gate_oxide_thickness=0.005,\n        channel_doping=1e18,\n        source_drain_doping=1e20,\n        device_type='nmos',\n        temperature=300,\n        log_iv=True,\n        iv_file=f\"idvd_vgs{int(Vgs*10)}\",\n        vds_sweep=(0.0, 1.5, 0.05),\n        vgs=Vgs\n    )\n    \n    result = sim.run()\n    \n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed:\\n{result.stderr}\")\n    try:\n        iv = sim.get_iv_data()\n        Vds, Id = iv.get_output_characteristic(drain_electrode=2)\n        output_results[Vgs] = (np.array(Vds), np.array(Id))\n        print(f\"  Success\")\n    except:\n        print(f\"  Could not parse data\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot family of output characteristics\nif output_results:\n    fig = go.Figure()\n    \n    colors = ['blue', 'green', 'red', 'purple', 'orange']\n    \n    for i, (Vgs, (Vds, Id)) in enumerate(output_results.items()):\n        color = colors[i % len(colors)]\n        fig.add_trace(go.Scatter(\n            x=Vds, y=Id * 1e6,\n            mode=\"lines\",\n            line=dict(color=color, width=2),\n            name=f'Vgs = {Vgs}V'\n        ))\n\n        # Long-channel theory overlay (same color, dashed)\n        Vds_th = np.linspace(0, 1.5, 200)\n        Id_th  = mosfet_theory(Vgs, Vds_th, Vth, L)\n        fig.add_trace(go.Scatter(\n            x=Vds_th, y=Id_th * 1e6, mode=\"lines\",\n            name=f'Theory Vgs={Vgs}V',\n            line=dict(color=color, width=2, dash=\"dash\"),\n            opacity=0.5, showlegend=False\n        ))\n    \n    fig.update_xaxes(title_text=\"Drain Voltage Vds (V)\")\n    fig.update_yaxes(title_text=\"Drain Current Id (\u03bcA)\")\n    fig.update_layout(\n        title_text=\"NMOS Output Characteristics (PADRE Simulation)\",\n        template=\"plotly_white\",\n        width=1000,\n        height=450\n    )\n    fig.show()\n    \n    print(\"\\nOutput characteristic analysis:\")\n    print(\"- Linear region: Id increases with Vds\")\n    print(\"- Saturation region: Id relatively constant (channel pinch-off)\")\n    print(\"- Higher Vgs \u2192 Higher saturation current\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. Channel Length Effects\n",
    "\n",
    "Let's explore how channel length affects transistor behavior using PADRE simulations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different channel lengths\nchannel_lengths = [0.2, 0.1, 0.05]  # microns\nlength_results = {}\n\nprint(\"Channel Length Comparison:\")\nprint(\"=\"*50)\n\nfor L_um in channel_lengths:\n    print(f\"\\nL = {L_um*1000:.0f} nm...\")\n    \n    sim = create_mosfet(\n        channel_length=L_um,\n        gate_oxide_thickness=0.005,\n        channel_doping=1e18,\n        source_drain_doping=1e20,\n        device_type='nmos',\n        temperature=300,\n        log_iv=True,\n        iv_file=f\"idvg_L{int(L_um*1000)}nm\",\n        vgs_sweep=(0.0, 1.5, 0.05),\n        vds=0.1\n    )\n    \n    result = sim.run()\n    \n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed:\\n{result.stderr}\")\n    try:\n        iv = sim.get_iv_data()\n        Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n        length_results[L_um] = (np.array(Vgs), np.array(Id))\n        print(f\"  Success\")\n    except:\n        print(f\"  Could not parse data\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot channel length comparison\nif length_results:\n    fig = make_subplots(rows=1, cols=2, subplot_titles=('Transfer Characteristic (Linear)', 'Transfer Characteristic (Log)'))\n    \n    colors = ['blue', 'green', 'red']\n    \n    for i, (L_um, (Vgs, Id)) in enumerate(length_results.items()):\n        color = colors[i % len(colors)]\n        label = f'L = {L_um*1000:.0f} nm'\n        \n        # Linear panel (left)\n        fig.add_trace(go.Scatter(\n            x=Vgs, y=Id * 1e6,\n            mode=\"lines\",\n            line=dict(color=color, width=2),\n            name=label\n        ), row=1, col=1)\n        \n        # Log panel (right) \u2013 showlegend=False\n        fig.add_trace(go.Scatter(\n            x=Vgs, y=Id,\n            mode=\"lines\",\n            line=dict(color=color, width=2),\n            name=label,\n            showlegend=False\n        ), row=1, col=2)\n\n        # Long-channel theory overlay (linear panel, same color, dashed)\n        Vgs_th = np.linspace(0, 1.5, 200)\n        Id_th  = mosfet_theory(Vgs_th, 0.1, Vth, L_um * 1e-4)\n        fig.add_trace(go.Scatter(\n            x=Vgs_th, y=Id_th * 1e6, mode=\"lines\",\n            name=f'Theory L={L_um*1000:.0f}nm',\n            line=dict(color=color, width=2, dash=\"dash\"),\n            opacity=0.5, showlegend=False\n        ), row=1, col=1)\n    \n    # Log y-axis on right panel\n    fig.update_yaxes(type=\"log\", row=1, col=2)\n    \n    # Axis labels\n    fig.update_xaxes(title_text=\"Vgs (V)\", row=1, col=1)\n    fig.update_yaxes(title_text=\"Id (\u03bcA)\", row=1, col=1)\n    fig.update_xaxes(title_text=\"Vgs (V)\", row=1, col=2)\n    fig.update_yaxes(title_text=\"Id (A)\", row=1, col=2)\n    \n    fig.update_layout(template=\"plotly_white\", width=1000, height=450)\n    fig.show()\n    \n    print(\"\\nKey observations:\")\n    print(\"- Shorter channel \u2192 Higher current (Id ~ 1/L)\")\n    print(\"- Short-channel effects may reduce Vth (DIBL)\")\n    print(\"- Subthreshold slope may degrade at very short L\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. DIBL Analysis (Drain-Induced Barrier Lowering)\n",
    "\n",
    "DIBL is a short-channel effect where the drain voltage affects the threshold voltage."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate at low and high Vds to measure DIBL\nVds_low = 0.05\nVds_high = 1.0\ndibl_results = {}\n\nprint(\"DIBL Analysis:\")\nprint(\"=\"*50)\n\nfor Vds in [Vds_low, Vds_high]:\n    print(f\"\\nVds = {Vds}V...\")\n    \n    sim = create_mosfet(\n        channel_length=0.1,\n        gate_oxide_thickness=0.005,\n        channel_doping=1e18,\n        source_drain_doping=1e20,\n        device_type='nmos',\n        temperature=300,\n        log_iv=True,\n        iv_file=f\"dibl_vds{int(Vds*100)}\",\n        vgs_sweep=(0.0, 1.5, 0.02),\n        vds=Vds\n    )\n    \n    result = sim.run()\n    \n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed:\\n{result.stderr}\")\n    try:\n        iv = sim.get_iv_data()\n        Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n        dibl_results[Vds] = (np.array(Vgs), np.array(Id))\n        print(f\"  Success\")\n    except:\n        print(f\"  Could not parse data\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot DIBL comparison\n",
    "if len(dibl_results) == 2:\n",
    "    Vgs_low, Id_low = dibl_results[Vds_low]\n",
    "    Vgs_high, Id_high = dibl_results[Vds_high]\n",
    "    \n",
    "    fig = go.Figure()\n",
    "    \n",
    "    fig.add_trace(go.Scatter(\n",
    "        x=Vgs_low, y=Id_low,\n",
    "        mode=\"lines\",\n",
    "        line=dict(color=\"blue\", width=2),\n",
    "        name=f'Vds = {Vds_low}V'\n",
    "    ))\n",
    "    \n",
    "    fig.add_trace(go.Scatter(\n",
    "        x=Vgs_high, y=Id_high,\n",
    "        mode=\"lines\",\n",
    "        line=dict(color=\"red\", width=2),\n",
    "        name=f'Vds = {Vds_high}V'\n",
    "    ))\n",
    "    \n",
    "    # Log y-axis\n",
    "    fig.update_yaxes(type=\"log\")\n",
    "    \n",
    "    fig.update_xaxes(title_text=\"Gate Voltage Vgs (V)\")\n",
    "    fig.update_yaxes(title_text=\"Drain Current Id (A)\")\n",
    "    fig.update_layout(\n",
    "        title_text=\"DIBL Analysis (PADRE Simulation)\",\n",
    "        template=\"plotly_white\",\n",
    "        width=1000,\n",
    "        height=450\n",
    "    )\n",
    "    fig.show()\n",
    "    \n",
    "    # Extract Vth at constant current and calculate DIBL\n",
    "    I_th = 1e-7  # 100 nA\n",
    "    \n",
    "    idx_low = np.where(Id_low > I_th)[0]\n",
    "    idx_high = np.where(Id_high > I_th)[0]\n",
    "    \n",
    "    if len(idx_low) > 0 and len(idx_high) > 0:\n",
    "        Vth_low = Vgs_low[idx_low[0]]\n",
    "        Vth_high = Vgs_high[idx_high[0]]\n",
    "        \n",
    "        delta_Vth = Vth_low - Vth_high\n",
    "        delta_Vds = Vds_high - Vds_low\n",
    "        DIBL = delta_Vth / delta_Vds * 1000  # mV/V\n",
    "        \n",
    "        print(f\"\\nDIBL Analysis Results:\")\n",
    "        print(\"=\"*40)\n",
    "        print(f\"Vth at Vds={Vds_low}V: {Vth_low:.3f} V\")\n",
    "        print(f\"Vth at Vds={Vds_high}V: {Vth_high:.3f} V\")\n",
    "        print(f\"\u0394Vth = {delta_Vth*1000:.1f} mV\")\n",
    "        print(f\"DIBL = {DIBL:.1f} mV/V\")\n",
    "        print(f\"\\nNote: DIBL < 100 mV/V is typically acceptable\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Oxide Thickness Effect\n",
    "\n",
    "Gate oxide thickness affects Cox, Vth, and overall device performance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different oxide thicknesses\ntox_values = [0.002, 0.005, 0.010]  # 2nm, 5nm, 10nm\ntox_results = {}\n\nprint(\"Oxide Thickness Comparison:\")\nprint(\"=\"*50)\n\nfor tox in tox_values:\n    print(f\"\\ntox = {tox*1000:.0f} nm...\")\n    Cox_calc = eps_ox / (tox * 1e-4)  # F/cm^2\n    print(f\"  Cox = {Cox_calc*1e6:.2f} \u03bcF/cm\u00b2\")\n    \n    sim = create_mosfet(\n        channel_length=0.1,\n        gate_oxide_thickness=tox,\n        channel_doping=1e18,\n        source_drain_doping=1e20,\n        device_type='nmos',\n        temperature=300,\n        log_iv=True,\n        iv_file=f\"tox_{int(tox*1000)}nm\",\n        vgs_sweep=(0.0, 1.5, 0.05),\n        vds=0.1\n    )\n    \n    result = sim.run()\n    \n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed:\\n{result.stderr}\")\n    try:\n        iv = sim.get_iv_data()\n        Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n        tox_results[tox] = (np.array(Vgs), np.array(Id))\n        print(f\"  Simulation success\")\n    except:\n        print(f\"  Could not parse data\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot oxide thickness comparison\nif tox_results:\n    fig = go.Figure()\n    \n    colors = ['blue', 'green', 'red']\n    \n    for i, (tox, (Vgs, Id)) in enumerate(tox_results.items()):\n        color = colors[i % len(colors)]\n        label = f'tox = {tox*1000:.0f} nm'\n        fig.add_trace(go.Scatter(\n            x=Vgs, y=Id * 1e6,\n            mode=\"lines\",\n            line=dict(color=color, width=2),\n            name=label\n        ))\n\n        # Long-channel theory (Cox and Vth both depend on tox)\n        Vgs_th  = np.linspace(0, 1.5, 200)\n        Cox_t   = eps_ox / (tox * 1e-4)\n        Vth_t   = Vfb + 2 * phi_F + Qd / Cox_t\n        Id_th   = mosfet_theory(Vgs_th, 0.1, Vth_t, L, Cox_val=Cox_t)\n        fig.add_trace(go.Scatter(\n            x=Vgs_th, y=Id_th * 1e6, mode=\"lines\",\n            name=f'Theory tox={tox*1000:.0f}nm',\n            line=dict(color=color, width=2, dash=\"dash\"),\n            opacity=0.5, showlegend=False\n        ))\n    \n    fig.update_xaxes(title_text=\"Gate Voltage Vgs (V)\")\n    fig.update_yaxes(title_text=\"Drain Current Id (\u03bcA)\")\n    fig.update_layout(\n        title_text=\"Effect of Oxide Thickness (PADRE Simulation)\",\n        template=\"plotly_white\",\n        width=1000,\n        height=450\n    )\n    fig.show()\n    \n    print(\"\\nKey observations:\")\n    print(\"- Thinner oxide \u2192 Higher Cox \u2192 Higher current\")\n    print(\"- Thinner oxide \u2192 Better gate control\")\n    print(\"- Trade-off: Thinner oxide increases gate leakage\")"
   ]
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## 8. 2D Contour Maps\n\nHeat maps of the electrostatic potential, carrier concentrations, and electric field across the MOSFET cross-section reveal the spatial distribution of the channel, depletion regions, and how these change under gate and drain bias.\n\nPADRE's `PLOT.3D` command dumps mesh-node data (x, y, z, value) as a scatter file. We interpolate that scattered data onto a regular grid using `scipy.interpolate.griddata`, then overlay Plotly heat maps with contour lines.\n\nWe compare two conditions:\n- **Equilibrium** ($V_{gs} = V_{ds} = 0$): potential set by doping profiles and gate workfunction.\n- **On-state bias** ($V_{gs} = 1.0\\,\\text{V}$, $V_{ds} = 1.0\\,\\text{V}$): inversion layer formed, current flowing.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "source": [
    "# Run a simulation that saves Plot3D scatter files at equilibrium and on-state bias\n# The contour_maps=True parameter automatically adds PLOT.3D commands to the deck\n\nsim_2d = create_mosfet(\n    channel_length=0.1,\n    gate_oxide_thickness=0.005,\n    junction_depth=0.02,\n    device_width=0.125,\n    device_depth=0.068,\n    channel_doping=1e18,\n    substrate_doping=5e16,\n    source_drain_doping=1e20,\n    device_type='nmos',\n    temperature=300,\n    bgn=True,\n    # Enable 2D contour maps: dumps Plot3D scatter files at equilibrium and on-state\n    contour_maps=True,\n    contour_vgs=1.0,    # Gate voltage for on-state\n    contour_vds=1.0,    # Drain voltage for on-state\n)\n\nprint(\"Running simulation for 2D contour maps...\")\nprint(\"  Equilibrium: pot, dop, el, hh, ef, qfn, qfp\")\nprint(\"  Final bias (Vgs=1V, Vds=1V): pot, el, hh, ef, qfn, qfp\")\nresult_2d = sim_2d.run()\nif result_2d.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_2d.stderr}\")\n"
   ],
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 1. Doping Profile \u2500\u2500\nsim_2d.plot_contour(\"dop_eq\",\n                    title=\"Doping Profile (log10 scale)\",\n                    colorscale=\"Jet\", log_scale=True,\n                    cbar_title=\"Doping (cm^-3)\");",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 2. Potential: Equilibrium vs On-state \u2500\u2500\nsim_2d.plot_contour([\"pot_eq\", \"pot_bias\"],\n                    title=[\"Potential \u2014 Equilibrium\",\n                           \"Potential \u2014 Vgs=1V, Vds=1V\"],\n                    cbar_title=\"V\");",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 3. Electron Concentration: Equilibrium vs On-state \u2500\u2500\nsim_2d.plot_contour([\"el_eq\", \"el_bias\"],\n                    title=[\"Electron Conc. \u2014 Equilibrium (log10)\",\n                           \"Electron Conc. \u2014 Vgs=1V, Vds=1V (log10)\"],\n                    colorscale=\"Blues\", log_scale=True,\n                    cbar_title=\"n (cm^-3)\");\n\nprint(\"Note: Under bias, the inversion layer (high electron concentration)\")\nprint(\"appears under the gate oxide \u2014 this is the conducting channel.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 4. Hole Concentration: Equilibrium vs On-state \u2500\u2500\nsim_2d.plot_contour([\"hh_eq\", \"hh_bias\"],\n                    title=[\"Hole Conc. \u2014 Equilibrium (log10)\",\n                           \"Hole Conc. \u2014 Vgs=1V, Vds=1V (log10)\"],\n                    colorscale=\"Reds\", log_scale=True,\n                    cbar_title=\"p (cm^-3)\");\n\nprint(\"Note: Holes are depleted under the gate in both conditions.\")\nprint(\"In the substrate, hole concentration matches the doping level.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 5. Quasi-Fermi Levels at Final Bias \u2500\u2500\nsim_2d.plot_contour([\"qfn_bias\", \"qfp_bias\"],\n                    title=[\"Electron Quasi-Fermi Level (Vgs=1V, Vds=1V)\",\n                           \"Hole Quasi-Fermi Level (Vgs=1V, Vds=1V)\"],\n                    colorscale=\"Viridis\",\n                    cbar_title=\"QF (V)\");\n\nprint(\"Note: The electron quasi-Fermi level gradient along the channel\")\nprint(\"drives the drain current. The hole quasi-Fermi level is approximately\")\nprint(\"flat in the substrate (no hole current flowing).\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "source": "# \u2500\u2500 6. Electric Field: Equilibrium vs On-state \u2500\u2500\nsim_2d.plot_contour([\"ef_eq\", \"ef_bias\"],\n                    title=[\"Electric Field \u2014 Equilibrium\",\n                           \"Electric Field \u2014 Vgs=1V, Vds=1V\"],\n                    colorscale=\"Hot\", log_scale=True,\n                    cbar_title=\"E (V/cm)\");\n\nprint(\"Note: The electric field is highest at the gate oxide interface\")\nprint(\"and at the drain-side junction under bias (hot carrier region).\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## 9. Exercises\n\n### Exercise 1: PMOS Transistor\nCreate a PMOS transistor and compare its characteristics to the NMOS."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Exercise 1: PMOS simulation\nsim_pmos = create_mosfet(\n    channel_length=0.1,\n    gate_oxide_thickness=0.005,\n    channel_doping=1e18,\n    source_drain_doping=1e20,\n    device_type='pmos',  # PMOS\n    temperature=300,\n    log_iv=True,\n    iv_file=\"pmos_idvg\",\n    vgs_sweep=(0.0, -1.5, -0.05),  # Negative voltages for PMOS\n    vds=-0.1                        # Negative Vds for PMOS\n)\n\nprint(\"Running PMOS simulation...\")\nresult_pmos = sim_pmos.run()\n\nif result_pmos.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_pmos.stderr}\")\nprint(\"PMOS simulation completed!\")\n\ntry:\n    iv_pmos = sim_pmos.get_iv_data()\n    Vgs_p, Id_p = iv_pmos.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n    \n    fig = go.Figure()\n    \n    fig.add_trace(go.Scatter(\n        x=np.abs(Vgs_p), y=np.abs(Id_p) * 1e6,\n        mode=\"lines+markers\",\n        line=dict(color=\"red\", width=2),\n        marker=dict(size=4),\n        name=\"PMOS\"\n    ))\n    \n    fig.update_xaxes(title_text=\"|Vgs| (V)\")\n    fig.update_yaxes(title_text=\"|Id| (\u03bcA)\")\n    fig.update_layout(\n        title_text=\"PMOS Transfer Characteristic\",\n        template=\"plotly_white\",\n        width=1000,\n        height=450\n    )\n    fig.show()\n    \n    print(\"\\nPMOS vs NMOS:\")\n    print(\"- PMOS uses holes as carriers (lower mobility)\")\n    print(\"- PMOS current ~2-3x lower than NMOS at same |Vgs|\")\n    print(\"- PMOS turns on with negative Vgs\")\n    \nexcept Exception as e:\n    print(f\"Could not plot: {e}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Summary\n\nIn this notebook, you learned:\n\n1. **MOSFET Structure**: Source, drain, gate, and channel regions\n2. **Running PADRE Simulations**: Using `create_mosfet()` and `sim.run()`\n3. **Transfer Characteristics**: Id vs Vgs from PADRE simulation\n4. **Output Characteristics**: Linear and saturation regions\n5. **Parameter Extraction**: Vth, gm, SS from simulated data\n6. **Short-Channel Effects**: DIBL analysis from simulation\n7. **Design Parameters**: Effect of channel length and oxide thickness\n8. **2D Contour Maps**: Doping, potential, carrier concentrations, quasi-Fermi levels, and electric field\n\n**Key Equations:**\n- Linear region: $I_d = \\mu C_{ox}\\frac{W}{L}[(V_{gs}-V_{th})V_{ds} - \\frac{V_{ds}^2}{2}]$\n- Saturation: $I_d = \\frac{1}{2}\\mu C_{ox}\\frac{W}{L}(V_{gs}-V_{th})^2$\n\n**Next**: [05 - BJT](05_BJT.ipynb) - Bipolar Junction Transistors"
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}