m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Minh/Downloads/Modelsim_Test
vCLK_div_50
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1652874434
!i10b 1
!s100 b60]42UaOcj;G`EQ>B5Uo2
IESoWQ9eWWIhlnGF3HVQ>Y2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 CLK_div_50_sv_unit
S1
Z3 dC:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual
w1652874428
8C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50.sv
FC:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1652874434.000000
!s107 C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@c@l@k_div_50
vCLK_div_50_tb
R0
R1
!i10b 1
!s100 EY^`1@:PVNe7=9c9G;RaL3
I08_N@@L4eQEgVVVdoT7ZS0
R2
!s105 CLK_div_50_tb_sv_unit
S1
R3
w1652874381
8C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50_tb.sv
FC:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Modelsim_Projects/Clock_w_DS1302/CLK_div_50_manual/CLK_div_50_tb.sv|
!i113 1
R6
R7
n@c@l@k_div_50_tb
