Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5bb4a3b8fb43f2863b0325c9aeb9ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_New_Top_behav xil_defaultlib.tb_New_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Restart_Weight_Reuse' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Top.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Need_Fetch_Again' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Top.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'Signal_For_Systolic' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Conv_Layer.v:158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1156 for port 'Spike_Bit' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Fast_Data_Record.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Fast_Input_Data_Setup.v:64]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Fast_Input_Data_Setup.v:66]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addrb' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Fast_Input_Data_Setup.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MP_Reset_En' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Conv_Layer.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'addra' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/FC_Cal.v:249]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'addrb' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/FC_Cal.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/FC_Cal.v:279]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/86139/Desktop/SRNN_FPGA/SFRNN_FSDD/project_1/project_1.srcs/sources_1/new/Top.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK_100M_clk_wiz
Compiling module xil_defaultlib.CLK_100M
Compiling module xil_defaultlib.Controler
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.Input_Map
Compiling module xil_defaultlib.Fast_Input_Data_Setup
Compiling module xil_defaultlib.Fast_Data_Record
Compiling module xil_defaultlib.Internal_Map
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.FC_MP
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.FC_Weight
Compiling module xil_defaultlib.fifo(width=32,depth=2048,depth_a...
Compiling module xil_defaultlib.FC_Cal
Compiling module xil_defaultlib.Leak_FSM
Compiling module xil_defaultlib.Leak_PE
Compiling module xil_defaultlib.Conv_Layer
Compiling module xil_defaultlib.Uart_Rx
Compiling module xil_defaultlib.Uart_Tx
Compiling module xil_defaultlib.sfifo(AW=10)
Compiling module xil_defaultlib.Uart_Tx_Rx
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_New_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_New_Top_behav
