# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Aluno\Esdras_Victor_Bruno\old\Downloads\pin_assignments_sinalizador.csv
# Generated on: Fri Dec 13 22:39:42 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
CLOCK,Input,,,,PIN_P2,,,,
Desce,Output,,,,PIN_B14,,,,
Display_7seg[6],Output,,,,PIN_F12,,,,
Display_7seg[5],Output,,,,PIN_C12,,,,
Display_7seg[4],Output,,,,PIN_B11,,,,
Display_7seg[3],Output,,,,PIN_J10,,,,
Display_7seg[2],Output,,,,PIN_J11,,,,
Display_7seg[1],Output,,,,PIN_B12,,,,
Display_7seg[0],Output,,,,PIN_C11,,,,
E[3],Input,,,,PIN_D14,,,,
E[2],Input,,,,PIN_C13,,,,
E[1],Input,,,,PIN_D13,,,,
E[0],Input,,,,PIN_A14,,,,
RESET,Input,,,,PIN_P1,,,,
Sobe,Output,,,,PIN_F13,,,,
