/*
 * Copyright (c) 2019ï¼ŒWuklab, UCSD.
 */

module icape3_wrapper (
	input CLK,
	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP avail" *)
	output        AVAIL,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP o" *)
	output [31:0] O,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP prdone" *)
	output        PRDONE,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP prerror" *)
	output        PRERROR,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP csib" *)
	input         CSIB,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP i" *)
	input [31:0]  I,

	(* X_INTERFACE_INFO = "xilinx.com:interface:icap:1.0 ICAP rdwrb" *)
	input         RDWRB

);

	/*
	 * This code is derived from the Vivado language template.
	 */
	ICAPE3 #(
		.DEVICE_ID(32'h03628093),	// Specifies the pre-programmed Device ID value to be used for simulation purposes.
		.ICAP_AUTO_SWITCH("DISABLE"),	// Enable switch ICAP using sync word
		.SIM_CFG_FILE_NAME("NONE")	// Specifies the Raw Bitstream (RBT) file to be parsed by the simulation model
	) ICAPE3_inst (
		.AVAIL(AVAIL),			// 1-bit output: Availability status of ICAP
		.O(O),				// 32-bit output: Configuration data output bus
		.PRDONE(PRDONE),		// 1-bit output: Indicates completion of Partial Reconfiguration
		.PRERROR(PRERROR),		// 1-bit output: Indicates Error during Partial Reconfiguration
		.CLK(CLK),			// 1-bit input: Clock input
		.CSIB(CSIB),			// 1-bit input: Active-Low ICAP enable
		.I(I),				// 32-bit input: Configuration data input bus
		.RDWRB(RDWRB)			// 1-bit input: Read/Write Select input
	);

endmodule
