// Seed: 816443518
module module_0;
  tri id_1, id_2;
  wand id_3;
  assign id_1 = id_3 | -1;
  wire id_4;
  genvar id_5;
  assign id_1 = id_3;
  parameter id_6 = id_6;
  localparam id_7 = 1;
  supply1 id_8 = 1;
  id_9 :
  assert property (@(negedge id_7) 1'b0) $display(id_5, 1);
  assign id_8 = id_7;
  assign id_5 = -1'b0 == -1'b0;
  assign id_1 = id_2;
  wire id_10;
  wire id_11;
  assign module_1.id_1 = 0;
  wire id_12, id_13, id_14;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
