Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System.qsys --block-symbol-file --output-directory=/tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding user_extra_inputs [altera_avalon_pio 17.1]
Progress: Parameterizing module user_extra_inputs
Progress: Adding user_extra_outputs [altera_avalon_pio 17.1]
Progress: Parameterizing module user_extra_outputs
Progress: Adding user_input_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module user_input_0
Progress: Adding user_input_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module user_input_1
Progress: Adding user_output [altera_avalon_pio 17.1]
Progress: Parameterizing module user_output
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: My_Processing_System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: My_Processing_System.user_extra_outputs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: My_Processing_System.user_output: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System.qsys --synthesis=VERILOG --output-directory=/tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding user_extra_inputs [altera_avalon_pio 17.1]
Progress: Parameterizing module user_extra_inputs
Progress: Adding user_extra_outputs [altera_avalon_pio 17.1]
Progress: Parameterizing module user_extra_outputs
Progress: Adding user_input_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module user_input_0
Progress: Adding user_input_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module user_input_1
Progress: Adding user_output [altera_avalon_pio 17.1]
Progress: Parameterizing module user_output
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: My_Processing_System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: My_Processing_System.user_extra_outputs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: My_Processing_System.user_output: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: My_Processing_System: Generating My_Processing_System "My_Processing_System" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'My_Processing_System_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=My_Processing_System_jtag_uart_0 --dir=/tmp/alt8309_4439203134063168686.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0002_jtag_uart_0_gen//My_Processing_System_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'My_Processing_System_jtag_uart_0'
Info: jtag_uart_0: "My_Processing_System" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "My_Processing_System" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'My_Processing_System_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=My_Processing_System_onchip_memory2_0 --dir=/tmp/alt8309_4439203134063168686.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0003_onchip_memory2_0_gen//My_Processing_System_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'My_Processing_System_onchip_memory2_0'
Info: onchip_memory2_0: "My_Processing_System" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: user_extra_inputs: Starting RTL generation for module 'My_Processing_System_user_extra_inputs'
Info: user_extra_inputs:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_Processing_System_user_extra_inputs --dir=/tmp/alt8309_4439203134063168686.dir/0004_user_extra_inputs_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0004_user_extra_inputs_gen//My_Processing_System_user_extra_inputs_component_configuration.pl  --do_build_sim=0  ]
Info: user_extra_inputs: Done RTL generation for module 'My_Processing_System_user_extra_inputs'
Info: user_extra_inputs: "My_Processing_System" instantiated altera_avalon_pio "user_extra_inputs"
Info: user_extra_outputs: Starting RTL generation for module 'My_Processing_System_user_extra_outputs'
Info: user_extra_outputs:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_Processing_System_user_extra_outputs --dir=/tmp/alt8309_4439203134063168686.dir/0005_user_extra_outputs_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0005_user_extra_outputs_gen//My_Processing_System_user_extra_outputs_component_configuration.pl  --do_build_sim=0  ]
Info: user_extra_outputs: Done RTL generation for module 'My_Processing_System_user_extra_outputs'
Info: user_extra_outputs: "My_Processing_System" instantiated altera_avalon_pio "user_extra_outputs"
Info: user_input_0: Starting RTL generation for module 'My_Processing_System_user_input_0'
Info: user_input_0:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_Processing_System_user_input_0 --dir=/tmp/alt8309_4439203134063168686.dir/0006_user_input_0_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0006_user_input_0_gen//My_Processing_System_user_input_0_component_configuration.pl  --do_build_sim=0  ]
Info: user_input_0: Done RTL generation for module 'My_Processing_System_user_input_0'
Info: user_input_0: "My_Processing_System" instantiated altera_avalon_pio "user_input_0"
Info: user_output: Starting RTL generation for module 'My_Processing_System_user_output'
Info: user_output:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_Processing_System_user_output --dir=/tmp/alt8309_4439203134063168686.dir/0007_user_output_gen/ --quartus_dir=/opt/quartus/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt8309_4439203134063168686.dir/0007_user_output_gen//My_Processing_System_user_output_component_configuration.pl  --do_build_sim=0  ]
Info: user_output: Done RTL generation for module 'My_Processing_System_user_output'
Info: user_output: "My_Processing_System" instantiated altera_avalon_pio "user_output"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "My_Processing_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "My_Processing_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "My_Processing_System" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'My_Processing_System_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/quartus/intelFPGA_lite/17.1/quartus/linux64//eperlcmd -I /opt/quartus/intelFPGA_lite/17.1/quartus/linux64//perl/lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/quartus/intelFPGA_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=My_Processing_System_nios2_gen2_0_cpu --dir=/tmp/alt8309_4439203134063168686.dir/0010_cpu_gen/ --quartus_bindir=/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/ --verilog --config=/tmp/alt8309_4439203134063168686.dir/0010_cpu_gen//My_Processing_System_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.17 21:07:11 (*) Starting Nios II generation
Info: cpu: # 2020.02.17 21:07:11 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.17 21:07:11 (*)   Couldn't query license setup in Quartus directory /opt/quartus/intelFPGA_lite/17.1/quartus/linux64/
Info: cpu: # 2020.02.17 21:07:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.17 21:07:11 (*)   Plaintext license not found.
Info: cpu: # 2020.02.17 21:07:11 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.02.17 21:07:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.17 21:07:11 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.17 21:07:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.17 21:07:13 (*)   Creating plain-text RTL
Info: cpu: # 2020.02.17 21:07:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'My_Processing_System_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /tmp/NiosGpioSoPC_ee705_2020_demo1_bscverilog_demo_sources_only/My_Processing_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: My_Processing_System: Done "My_Processing_System" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
