INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/clkenb_baud.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb_baud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/transmitter_for_mx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_for_mx
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/transmitter_for_mx.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx
INFO: [VRFC 10-2458] undeclared symbol txd_nrz, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv:30]
INFO: [VRFC 10-2458] undeclared symbol txd_man, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6.srcs/sources/imports/manchester_tx.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6lab.srcs/sources_1/new/TransmitterTestUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTestUnit
INFO: [VRFC 10-2458] undeclared symbol rdy, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/6lab/6lab.srcs/sources_1/new/TransmitterTestUnit.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/6lab/6lab.srcs/sim_1/new/transmitterTestUnit_testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitterTestUnit_testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/6lab/6lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
