/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_8cde8fc8a437474c87e455b5aff498ee.v:1.2-3.12" *)
module top(a, b, c, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_8cde8fc8a437474c87e455b5aff498ee.v:1.24-1.25" *)
  input a;
  wire a;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_8cde8fc8a437474c87e455b5aff498ee.v:1.38-1.39" *)
  input b;
  wire b;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_8cde8fc8a437474c87e455b5aff498ee.v:1.52-1.53" *)
  input c;
  wire c;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_8cde8fc8a437474c87e455b5aff498ee.v:1.67-1.68" *)
  output y;
  wire y;
  \$_NOT_  _05_ (
    .A(a),
    .Y(_00_)
  );
  \$_NOT_  _06_ (
    .A(b),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(c),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(_00_),
    .B(_01_),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(_02_),
    .B(_04_),
    .Y(y)
  );
endmodule
