###############################################################
#  Generated by:      Cadence Tempus 19.11-s129_1
#  OS:                Linux x86_64(Host ID es-tahiti.ele.tue.nl)
#  Generated on:      Sat Jun 22 03:38:47 2024
#  Design:            mMIPS_system
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Setup Check with Pin mMIPS_hi_out_reg[31]/CK 
Endpoint:   mMIPS_hi_out_reg[31]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.938
- Arrival Time                  8.165
= Slack Time                    1.773
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    1.784  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    1.955  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.093  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.238  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    2.464  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    2.610  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    2.748  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    2.965  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.163  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.287  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.371  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    3.485  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    3.593  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    3.698  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    3.800  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    3.903  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.006  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.114  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.220  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.323  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.430  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    4.534  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    4.637  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    4.740  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    4.842  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    4.943  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.043  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.144  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.244  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.346  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.449  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    5.552  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    5.654  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    5.756  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    5.857  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    5.957  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.059  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.163  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.272  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.378  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    6.479  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    6.582  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    6.684  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    6.786  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    6.890  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    6.996  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.102  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.208  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.317  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.423  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    7.526  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    7.629  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    7.737  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    7.842  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    7.949  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.057  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.163  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.270  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.379  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    8.484  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    8.584  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    8.686  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    8.788  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    8.890  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    8.993  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.096  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.425    9.198  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.528    9.302  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.633    9.407  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.106  7.739    9.512  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> CO ^  ADDFX1    0.104  7.843    9.616  
      mMIPS_alu_mul_126_31_cdnadd_63  CI ^ -> S ^   ADDFX1    0.141  7.984    9.757  
      g106947                         AN ^ -> Y ^   NOR2BX1   0.060  8.044    9.817  
      g106328                         B ^ -> Y ^    CLKMX2X2  0.121  8.165    9.938  
      mMIPS_hi_out_reg[31]            D ^           DFFRHQX1  0.000  8.165    9.938  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mMIPS_hi_out_reg[30]/CK 
Endpoint:   mMIPS_hi_out_reg[30]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.940
- Arrival Time                  8.040
= Slack Time                    1.900
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    1.911  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.082  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.220  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.365  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    2.591  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    2.737  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    2.875  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.092  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.290  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.414  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.498  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    3.612  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    3.720  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    3.826  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    3.927  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.030  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.133  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.241  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.347  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.450  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.557  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    4.661  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    4.764  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    4.867  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    4.969  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.070  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.170  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.271  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.371  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.474  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.577  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    5.680  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    5.781  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    5.883  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    5.984  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.085  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.186  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.290  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.399  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.505  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    6.606  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    6.709  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    6.812  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    6.913  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.017  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.123  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.229  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.335  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.444  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.550  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    7.653  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    7.756  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    7.864  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    7.969  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.076  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.184  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.290  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.398  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.506  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    8.611  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    8.711  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    8.814  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    8.915  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.017  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.120  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.223  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.425    9.325  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.528    9.429  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.633    9.534  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.106  7.739    9.639  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> S ^   ADDFX1    0.139  7.878    9.778  
      g106943                         AN ^ -> Y ^   NOR2BX1   0.060  7.938    9.838  
      g106329                         B ^ -> Y ^    MX2X1     0.102  8.040    9.940  
      mMIPS_hi_out_reg[30]            D ^           DFFRHQX1  0.000  8.040    9.940  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mMIPS_hi_out_reg[29]/CK 
Endpoint:   mMIPS_hi_out_reg[29]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.938
- Arrival Time                  7.940
= Slack Time                    1.998
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.009  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.179  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.317  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.462  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    2.688  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    2.835  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    2.973  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.190  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.388  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.512  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.596  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    3.710  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    3.817  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    3.923  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.025  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.128  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.231  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.339  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.445  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.548  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.654  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    4.759  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    4.862  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    4.965  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.066  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.168  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.268  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.368  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.469  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.571  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.674  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    5.777  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    5.878  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    5.980  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.082  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.182  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.284  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.387  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.497  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.602  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    6.704  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    6.807  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    6.909  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.011  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.115  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.221  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.327  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.433  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.542  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.648  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    7.751  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    7.853  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    7.962  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.067  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.174  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.282  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.388  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.495  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.604  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    8.708  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    8.809  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    8.911  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.013  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.115  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.218  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.321  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.425    9.423  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.528    9.526  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.633    9.631  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> S ^   ADDFX1    0.137  7.770    9.768  
      g106948                         AN ^ -> Y ^   NOR2BX1   0.053  7.823    9.821  
      g106317                         B ^ -> Y ^    CLKMX2X2  0.117  7.940    9.938  
      mMIPS_hi_out_reg[29]            D ^           DFFRHQX1  0.000  7.940    9.938  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.732
- Arrival Time                  7.706
= Slack Time                    2.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]      CK ^          -            -      0.011    2.037  
      mMIPS_id_immediate_out_reg[7]      CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.250  
      g64907                             AN v -> Y v   NAND2BX1     0.129  0.352    2.378  
      g64793__5266                       B v -> Y ^    NOR2X1       0.136  0.488    2.515  
      g64621__2703                       B ^ -> Y ^    OR2X1        0.092  0.580    2.607  
      g64486__7118                       A2 ^ -> Y v   AOI32X1      0.103  0.683    2.710  
      g64445__1474                       B1 v -> Y ^   OAI32X1      0.092  0.775    2.802  
      g64423__2900                       B ^ -> Y ^    OR2X1        0.078  0.854    2.880  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.077  0.931    2.958  
      g64396__5953                       A v -> Y v    AND2X1       0.089  1.020    3.046  
      g64378__8780                       B v -> Y v    AND2X2       0.172  1.192    3.218  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.141  1.333    3.359  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.436    3.463  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.544    3.571  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.120  1.664    3.691  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.111  1.775    3.802  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.101  1.876    3.903  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.983    4.010  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.107  2.090    4.117  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.192    4.219  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.107  2.299    4.325  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.106  2.405    4.431  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.104  2.509    4.536  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.105  2.614    4.640  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.104  2.718    4.744  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.105  2.822    4.849  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.114  2.936    4.963  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.111  3.047    5.074  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.109  3.156    5.183  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.104  3.261    5.287  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.362    5.388  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.103  3.464    5.491  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.571    5.598  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.105  3.676    5.702  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.113  3.788    5.815  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.109  3.898    5.924  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.104  4.001    6.028  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  4.105    6.131  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.103  4.208    6.234  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.103  4.311    6.338  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.106  4.417    6.443  
      g63893__5703                       CI ^ -> CO ^  ADDFX1       0.102  4.519    6.546  
      g63890__8757                       B ^ -> Y v    XNOR2X1      0.079  4.598    6.624  
      g63882__9682                       A1 v -> Y ^   AOI22X1      0.053  4.651    6.678  
      g63875__1857                       C0 ^ -> Y v   OAI211X1     0.106  4.757    6.784  
      g63873__1840                       C0 v -> Y ^   AOI221X1     0.104  4.861    6.888  
      g63869__6083                       B ^ -> Y v    NAND2X1      0.113  4.974    7.000  
      g63867__5266                       A1 v -> Y v   AO22X1       0.126  5.100    7.126  
      g63865__5703                       B v -> Y v    OR2X2        0.190  5.290    7.317  
      FE_OFC105_ram_addr_31              A v -> Y v    BUFX3        0.222  5.512    7.538  
      g63860__7118                       B v -> Y v    OR2X1        0.244  5.756    7.783  
      g63857__2900                       B0 v -> Y ^   OAI2BB1X1    0.142  5.898    7.925  
      g63853__9682                       B ^ -> Y ^    MX2X1        0.142  6.040    8.067  
      g63851__1474                       AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.156  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.175  6.305    8.332  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.155  6.460    8.486  
      g63847                             A ^ -> Y v    INVX1        0.183  6.643    8.670  
      g63843__5019                       B v -> Y ^    NOR2X1       0.252  6.895    8.922  
      g63832__2250                       A1 ^ -> Y v   AOI22X1      0.326  7.221    9.248  
      g63806__2703                       B0 v -> Y ^   OAI2BB1X1    0.162  7.384    9.410  
      dmem/FE_OFC245_ram_A_0             A ^ -> Y ^    BUFX2        0.179  7.562    9.589  
      dmem/FE_PHC1078_FE_OFN245_ram_A_0  A ^ -> Y ^    DLY1X1       0.143  7.706    9.732  
      dmem/u_mem                         A[0] ^        MEM1_256X32  0.000  7.706    9.732  
      --------------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mMIPS_hi_out_reg[28]/CK 
Endpoint:   mMIPS_hi_out_reg[28]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.939
- Arrival Time                  7.823
= Slack Time                    2.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.127  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.298  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.436  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.580  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    2.806  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    2.953  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.091  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.308  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.506  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.630  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.714  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    3.828  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    3.936  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.041  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.143  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.246  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.349  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.457  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.563  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.666  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.772  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    4.877  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    4.980  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.083  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.185  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.286  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.386  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.487  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.587  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.689  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.792  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    5.895  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    5.997  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.098  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.200  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.300  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.402  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.506  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.615  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.721  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    6.822  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    6.925  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.027  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.129  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.233  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.339  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.445  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.551  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.660  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.766  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    7.869  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    7.972  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.080  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.185  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.292  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.400  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.506  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.613  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.722  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    8.826  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    8.927  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.029  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.131  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.233  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.336  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.439  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.425    9.541  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.528    9.644  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> S ^   ADDFX1    0.138  7.667    9.783  
      g106882                         AN ^ -> Y ^   NOR2BX1   0.056  7.723    9.839  
      g106331                         B ^ -> Y ^    MX2X1     0.100  7.823    9.939  
      mMIPS_hi_out_reg[28]            D ^           DFFRHQX1  0.000  7.823    9.939  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.730
- Arrival Time                  7.529
= Slack Time                    2.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    2.212  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.425  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    2.553  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    2.690  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    2.782  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    2.885  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    2.977  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.055  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    3.133  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    3.221  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    3.393  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    3.534  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    3.638  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    3.746  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    3.866  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    3.977  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.078  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    4.185  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    4.292  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    4.394  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    4.500  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    4.606  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    4.711  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    4.815  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    4.919  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.024  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    5.138  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    5.249  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    5.358  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    5.462  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    5.563  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    5.666  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    5.773  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    5.877  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.113  3.788    5.990  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.109  3.898    6.099  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.104  4.001    6.203  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  4.105    6.306  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.103  4.208    6.409  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.103  4.311    6.513  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.106  4.417    6.618  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.102  4.519    6.721  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.079  4.598    6.799  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.053  4.651    6.853  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.106  4.757    6.959  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.104  4.861    7.063  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.113  4.974    7.175  
      g63867__5266                   A1 v -> Y v   AO22X1       0.126  5.100    7.301  
      g63865__5703                   B v -> Y v    OR2X2        0.190  5.290    7.492  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3        0.222  5.512    7.713  
      g63860__7118                   B v -> Y v    OR2X1        0.244  5.756    7.958  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.100  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.142  6.040    8.242  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.331  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.175  6.305    8.507  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.155  6.460    8.661  
      g63847                         A ^ -> Y v    INVX1        0.183  6.643    8.845  
      g63843__5019                   B v -> Y ^    NOR2X1       0.252  6.895    9.097  
      g63812__9906                   C1 ^ -> Y v   AOI222X1     0.158  7.053    9.255  
      FE_OFC290_n_4067               A v -> Y v    BUFX2        0.153  7.206    9.408  
      g63804                         A v -> Y ^    INVX1        0.137  7.344    9.545  
      FE_PHC1524_ram_A_7             A ^ -> Y ^    DLY1X1       0.185  7.529    9.730  
      dmem/u_mem                     A[7] ^        MEM1_256X32  0.000  7.529    9.730  
      ----------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mMIPS_hi_out_reg[27]/CK 
Endpoint:   mMIPS_hi_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.034
= Required Time                 9.956
- Arrival Time                  7.733
= Slack Time                    2.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.234  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.404  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.542  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.687  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    2.913  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.059  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.197  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.414  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.612  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.736  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.820  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    3.934  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.042  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.148  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.250  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.352  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.455  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.563  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.670  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.772  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.879  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    4.983  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.086  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.189  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.291  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.392  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.493  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.593  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.694  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.796  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.899  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.002  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.103  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.205  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.306  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.407  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.508  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.612  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.721  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.827  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    6.928  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.031  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.134  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.235  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.339  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.446  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.551  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.657  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.766  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.872  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    7.975  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.078  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.186  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.292  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.398  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.507  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.612  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.720  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.829  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    8.933  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.033  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.136  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.237  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.339  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.443  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.545  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.425    9.647  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> S ^   ADDFX1    0.137  7.562    9.784  
      g106893                         AN ^ -> Y ^   NOR2BX1   0.069  7.631    9.853  
      g106301                         B ^ -> Y ^    MX2X1     0.102  7.733    9.956  
      mMIPS_hi_out_reg[27]            D ^           DFFRHQX1  0.000  7.733    9.956  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.731
- Arrival Time                  7.490
= Slack Time                    2.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    2.252  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.464  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    2.593  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    2.729  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    2.821  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    2.924  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.017  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.095  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    3.172  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    3.261  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    3.433  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    3.574  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    3.677  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    3.785  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    3.905  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.016  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.118  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    4.224  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    4.331  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    4.433  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    4.540  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    4.646  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    4.750  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    4.855  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    4.959  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.064  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    5.177  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    5.289  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    5.397  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    5.502  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    5.603  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    5.705  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    5.813  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    5.917  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.113  3.788    6.030  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.109  3.898    6.139  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.104  4.001    6.242  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  4.105    6.346  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.103  4.208    6.449  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.103  4.311    6.552  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.106  4.417    6.658  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.102  4.519    6.760  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.079  4.598    6.839  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.053  4.651    6.892  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.106  4.757    6.998  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.104  4.861    7.103  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.113  4.974    7.215  
      g63867__5266                   A1 v -> Y v   AO22X1       0.126  5.100    7.341  
      g63865__5703                   B v -> Y v    OR2X2        0.190  5.290    7.531  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3        0.222  5.512    7.753  
      g63860__7118                   B v -> Y v    OR2X1        0.244  5.756    7.997  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.139  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.142  6.040    8.281  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.371  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.175  6.305    8.546  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.155  6.460    8.701  
      g63847                         A ^ -> Y v    INVX1        0.183  6.643    8.884  
      g63843__5019                   B v -> Y ^    NOR2X1       0.252  6.895    9.137  
      g63813__8780                   A1 ^ -> Y v   AOI222X1     0.190  7.085    9.326  
      FE_OFC289_n_4066               A v -> Y v    BUFX2        0.154  7.239    9.480  
      g63805                         A v -> Y ^    INVX1        0.080  7.319    9.560  
      FE_PHC1519_ram_A_1             A ^ -> Y ^    DLY1X1       0.170  7.490    9.731  
      dmem/u_mem                     A[1] ^        MEM1_256X32  0.000  7.490    9.731  
      ----------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.731
- Arrival Time                  7.468
= Slack Time                    2.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    2.273  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.486  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    2.614  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    2.751  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    2.843  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    2.946  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.038  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.116  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    3.194  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    3.282  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    3.454  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    3.596  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    3.699  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    3.807  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    3.927  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.038  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.139  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    4.246  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    4.353  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    4.455  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    4.562  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    4.668  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    4.772  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    4.876  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    4.981  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.085  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    5.199  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    5.310  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    5.419  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    5.523  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    5.624  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    5.727  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    5.834  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    5.939  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.113  3.788    6.051  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.109  3.898    6.160  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.104  4.001    6.264  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  4.105    6.368  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.103  4.208    6.470  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.103  4.311    6.574  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.106  4.417    6.679  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.102  4.519    6.782  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.079  4.598    6.860  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.053  4.651    6.914  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.106  4.757    7.020  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.104  4.861    7.124  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.113  4.974    7.237  
      g63867__5266                   A1 v -> Y v   AO22X1       0.126  5.100    7.362  
      g63865__5703                   B v -> Y v    OR2X2        0.190  5.290    7.553  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3        0.222  5.512    7.774  
      g63860__7118                   B v -> Y v    OR2X1        0.244  5.756    8.019  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.161  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.142  6.040    8.303  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.393  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.175  6.305    8.568  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.155  6.460    8.722  
      g63847                         A ^ -> Y v    INVX1        0.183  6.643    8.906  
      g63843__5019                   B v -> Y ^    NOR2X1       0.252  6.895    9.158  
      g63807__5795                   C1 ^ -> Y v   AOI222X1     0.139  7.035    9.297  
      FE_OFC291_n_4068               A v -> Y v    BUFX2        0.132  7.166    9.429  
      g63803                         A v -> Y ^    INVX1        0.112  7.279    9.542  
      FE_PHC1520_ram_A_6             A ^ -> Y ^    DLY1X1       0.189  7.468    9.731  
      dmem/u_mem                     A[6] ^        MEM1_256X32  0.000  7.468    9.731  
      ----------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.731
- Arrival Time                  7.444
= Slack Time                    2.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]      CK ^          -            -      0.011    2.298  
      mMIPS_id_immediate_out_reg[7]      CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.511  
      g64907                             AN v -> Y v   NAND2BX1     0.129  0.352    2.639  
      g64793__5266                       B v -> Y ^    NOR2X1       0.136  0.488    2.776  
      g64621__2703                       B ^ -> Y ^    OR2X1        0.092  0.580    2.868  
      g64486__7118                       A2 ^ -> Y v   AOI32X1      0.103  0.683    2.971  
      g64445__1474                       B1 v -> Y ^   OAI32X1      0.092  0.775    3.063  
      g64423__2900                       B ^ -> Y ^    OR2X1        0.078  0.854    3.141  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.077  0.931    3.219  
      g64396__5953                       A v -> Y v    AND2X1       0.089  1.020    3.307  
      g64378__8780                       B v -> Y v    AND2X2       0.172  1.192    3.479  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.141  1.333    3.620  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.436    3.724  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.544    3.832  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.120  1.664    3.952  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.111  1.775    4.063  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.101  1.876    4.164  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.983    4.271  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.107  2.090    4.378  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.192    4.480  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.107  2.299    4.586  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.106  2.405    4.692  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.104  2.509    4.797  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.105  2.614    4.901  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.104  2.718    5.005  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.105  2.822    5.110  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.114  2.936    5.224  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.111  3.047    5.335  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.109  3.156    5.444  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.104  3.261    5.548  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.362    5.649  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.103  3.464    5.752  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.571    5.859  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.105  3.676    5.963  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.113  3.788    6.076  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.109  3.898    6.185  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.104  4.001    6.289  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  4.105    6.392  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.103  4.208    6.495  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.103  4.311    6.598  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.106  4.417    6.704  
      g63893__5703                       CI ^ -> CO ^  ADDFX1       0.102  4.519    6.806  
      g63890__8757                       B ^ -> Y v    XNOR2X1      0.079  4.598    6.885  
      g63882__9682                       A1 v -> Y ^   AOI22X1      0.053  4.651    6.939  
      g63875__1857                       C0 ^ -> Y v   OAI211X1     0.106  4.757    7.044  
      g63873__1840                       C0 v -> Y ^   AOI221X1     0.104  4.861    7.149  
      g63869__6083                       B ^ -> Y v    NAND2X1      0.113  4.974    7.261  
      g63867__5266                       A1 v -> Y v   AO22X1       0.126  5.100    7.387  
      g63865__5703                       B v -> Y v    OR2X2        0.190  5.290    7.578  
      FE_OFC105_ram_addr_31              A v -> Y v    BUFX3        0.222  5.512    7.799  
      g63860__7118                       B v -> Y v    OR2X1        0.244  5.756    8.044  
      g63857__2900                       B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.186  
      g63853__9682                       B ^ -> Y ^    MX2X1        0.142  6.040    8.327  
      g63851__1474                       AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.417  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.175  6.305    8.592  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.155  6.460    8.747  
      g63847                             A ^ -> Y v    INVX1        0.183  6.643    8.930  
      g63843__5019                       B v -> Y ^    NOR2X1       0.252  6.895    9.183  
      g63831__5266                       A1 ^ -> Y v   AOI22X1      0.189  7.085    9.372  
      g63809__1840                       B0 v -> Y ^   OAI2BB1X1    0.077  7.161    9.449  
      dmem/FE_OFC242_ram_A_4             A ^ -> Y ^    BUFX2        0.123  7.284    9.572  
      dmem/FE_PHC1079_FE_OFN242_ram_A_4  A ^ -> Y ^    DLY1X1       0.159  7.443    9.731  
      dmem/u_mem                         A[4] ^        MEM1_256X32  0.000  7.444    9.731  
      --------------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mMIPS_hi_out_reg[26]/CK 
Endpoint:   mMIPS_hi_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.055
+ Phase Shift                  10.000
+ CPPR Adjustment               0.034
= Required Time                 9.953
- Arrival Time                  7.642
= Slack Time                    2.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.322  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.493  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.631  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.775  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.001  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.148  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.286  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.503  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.701  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.825  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    3.909  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.023  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.131  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.236  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.338  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.441  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.544  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.652  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.758  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.861  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    4.967  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.072  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.175  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.278  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.380  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.481  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.581  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.682  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.782  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    5.884  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    5.987  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.090  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.192  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.293  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.395  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.495  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.597  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.701  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.810  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    6.916  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.017  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.120  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.222  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.324  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.428  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.534  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.640  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.746  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.855  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    7.961  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.064  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.167  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.275  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.380  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.487  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.595  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.701  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.808  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    8.917  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.021  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.122  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.224  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.326  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.428  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.531  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.323    9.634  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> S ^   ADDFX1    0.137  7.459    9.770  
      g106941                         AN ^ -> Y ^   NOR2BX1   0.061  7.520    9.831  
      g106302                         B ^ -> Y ^    CLKMX2X2  0.122  7.642    9.953  
      mMIPS_hi_out_reg[26]            D ^           DFFRHQX1  0.000  7.642    9.953  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.731
- Arrival Time                  7.396
= Slack Time                    2.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]      CK ^          -            -      0.011    2.346  
      mMIPS_id_immediate_out_reg[7]      CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.558  
      g64907                             AN v -> Y v   NAND2BX1     0.129  0.352    2.687  
      g64793__5266                       B v -> Y ^    NOR2X1       0.136  0.488    2.823  
      g64621__2703                       B ^ -> Y ^    OR2X1        0.092  0.580    2.915  
      g64486__7118                       A2 ^ -> Y v   AOI32X1      0.103  0.683    3.018  
      g64445__1474                       B1 v -> Y ^   OAI32X1      0.092  0.775    3.111  
      g64423__2900                       B ^ -> Y ^    OR2X1        0.078  0.854    3.189  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.077  0.931    3.266  
      g64396__5953                       A v -> Y v    AND2X1       0.089  1.020    3.355  
      g64378__8780                       B v -> Y v    AND2X2       0.172  1.192    3.527  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.141  1.333    3.668  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.436    3.771  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.544    3.879  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.120  1.664    3.999  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.111  1.775    4.110  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.101  1.876    4.211  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.983    4.318  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.107  2.090    4.425  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.192    4.527  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.107  2.299    4.634  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.106  2.405    4.740  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.104  2.509    4.844  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.105  2.614    4.949  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.104  2.718    5.053  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.105  2.822    5.157  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.114  2.936    5.271  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.111  3.047    5.383  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.109  3.156    5.491  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.104  3.261    5.596  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.362    5.697  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.103  3.464    5.799  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.571    5.906  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.105  3.676    6.011  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.113  3.788    6.124  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.109  3.898    6.233  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.104  4.001    6.336  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  4.105    6.440  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.103  4.208    6.543  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.103  4.311    6.646  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.106  4.417    6.752  
      g63893__5703                       CI ^ -> CO ^  ADDFX1       0.102  4.519    6.854  
      g63890__8757                       B ^ -> Y v    XNOR2X1      0.079  4.598    6.933  
      g63882__9682                       A1 v -> Y ^   AOI22X1      0.053  4.651    6.986  
      g63875__1857                       C0 ^ -> Y v   OAI211X1     0.106  4.757    7.092  
      g63873__1840                       C0 v -> Y ^   AOI221X1     0.104  4.861    7.196  
      g63869__6083                       B ^ -> Y v    NAND2X1      0.113  4.974    7.309  
      g63867__5266                       A1 v -> Y v   AO22X1       0.126  5.100    7.435  
      g63865__5703                       B v -> Y v    OR2X2        0.190  5.290    7.625  
      FE_OFC105_ram_addr_31              A v -> Y v    BUFX3        0.222  5.512    7.847  
      g63860__7118                       B v -> Y v    OR2X1        0.244  5.756    8.091  
      g63857__2900                       B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.233  
      g63853__9682                       B ^ -> Y ^    MX2X1        0.142  6.040    8.375  
      g63851__1474                       AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.465  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.175  6.305    8.640  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.155  6.460    8.795  
      g63847                             A ^ -> Y v    INVX1        0.183  6.643    8.978  
      g63843__5019                       B v -> Y ^    NOR2X1       0.252  6.895    9.230  
      g63808__7344                       A1N ^ -> Y ^  OAI2BB1X1    0.161  7.057    9.392  
      dmem/FE_OFC314_ram_A_5             A ^ -> Y ^    BUFX2        0.174  7.231    9.566  
      dmem/FE_PHC1076_FE_OFN314_ram_A_5  A ^ -> Y ^    DLY1X1       0.165  7.396    9.731  
      dmem/u_mem                         A[5] ^        MEM1_256X32  0.000  7.396    9.731  
      --------------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.732
- Arrival Time                  7.388
= Slack Time                    2.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]      CK ^          -            -      0.011    2.354  
      mMIPS_id_immediate_out_reg[7]      CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.567  
      g64907                             AN v -> Y v   NAND2BX1     0.129  0.352    2.695  
      g64793__5266                       B v -> Y ^    NOR2X1       0.136  0.488    2.832  
      g64621__2703                       B ^ -> Y ^    OR2X1        0.092  0.580    2.924  
      g64486__7118                       A2 ^ -> Y v   AOI32X1      0.103  0.683    3.027  
      g64445__1474                       B1 v -> Y ^   OAI32X1      0.092  0.775    3.119  
      g64423__2900                       B ^ -> Y ^    OR2X1        0.078  0.854    3.197  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.077  0.931    3.275  
      g64396__5953                       A v -> Y v    AND2X1       0.089  1.020    3.363  
      g64378__8780                       B v -> Y v    AND2X2       0.172  1.192    3.535  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.141  1.333    3.676  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.436    3.780  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.544    3.888  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.120  1.664    4.008  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.111  1.775    4.119  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.101  1.876    4.220  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.983    4.327  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.107  2.090    4.434  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.192    4.536  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.107  2.299    4.642  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.106  2.405    4.748  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.104  2.509    4.853  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.105  2.614    4.957  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.104  2.718    5.061  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.105  2.822    5.166  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.114  2.936    5.280  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.111  3.047    5.391  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.109  3.156    5.500  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.104  3.261    5.604  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.362    5.705  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.103  3.464    5.808  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.571    5.915  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.105  3.676    6.019  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.113  3.788    6.132  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.109  3.898    6.241  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.104  4.001    6.345  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  4.105    6.448  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.103  4.208    6.551  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.103  4.311    6.654  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.106  4.417    6.760  
      g63893__5703                       CI ^ -> CO ^  ADDFX1       0.102  4.519    6.862  
      g63890__8757                       B ^ -> Y v    XNOR2X1      0.079  4.598    6.941  
      g63882__9682                       A1 v -> Y ^   AOI22X1      0.053  4.651    6.995  
      g63875__1857                       C0 ^ -> Y v   OAI211X1     0.106  4.757    7.100  
      g63873__1840                       C0 v -> Y ^   AOI221X1     0.104  4.861    7.205  
      g63869__6083                       B ^ -> Y v    NAND2X1      0.113  4.974    7.317  
      g63867__5266                       A1 v -> Y v   AO22X1       0.126  5.100    7.443  
      g63865__5703                       B v -> Y v    OR2X2        0.190  5.290    7.634  
      FE_OFC105_ram_addr_31              A v -> Y v    BUFX3        0.222  5.512    7.855  
      g63860__7118                       B v -> Y v    OR2X1        0.244  5.756    8.100  
      g63857__2900                       B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.242  
      g63853__9682                       B ^ -> Y ^    MX2X1        0.142  6.040    8.383  
      g63851__1474                       AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.473  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.175  6.305    8.648  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.155  6.460    8.803  
      g63847                             A ^ -> Y v    INVX1        0.183  6.643    8.986  
      g63843__5019                       B v -> Y ^    NOR2X1       0.252  6.895    9.239  
      g63830__7114                       A1 ^ -> Y v   AOI22X1      0.164  7.059    9.403  
      g63810__5019                       B0 v -> Y ^   OAI2BB1X1    0.065  7.125    9.468  
      dmem/FE_OFC243_ram_A_3             A ^ -> Y ^    BUFX2        0.119  7.243    9.587  
      dmem/FE_PHC1077_FE_OFN243_ram_A_3  A ^ -> Y ^    DLY1X1       0.145  7.388    9.732  
      dmem/u_mem                         A[3] ^        MEM1_256X32  0.000  7.388    9.732  
      --------------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.732
- Arrival Time                  7.381
= Slack Time                    2.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]      CK ^          -            -      0.011    2.361  
      mMIPS_id_immediate_out_reg[7]      CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.574  
      g64907                             AN v -> Y v   NAND2BX1     0.129  0.352    2.702  
      g64793__5266                       B v -> Y ^    NOR2X1       0.136  0.488    2.839  
      g64621__2703                       B ^ -> Y ^    OR2X1        0.092  0.580    2.931  
      g64486__7118                       A2 ^ -> Y v   AOI32X1      0.103  0.683    3.034  
      g64445__1474                       B1 v -> Y ^   OAI32X1      0.092  0.775    3.126  
      g64423__2900                       B ^ -> Y ^    OR2X1        0.078  0.854    3.204  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.077  0.931    3.282  
      g64396__5953                       A v -> Y v    AND2X1       0.089  1.020    3.370  
      g64378__8780                       B v -> Y v    AND2X2       0.172  1.192    3.542  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.141  1.333    3.683  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.436    3.787  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.544    3.895  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.120  1.664    4.015  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.111  1.775    4.126  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.101  1.876    4.227  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.983    4.334  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.107  2.090    4.441  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.192    4.543  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.107  2.299    4.649  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.106  2.405    4.755  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.104  2.509    4.860  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.105  2.614    4.964  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.104  2.718    5.068  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.105  2.822    5.173  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.114  2.936    5.287  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.111  3.047    5.398  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.109  3.156    5.507  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.104  3.261    5.611  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.362    5.712  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.103  3.464    5.815  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.571    5.922  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.105  3.676    6.026  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.113  3.788    6.139  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.109  3.898    6.248  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.104  4.001    6.352  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  4.105    6.455  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.103  4.208    6.558  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.103  4.311    6.662  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.106  4.417    6.767  
      g63893__5703                       CI ^ -> CO ^  ADDFX1       0.102  4.519    6.870  
      g63890__8757                       B ^ -> Y v    XNOR2X1      0.079  4.598    6.948  
      g63882__9682                       A1 v -> Y ^   AOI22X1      0.053  4.651    7.002  
      g63875__1857                       C0 ^ -> Y v   OAI211X1     0.106  4.757    7.108  
      g63873__1840                       C0 v -> Y ^   AOI221X1     0.104  4.861    7.212  
      g63869__6083                       B ^ -> Y v    NAND2X1      0.113  4.974    7.324  
      g63867__5266                       A1 v -> Y v   AO22X1       0.126  5.100    7.450  
      g63865__5703                       B v -> Y v    OR2X2        0.190  5.290    7.641  
      FE_OFC105_ram_addr_31              A v -> Y v    BUFX3        0.222  5.512    7.862  
      g63860__7118                       B v -> Y v    OR2X1        0.244  5.756    8.107  
      g63857__2900                       B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.249  
      g63853__9682                       B ^ -> Y ^    MX2X1        0.142  6.040    8.391  
      g63851__1474                       AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.480  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.175  6.305    8.656  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.155  6.460    8.810  
      g63847                             A ^ -> Y v    INVX1        0.183  6.643    8.994  
      g63843__5019                       B v -> Y ^    NOR2X1       0.252  6.895    9.246  
      g63829__5703                       A1 ^ -> Y v   AOI22X1      0.164  7.059    9.410  
      g63811__1857                       B0 v -> Y ^   OAI2BB1X1    0.055  7.115    9.465  
      dmem/FE_OFC244_ram_A_2             A ^ -> Y ^    BUFX2        0.120  7.235    9.585  
      dmem/FE_PHC1075_FE_OFN244_ram_A_2  A ^ -> Y ^    DLY1X1       0.147  7.381    9.732  
      dmem/u_mem                         A[2] ^        MEM1_256X32  0.000  7.381    9.732  
      --------------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mMIPS_hi_out_reg[25]/CK 
Endpoint:   mMIPS_hi_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.938
- Arrival Time                  7.509
= Slack Time                    2.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.440  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.611  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.749  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    2.894  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.120  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.266  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.404  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.621  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.819  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    3.943  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.027  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.141  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.249  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.354  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.456  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.559  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.662  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.770  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.876  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    4.979  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.086  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.190  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.293  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.396  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.498  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.599  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.699  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.800  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    5.900  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.002  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.105  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.208  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.310  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.412  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.513  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.613  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.715  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.819  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    6.928  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.034  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.135  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.238  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.340  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.442  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.546  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.652  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.758  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.864  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    7.973  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.079  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.182  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.285  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.393  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.498  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.605  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.713  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.819  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    8.926  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.035  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.140  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.240  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.342  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.444  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.546  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.220    9.649  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> S ^   ADDFX1    0.137  7.357    9.786  
      g106939                         AN ^ -> Y ^   NOR2BX1   0.052  7.409    9.838  
      g106316                         B ^ -> Y ^    MX2X1     0.100  7.509    9.938  
      mMIPS_hi_out_reg[25]            D ^           DFFRHQX1  0.000  7.509    9.938  
      --------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin mMIPS_hi_out_reg[24]/CK 
Endpoint:   mMIPS_hi_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.034
= Required Time                 9.955
- Arrival Time                  7.405
= Slack Time                    2.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.561  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.731  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.869  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.014  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.240  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.386  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.524  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.741  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    3.939  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.063  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.147  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.261  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.369  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.475  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.577  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.679  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.782  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.890  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    4.997  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.099  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.206  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.310  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.413  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.516  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.618  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.719  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.820  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    5.920  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.021  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.123  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.226  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.329  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.430  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.532  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.633  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.734  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.835  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    6.939  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.048  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.154  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.255  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.358  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.461  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.562  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.666  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.773  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.878  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    7.984  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.093  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.199  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.302  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.405  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.513  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.619  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.725  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.834  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    8.939  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.047  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.156  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.260  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.360  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.463  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.564  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.102  7.117    9.666  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> S ^   ADDFX1    0.137  7.255    9.804  
      g106892                         AN ^ -> Y ^   NOR2BX1   0.053  7.308    9.857  
      g106319                         B ^ -> Y ^    MX2X1     0.098  7.405    9.955  
      mMIPS_hi_out_reg[24]            D ^           DFFRHQX1  0.000  7.405    9.955  
      --------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/CE                   (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.504
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.477
- Arrival Time                  6.865
= Slack Time                    2.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    2.623  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    2.835  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    2.964  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.100  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.192  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.295  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.388  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.466  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    3.543  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    3.632  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    3.804  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    3.945  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.048  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.156  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.276  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.387  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.488  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    4.595  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    4.702  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    4.804  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    4.911  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.017  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.121  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.226  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.330  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.434  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    5.548  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    5.660  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    5.768  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    5.873  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    5.974  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.076  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.183  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.288  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.113  3.788    6.401  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.109  3.898    6.510  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.104  4.001    6.613  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  4.105    6.717  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.103  4.208    6.820  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.103  4.311    6.923  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.106  4.417    7.029  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.102  4.519    7.131  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.079  4.598    7.210  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.053  4.651    7.263  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.106  4.757    7.369  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.104  4.861    7.473  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.113  4.974    7.586  
      g63867__5266                   A1 v -> Y v   AO22X1       0.126  5.100    7.712  
      g63865__5703                   B v -> Y v    OR2X2        0.190  5.290    7.902  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3        0.222  5.512    8.124  
      g63860__7118                   B v -> Y v    OR2X1        0.244  5.756    8.368  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.510  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.142  6.040    8.652  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.090  6.130    8.742  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.175  6.305    8.917  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.155  6.460    9.072  
      g63847                         A ^ -> Y v    INVX1        0.183  6.643    9.255  
      g63825__7118                   B v -> Y ^    NAND2BX1     0.222  6.865    9.477  
      dmem/u_mem                     CE ^          MEM1_256X32  0.000  6.865    9.477  
      ----------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin mMIPS_hi_out_reg[23]/CK 
Endpoint:   mMIPS_hi_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.034
= Required Time                 9.954
- Arrival Time                  7.315
= Slack Time                    2.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.650  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.820  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    2.958  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.103  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.329  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.476  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.614  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.831  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.029  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.153  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.237  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.351  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.458  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.564  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.666  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.769  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.872  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    4.980  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.086  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.189  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.295  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.400  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.503  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.606  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.707  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.809  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.909  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.009  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.110  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.212  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.315  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.418  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.519  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.621  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.723  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.823  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    6.925  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.028  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.138  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.243  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.345  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.448  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.550  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.652  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.756  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.862  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    7.968  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.074  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.183  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.289  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.392  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.494  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.603  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.708  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.815  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    8.923  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.029  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.136  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.245  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.349  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.450  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.552  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  7.015    9.654  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> S ^   ADDFX1    0.141  7.156    9.795  
      g106891                         AN ^ -> Y ^   NOR2BX1   0.058  7.214    9.853  
      g106332                         B ^ -> Y ^    MX2X1     0.101  7.315    9.954  
      mMIPS_hi_out_reg[23]            D ^           DFFRHQX1  0.000  7.315    9.954  
      --------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin mMIPS_hi_out_reg[22]/CK 
Endpoint:   mMIPS_hi_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.938
- Arrival Time                  7.222
= Slack Time                    2.717
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.728  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.898  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.036  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.181  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.407  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.553  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.692  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    3.908  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.106  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.230  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.315  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.428  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.536  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.642  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.744  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.846  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    4.950  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.058  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.164  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.267  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.373  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.477  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.581  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.684  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.785  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.886  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    5.987  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.087  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.188  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.290  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.393  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.496  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.597  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.699  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.800  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.901  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.003  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.106  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.215  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.321  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.422  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.525  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.628  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.729  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.834  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    7.940  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.045  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.151  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.261  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.366  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.469  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.572  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.681  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.786  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.892  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.001  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.106  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.214  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.323  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.427  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.528  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.913    9.630  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> S ^   ADDFX1    0.137  7.050    9.766  
      g106881                         AN ^ -> Y ^   NOR2BX1   0.065  7.115    9.832  
      g106330                         B ^ -> Y ^    MX2X1     0.106  7.222    9.938  
      mMIPS_hi_out_reg[22]            D ^           DFFRHQX1  0.000  7.222    9.938  
      --------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mMIPS_hi_out_reg[21]/CK 
Endpoint:   mMIPS_hi_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.937
- Arrival Time                  7.123
= Slack Time                    2.814
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.826  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    2.996  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.134  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.279  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.505  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.651  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.789  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    4.006  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.204  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.328  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.413  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.526  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.634  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.740  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.842  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    4.944  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    5.047  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.155  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.262  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.365  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.471  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.575  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.678  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.781  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.883  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    5.984  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    6.085  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.185  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.286  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.388  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.491  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.594  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.695  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.797  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.898  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    6.999  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.100  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.204  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.313  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.419  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.520  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.623  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.726  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.827  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    7.931  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    8.038  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.143  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.249  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.358  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.464  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.567  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.670  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.778  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.884  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    8.990  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.099  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.204  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.312  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.421  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.525  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.811    9.625  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> S ^   ADDFX1    0.135  6.946    9.760  
      g106877                         AN ^ -> Y ^   NOR2BX1   0.068  7.014    9.829  
      g106304                         B ^ -> Y ^    MX2X1     0.109  7.123    9.937  
      mMIPS_hi_out_reg[21]            D ^           DFFRHQX1  0.000  7.123    9.937  
      --------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin mMIPS_hi_out_reg[20]/CK 
Endpoint:   mMIPS_hi_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.057
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.934
- Arrival Time                  7.043
= Slack Time                    2.891
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    2.902  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    3.072  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.210  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.355  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.581  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.728  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    3.866  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    4.083  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.281  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.404  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.489  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.603  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.710  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.816  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    4.918  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    5.021  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    5.124  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.232  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.338  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.441  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.547  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.652  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.755  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    5.858  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    5.959  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    6.060  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    6.161  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.261  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.362  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.464  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.567  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.670  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.771  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    6.873  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    6.975  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    7.075  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.177  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.280  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.390  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.495  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.596  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.700  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.802  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    7.904  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    8.008  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    8.114  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.220  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.326  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.435  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.540  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.644  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.746  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    8.855  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    8.960  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    9.067  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.175  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.280  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.388  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.497  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.104  6.710    9.601  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> S ^   ADDFX1    0.135  6.846    9.736  
      g106898                         AN ^ -> Y ^   NOR2BX1   0.064  6.909    9.800  
      g106322                         B ^ -> Y ^    CLKMX2X4  0.134  7.043    9.934  
      mMIPS_hi_out_reg[20]            D ^           DFFRHQX1  0.000  7.043    9.934  
      --------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/WE                   (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.981
- Arrival Time                  6.996
= Slack Time                    2.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    2.996  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.208  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.337  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.473  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.565  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.668  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.761  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.839  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    3.916  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.005  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.177  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.318  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.421  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.529  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.649  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.760  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.862  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    4.968  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.075  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.177  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.284  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.390  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.494  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.599  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.703  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.808  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    5.921  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.033  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.141  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.246  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.347  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.449  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.557  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.661  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.113  3.788    6.774  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.109  3.898    6.883  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.104  4.001    6.986  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  4.105    7.090  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.103  4.208    7.193  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.103  4.311    7.296  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.106  4.417    7.402  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.102  4.519    7.504  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.079  4.598    7.583  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.053  4.651    7.636  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.106  4.757    7.742  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.104  4.861    7.847  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.113  4.974    7.959  
      g63867__5266                   A1 v -> Y v   AO22X1       0.126  5.100    8.085  
      g63865__5703                   B v -> Y v    OR2X2        0.190  5.290    8.275  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3        0.222  5.512    8.497  
      g63860__7118                   B v -> Y v    OR2X1        0.244  5.756    8.741  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.142  5.898    8.883  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.142  6.040    9.025  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.090  6.130    9.115  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.175  6.305    9.290  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.155  6.460    9.445  
      g63847                         A ^ -> Y v    INVX1        0.183  6.643    9.628  
      g63814__4296                   C v -> Y v    AND3XL       0.352  6.995    9.980  
      dmem/u_mem                     WE v          MEM1_256X32  0.001  6.996    9.981  
      ----------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin mMIPS_hi_out_reg[19]/CK 
Endpoint:   mMIPS_hi_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.937
- Arrival Time                  6.901
= Slack Time                    3.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    3.048  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    3.218  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.356  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.501  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.727  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.873  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    4.012  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    4.228  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.426  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.550  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.635  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.749  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.856  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    4.962  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    5.064  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    5.166  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    5.270  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.378  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.484  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.587  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.693  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.797  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.901  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    6.004  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    6.105  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    6.206  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    6.307  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.407  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.508  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.610  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.713  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.816  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.917  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    7.019  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    7.121  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    7.221  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.323  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.426  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.535  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.641  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.742  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.845  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    7.948  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    8.049  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    8.154  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    8.260  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.365  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.471  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.581  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.686  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.790  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.892  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    9.001  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    9.106  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    9.213  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.321  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.426  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.534  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.109  6.606    9.643  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> S ^   ADDFX1    0.141  6.748    9.784  
      g106942                         AN ^ -> Y ^   NOR2BX1   0.053  6.801    9.838  
      g106315                         B ^ -> Y ^    MX2X1     0.100  6.901    9.937  
      mMIPS_hi_out_reg[19]            D ^           DFFRHQX1  0.000  6.901    9.937  
      --------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.733
- Arrival Time                  6.663
= Slack Time                    3.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.080  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.293  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.422  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.558  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.650  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.753  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.845  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.923  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.001  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.089  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.262  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.403  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.506  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.614  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.734  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.845  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.946  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.053  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.160  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.262  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.369  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.475  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.579  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.683  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.788  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.892  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.006  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.117  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.226  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.330  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.431  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.534  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.641  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.746  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.896  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    6.997  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.109  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.211  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.359  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.535  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.670  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.795  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.916  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.037  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.192  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.325  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.490  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.639  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.789  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    8.977  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.054  
      g63835__2703                   B ^ -> Y v    NAND2X1      0.114  6.098    9.167  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX3        0.131  6.229    9.299  
      g63817__4547                   A1 ^ -> Y v   AOI22X1      0.155  6.384    9.454  
      g63796__1786                   A v -> Y ^    NAND2X1      0.090  6.474    9.544  
      g63788__2683                   A ^ -> Y ^    AND2X1       0.188  6.662    9.732  
      imem/u_mem                     A[5] ^        MEM1_256X32  0.001  6.663    9.733  
      ----------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.737
- Arrival Time                  6.635
= Slack Time                    3.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.112  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.325  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.453  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.590  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.682  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.785  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.877  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.955  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.033  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.121  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.293  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.434  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.538  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.646  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.766  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.877  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.978  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.085  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.192  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.294  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.400  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.506  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.611  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.715  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.819  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.924  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.038  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.149  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.258  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.362  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.463  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.566  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.673  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.777  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.928  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.029  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.140  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.243  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.390  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.567  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.702  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.826  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.948  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.069  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.224  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.357  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.522  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.671  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.820  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.009  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.085  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.191  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.357  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.157  6.412    9.514  
      g63801__2250                   B1 ^ -> Y v   AOI22X1      0.059  6.472    9.573  
      g63793__7675                   B0 v -> Y ^   OAI2BB1X1    0.065  6.537    9.638  
      imem/FE_OFC364_rom_A_4         A ^ -> Y ^    BUFX2        0.097  6.634    9.735  
      imem/u_mem                     A[4] ^        MEM1_256X32  0.001  6.635    9.737  
      ----------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin mMIPS_hi_out_reg[18]/CK 
Endpoint:   mMIPS_hi_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.937
- Arrival Time                  6.830
= Slack Time                    3.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    3.119  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    3.289  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.427  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.572  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.798  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    3.944  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    4.082  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    4.299  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.497  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.621  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.705  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.819  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.927  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    5.033  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    5.135  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    5.237  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    5.340  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.448  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.555  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.657  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.764  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.868  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    5.971  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    6.074  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    6.176  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    6.277  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    6.378  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.478  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.579  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.681  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.784  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.887  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    6.988  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    7.090  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    7.191  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    7.292  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.393  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.497  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.606  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.712  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.813  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.916  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    8.019  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    8.120  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    8.224  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    8.331  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.436  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.542  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.651  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.757  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.860  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    8.963  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    9.071  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    9.177  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    9.283  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.392  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.497  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.108  6.497    9.605  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> S ^   ADDFX1    0.138  6.635    9.743  
      g106897                         AN ^ -> Y ^   NOR2BX1   0.069  6.704    9.812  
      g106324                         B ^ -> Y ^    CLKMX2X2  0.126  6.830    9.937  
      mMIPS_hi_out_reg[18]            D ^           DFFRHQX1  0.000  6.830    9.937  
      --------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.736
- Arrival Time                  6.624
= Slack Time                    3.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.122  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.335  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.463  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.600  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.692  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.795  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.887  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.965  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.043  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.131  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.303  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.444  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.548  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.656  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.776  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.887  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.988  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.095  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.202  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.304  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.410  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.516  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.621  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.725  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.829  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.934  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.048  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.159  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.268  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.372  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.473  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.576  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.683  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.787  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.938  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.039  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.150  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.253  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.400  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.577  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.712  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.836  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.958  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.079  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.234  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.367  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.532  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.681  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.830  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.019  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.095  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.201  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.367  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.157  6.412    9.524  
      g63802__6083                   B1 ^ -> Y v   AOI22X1      0.056  6.468    9.580  
      g63794__7118                   B0 v -> Y ^   OAI2BB1X1    0.050  6.518    9.630  
      imem/FE_OFC367_rom_A_1         A ^ -> Y ^    BUFX2        0.105  6.623    9.735  
      imem/u_mem                     A[1] ^        MEM1_256X32  0.001  6.624    9.736  
      ----------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.736
- Arrival Time                  6.624
= Slack Time                    3.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.123  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.335  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.464  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.600  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.692  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.795  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.888  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.966  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.043  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.132  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.304  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.445  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.548  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.656  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.776  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.887  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.988  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.095  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.202  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.304  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.411  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.517  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.621  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.726  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.830  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.934  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.048  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.160  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.268  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.373  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.474  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.576  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.683  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.788  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.938  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.039  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.151  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.254  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.401  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.578  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.713  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.837  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.958  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.080  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.234  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.368  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.532  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.681  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.831  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.019  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.096  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.202  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.367  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.157  6.412    9.524  
      g63799__7114                   B1 ^ -> Y v   AOI22X1      0.056  6.468    9.581  
      g63791__2900                   B0 v -> Y ^   OAI2BB1X1    0.051  6.520    9.632  
      imem/FE_OFC366_rom_A_2         A ^ -> Y ^    BUFX2        0.103  6.623    9.735  
      imem/u_mem                     A[2] ^        MEM1_256X32  0.001  6.624    9.736  
      ----------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.737
- Arrival Time                  6.617
= Slack Time                    3.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.130  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.342  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.471  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.607  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.699  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.802  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.895  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.973  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.050  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.139  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.311  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.452  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.555  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.663  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.783  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.894  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.995  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.102  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.209  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.311  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.418  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.524  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.628  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.733  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.837  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.941  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.055  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.167  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.275  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.380  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.481  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.583  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.690  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.795  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.945  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.046  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.158  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.261  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.408  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.585  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.720  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.844  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.965  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.087  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.241  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.375  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.539  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.688  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.838  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.026  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.103  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.209  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.374  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.157  6.412    9.531  
      g63800__5266                   B1 ^ -> Y v   AOI22X1      0.059  6.471    9.590  
      g63792__2391                   B0 v -> Y ^   OAI2BB1X1    0.055  6.526    9.645  
      imem/FE_OFC365_rom_A_3         A ^ -> Y ^    BUFX2        0.091  6.616    9.735  
      imem/u_mem                     A[3] ^        MEM1_256X32  0.001  6.617    9.737  
      ----------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.736
- Arrival Time                  6.615
= Slack Time                    3.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.132  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.345  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.473  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.610  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.702  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.805  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.897  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.975  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.053  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.141  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.313  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.455  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.558  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.666  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.786  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.897  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.998  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.105  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.212  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.314  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.421  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.527  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.631  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.735  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.840  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.944  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.058  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.169  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.278  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.382  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.483  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.586  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.693  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.798  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.948  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.049  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.161  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.263  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.410  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.587  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.722  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.846  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.968  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.089  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.244  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.377  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.542  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.691  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.841  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.029  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.106  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.211  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.377  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.157  6.412    9.534  
      g63795__8757                   B1 ^ -> Y v   AOI22X1      0.056  6.468    9.590  
      g63790__6877                   B0 v -> Y ^   OAI2BB1X1    0.054  6.522    9.644  
      imem/FE_OFC363_rom_A_7         A ^ -> Y ^    BUFX2        0.091  6.613    9.735  
      imem/u_mem                     A[7] ^        MEM1_256X32  0.001  6.615    9.736  
      ----------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.253
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.733
- Arrival Time                  6.611
= Slack Time                    3.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.132  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.345  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.474  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.610  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.702  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.805  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.897  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.975  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.053  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.141  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.314  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.455  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.558  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.666  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.786  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.897  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    4.998  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.105  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.212  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.314  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.421  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.527  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.631  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.736  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.840  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.944  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.058  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.169  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.278  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.382  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.484  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.586  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.693  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.798  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.948  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.049  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.161  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.263  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.411  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.587  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.722  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.847  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.968  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.089  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.244  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.377  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.542  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.691  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.841  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.029  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.106  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.211  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.377  
      g63819__2683                   B1 ^ -> Y v   AOI22X1      0.122  6.377    9.499  
      g63798__5703                   C0 v -> Y ^   OAI221X1     0.059  6.435    9.557  
      g63787__9682                   A ^ -> Y ^    AND2X1       0.174  6.610    9.732  
      imem/u_mem                     A[0] ^        MEM1_256X32  0.002  6.611    9.733  
      ----------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.026
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.012
= Required Time                 9.734
- Arrival Time                  6.603
= Slack Time                    3.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.011    3.141  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.212  0.223    3.353  
      g64907                         AN v -> Y v   NAND2BX1     0.129  0.352    3.482  
      g64793__5266                   B v -> Y ^    NOR2X1       0.136  0.488    3.618  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.092  0.580    3.710  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.103  0.683    3.813  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.092  0.775    3.906  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.078  0.854    3.984  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.077  0.931    4.061  
      g64396__5953                   A v -> Y v    AND2X1       0.089  1.020    4.150  
      g64378__8780                   B v -> Y v    AND2X2       0.172  1.192    4.322  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.141  1.333    4.463  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.436    4.566  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.544    4.674  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.120  1.664    4.794  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.111  1.775    4.905  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.101  1.876    5.007  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.983    5.113  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.107  2.090    5.220  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.192    5.322  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.107  2.299    5.429  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.106  2.405    5.535  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.104  2.509    5.639  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.105  2.614    5.744  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.104  2.718    5.848  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.105  2.822    5.953  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.114  2.936    6.066  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.111  3.047    6.178  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.109  3.156    6.286  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.104  3.261    6.391  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.362    6.492  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.103  3.464    6.594  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.571    6.702  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.105  3.676    6.806  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.150  3.826    6.956  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.101  3.927    7.057  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.112  4.039    7.169  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.103  4.141    7.272  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.147  4.289    7.419  
      g63926__2703                   D v -> Y v    OR4X1        0.177  4.465    7.596  
      g63921__5703                   D v -> Y v    OR4X1        0.135  4.600    7.731  
      g63913__6877                   D v -> Y v    OR4X1        0.124  4.725    7.855  
      g63904__9906                   D v -> Y v    OR4X1        0.121  4.846    7.976  
      g63895__5266                   D v -> Y v    OR4X1        0.121  4.968    8.098  
      g63885__6877                   D v -> Y v    OR4X1        0.155  5.122    8.252  
      g63878__4296                   D v -> Y v    OR4X1        0.133  5.255    8.386  
      g63866__7114                   D v -> Y v    OR4X1        0.165  5.420    8.550  
      g63855__1309                   D v -> Y v    OR4X1        0.149  5.569    8.699  
      g63850__3772                   D v -> Y v    OR4X1        0.150  5.719    8.849  
      g63844__1857                   S0 v -> Y v   MXI2X6       0.188  5.907    9.038  
      g63842                         A v -> Y ^    INVX1        0.076  5.984    9.114  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.106  6.090    9.220  
      g37246                         A v -> Y ^    INVX2        0.166  6.255    9.385  
      g63816__1474                   B1 ^ -> Y v   AOI22X1      0.121  6.376    9.506  
      g63797__5953                   B v -> Y ^    NAND2X1      0.056  6.432    9.562  
      g63789__1309                   A ^ -> Y ^    AND2X1       0.171  6.603    9.733  
      imem/u_mem                     A[6] ^        MEM1_256X32  0.001  6.603    9.734  
      ----------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin uRAM_IF_buf_hit_reg/CK 
Endpoint:   uRAM_IF_buf_hit_reg/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.954
- Arrival Time                  6.806
= Slack Time                    3.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.159  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.371  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.500  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.636  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.728  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.831  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    3.924  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.002  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.079  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.168  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.340  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.481  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.584  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.692  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.812  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    4.923  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.025  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.131  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.238  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.340  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.447  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.553  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.657  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.762  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.866  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    5.971  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.084  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.196  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.304  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.409  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.510  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.612  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.720  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.824  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    6.937  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.046  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.149  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.253  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.356  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.459  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.565  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.667  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.746  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.799  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    7.905  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.010  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.122  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.248  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.438  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.660  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    8.904  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.046  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.188  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.278  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.453  
      g63848__8780                   B v -> Y ^    NOR2BX1    0.155  6.460    9.608  
      g63847                         A ^ -> Y v    INVX1      0.183  6.643    9.791  
      g103867                        S0 v -> Y ^   CLKMX2X2   0.163  6.806    9.954  
      uRAM_IF_buf_hit_reg            D ^           DFFRHQX1   0.000  6.806    9.954  
      --------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin uRAM_IF_buf_pend_reg/CK 
Endpoint:   uRAM_IF_buf_pend_reg/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.070
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.937
- Arrival Time                  6.774
= Slack Time                    3.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.174  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.387  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.516  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.652  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.744  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.847  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    3.939  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.017  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.095  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.183  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.356  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.497  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.600  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.708  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.828  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    4.939  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.040  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.147  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.254  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.356  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.463  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.569  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.673  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.777  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.882  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    5.986  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.100  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.211  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.320  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.424  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.525  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.628  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.735  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.840  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    6.952  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.061  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.165  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.269  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.371  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.475  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.581  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.683  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.762  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.815  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    7.921  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.025  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.138  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.263  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.454  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.676  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    8.920  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.062  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.204  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.294  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.469  
      g63848__8780                   B v -> Y ^    NOR2BX1    0.155  6.460    9.623  
      g63847                         A ^ -> Y v    INVX1      0.183  6.643    9.807  
      g106879                        B v -> Y ^    NOR2BX1    0.131  6.774    9.937  
      uRAM_IF_buf_pend_reg           D ^           DFFRHQX2   0.000  6.774    9.937  
      --------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mMIPS_hi_out_reg[17]/CK 
Endpoint:   mMIPS_hi_out_reg[17]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.028
- Setup                         0.061
+ Phase Shift                  10.000
+ CPPR Adjustment               0.020
= Required Time                 9.930
- Arrival Time                  6.763
= Slack Time                    3.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[5]   CK ^          -         -      0.011    3.178  
      mMIPS_id_data_reg2_out_reg[5]   CK ^ -> Q v   DFFRHQX1  0.170  0.182    3.348  
      FE_PHC984_FE_OFN71_dev_dout_5   A v -> Y v    DLY1X1    0.138  0.320    3.486  
      FE_OFC71_dev_dout_5             A v -> Y v    BUFX3     0.145  0.464    3.631  
      g37742__7344                    B v -> Y v    CLKMX2X4  0.226  0.690    3.857  
      mMIPS_alu_mul_126_31_g13182     A v -> Y ^    INVX2     0.146  0.837    4.004  
      mMIPS_alu_mul_126_31_g13139     B ^ -> Y ^    XNOR2X1   0.138  0.975    4.142  
      mMIPS_alu_mul_126_31_g13069     B ^ -> Y ^    AND2X2    0.217  1.192    4.359  
      mMIPS_alu_mul_126_31_g12934     A0 ^ -> Y v   OAI21X1   0.198  1.390    4.557  
      mMIPS_alu_mul_126_31_g12678     B v -> Y ^    XNOR2X1   0.124  1.514    4.681  
      mMIPS_alu_mul_126_31_g12644     B ^ -> S ^    ADDHX1    0.084  1.598    4.765  
      mMIPS_alu_mul_126_31_cdnadd_3   A ^ -> CO ^   ADDFX1    0.114  1.712    4.879  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.108  1.820    4.986  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.106  1.925    5.092  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  2.027    5.194  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.102  2.130    5.297  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.103  2.233    5.400  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.108  2.341    5.508  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.106  2.447    5.614  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.550    5.717  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.106  2.656    5.823  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.761    5.928  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.103  2.864    6.031  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.103  2.967    6.134  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.102  3.069    6.235  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.101  3.170    6.337  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.270    6.437  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.100  3.371    6.537  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.101  3.471    6.638  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.573    6.740  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.103  3.676    6.843  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.103  3.779    6.946  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.101  3.881    7.047  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.102  3.982    7.149  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  4.084    7.251  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.184    7.351  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.286    7.453  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.103  4.390    7.556  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.109  4.499    7.666  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.106  4.605    7.771  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.706    7.873  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.103  4.809    7.976  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.103  4.911    8.078  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.101  5.013    8.180  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.104  5.117    8.284  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.106  5.223    8.390  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.106  5.329    8.496  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.435    8.602  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.109  5.544    8.711  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.106  5.650    8.817  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.103  5.753    8.920  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.856    9.022  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.109  5.964    9.131  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.105  6.069    9.236  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.107  6.176    9.343  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.284    9.451  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.105  6.390    9.557  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> S ^   ADDFX1    0.143  6.532    9.699  
      g106884                         AN ^ -> Y ^   NOR2BX1   0.070  6.603    9.770  
      g106314                         B ^ -> Y ^    CLKMX2X6  0.161  6.763    9.930  
      mMIPS_hi_out_reg[17]            D ^           DFFRHQX1  0.000  6.763    9.930  
      --------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin uRAM_IF_buf_we_reg[2]/CK 
Endpoint:   uRAM_IF_buf_we_reg[2]/D         (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.062
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.945
- Arrival Time                  6.734
= Slack Time                    3.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.222  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.434  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.563  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.699  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.791  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.894  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    3.987  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.065  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.142  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.231  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.403  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.544  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.647  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.756  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.875  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    4.986  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.088  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.195  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.301  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.404  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.510  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.616  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.720  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.825  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.929  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.034  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.147  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.259  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.368  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.472  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.573  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.676  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.783  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.887  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.000  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.109  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.213  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.316  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.419  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.522  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.628  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.730  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.809  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.862  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    7.968  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.073  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.185  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.311  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.501  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.723  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    8.968  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.110  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.251  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.341  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.516  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.747  
      g103727                        S0 v -> Y ^   CLKMX2X6   0.198  6.734    9.945  
      uRAM_IF_buf_we_reg[2]          D ^           DFFRX1     0.000  6.734    9.945  
      --------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin uRAM_IF_buf_addr_reg[6]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[6]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.056
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.952
- Arrival Time                  6.711
= Slack Time                    3.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.251  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.463  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.592  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.729  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.820  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.923  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.016  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.094  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.171  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.260  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.432  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.573  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.677  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.785  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.904  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.016  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.117  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.224  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.331  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.433  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.539  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.645  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.750  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.854  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.958  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.063  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.176  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.288  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.397  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.501  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.602  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.705  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.812  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.916  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.029  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.138  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.242  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.345  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.448  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.551  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.657  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.759  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.838  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.892  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    7.997  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.102  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.214  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.340  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.530  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.752  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    8.997  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.139  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.280  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.370  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.545  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.777  
      g106842                        S0 v -> Y ^   CLKMX2X4   0.175  6.711    9.952  
      uRAM_IF_buf_addr_reg[6]        D ^           DFFRHQX1   0.000  6.711    9.952  
      --------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[1]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q                              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.032
- Setup                         0.084
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.924
- Arrival Time                  6.680
= Slack Time                    3.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc           Cell       Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]                               CK ^          -          -      0.011    3.254  
      mMIPS_id_immediate_out_reg[7]                               CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.467  
      g64907                                                      AN v -> Y v   NAND2BX1   0.129  0.352    3.595  
      g64793__5266                                                B v -> Y ^    NOR2X1     0.136  0.488    3.732  
      g64621__2703                                                B ^ -> Y ^    OR2X1      0.092  0.580    3.824  
      g64486__7118                                                A2 ^ -> Y v   AOI32X1    0.103  0.683    3.927  
      g64445__1474                                                B1 v -> Y ^   OAI32X1    0.092  0.775    4.019  
      g64423__2900                                                B ^ -> Y ^    OR2X1      0.078  0.854    4.097  
      g64403__6083                                                A1 ^ -> Y v   AOI22X1    0.077  0.931    4.175  
      g64396__5953                                                A v -> Y v    AND2X1     0.089  1.020    4.263  
      g64378__8780                                                B v -> Y v    AND2X2     0.172  1.192    4.435  
      g64345__6877                                                B v -> Y ^    XNOR2X1    0.141  1.333    4.576  
      g64226__2391                                                CI ^ -> CO ^  ADDFX1     0.103  1.436    4.680  
      g64218__3772                                                CI ^ -> CO ^  ADDFX1     0.108  1.544    4.788  
      g64206__2250                                                CI ^ -> CO ^  ADDFX1     0.120  1.664    4.908  
      g64136__2683                                                CI ^ -> CO ^  ADDFX1     0.111  1.775    5.019  
      g64121__2250                                                CI ^ -> CO ^  ADDFX1     0.101  1.876    5.120  
      g64104__3772                                                CI ^ -> CO ^  ADDFX1     0.107  1.983    5.227  
      g64086__7118                                                CI ^ -> CO ^  ADDFX1     0.107  2.090    5.334  
      g64069__7344                                                CI ^ -> CO ^  ADDFX1     0.102  2.192    5.436  
      g64053__1309                                                CI ^ -> CO ^  ADDFX1     0.107  2.299    5.542  
      g64040__5795                                                CI ^ -> CO ^  ADDFX1     0.106  2.405    5.648  
      g64026__6877                                                CI ^ -> CO ^  ADDFX1     0.104  2.509    5.753  
      g64012__7344                                                CI ^ -> CO ^  ADDFX1     0.105  2.614    5.857  
      g64000__7675                                                CI ^ -> CO ^  ADDFX1     0.104  2.718    5.961  
      g63989__8780                                                CI ^ -> CO ^  ADDFX1     0.105  2.822    6.066  
      g63980__2250                                                CI ^ -> CO ^  ADDFX1     0.114  2.936    6.180  
      g63975__1786                                                CI ^ -> CO ^  ADDFX1     0.111  3.047    6.291  
      g63971__2391                                                CI ^ -> CO ^  ADDFX1     0.109  3.156    6.400  
      g63966__9682                                                CI ^ -> CO ^  ADDFX1     0.104  3.261    6.504  
      g63961__8780                                                CI ^ -> CO ^  ADDFX1     0.101  3.362    6.605  
      g63956__7344                                                CI ^ -> CO ^  ADDFX1     0.103  3.464    6.708  
      g63951__5266                                                CI ^ -> CO ^  ADDFX1     0.107  3.571    6.815  
      g63946__8757                                                CI ^ -> CO ^  ADDFX1     0.105  3.676    6.919  
      g63940__1309                                                CI ^ -> CO ^  ADDFX1     0.113  3.788    7.032  
      g63935__3772                                                CI ^ -> CO ^  ADDFX1     0.109  3.898    7.141  
      g63930__5019                                                CI ^ -> CO ^  ADDFX1     0.104  4.001    7.245  
      g63924__2250                                                CI ^ -> CO ^  ADDFX1     0.104  4.105    7.348  
      g63918__8757                                                CI ^ -> CO ^  ADDFX1     0.103  4.208    7.451  
      g63911__2683                                                CI ^ -> CO ^  ADDFX1     0.103  4.311    7.554  
      g63902__5019                                                CI ^ -> CO ^  ADDFX1     0.106  4.417    7.660  
      g63893__5703                                                CI ^ -> CO ^  ADDFX1     0.102  4.519    7.762  
      g63890__8757                                                B ^ -> Y v    XNOR2X1    0.079  4.598    7.841  
      g63882__9682                                                A1 v -> Y ^   AOI22X1    0.053  4.651    7.895  
      g63875__1857                                                C0 ^ -> Y v   OAI211X1   0.106  4.757    8.000  
      g63873__1840                                                C0 v -> Y ^   AOI221X1   0.104  4.861    8.105  
      g63869__6083                                                B ^ -> Y v    NAND2X1    0.113  4.974    8.217  
      g63867__5266                                                A1 v -> Y v   AO22X1     0.126  5.100    8.343  
      g63865__5703                                                B v -> Y v    OR2X2      0.190  5.290    8.534  
      FE_OFC105_ram_addr_31                                       A v -> Y v    BUFX3      0.222  5.512    8.755  
      g63860__7118                                                B v -> Y v    OR2X1      0.244  5.756    9.000  
      g63857__2900                                                B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.142  
      g63853__9682                                                B ^ -> Y ^    MX2X1      0.142  6.040    9.283  
      g63851__1474                                                AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.373  
      g106922                                                     B ^ -> Y v    NAND2X2    0.155  6.285    9.529  
      g106875                                                     A v -> Y ^    INVX1      0.103  6.389    9.632  
      g106637                                                     C ^ -> Y ^    OR3X1      0.091  6.480    9.724  
      g104995                                                     B ^ -> Y v    NAND2X1    0.096  6.576    9.820  
      g103759                                                     A1 v -> Y ^   OAI221X1   0.104  6.680    9.924  
      u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[1]  D ^           DFFRX1     0.000  6.680    9.924  
      -------------------------------------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin uRAM_IF_buf_addr_reg[2]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[2]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.055
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.948
- Arrival Time                  6.696
= Slack Time                    3.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.263  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.475  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.604  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.740  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.832  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.935  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.028  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.106  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.183  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.272  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.444  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.585  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.688  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.796  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.916  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.027  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.129  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.235  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.342  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.444  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.551  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.657  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.761  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.866  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.970  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.075  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.188  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.300  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.408  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.513  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.614  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.716  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.824  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.928  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.041  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.150  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.253  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.357  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.460  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.563  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.669  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.771  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.850  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.903  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.009  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.114  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.226  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.352  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.542  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.764  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.008  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.150  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.292  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.382  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.557  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.788  
      g106841                        S0 v -> Y ^   CLKMX2X2   0.160  6.696    9.948  
      uRAM_IF_buf_addr_reg[2]        D ^           DFFRHQX1   0.000  6.696    9.948  
      --------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin uRAM_IF_buf_addr_reg[4]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[4]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.059
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.690
= Slack Time                    3.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.269  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.482  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.610  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.747  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.839  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.942  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.034  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.112  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.190  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.278  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.450  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.591  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.695  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.803  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.923  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.034  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.135  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.242  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.349  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.451  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.557  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.663  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.768  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.872  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.976  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.081  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.195  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.306  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.415  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.519  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.620  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.723  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.830  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.934  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.047  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.156  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.260  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.363  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.466  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.570  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.675  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.778  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.856  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.910  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.016  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.120  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.232  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.358  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.549  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.770  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.015  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.157  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.299  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.388  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.564  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.795  
      g106844                        S0 v -> Y ^   MX2X1      0.154  6.690    9.949  
      uRAM_IF_buf_addr_reg[4]        D ^           DFFRHQX1   0.000  6.690    9.949  
      --------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin uRAM_IF_buf_addr_reg[7]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[7]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.059
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.688
= Slack Time                    3.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.271  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.484  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.613  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.749  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.841  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.944  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.036  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.114  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.192  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.280  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.453  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.594  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.697  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.805  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.925  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.036  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.137  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.244  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.351  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.453  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.560  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.666  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.770  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.875  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.979  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.083  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.197  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.308  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.417  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.521  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.623  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.725  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.832  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.937  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.049  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.158  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.262  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.366  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.468  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.572  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.678  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.780  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.859  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.912  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.018  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.122  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.235  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.360  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.551  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.773  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.017  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.159  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.301  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.391  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.566  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.797  
      g106843                        S0 v -> Y ^   MX2X1      0.152  6.688    9.949  
      uRAM_IF_buf_addr_reg[7]        D ^           DFFRHQX1   0.000  6.688    9.949  
      --------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[0]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q                              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.032
- Setup                         0.075
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.932
- Arrival Time                  6.661
= Slack Time                    3.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc           Cell       Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]                               CK ^          -          -      0.011    3.282  
      mMIPS_id_immediate_out_reg[7]                               CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.494  
      g64907                                                      AN v -> Y v   NAND2BX1   0.129  0.352    3.623  
      g64793__5266                                                B v -> Y ^    NOR2X1     0.136  0.488    3.759  
      g64621__2703                                                B ^ -> Y ^    OR2X1      0.092  0.580    3.851  
      g64486__7118                                                A2 ^ -> Y v   AOI32X1    0.103  0.683    3.954  
      g64445__1474                                                B1 v -> Y ^   OAI32X1    0.092  0.775    4.047  
      g64423__2900                                                B ^ -> Y ^    OR2X1      0.078  0.854    4.125  
      g64403__6083                                                A1 ^ -> Y v   AOI22X1    0.077  0.931    4.202  
      g64396__5953                                                A v -> Y v    AND2X1     0.089  1.020    4.291  
      g64378__8780                                                B v -> Y v    AND2X2     0.172  1.192    4.463  
      g64345__6877                                                B v -> Y ^    XNOR2X1    0.141  1.333    4.604  
      g64226__2391                                                CI ^ -> CO ^  ADDFX1     0.103  1.436    4.707  
      g64218__3772                                                CI ^ -> CO ^  ADDFX1     0.108  1.544    4.815  
      g64206__2250                                                CI ^ -> CO ^  ADDFX1     0.120  1.664    4.935  
      g64136__2683                                                CI ^ -> CO ^  ADDFX1     0.111  1.775    5.046  
      g64121__2250                                                CI ^ -> CO ^  ADDFX1     0.101  1.876    5.148  
      g64104__3772                                                CI ^ -> CO ^  ADDFX1     0.107  1.983    5.254  
      g64086__7118                                                CI ^ -> CO ^  ADDFX1     0.107  2.090    5.361  
      g64069__7344                                                CI ^ -> CO ^  ADDFX1     0.102  2.192    5.463  
      g64053__1309                                                CI ^ -> CO ^  ADDFX1     0.107  2.299    5.570  
      g64040__5795                                                CI ^ -> CO ^  ADDFX1     0.106  2.405    5.676  
      g64026__6877                                                CI ^ -> CO ^  ADDFX1     0.104  2.509    5.780  
      g64012__7344                                                CI ^ -> CO ^  ADDFX1     0.105  2.614    5.885  
      g64000__7675                                                CI ^ -> CO ^  ADDFX1     0.104  2.718    5.989  
      g63989__8780                                                CI ^ -> CO ^  ADDFX1     0.105  2.822    6.094  
      g63980__2250                                                CI ^ -> CO ^  ADDFX1     0.114  2.936    6.207  
      g63975__1786                                                CI ^ -> CO ^  ADDFX1     0.111  3.047    6.319  
      g63971__2391                                                CI ^ -> CO ^  ADDFX1     0.109  3.156    6.427  
      g63966__9682                                                CI ^ -> CO ^  ADDFX1     0.104  3.261    6.532  
      g63961__8780                                                CI ^ -> CO ^  ADDFX1     0.101  3.362    6.633  
      g63956__7344                                                CI ^ -> CO ^  ADDFX1     0.103  3.464    6.735  
      g63951__5266                                                CI ^ -> CO ^  ADDFX1     0.107  3.571    6.843  
      g63946__8757                                                CI ^ -> CO ^  ADDFX1     0.105  3.676    6.947  
      g63940__1309                                                CI ^ -> CO ^  ADDFX1     0.113  3.788    7.060  
      g63935__3772                                                CI ^ -> CO ^  ADDFX1     0.109  3.898    7.169  
      g63930__5019                                                CI ^ -> CO ^  ADDFX1     0.104  4.001    7.272  
      g63924__2250                                                CI ^ -> CO ^  ADDFX1     0.104  4.105    7.376  
      g63918__8757                                                CI ^ -> CO ^  ADDFX1     0.103  4.208    7.479  
      g63911__2683                                                CI ^ -> CO ^  ADDFX1     0.103  4.311    7.582  
      g63902__5019                                                CI ^ -> CO ^  ADDFX1     0.106  4.417    7.688  
      g63893__5703                                                CI ^ -> CO ^  ADDFX1     0.102  4.519    7.790  
      g63890__8757                                                B ^ -> Y v    XNOR2X1    0.079  4.598    7.869  
      g63882__9682                                                A1 v -> Y ^   AOI22X1    0.053  4.651    7.922  
      g63875__1857                                                C0 ^ -> Y v   OAI211X1   0.106  4.757    8.028  
      g63873__1840                                                C0 v -> Y ^   AOI221X1   0.104  4.861    8.133  
      g63869__6083                                                B ^ -> Y v    NAND2X1    0.113  4.974    8.245  
      g63867__5266                                                A1 v -> Y v   AO22X1     0.126  5.100    8.371  
      g63865__5703                                                B v -> Y v    OR2X2      0.190  5.290    8.561  
      FE_OFC105_ram_addr_31                                       A v -> Y v    BUFX3      0.222  5.512    8.783  
      g63860__7118                                                B v -> Y v    OR2X1      0.244  5.756    9.027  
      g63857__2900                                                B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.169  
      g63853__9682                                                B ^ -> Y ^    MX2X1      0.142  6.040    9.311  
      g63851__1474                                                AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.401  
      g106922                                                     B ^ -> Y v    NAND2X2    0.155  6.285    9.556  
      g106875                                                     A v -> Y ^    INVX1      0.103  6.389    9.660  
      g106637                                                     C ^ -> Y ^    OR3X1      0.091  6.480    9.751  
      g104995                                                     B ^ -> Y v    NAND2X1    0.096  6.576    9.847  
      g103758                                                     A1 v -> Y ^   OAI221X1   0.084  6.661    9.932  
      u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[0]  D ^           DFFRX1     0.000  6.661    9.932  
      -------------------------------------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q                              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.032
- Setup                         0.079
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.928
- Arrival Time                  6.655
= Slack Time                    3.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc           Cell       Delay  Arrival  Required  
                                                                                                  Time     Time  
      -------------------------------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]                               CK ^          -          -      0.011    3.284  
      mMIPS_id_immediate_out_reg[7]                               CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.496  
      g64907                                                      AN v -> Y v   NAND2BX1   0.129  0.352    3.625  
      g64793__5266                                                B v -> Y ^    NOR2X1     0.136  0.488    3.761  
      g64621__2703                                                B ^ -> Y ^    OR2X1      0.092  0.580    3.853  
      g64486__7118                                                A2 ^ -> Y v   AOI32X1    0.103  0.683    3.956  
      g64445__1474                                                B1 v -> Y ^   OAI32X1    0.092  0.775    4.049  
      g64423__2900                                                B ^ -> Y ^    OR2X1      0.078  0.854    4.127  
      g64403__6083                                                A1 ^ -> Y v   AOI22X1    0.077  0.931    4.204  
      g64396__5953                                                A v -> Y v    AND2X1     0.089  1.020    4.293  
      g64378__8780                                                B v -> Y v    AND2X2     0.172  1.192    4.465  
      g64345__6877                                                B v -> Y ^    XNOR2X1    0.141  1.333    4.606  
      g64226__2391                                                CI ^ -> CO ^  ADDFX1     0.103  1.436    4.709  
      g64218__3772                                                CI ^ -> CO ^  ADDFX1     0.108  1.544    4.818  
      g64206__2250                                                CI ^ -> CO ^  ADDFX1     0.120  1.664    4.937  
      g64136__2683                                                CI ^ -> CO ^  ADDFX1     0.111  1.775    5.048  
      g64121__2250                                                CI ^ -> CO ^  ADDFX1     0.101  1.876    5.150  
      g64104__3772                                                CI ^ -> CO ^  ADDFX1     0.107  1.983    5.257  
      g64086__7118                                                CI ^ -> CO ^  ADDFX1     0.107  2.090    5.363  
      g64069__7344                                                CI ^ -> CO ^  ADDFX1     0.102  2.192    5.466  
      g64053__1309                                                CI ^ -> CO ^  ADDFX1     0.107  2.299    5.572  
      g64040__5795                                                CI ^ -> CO ^  ADDFX1     0.106  2.405    5.678  
      g64026__6877                                                CI ^ -> CO ^  ADDFX1     0.104  2.509    5.782  
      g64012__7344                                                CI ^ -> CO ^  ADDFX1     0.105  2.614    5.887  
      g64000__7675                                                CI ^ -> CO ^  ADDFX1     0.104  2.718    5.991  
      g63989__8780                                                CI ^ -> CO ^  ADDFX1     0.105  2.822    6.096  
      g63980__2250                                                CI ^ -> CO ^  ADDFX1     0.114  2.936    6.209  
      g63975__1786                                                CI ^ -> CO ^  ADDFX1     0.111  3.047    6.321  
      g63971__2391                                                CI ^ -> CO ^  ADDFX1     0.109  3.156    6.430  
      g63966__9682                                                CI ^ -> CO ^  ADDFX1     0.104  3.261    6.534  
      g63961__8780                                                CI ^ -> CO ^  ADDFX1     0.101  3.362    6.635  
      g63956__7344                                                CI ^ -> CO ^  ADDFX1     0.103  3.464    6.738  
      g63951__5266                                                CI ^ -> CO ^  ADDFX1     0.107  3.571    6.845  
      g63946__8757                                                CI ^ -> CO ^  ADDFX1     0.105  3.676    6.949  
      g63940__1309                                                CI ^ -> CO ^  ADDFX1     0.113  3.788    7.062  
      g63935__3772                                                CI ^ -> CO ^  ADDFX1     0.109  3.898    7.171  
      g63930__5019                                                CI ^ -> CO ^  ADDFX1     0.104  4.001    7.275  
      g63924__2250                                                CI ^ -> CO ^  ADDFX1     0.104  4.105    7.378  
      g63918__8757                                                CI ^ -> CO ^  ADDFX1     0.103  4.208    7.481  
      g63911__2683                                                CI ^ -> CO ^  ADDFX1     0.103  4.311    7.584  
      g63902__5019                                                CI ^ -> CO ^  ADDFX1     0.106  4.417    7.690  
      g63893__5703                                                CI ^ -> CO ^  ADDFX1     0.102  4.519    7.792  
      g63890__8757                                                B ^ -> Y v    XNOR2X1    0.079  4.598    7.871  
      g63882__9682                                                A1 v -> Y ^   AOI22X1    0.053  4.651    7.924  
      g63875__1857                                                C0 ^ -> Y v   OAI211X1   0.106  4.757    8.030  
      g63873__1840                                                C0 v -> Y ^   AOI221X1   0.104  4.861    8.135  
      g63869__6083                                                B ^ -> Y v    NAND2X1    0.113  4.974    8.247  
      g63867__5266                                                A1 v -> Y v   AO22X1     0.126  5.100    8.373  
      g63865__5703                                                B v -> Y v    OR2X2      0.190  5.290    8.563  
      FE_OFC105_ram_addr_31                                       A v -> Y v    BUFX3      0.222  5.512    8.785  
      g63860__7118                                                B v -> Y v    OR2X1      0.244  5.756    9.030  
      g63857__2900                                                B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.172  
      g63853__9682                                                B ^ -> Y ^    MX2X1      0.142  6.040    9.313  
      g63851__1474                                                AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.403  
      g106922                                                     B ^ -> Y v    NAND2X2    0.155  6.285    9.558  
      g106875                                                     A v -> Y ^    INVX1      0.103  6.389    9.662  
      g106637                                                     C ^ -> Y ^    OR3X1      0.091  6.480    9.753  
      g104996                                                     B ^ -> Y v    NAND2X1    0.085  6.566    9.839  
      g103757                                                     A1 v -> Y ^   OAI221X1   0.090  6.655    9.928  
      u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]  D ^           DFFRX1     0.000  6.655    9.928  
      -------------------------------------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin uRAM_IF_buf_we_reg[0]/CK 
Endpoint:   uRAM_IF_buf_we_reg[0]/D         (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.055
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.952
- Arrival Time                  6.679
= Slack Time                    3.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.284  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.497  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.626  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.762  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.854  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.957  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.049  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.127  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.205  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.293  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.466  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.607  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.710  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.818  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.938  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.049  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.150  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.257  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.364  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.466  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.573  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.679  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.783  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.887  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.992  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.096  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.210  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.321  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.430  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.534  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.635  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.738  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.845  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.950  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.062  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.171  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.275  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.379  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.481  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.585  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.691  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.793  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.872  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.925  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.031  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.135  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.248  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.373  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.564  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.786  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.030  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.172  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.314  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.404  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.579  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.810  
      g103729                        S0 v -> Y ^   MX2X1      0.142  6.679    9.952  
      uRAM_IF_buf_we_reg[0]          D ^           DFFRX1     0.000  6.679    9.952  
      --------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin uRAM_IF_buf_we_reg[1]/CK 
Endpoint:   uRAM_IF_buf_we_reg[1]/D         (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.055
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.953
- Arrival Time                  6.678
= Slack Time                    3.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.285  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.498  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.626  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.763  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.855  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.958  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.050  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.128  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.206  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.294  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.466  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.607  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.711  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.819  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.939  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.050  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.151  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.258  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.365  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.467  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.573  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.679  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.784  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.888  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.992  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.097  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.211  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.322  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.431  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.535  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.636  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.739  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.846  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.950  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.063  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.172  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.276  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.379  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.482  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.586  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.691  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.794  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.872  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.926  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.032  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.136  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.248  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.374  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.565  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.786  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.031  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.173  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.315  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.404  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.580  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.811  
      g103730                        S0 v -> Y ^   MX2X1      0.142  6.678    9.953  
      uRAM_IF_buf_we_reg[1]          D ^           DFFRX1     0.000  6.678    9.953  
      --------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin uRAM_IF_buf_addr_reg[1]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[1]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.956
- Arrival Time                  6.677
= Slack Time                    3.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.289  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.501  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.630  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.766  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.858  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.961  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.054  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.132  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.209  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.298  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.470  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.611  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.714  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.823  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.942  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.053  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.155  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.262  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.368  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.471  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.577  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.683  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.787  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.892  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.996  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.101  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.214  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.326  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.435  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.539  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.640  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.743  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.850  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.954  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.067  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.176  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.280  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.383  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.486  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.589  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.695  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.797  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.876  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.929  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.035  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.140  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.252  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.378  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.568  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.790  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.035  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.177  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.318  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.408  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.583  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.814  
      g106839                        S0 v -> Y ^   MX2X1      0.141  6.677    9.956  
      uRAM_IF_buf_addr_reg[1]        D ^           DFFRHQX1   0.000  6.677    9.956  
      --------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin uRAM_IF_buf_addr_reg[3]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[3]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.956
- Arrival Time                  6.677
= Slack Time                    3.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.289  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.502  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.631  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.767  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.859  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.962  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.054  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.132  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.210  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.298  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.471  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.612  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.715  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.823  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.943  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.054  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.155  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.262  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.369  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.471  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.578  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.684  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.788  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.893  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.997  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.101  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.215  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.326  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.435  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.539  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.641  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.743  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.850  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.955  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.067  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.176  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.280  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.384  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.486  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.590  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.696  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.798  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.877  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.930  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.036  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.140  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.253  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.378  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.569  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.791  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.035  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.177  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.319  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.409  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.584  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.815  
      g106840                        S0 v -> Y ^   MX2X1      0.141  6.677    9.956  
      uRAM_IF_buf_addr_reg[3]        D ^           DFFRHQX1   0.000  6.677    9.956  
      --------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin uRAM_IF_buf_we_reg[3]/CK 
Endpoint:   uRAM_IF_buf_we_reg[3]/D         (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.056
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.952
- Arrival Time                  6.673
= Slack Time                    3.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.290  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.502  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.631  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.767  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.859  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.962  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.054  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.133  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.210  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.299  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.471  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.612  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.715  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.823  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.943  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.054  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.155  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.262  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.369  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.471  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.578  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.684  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.788  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.893  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.997  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.101  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.215  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.326  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.435  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.540  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.641  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.743  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.850  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.955  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.067  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.177  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.280  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.384  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.487  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.590  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.696  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.798  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.877  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.930  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.036  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.140  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.253  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.379  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.569  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.791  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.035  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.177  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.319  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.409  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.584  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.815  
      g103728                        S0 v -> Y ^   MX2X1      0.137  6.673    9.952  
      uRAM_IF_buf_we_reg[3]          D ^           DFFRX1     0.000  6.673    9.952  
      --------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin uRAM_IF_buf_addr_reg[0]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[0]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.956
- Arrival Time                  6.676
= Slack Time                    3.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.291  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.503  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.632  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.769  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.860  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.963  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.056  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.134  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.211  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.300  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.472  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.613  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.717  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.825  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.944  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.056  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.157  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.264  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.371  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.473  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.579  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.685  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.790  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.894  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.998  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.103  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.216  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.328  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.437  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.541  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.642  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.745  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.852  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.956  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.069  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.178  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.282  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.385  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.488  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.591  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.697  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.799  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.878  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.932  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.037  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.142  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.254  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.380  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.570  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.792  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.037  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.179  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.320  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.410  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.585  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.817  
      g106845                        S0 v -> Y ^   MX2X1      0.140  6.676    9.956  
      uRAM_IF_buf_addr_reg[0]        D ^           DFFRHQX1   0.000  6.676    9.956  
      --------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin uRAM_IF_buf_addr_reg[5]/CK 
Endpoint:   uRAM_IF_buf_addr_reg[5]/D       (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.031
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.956
- Arrival Time                  6.676
= Slack Time                    3.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.011    3.291  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.212  0.223    3.503  
      g64907                         AN v -> Y v   NAND2BX1   0.129  0.352    3.632  
      g64793__5266                   B v -> Y ^    NOR2X1     0.136  0.488    3.769  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.092  0.580    3.860  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.103  0.683    3.963  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.092  0.775    4.056  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.078  0.854    4.134  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.077  0.931    4.211  
      g64396__5953                   A v -> Y v    AND2X1     0.089  1.020    4.300  
      g64378__8780                   B v -> Y v    AND2X2     0.172  1.192    4.472  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.141  1.333    4.613  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.103  1.436    4.717  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.544    4.825  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.120  1.664    4.944  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.111  1.775    5.056  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.101  1.876    5.157  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.107  1.983    5.264  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.107  2.090    5.371  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.192    5.473  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.107  2.299    5.579  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.106  2.405    5.685  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.104  2.509    5.790  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.105  2.614    5.894  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.104  2.718    5.998  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.105  2.822    6.103  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.114  2.936    6.216  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.111  3.047    6.328  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.109  3.156    6.437  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.104  3.261    6.541  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.362    6.642  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.103  3.464    6.745  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.571    6.852  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.105  3.676    6.956  
      g63940__1309                   CI ^ -> CO ^  ADDFX1     0.113  3.788    7.069  
      g63935__3772                   CI ^ -> CO ^  ADDFX1     0.109  3.898    7.178  
      g63930__5019                   CI ^ -> CO ^  ADDFX1     0.104  4.001    7.282  
      g63924__2250                   CI ^ -> CO ^  ADDFX1     0.104  4.105    7.385  
      g63918__8757                   CI ^ -> CO ^  ADDFX1     0.103  4.208    7.488  
      g63911__2683                   CI ^ -> CO ^  ADDFX1     0.103  4.311    7.591  
      g63902__5019                   CI ^ -> CO ^  ADDFX1     0.106  4.417    7.697  
      g63893__5703                   CI ^ -> CO ^  ADDFX1     0.102  4.519    7.799  
      g63890__8757                   B ^ -> Y v    XNOR2X1    0.079  4.598    7.878  
      g63882__9682                   A1 v -> Y ^   AOI22X1    0.053  4.651    7.932  
      g63875__1857                   C0 ^ -> Y v   OAI211X1   0.106  4.757    8.037  
      g63873__1840                   C0 v -> Y ^   AOI221X1   0.104  4.861    8.142  
      g63869__6083                   B ^ -> Y v    NAND2X1    0.113  4.974    8.254  
      g63867__5266                   A1 v -> Y v   AO22X1     0.126  5.100    8.380  
      g63865__5703                   B v -> Y v    OR2X2      0.190  5.290    8.570  
      FE_OFC105_ram_addr_31          A v -> Y v    BUFX3      0.222  5.512    8.792  
      g63860__7118                   B v -> Y v    OR2X1      0.244  5.756    9.037  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1  0.142  5.898    9.179  
      g63853__9682                   B ^ -> Y ^    MX2X1      0.142  6.040    9.320  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1    0.090  6.130    9.410  
      g63849__4296                   B ^ -> Y v    NAND2BX1   0.175  6.305    9.585  
      g63846__9906                   B v -> Y v    OR2X1      0.231  6.536    9.817  
      g106846                        S0 v -> Y ^   MX2X1      0.140  6.676    9.956  
      uRAM_IF_buf_addr_reg[5]        D ^           DFFRHQX1   0.000  6.676    9.956  
      --------------------------------------------------------------------------------

