# ******************************************************************************

# iCEcube Static Timer

# Version:            2016.02.27810

# Build Date:         Jan 28 2016 17:39:04

# File Generated:     Aug 29 2017 20:02:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
		4.2::Critical Path Report for FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R)
		5.2::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R)
		5.3::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen|dds_clk_derived_clock:R)
		5.4::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R)
		5.5::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: w_rstb
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: w_mosi
			6.2.2::Path details for port: w_sclk
			6.2.3::Path details for port: w_ss
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: w_rstb
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: w_mosi
			6.5.2::Path details for port: w_sclk
			6.5.3::Path details for port: w_ss
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA    | Frequency: 93.25 MHz   | Target: 19.88 MHz  | 
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB    | Frequency: 162.03 MHz  | Target: 9.94 MHz   | 
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA  | N/A                    | Target: 19.88 MHz  | 
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB  | N/A                    | Target: 9.94 MHz   | 
Clock: FunctionGen|dds_clk_derived_clock                        | N/A                    | Target: 12.00 MHz  | 
Clock: FunctionGen|r_Clock                                      | N/A                    | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                                           Capture Clock                                          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------------------------------  -----------------------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA  FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA  50312.5          39589       N/A              N/A         N/A              N/A         N/A              N/A         
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA  FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB  50312.5          42957       N/A              N/A         N/A              N/A         N/A              N/A         
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB  FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA  50312.5          45531       N/A              N/A         N/A              N/A         N/A              N/A         
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB  FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB  100625           94453       N/A              N/A         N/A              N/A         N/A              N/A         
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB  FunctionGen|dds_clk_derived_clock                      1572.26          -1065       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase                                    
---------  ----------  -----------  -------------------------------------------------------  
w_rstb     r_Clock     -624         FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R  
w_rstb     r_Clock     -3367        FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase                                    
---------  ----------  ------------  -------------------------------------------------------  
w_mosi     r_Clock     12831         FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  
w_sclk     r_Clock     12305         FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  
w_ss       r_Clock     12410         FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase                                    
---------  ----------  ----------  -------------------------------------------------------  
w_rstb     r_Clock     3881        FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  
w_rstb     r_Clock     1195        FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase                                    
---------  ----------  --------------------  -------------------------------------------------------  
w_mosi     r_Clock     12425                 FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  
w_sclk     r_Clock     11885                 FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  
w_ss       r_Clock     11990                 FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
***********************************************************************************
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Frequency: 93.25 MHz | Target: 19.88 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_INST.Bit_Index_10_LC_8_11_2/lcout
Path End         : SPI_Master_INST.Bit_Index_30_LC_8_13_6/in3
Capture Clock    : SPI_Master_INST.Bit_Index_30_LC_8_13_6/clk
Setup Constraint : 50312p
Path slack       : 39589p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#2)   50312
+ Master Clock Source Latency                                                                0
+ Capture Clock Path Delay                                                                6359
- Setup Time                                                                              -274
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           56398

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#1)       0
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                6359
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        9910
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           16809
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2076/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2076/O                                                                                  ClkMux                                   309              6359  RISE       1
SPI_Master_INST.Bit_Index_10_LC_8_11_2/clk                                                 LogicCell40_SEQ_MODE_1010                  0              6359  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_INST.Bit_Index_10_LC_8_11_2/lcout                             LogicCell40_SEQ_MODE_1010    540              6899  39589  RISE       3
I__2322/I                                                                LocalMux                       0              6899  39589  RISE       1
I__2322/O                                                                LocalMux                     330              7229  39589  RISE       1
I__2325/I                                                                InMux                          0              7229  39589  RISE       1
I__2325/O                                                                InMux                        259              7488  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_RNO_LC_9_11_0/in0    LogicCell40_SEQ_MODE_0000      0              7488  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_RNO_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              7937  39589  RISE       1
I__2303/I                                                                Odrv4                          0              7937  39589  RISE       1
I__2303/O                                                                Odrv4                        351              8288  39589  RISE       1
I__2304/I                                                                LocalMux                       0              8288  39589  RISE       1
I__2304/O                                                                LocalMux                     330              8618  39589  RISE       1
I__2305/I                                                                InMux                          0              8618  39589  RISE       1
I__2305/O                                                                InMux                        259              8877  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_LC_8_8_2/in1         LogicCell40_SEQ_MODE_0000      0              8877  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_LC_8_8_2/carryout    LogicCell40_SEQ_MODE_0000    259              9137  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c_LC_8_8_3/carryin     LogicCell40_SEQ_MODE_0000      0              9137  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c_LC_8_8_3/carryout    LogicCell40_SEQ_MODE_0000    126              9263  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c_LC_8_8_4/carryin     LogicCell40_SEQ_MODE_0000      0              9263  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c_LC_8_8_4/carryout    LogicCell40_SEQ_MODE_0000    126              9389  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c_LC_8_8_5/carryin     LogicCell40_SEQ_MODE_0000      0              9389  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c_LC_8_8_5/carryout    LogicCell40_SEQ_MODE_0000    126              9515  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c_LC_8_8_6/carryin     LogicCell40_SEQ_MODE_0000      0              9515  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c_LC_8_8_6/carryout    LogicCell40_SEQ_MODE_0000    126              9642  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c_LC_8_8_7/carryin     LogicCell40_SEQ_MODE_0000      0              9642  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c_LC_8_8_7/carryout    LogicCell40_SEQ_MODE_0000    126              9768  39589  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                                            ICE_CARRY_IN_MUX               0              9768  39589  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                                           ICE_CARRY_IN_MUX             196              9964  39589  RISE       1
I__1813/I                                                                InMux                          0              9964  39589  RISE       1
I__1813/O                                                                InMux                        259             10224  39589  RISE       1
SPI_Master_INST.w_tc_counter_data_THRU_LUT4_0_LC_8_9_0/in3               LogicCell40_SEQ_MODE_0000      0             10224  39589  RISE       1
SPI_Master_INST.w_tc_counter_data_THRU_LUT4_0_LC_8_9_0/lcout             LogicCell40_SEQ_MODE_0000    316             10539  39589  RISE      32
I__2582/I                                                                LocalMux                       0             10539  39589  RISE       1
I__2582/O                                                                LocalMux                     330             10869  39589  RISE       1
I__2589/I                                                                InMux                          0             10869  39589  RISE       1
I__2589/O                                                                InMux                        259             11128  39589  RISE       1
SPI_Master_INST.Bit_Index_RNI0S9E_1_LC_7_9_3/in0                         LogicCell40_SEQ_MODE_0000      0             11128  39589  RISE       1
SPI_Master_INST.Bit_Index_RNI0S9E_1_LC_7_9_3/lcout                       LogicCell40_SEQ_MODE_0000    449             11577  39589  RISE       1
I__1853/I                                                                LocalMux                       0             11577  39589  RISE       1
I__1853/O                                                                LocalMux                     330             11907  39589  RISE       1
I__1854/I                                                                InMux                          0             11907  39589  RISE       1
I__1854/O                                                                InMux                        259             12166  39589  RISE       1
SPI_Master_INST.Bit_Index_1_LC_8_10_1/in1                                LogicCell40_SEQ_MODE_1011      0             12166  39589  RISE       1
SPI_Master_INST.Bit_Index_1_LC_8_10_1/carryout                           LogicCell40_SEQ_MODE_1011    259             12426  39589  RISE       2
SPI_Master_INST.Bit_Index_2_LC_8_10_2/carryin                            LogicCell40_SEQ_MODE_1011      0             12426  39589  RISE       1
SPI_Master_INST.Bit_Index_2_LC_8_10_2/carryout                           LogicCell40_SEQ_MODE_1011    126             12552  39589  RISE       2
SPI_Master_INST.Bit_Index_3_LC_8_10_3/carryin                            LogicCell40_SEQ_MODE_1011      0             12552  39589  RISE       1
SPI_Master_INST.Bit_Index_3_LC_8_10_3/carryout                           LogicCell40_SEQ_MODE_1011    126             12678  39589  RISE       2
SPI_Master_INST.Bit_Index_4_LC_8_10_4/carryin                            LogicCell40_SEQ_MODE_1010      0             12678  39589  RISE       1
SPI_Master_INST.Bit_Index_4_LC_8_10_4/carryout                           LogicCell40_SEQ_MODE_1010    126             12805  39589  RISE       2
SPI_Master_INST.Bit_Index_5_LC_8_10_5/carryin                            LogicCell40_SEQ_MODE_1010      0             12805  39589  RISE       1
SPI_Master_INST.Bit_Index_5_LC_8_10_5/carryout                           LogicCell40_SEQ_MODE_1010    126             12931  39589  RISE       2
SPI_Master_INST.Bit_Index_6_LC_8_10_6/carryin                            LogicCell40_SEQ_MODE_1010      0             12931  39589  RISE       1
SPI_Master_INST.Bit_Index_6_LC_8_10_6/carryout                           LogicCell40_SEQ_MODE_1010    126             13057  39589  RISE       2
SPI_Master_INST.Bit_Index_7_LC_8_10_7/carryin                            LogicCell40_SEQ_MODE_1010      0             13057  39589  RISE       1
SPI_Master_INST.Bit_Index_7_LC_8_10_7/carryout                           LogicCell40_SEQ_MODE_1010    126             13183  39589  RISE       1
IN_MUX_bfv_8_11_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             13183  39589  RISE       1
IN_MUX_bfv_8_11_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             13380  39589  RISE       2
SPI_Master_INST.Bit_Index_8_LC_8_11_0/carryin                            LogicCell40_SEQ_MODE_1010      0             13380  39589  RISE       1
SPI_Master_INST.Bit_Index_8_LC_8_11_0/carryout                           LogicCell40_SEQ_MODE_1010    126             13506  39589  RISE       2
SPI_Master_INST.Bit_Index_9_LC_8_11_1/carryin                            LogicCell40_SEQ_MODE_1010      0             13506  39589  RISE       1
SPI_Master_INST.Bit_Index_9_LC_8_11_1/carryout                           LogicCell40_SEQ_MODE_1010    126             13632  39589  RISE       2
SPI_Master_INST.Bit_Index_10_LC_8_11_2/carryin                           LogicCell40_SEQ_MODE_1010      0             13632  39589  RISE       1
SPI_Master_INST.Bit_Index_10_LC_8_11_2/carryout                          LogicCell40_SEQ_MODE_1010    126             13758  39589  RISE       2
SPI_Master_INST.Bit_Index_11_LC_8_11_3/carryin                           LogicCell40_SEQ_MODE_1010      0             13758  39589  RISE       1
SPI_Master_INST.Bit_Index_11_LC_8_11_3/carryout                          LogicCell40_SEQ_MODE_1010    126             13885  39589  RISE       2
SPI_Master_INST.Bit_Index_12_LC_8_11_4/carryin                           LogicCell40_SEQ_MODE_1010      0             13885  39589  RISE       1
SPI_Master_INST.Bit_Index_12_LC_8_11_4/carryout                          LogicCell40_SEQ_MODE_1010    126             14011  39589  RISE       2
SPI_Master_INST.Bit_Index_13_LC_8_11_5/carryin                           LogicCell40_SEQ_MODE_1010      0             14011  39589  RISE       1
SPI_Master_INST.Bit_Index_13_LC_8_11_5/carryout                          LogicCell40_SEQ_MODE_1010    126             14137  39589  RISE       2
SPI_Master_INST.Bit_Index_14_LC_8_11_6/carryin                           LogicCell40_SEQ_MODE_1010      0             14137  39589  RISE       1
SPI_Master_INST.Bit_Index_14_LC_8_11_6/carryout                          LogicCell40_SEQ_MODE_1010    126             14263  39589  RISE       2
SPI_Master_INST.Bit_Index_15_LC_8_11_7/carryin                           LogicCell40_SEQ_MODE_1010      0             14263  39589  RISE       1
SPI_Master_INST.Bit_Index_15_LC_8_11_7/carryout                          LogicCell40_SEQ_MODE_1010    126             14390  39589  RISE       1
IN_MUX_bfv_8_12_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             14390  39589  RISE       1
IN_MUX_bfv_8_12_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             14586  39589  RISE       2
SPI_Master_INST.Bit_Index_16_LC_8_12_0/carryin                           LogicCell40_SEQ_MODE_1010      0             14586  39589  RISE       1
SPI_Master_INST.Bit_Index_16_LC_8_12_0/carryout                          LogicCell40_SEQ_MODE_1010    126             14712  39589  RISE       2
SPI_Master_INST.Bit_Index_17_LC_8_12_1/carryin                           LogicCell40_SEQ_MODE_1010      0             14712  39589  RISE       1
SPI_Master_INST.Bit_Index_17_LC_8_12_1/carryout                          LogicCell40_SEQ_MODE_1010    126             14838  39589  RISE       2
SPI_Master_INST.Bit_Index_18_LC_8_12_2/carryin                           LogicCell40_SEQ_MODE_1010      0             14838  39589  RISE       1
SPI_Master_INST.Bit_Index_18_LC_8_12_2/carryout                          LogicCell40_SEQ_MODE_1010    126             14965  39589  RISE       2
SPI_Master_INST.Bit_Index_19_LC_8_12_3/carryin                           LogicCell40_SEQ_MODE_1010      0             14965  39589  RISE       1
SPI_Master_INST.Bit_Index_19_LC_8_12_3/carryout                          LogicCell40_SEQ_MODE_1010    126             15091  39589  RISE       2
SPI_Master_INST.Bit_Index_20_LC_8_12_4/carryin                           LogicCell40_SEQ_MODE_1010      0             15091  39589  RISE       1
SPI_Master_INST.Bit_Index_20_LC_8_12_4/carryout                          LogicCell40_SEQ_MODE_1010    126             15217  39589  RISE       2
SPI_Master_INST.Bit_Index_21_LC_8_12_5/carryin                           LogicCell40_SEQ_MODE_1010      0             15217  39589  RISE       1
SPI_Master_INST.Bit_Index_21_LC_8_12_5/carryout                          LogicCell40_SEQ_MODE_1010    126             15343  39589  RISE       2
SPI_Master_INST.Bit_Index_22_LC_8_12_6/carryin                           LogicCell40_SEQ_MODE_1010      0             15343  39589  RISE       1
SPI_Master_INST.Bit_Index_22_LC_8_12_6/carryout                          LogicCell40_SEQ_MODE_1010    126             15470  39589  RISE       2
SPI_Master_INST.Bit_Index_23_LC_8_12_7/carryin                           LogicCell40_SEQ_MODE_1010      0             15470  39589  RISE       1
SPI_Master_INST.Bit_Index_23_LC_8_12_7/carryout                          LogicCell40_SEQ_MODE_1010    126             15596  39589  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             15596  39589  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             15792  39589  RISE       2
SPI_Master_INST.Bit_Index_24_LC_8_13_0/carryin                           LogicCell40_SEQ_MODE_1010      0             15792  39589  RISE       1
SPI_Master_INST.Bit_Index_24_LC_8_13_0/carryout                          LogicCell40_SEQ_MODE_1010    126             15919  39589  RISE       2
SPI_Master_INST.Bit_Index_25_LC_8_13_1/carryin                           LogicCell40_SEQ_MODE_1010      0             15919  39589  RISE       1
SPI_Master_INST.Bit_Index_25_LC_8_13_1/carryout                          LogicCell40_SEQ_MODE_1010    126             16045  39589  RISE       2
SPI_Master_INST.Bit_Index_26_LC_8_13_2/carryin                           LogicCell40_SEQ_MODE_1010      0             16045  39589  RISE       1
SPI_Master_INST.Bit_Index_26_LC_8_13_2/carryout                          LogicCell40_SEQ_MODE_1010    126             16171  39589  RISE       2
SPI_Master_INST.Bit_Index_27_LC_8_13_3/carryin                           LogicCell40_SEQ_MODE_1010      0             16171  39589  RISE       1
SPI_Master_INST.Bit_Index_27_LC_8_13_3/carryout                          LogicCell40_SEQ_MODE_1010    126             16297  39589  RISE       2
SPI_Master_INST.Bit_Index_28_LC_8_13_4/carryin                           LogicCell40_SEQ_MODE_1010      0             16297  39589  RISE       1
SPI_Master_INST.Bit_Index_28_LC_8_13_4/carryout                          LogicCell40_SEQ_MODE_1010    126             16424  39589  RISE       2
SPI_Master_INST.Bit_Index_29_LC_8_13_5/carryin                           LogicCell40_SEQ_MODE_1010      0             16424  39589  RISE       1
SPI_Master_INST.Bit_Index_29_LC_8_13_5/carryout                          LogicCell40_SEQ_MODE_1010    126             16550  39589  RISE       1
I__2105/I                                                                InMux                          0             16550  39589  RISE       1
I__2105/O                                                                InMux                        259             16809  39589  RISE       1
SPI_Master_INST.Bit_Index_30_LC_8_13_6/in3                               LogicCell40_SEQ_MODE_1010      0             16809  39589  RISE       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2080/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2080/O                                                                                  ClkMux                                   309              6359  RISE       1
SPI_Master_INST.Bit_Index_30_LC_8_13_6/clk                                                 LogicCell40_SEQ_MODE_1010                  0              6359  RISE       1


===================================================================== 
4.2::Critical Path Report for FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
***********************************************************************************
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Frequency: 162.03 MHz | Target: 9.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SineDDS_INST.r_nco_1_LC_8_1_0/lcout
Path End         : SineDDS_INST.r_nco_31_LC_8_4_6/in3
Capture Clock    : SineDDS_INST.r_nco_31_LC_8_4_6/clk
Setup Constraint : 100625p
Path slack       : 94453p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#2)   100625
+ Master Clock Source Latency                                                                 0
+ Capture Clock Path Delay                                                                 5714
- Setup Time                                                                               -274
--------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           106065

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#1)       0
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                5714
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        5358
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           11612
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2409/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2409/O                                                                                  ClkMux                                   309              5714  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/clk                                                          LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SineDDS_INST.r_nco_1_LC_8_1_0/lcout      LogicCell40_SEQ_MODE_1010    540              6254  94453  RISE       1
I__1381/I                                LocalMux                       0              6254  94453  RISE       1
I__1381/O                                LocalMux                     330              6584  94453  RISE       1
I__1382/I                                InMux                          0              6584  94453  RISE       1
I__1382/O                                InMux                        259              6843  94453  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/in1        LogicCell40_SEQ_MODE_1010      0              6843  94453  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/carryout   LogicCell40_SEQ_MODE_1010    259              7103  94453  RISE       2
SineDDS_INST.r_nco_2_LC_8_1_1/carryin    LogicCell40_SEQ_MODE_1010      0              7103  94453  RISE       1
SineDDS_INST.r_nco_2_LC_8_1_1/carryout   LogicCell40_SEQ_MODE_1010    126              7229  94453  RISE       2
SineDDS_INST.r_nco_3_LC_8_1_2/carryin    LogicCell40_SEQ_MODE_1010      0              7229  94453  RISE       1
SineDDS_INST.r_nco_3_LC_8_1_2/carryout   LogicCell40_SEQ_MODE_1010    126              7355  94453  RISE       2
SineDDS_INST.r_nco_4_LC_8_1_3/carryin    LogicCell40_SEQ_MODE_1010      0              7355  94453  RISE       1
SineDDS_INST.r_nco_4_LC_8_1_3/carryout   LogicCell40_SEQ_MODE_1010    126              7481  94453  RISE       2
SineDDS_INST.r_nco_5_LC_8_1_4/carryin    LogicCell40_SEQ_MODE_1010      0              7481  94453  RISE       1
SineDDS_INST.r_nco_5_LC_8_1_4/carryout   LogicCell40_SEQ_MODE_1010    126              7608  94453  RISE       2
SineDDS_INST.r_nco_6_LC_8_1_5/carryin    LogicCell40_SEQ_MODE_1010      0              7608  94453  RISE       1
SineDDS_INST.r_nco_6_LC_8_1_5/carryout   LogicCell40_SEQ_MODE_1010    126              7734  94453  RISE       2
SineDDS_INST.r_nco_7_LC_8_1_6/carryin    LogicCell40_SEQ_MODE_1010      0              7734  94453  RISE       1
SineDDS_INST.r_nco_7_LC_8_1_6/carryout   LogicCell40_SEQ_MODE_1010    126              7860  94453  RISE       2
SineDDS_INST.r_nco_8_LC_8_1_7/carryin    LogicCell40_SEQ_MODE_1010      0              7860  94453  RISE       1
SineDDS_INST.r_nco_8_LC_8_1_7/carryout   LogicCell40_SEQ_MODE_1010    126              7986  94453  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin            ICE_CARRY_IN_MUX               0              7986  94453  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout           ICE_CARRY_IN_MUX             196              8183  94453  RISE       2
SineDDS_INST.r_nco_9_LC_8_2_0/carryin    LogicCell40_SEQ_MODE_1010      0              8183  94453  RISE       1
SineDDS_INST.r_nco_9_LC_8_2_0/carryout   LogicCell40_SEQ_MODE_1010    126              8309  94453  RISE       2
SineDDS_INST.r_nco_10_LC_8_2_1/carryin   LogicCell40_SEQ_MODE_1010      0              8309  94453  RISE       1
SineDDS_INST.r_nco_10_LC_8_2_1/carryout  LogicCell40_SEQ_MODE_1010    126              8435  94453  RISE       2
SineDDS_INST.r_nco_11_LC_8_2_2/carryin   LogicCell40_SEQ_MODE_1010      0              8435  94453  RISE       1
SineDDS_INST.r_nco_11_LC_8_2_2/carryout  LogicCell40_SEQ_MODE_1010    126              8561  94453  RISE       2
SineDDS_INST.r_nco_12_LC_8_2_3/carryin   LogicCell40_SEQ_MODE_1010      0              8561  94453  RISE       1
SineDDS_INST.r_nco_12_LC_8_2_3/carryout  LogicCell40_SEQ_MODE_1010    126              8688  94453  RISE       2
SineDDS_INST.r_nco_13_LC_8_2_4/carryin   LogicCell40_SEQ_MODE_1010      0              8688  94453  RISE       1
SineDDS_INST.r_nco_13_LC_8_2_4/carryout  LogicCell40_SEQ_MODE_1010    126              8814  94453  RISE       2
SineDDS_INST.r_nco_14_LC_8_2_5/carryin   LogicCell40_SEQ_MODE_1010      0              8814  94453  RISE       1
SineDDS_INST.r_nco_14_LC_8_2_5/carryout  LogicCell40_SEQ_MODE_1010    126              8940  94453  RISE       2
SineDDS_INST.r_nco_15_LC_8_2_6/carryin   LogicCell40_SEQ_MODE_1010      0              8940  94453  RISE       1
SineDDS_INST.r_nco_15_LC_8_2_6/carryout  LogicCell40_SEQ_MODE_1010    126              9066  94453  RISE       2
SineDDS_INST.r_nco_16_LC_8_2_7/carryin   LogicCell40_SEQ_MODE_1010      0              9066  94453  RISE       1
SineDDS_INST.r_nco_16_LC_8_2_7/carryout  LogicCell40_SEQ_MODE_1010    126              9193  94453  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin            ICE_CARRY_IN_MUX               0              9193  94453  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout           ICE_CARRY_IN_MUX             196              9389  94453  RISE       2
SineDDS_INST.r_nco_17_LC_8_3_0/carryin   LogicCell40_SEQ_MODE_1010      0              9389  94453  RISE       1
SineDDS_INST.r_nco_17_LC_8_3_0/carryout  LogicCell40_SEQ_MODE_1010    126              9515  94453  RISE       2
SineDDS_INST.r_nco_18_LC_8_3_1/carryin   LogicCell40_SEQ_MODE_1010      0              9515  94453  RISE       1
SineDDS_INST.r_nco_18_LC_8_3_1/carryout  LogicCell40_SEQ_MODE_1010    126              9642  94453  RISE       2
SineDDS_INST.r_nco_19_LC_8_3_2/carryin   LogicCell40_SEQ_MODE_1010      0              9642  94453  RISE       1
SineDDS_INST.r_nco_19_LC_8_3_2/carryout  LogicCell40_SEQ_MODE_1010    126              9768  94453  RISE       2
SineDDS_INST.r_nco_20_LC_8_3_3/carryin   LogicCell40_SEQ_MODE_1010      0              9768  94453  RISE       1
SineDDS_INST.r_nco_20_LC_8_3_3/carryout  LogicCell40_SEQ_MODE_1010    126              9894  94453  RISE       2
SineDDS_INST.r_nco_21_LC_8_3_4/carryin   LogicCell40_SEQ_MODE_1010      0              9894  94453  RISE       1
SineDDS_INST.r_nco_21_LC_8_3_4/carryout  LogicCell40_SEQ_MODE_1010    126             10020  94453  RISE       2
SineDDS_INST.r_nco_22_LC_8_3_5/carryin   LogicCell40_SEQ_MODE_1010      0             10020  94453  RISE       1
SineDDS_INST.r_nco_22_LC_8_3_5/carryout  LogicCell40_SEQ_MODE_1010    126             10146  94453  RISE       2
SineDDS_INST.r_nco_23_LC_8_3_6/carryin   LogicCell40_SEQ_MODE_1010      0             10146  94453  RISE       1
SineDDS_INST.r_nco_23_LC_8_3_6/carryout  LogicCell40_SEQ_MODE_1010    126             10273  94453  RISE       2
SineDDS_INST.r_nco_24_LC_8_3_7/carryin   LogicCell40_SEQ_MODE_1010      0             10273  94453  RISE       1
SineDDS_INST.r_nco_24_LC_8_3_7/carryout  LogicCell40_SEQ_MODE_1010    126             10399  94453  RISE       1
IN_MUX_bfv_8_4_0_/carryinitin            ICE_CARRY_IN_MUX               0             10399  94453  RISE       1
IN_MUX_bfv_8_4_0_/carryinitout           ICE_CARRY_IN_MUX             196             10595  94453  RISE       2
SineDDS_INST.r_nco_25_LC_8_4_0/carryin   LogicCell40_SEQ_MODE_1010      0             10595  94453  RISE       1
SineDDS_INST.r_nco_25_LC_8_4_0/carryout  LogicCell40_SEQ_MODE_1010    126             10722  94453  RISE       2
SineDDS_INST.r_nco_26_LC_8_4_1/carryin   LogicCell40_SEQ_MODE_1010      0             10722  94453  RISE       1
SineDDS_INST.r_nco_26_LC_8_4_1/carryout  LogicCell40_SEQ_MODE_1010    126             10848  94453  RISE       2
SineDDS_INST.r_nco_27_LC_8_4_2/carryin   LogicCell40_SEQ_MODE_1010      0             10848  94453  RISE       1
SineDDS_INST.r_nco_27_LC_8_4_2/carryout  LogicCell40_SEQ_MODE_1010    126             10974  94453  RISE       2
SineDDS_INST.r_nco_28_LC_8_4_3/carryin   LogicCell40_SEQ_MODE_1010      0             10974  94453  RISE       1
SineDDS_INST.r_nco_28_LC_8_4_3/carryout  LogicCell40_SEQ_MODE_1010    126             11100  94453  RISE       2
SineDDS_INST.r_nco_29_LC_8_4_4/carryin   LogicCell40_SEQ_MODE_1010      0             11100  94453  RISE       1
SineDDS_INST.r_nco_29_LC_8_4_4/carryout  LogicCell40_SEQ_MODE_1010    126             11227  94453  RISE       2
SineDDS_INST.r_nco_30_LC_8_4_5/carryin   LogicCell40_SEQ_MODE_1010      0             11227  94453  RISE       1
SineDDS_INST.r_nco_30_LC_8_4_5/carryout  LogicCell40_SEQ_MODE_1010    126             11353  94453  RISE       1
I__1586/I                                InMux                          0             11353  94453  RISE       1
I__1586/O                                InMux                        259             11612  94453  RISE       1
SineDDS_INST.r_nco_31_LC_8_4_6/in3       LogicCell40_SEQ_MODE_1010      0             11612  94453  RISE       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2419/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2419/O                                                                                  ClkMux                                   309              5714  RISE       1
SineDDS_INST.r_nco_31_LC_8_4_6/clk                                                         LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R)
***************************************************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_INST.Bit_Index_10_LC_8_11_2/lcout
Path End         : SPI_Master_INST.Bit_Index_30_LC_8_13_6/in3
Capture Clock    : SPI_Master_INST.Bit_Index_30_LC_8_13_6/clk
Setup Constraint : 50312p
Path slack       : 39589p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#2)   50312
+ Master Clock Source Latency                                                                0
+ Capture Clock Path Delay                                                                6359
- Setup Time                                                                              -274
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           56398

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#1)       0
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                6359
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        9910
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           16809
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2076/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2076/O                                                                                  ClkMux                                   309              6359  RISE       1
SPI_Master_INST.Bit_Index_10_LC_8_11_2/clk                                                 LogicCell40_SEQ_MODE_1010                  0              6359  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_INST.Bit_Index_10_LC_8_11_2/lcout                             LogicCell40_SEQ_MODE_1010    540              6899  39589  RISE       3
I__2322/I                                                                LocalMux                       0              6899  39589  RISE       1
I__2322/O                                                                LocalMux                     330              7229  39589  RISE       1
I__2325/I                                                                InMux                          0              7229  39589  RISE       1
I__2325/O                                                                InMux                        259              7488  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_RNO_LC_9_11_0/in0    LogicCell40_SEQ_MODE_0000      0              7488  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_RNO_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              7937  39589  RISE       1
I__2303/I                                                                Odrv4                          0              7937  39589  RISE       1
I__2303/O                                                                Odrv4                        351              8288  39589  RISE       1
I__2304/I                                                                LocalMux                       0              8288  39589  RISE       1
I__2304/O                                                                LocalMux                     330              8618  39589  RISE       1
I__2305/I                                                                InMux                          0              8618  39589  RISE       1
I__2305/O                                                                InMux                        259              8877  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_LC_8_8_2/in1         LogicCell40_SEQ_MODE_0000      0              8877  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c_LC_8_8_2/carryout    LogicCell40_SEQ_MODE_0000    259              9137  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c_LC_8_8_3/carryin     LogicCell40_SEQ_MODE_0000      0              9137  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c_LC_8_8_3/carryout    LogicCell40_SEQ_MODE_0000    126              9263  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c_LC_8_8_4/carryin     LogicCell40_SEQ_MODE_0000      0              9263  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c_LC_8_8_4/carryout    LogicCell40_SEQ_MODE_0000    126              9389  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c_LC_8_8_5/carryin     LogicCell40_SEQ_MODE_0000      0              9389  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c_LC_8_8_5/carryout    LogicCell40_SEQ_MODE_0000    126              9515  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c_LC_8_8_6/carryin     LogicCell40_SEQ_MODE_0000      0              9515  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c_LC_8_8_6/carryout    LogicCell40_SEQ_MODE_0000    126              9642  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c_LC_8_8_7/carryin     LogicCell40_SEQ_MODE_0000      0              9642  39589  RISE       1
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c_LC_8_8_7/carryout    LogicCell40_SEQ_MODE_0000    126              9768  39589  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                                            ICE_CARRY_IN_MUX               0              9768  39589  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                                           ICE_CARRY_IN_MUX             196              9964  39589  RISE       1
I__1813/I                                                                InMux                          0              9964  39589  RISE       1
I__1813/O                                                                InMux                        259             10224  39589  RISE       1
SPI_Master_INST.w_tc_counter_data_THRU_LUT4_0_LC_8_9_0/in3               LogicCell40_SEQ_MODE_0000      0             10224  39589  RISE       1
SPI_Master_INST.w_tc_counter_data_THRU_LUT4_0_LC_8_9_0/lcout             LogicCell40_SEQ_MODE_0000    316             10539  39589  RISE      32
I__2582/I                                                                LocalMux                       0             10539  39589  RISE       1
I__2582/O                                                                LocalMux                     330             10869  39589  RISE       1
I__2589/I                                                                InMux                          0             10869  39589  RISE       1
I__2589/O                                                                InMux                        259             11128  39589  RISE       1
SPI_Master_INST.Bit_Index_RNI0S9E_1_LC_7_9_3/in0                         LogicCell40_SEQ_MODE_0000      0             11128  39589  RISE       1
SPI_Master_INST.Bit_Index_RNI0S9E_1_LC_7_9_3/lcout                       LogicCell40_SEQ_MODE_0000    449             11577  39589  RISE       1
I__1853/I                                                                LocalMux                       0             11577  39589  RISE       1
I__1853/O                                                                LocalMux                     330             11907  39589  RISE       1
I__1854/I                                                                InMux                          0             11907  39589  RISE       1
I__1854/O                                                                InMux                        259             12166  39589  RISE       1
SPI_Master_INST.Bit_Index_1_LC_8_10_1/in1                                LogicCell40_SEQ_MODE_1011      0             12166  39589  RISE       1
SPI_Master_INST.Bit_Index_1_LC_8_10_1/carryout                           LogicCell40_SEQ_MODE_1011    259             12426  39589  RISE       2
SPI_Master_INST.Bit_Index_2_LC_8_10_2/carryin                            LogicCell40_SEQ_MODE_1011      0             12426  39589  RISE       1
SPI_Master_INST.Bit_Index_2_LC_8_10_2/carryout                           LogicCell40_SEQ_MODE_1011    126             12552  39589  RISE       2
SPI_Master_INST.Bit_Index_3_LC_8_10_3/carryin                            LogicCell40_SEQ_MODE_1011      0             12552  39589  RISE       1
SPI_Master_INST.Bit_Index_3_LC_8_10_3/carryout                           LogicCell40_SEQ_MODE_1011    126             12678  39589  RISE       2
SPI_Master_INST.Bit_Index_4_LC_8_10_4/carryin                            LogicCell40_SEQ_MODE_1010      0             12678  39589  RISE       1
SPI_Master_INST.Bit_Index_4_LC_8_10_4/carryout                           LogicCell40_SEQ_MODE_1010    126             12805  39589  RISE       2
SPI_Master_INST.Bit_Index_5_LC_8_10_5/carryin                            LogicCell40_SEQ_MODE_1010      0             12805  39589  RISE       1
SPI_Master_INST.Bit_Index_5_LC_8_10_5/carryout                           LogicCell40_SEQ_MODE_1010    126             12931  39589  RISE       2
SPI_Master_INST.Bit_Index_6_LC_8_10_6/carryin                            LogicCell40_SEQ_MODE_1010      0             12931  39589  RISE       1
SPI_Master_INST.Bit_Index_6_LC_8_10_6/carryout                           LogicCell40_SEQ_MODE_1010    126             13057  39589  RISE       2
SPI_Master_INST.Bit_Index_7_LC_8_10_7/carryin                            LogicCell40_SEQ_MODE_1010      0             13057  39589  RISE       1
SPI_Master_INST.Bit_Index_7_LC_8_10_7/carryout                           LogicCell40_SEQ_MODE_1010    126             13183  39589  RISE       1
IN_MUX_bfv_8_11_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             13183  39589  RISE       1
IN_MUX_bfv_8_11_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             13380  39589  RISE       2
SPI_Master_INST.Bit_Index_8_LC_8_11_0/carryin                            LogicCell40_SEQ_MODE_1010      0             13380  39589  RISE       1
SPI_Master_INST.Bit_Index_8_LC_8_11_0/carryout                           LogicCell40_SEQ_MODE_1010    126             13506  39589  RISE       2
SPI_Master_INST.Bit_Index_9_LC_8_11_1/carryin                            LogicCell40_SEQ_MODE_1010      0             13506  39589  RISE       1
SPI_Master_INST.Bit_Index_9_LC_8_11_1/carryout                           LogicCell40_SEQ_MODE_1010    126             13632  39589  RISE       2
SPI_Master_INST.Bit_Index_10_LC_8_11_2/carryin                           LogicCell40_SEQ_MODE_1010      0             13632  39589  RISE       1
SPI_Master_INST.Bit_Index_10_LC_8_11_2/carryout                          LogicCell40_SEQ_MODE_1010    126             13758  39589  RISE       2
SPI_Master_INST.Bit_Index_11_LC_8_11_3/carryin                           LogicCell40_SEQ_MODE_1010      0             13758  39589  RISE       1
SPI_Master_INST.Bit_Index_11_LC_8_11_3/carryout                          LogicCell40_SEQ_MODE_1010    126             13885  39589  RISE       2
SPI_Master_INST.Bit_Index_12_LC_8_11_4/carryin                           LogicCell40_SEQ_MODE_1010      0             13885  39589  RISE       1
SPI_Master_INST.Bit_Index_12_LC_8_11_4/carryout                          LogicCell40_SEQ_MODE_1010    126             14011  39589  RISE       2
SPI_Master_INST.Bit_Index_13_LC_8_11_5/carryin                           LogicCell40_SEQ_MODE_1010      0             14011  39589  RISE       1
SPI_Master_INST.Bit_Index_13_LC_8_11_5/carryout                          LogicCell40_SEQ_MODE_1010    126             14137  39589  RISE       2
SPI_Master_INST.Bit_Index_14_LC_8_11_6/carryin                           LogicCell40_SEQ_MODE_1010      0             14137  39589  RISE       1
SPI_Master_INST.Bit_Index_14_LC_8_11_6/carryout                          LogicCell40_SEQ_MODE_1010    126             14263  39589  RISE       2
SPI_Master_INST.Bit_Index_15_LC_8_11_7/carryin                           LogicCell40_SEQ_MODE_1010      0             14263  39589  RISE       1
SPI_Master_INST.Bit_Index_15_LC_8_11_7/carryout                          LogicCell40_SEQ_MODE_1010    126             14390  39589  RISE       1
IN_MUX_bfv_8_12_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             14390  39589  RISE       1
IN_MUX_bfv_8_12_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             14586  39589  RISE       2
SPI_Master_INST.Bit_Index_16_LC_8_12_0/carryin                           LogicCell40_SEQ_MODE_1010      0             14586  39589  RISE       1
SPI_Master_INST.Bit_Index_16_LC_8_12_0/carryout                          LogicCell40_SEQ_MODE_1010    126             14712  39589  RISE       2
SPI_Master_INST.Bit_Index_17_LC_8_12_1/carryin                           LogicCell40_SEQ_MODE_1010      0             14712  39589  RISE       1
SPI_Master_INST.Bit_Index_17_LC_8_12_1/carryout                          LogicCell40_SEQ_MODE_1010    126             14838  39589  RISE       2
SPI_Master_INST.Bit_Index_18_LC_8_12_2/carryin                           LogicCell40_SEQ_MODE_1010      0             14838  39589  RISE       1
SPI_Master_INST.Bit_Index_18_LC_8_12_2/carryout                          LogicCell40_SEQ_MODE_1010    126             14965  39589  RISE       2
SPI_Master_INST.Bit_Index_19_LC_8_12_3/carryin                           LogicCell40_SEQ_MODE_1010      0             14965  39589  RISE       1
SPI_Master_INST.Bit_Index_19_LC_8_12_3/carryout                          LogicCell40_SEQ_MODE_1010    126             15091  39589  RISE       2
SPI_Master_INST.Bit_Index_20_LC_8_12_4/carryin                           LogicCell40_SEQ_MODE_1010      0             15091  39589  RISE       1
SPI_Master_INST.Bit_Index_20_LC_8_12_4/carryout                          LogicCell40_SEQ_MODE_1010    126             15217  39589  RISE       2
SPI_Master_INST.Bit_Index_21_LC_8_12_5/carryin                           LogicCell40_SEQ_MODE_1010      0             15217  39589  RISE       1
SPI_Master_INST.Bit_Index_21_LC_8_12_5/carryout                          LogicCell40_SEQ_MODE_1010    126             15343  39589  RISE       2
SPI_Master_INST.Bit_Index_22_LC_8_12_6/carryin                           LogicCell40_SEQ_MODE_1010      0             15343  39589  RISE       1
SPI_Master_INST.Bit_Index_22_LC_8_12_6/carryout                          LogicCell40_SEQ_MODE_1010    126             15470  39589  RISE       2
SPI_Master_INST.Bit_Index_23_LC_8_12_7/carryin                           LogicCell40_SEQ_MODE_1010      0             15470  39589  RISE       1
SPI_Master_INST.Bit_Index_23_LC_8_12_7/carryout                          LogicCell40_SEQ_MODE_1010    126             15596  39589  RISE       1
IN_MUX_bfv_8_13_0_/carryinitin                                           ICE_CARRY_IN_MUX               0             15596  39589  RISE       1
IN_MUX_bfv_8_13_0_/carryinitout                                          ICE_CARRY_IN_MUX             196             15792  39589  RISE       2
SPI_Master_INST.Bit_Index_24_LC_8_13_0/carryin                           LogicCell40_SEQ_MODE_1010      0             15792  39589  RISE       1
SPI_Master_INST.Bit_Index_24_LC_8_13_0/carryout                          LogicCell40_SEQ_MODE_1010    126             15919  39589  RISE       2
SPI_Master_INST.Bit_Index_25_LC_8_13_1/carryin                           LogicCell40_SEQ_MODE_1010      0             15919  39589  RISE       1
SPI_Master_INST.Bit_Index_25_LC_8_13_1/carryout                          LogicCell40_SEQ_MODE_1010    126             16045  39589  RISE       2
SPI_Master_INST.Bit_Index_26_LC_8_13_2/carryin                           LogicCell40_SEQ_MODE_1010      0             16045  39589  RISE       1
SPI_Master_INST.Bit_Index_26_LC_8_13_2/carryout                          LogicCell40_SEQ_MODE_1010    126             16171  39589  RISE       2
SPI_Master_INST.Bit_Index_27_LC_8_13_3/carryin                           LogicCell40_SEQ_MODE_1010      0             16171  39589  RISE       1
SPI_Master_INST.Bit_Index_27_LC_8_13_3/carryout                          LogicCell40_SEQ_MODE_1010    126             16297  39589  RISE       2
SPI_Master_INST.Bit_Index_28_LC_8_13_4/carryin                           LogicCell40_SEQ_MODE_1010      0             16297  39589  RISE       1
SPI_Master_INST.Bit_Index_28_LC_8_13_4/carryout                          LogicCell40_SEQ_MODE_1010    126             16424  39589  RISE       2
SPI_Master_INST.Bit_Index_29_LC_8_13_5/carryin                           LogicCell40_SEQ_MODE_1010      0             16424  39589  RISE       1
SPI_Master_INST.Bit_Index_29_LC_8_13_5/carryout                          LogicCell40_SEQ_MODE_1010    126             16550  39589  RISE       1
I__2105/I                                                                InMux                          0             16550  39589  RISE       1
I__2105/O                                                                InMux                        259             16809  39589  RISE       1
SPI_Master_INST.Bit_Index_30_LC_8_13_6/in3                               LogicCell40_SEQ_MODE_1010      0             16809  39589  RISE       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2080/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2080/O                                                                                  ClkMux                                   309              6359  RISE       1
SPI_Master_INST.Bit_Index_30_LC_8_13_6/clk                                                 LogicCell40_SEQ_MODE_1010                  0              6359  RISE       1


5.2::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R)
***************************************************************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_clear_LC_1_8_1/lcout
Path End         : async_fifo_inst.reg_fifo_full_LC_5_6_4/sr
Capture Clock    : async_fifo_inst.reg_fifo_full_LC_5_6_4/clk
Setup Constraint : 50312p
Path slack       : 42957p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#2)   100625
+ Master Clock Source Latency                                                                 0
+ Capture Clock Path Delay                                                                 5714
- Setup Time                                                                               -160
--------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           106179

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#2)   50312
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                6359
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        6011
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           63223
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2085/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2085/O                                                                                  ClkMux                                   309              6359  RISE       1
fifo_clear_LC_1_8_1/clk                                                                    LogicCell40_SEQ_MODE_1000                  0              6359  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fifo_clear_LC_1_8_1/lcout                                             LogicCell40_SEQ_MODE_1000    540              6899  42957  RISE       1
I__342/I                                                              LocalMux                       0              6899  42957  RISE       1
I__342/O                                                              LocalMux                     330              7229  42957  RISE       1
I__343/I                                                              IoInMux                        0              7229  42957  RISE       1
I__343/O                                                              IoInMux                      259              7488  42957  RISE       1
fifo_clear_RNIAOL3/USERSIGNALTOGLOBALBUFFER                           ICE_GB                         0              7488  42957  RISE       1
fifo_clear_RNIAOL3/GLOBALBUFFEROUTPUT                                 ICE_GB                       617              8106  42957  RISE      23
I__1172/I                                                             gio2CtrlBuf                    0              8106  42957  RISE       1
I__1172/O                                                             gio2CtrlBuf                    0              8106  42957  RISE       1
I__1173/I                                                             GlobalMux                      0              8106  42957  RISE       1
I__1173/O                                                             GlobalMux                    154              8260  42957  RISE       1
I__1174/I                                                             Glb2LocalMux                   0              8260  42957  RISE       1
I__1174/O                                                             Glb2LocalMux                 449              8709  42957  RISE       1
I__1179/I                                                             LocalMux                       0              8709  42957  RISE       1
I__1179/O                                                             LocalMux                     330              9038  42957  RISE       1
I__1180/I                                                             InMux                          0              9038  42957  RISE       1
I__1180/O                                                             InMux                        259              9298  42957  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI7U361_10_LC_5_9_3/in0    LogicCell40_SEQ_MODE_0000      0              9298  42957  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI7U361_10_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_0000    449              9747  42957  RISE       1
I__1122/I                                                             LocalMux                       0              9747  42957  RISE       1
I__1122/O                                                             LocalMux                     330             10076  42957  RISE       1
I__1123/I                                                             InMux                          0             10076  42957  RISE       1
I__1123/O                                                             InMux                        259             10336  42957  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in1    LogicCell40_SEQ_MODE_0000      0             10336  42957  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_0000    400             10736  42957  RISE       3
I__1115/I                                                             LocalMux                       0             10736  42957  RISE       1
I__1115/O                                                             LocalMux                     330             11065  42957  RISE       1
I__1118/I                                                             InMux                          0             11065  42957  RISE       1
I__1118/O                                                             InMux                        259             11325  42957  RISE       1
async_fifo_inst.reg_fifo_full_RNO_0_LC_5_7_1/in1                      LogicCell40_SEQ_MODE_0000      0             11325  42957  RISE       1
async_fifo_inst.reg_fifo_full_RNO_0_LC_5_7_1/lcout                    LogicCell40_SEQ_MODE_0000    379             11703  42957  FALL       1
I__502/I                                                              Odrv12                         0             11703  42957  FALL       1
I__502/O                                                              Odrv12                       540             12244  42957  FALL       1
I__503/I                                                              LocalMux                       0             12244  42957  FALL       1
I__503/O                                                              LocalMux                     309             12552  42957  FALL       1
I__504/I                                                              SRMux                          0             12552  42957  FALL       1
I__504/O                                                              SRMux                        358             12910  42957  FALL       1
async_fifo_inst.reg_fifo_full_LC_5_6_4/sr                             LogicCell40_SEQ_MODE_1011      0             12910  42957  FALL       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2432/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2432/O                                                                                  ClkMux                                   309              5714  RISE       1
async_fifo_inst.reg_fifo_full_LC_5_6_4/clk                                                 LogicCell40_SEQ_MODE_1011                  0              5714  RISE       1


5.3::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen|dds_clk_derived_clock:R)
*******************************************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : async_fifo_inst.wr_ptr_counter_inst.count_9_LC_6_10_1/lcout
Path End         : async_fifo_inst.tdp_ram_inst.mem_mem_0_3_physical/WADDR[9]
Capture Clock    : async_fifo_inst.tdp_ram_inst.mem_mem_0_3_physical/WCLK
Setup Constraint : 1572p
Path slack       : -1065p

Capture Clock Arrival Time (FunctionGen|dds_clk_derived_clock:R#30)   2416570
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               7243
- Setup Time                                                             -224
-------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                        2423588

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#25)   2414998
+ Master Clock Source Latency                                                                  0
+ Launch Clock Path Delay                                                                   5714
+ Clock To Q                                                                                 540
+ Data Path Delay                                                                           3402
--------------------------------------------------------------------------------------   ------- 
End-of-path arrival time (ps)                                                            2424654
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2443/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2443/O                                                                                  ClkMux                                   309              5714  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_9_LC_6_10_1/clk                                  LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
async_fifo_inst.wr_ptr_counter_inst.count_9_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              6254  -1065  RISE       4
I__1214/I                                                            Odrv4                          0              6254  -1065  RISE       1
I__1214/O                                                            Odrv4                        351              6605  -1065  RISE       1
I__1218/I                                                            Span4Mux_h                     0              6605  -1065  RISE       1
I__1218/O                                                            Span4Mux_h                   302              6906  -1065  RISE       1
I__1220/I                                                            LocalMux                       0              6906  -1065  RISE       1
I__1220/O                                                            LocalMux                     330              7236  -1065  RISE       1
I__1221/I                                                            InMux                          0              7236  -1065  RISE       1
I__1221/O                                                            InMux                        259              7495  -1065  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI45EA_9_LC_4_11_1/in1    LogicCell40_SEQ_MODE_0000      0              7495  -1065  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNI45EA_9_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_0000    379              7874  -1065  FALL       7
I__458/I                                                             Odrv4                          0              7874  -1065  FALL       1
I__458/O                                                             Odrv4                        372              8246  -1065  FALL       1
I__459/I                                                             Span4Mux_s3_v                  0              8246  -1065  FALL       1
I__459/O                                                             Span4Mux_s3_v                337              8582  -1065  FALL       1
I__460/I                                                             LocalMux                       0              8582  -1065  FALL       1
I__460/O                                                             LocalMux                     309              8891  -1065  FALL       1
I__461/I                                                             InMux                          0              8891  -1065  FALL       1
I__461/O                                                             InMux                        217              9108  -1065  FALL       1
I__462/I                                                             CascadeMux                     0              9108  -1065  FALL       1
I__462/O                                                             CascadeMux                     0              9108  -1065  FALL       1
I__463/I                                                             CascadeBuf                     0              9108  -1065  FALL       1
I__463/O                                                             CascadeBuf                   182              9291  -1065  FALL       1
I__464/I                                                             CascadeMux                     0              9291  -1065  FALL       1
I__464/O                                                             CascadeMux                     0              9291  -1065  FALL       1
I__465/I                                                             CascadeBuf                     0              9291  -1065  FALL       1
I__465/O                                                             CascadeBuf                   182              9473  -1065  FALL       1
I__466/I                                                             CascadeMux                     0              9473  -1065  FALL       1
I__466/O                                                             CascadeMux                     0              9473  -1065  FALL       1
I__467/I                                                             CascadeBuf                     0              9473  -1065  FALL       1
I__467/O                                                             CascadeBuf                   182              9656  -1065  FALL       1
I__468/I                                                             CascadeMux                     0              9656  -1065  FALL       1
I__468/O                                                             CascadeMux                     0              9656  -1065  FALL       1
async_fifo_inst.tdp_ram_inst.mem_mem_0_3_physical/WADDR[9]           SB_RAM40_4K                    0              9656  -1065  FALL       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2442/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2442/O                                                                                  ClkMux                                   309              5714  RISE       1
dds_clk_LC_4_8_7/clk                                                                       LogicCell40_SEQ_MODE_1000                  0              5714  RISE       1
dds_clk_LC_4_8_7/lcout                                                                     LogicCell40_SEQ_MODE_1000                540              6254  RISE      10
I__1081/I                                                                                  Odrv4                                      0              6254  RISE       1
I__1081/O                                                                                  Odrv4                                    351              6605  RISE       1
I__1086/I                                                                                  LocalMux                                   0              6605  RISE       1
I__1086/O                                                                                  LocalMux                                 330              6934  RISE       1
I__1091/I                                                                                  ClkMux                                     0              6934  RISE       1
I__1091/O                                                                                  ClkMux                                   309              7243  RISE       1
async_fifo_inst.tdp_ram_inst.mem_mem_0_3_physical/WCLK                                     SB_RAM40_4K                                0              7243  RISE       1


5.4::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R)
***************************************************************************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : async_fifo_inst.wr_ptr_counter_inst.count_4_LC_6_9_4/lcout
Path End         : async_fifo_inst.reg_fifo_empty_LC_7_6_0/sr
Capture Clock    : async_fifo_inst.reg_fifo_empty_LC_7_6_0/clk
Setup Constraint : 50312p
Path slack       : 45531p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R#2)   50312
+ Master Clock Source Latency                                                                0
+ Capture Clock Path Delay                                                                6359
- Setup Time                                                                              -160
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           56512

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#1)       0
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                5714
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        4727
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           10981
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2440/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2440/O                                                                                  ClkMux                                   309              5714  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_4_LC_6_9_4/clk                                   LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
async_fifo_inst.wr_ptr_counter_inst.count_4_LC_6_9_4/lcout            LogicCell40_SEQ_MODE_1010    540              6254  45531  RISE       3
I__1248/I                                                             LocalMux                       0              6254  45531  RISE       1
I__1248/O                                                             LocalMux                     330              6584  45531  RISE       1
I__1251/I                                                             InMux                          0              6584  45531  RISE       1
I__1251/O                                                             InMux                        259              6843  45531  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNIH7E3_3_LC_6_8_2/in0      LogicCell40_SEQ_MODE_0000      0              6843  45531  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNIH7E3_3_LC_6_8_2/lcout    LogicCell40_SEQ_MODE_0000    449              7292  45531  RISE       8
I__958/I                                                              LocalMux                       0              7292  45531  RISE       1
I__958/O                                                              LocalMux                     330              7622  45531  RISE       1
I__960/I                                                              InMux                          0              7622  45531  RISE       1
I__960/O                                                              InMux                        259              7881  45531  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNIKBMJ1_2_LC_5_8_4/in3     LogicCell40_SEQ_MODE_0000      0              7881  45531  RISE       1
async_fifo_inst.wr_ptr_counter_inst.count_RNIKBMJ1_2_LC_5_8_4/ltout   LogicCell40_SEQ_MODE_0000    274              8155  45531  FALL       1
I__548/I                                                              CascadeMux                     0              8155  45531  FALL       1
I__548/O                                                              CascadeMux                     0              8155  45531  FALL       1
async_fifo_inst.rd_ptr_counter_inst.count_RNIDSVT1_10_LC_5_8_5/in2    LogicCell40_SEQ_MODE_0000      0              8155  45531  FALL       1
async_fifo_inst.rd_ptr_counter_inst.count_RNIDSVT1_10_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    379              8533  45531  RISE       1
I__546/I                                                              LocalMux                       0              8533  45531  RISE       1
I__546/O                                                              LocalMux                     330              8863  45531  RISE       1
I__547/I                                                              InMux                          0              8863  45531  RISE       1
I__547/O                                                              InMux                        259              9123  45531  RISE       1
async_fifo_inst.rd_ptr_counter_inst.count_RNI2STV7_10_LC_5_8_2/in3    LogicCell40_SEQ_MODE_0000      0              9123  45531  RISE       1
async_fifo_inst.rd_ptr_counter_inst.count_RNI2STV7_10_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_0000    316              9438  45531  RISE       2
I__1032/I                                                             LocalMux                       0              9438  45531  RISE       1
I__1032/O                                                             LocalMux                     330              9768  45531  RISE       1
I__1034/I                                                             InMux                          0              9768  45531  RISE       1
I__1034/O                                                             InMux                        259             10027  45531  RISE       1
async_fifo_inst.reg_fifo_empty_RNO_LC_6_7_4/in3                       LogicCell40_SEQ_MODE_0000      0             10027  45531  RISE       1
async_fifo_inst.reg_fifo_empty_RNO_LC_6_7_4/lcout                     LogicCell40_SEQ_MODE_0000    288             10315  45531  FALL       1
I__1306/I                                                             LocalMux                       0             10315  45531  FALL       1
I__1306/O                                                             LocalMux                     309             10623  45531  FALL       1
I__1307/I                                                             SRMux                          0             10623  45531  FALL       1
I__1307/O                                                             SRMux                        358             10981  45531  FALL       1
async_fifo_inst.reg_fifo_empty_LC_7_6_0/sr                            LogicCell40_SEQ_MODE_1011      0             10981  45531  FALL       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1410              3764  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3764  RISE       1
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__324/I                                                                                   Odrv4                                      0              3764  RISE       1
I__324/O                                                                                   Odrv4                                    351              4115  RISE       1
I__325/I                                                                                   IoSpan4Mux                                 0              4115  RISE       1
I__325/O                                                                                   IoSpan4Mux                               288              4402  RISE       1
I__326/I                                                                                   IoSpan4Mux                                 0              4402  RISE       1
I__326/O                                                                                   IoSpan4Mux                               288              4690  RISE       1
I__327/I                                                                                   LocalMux                                   0              4690  RISE       1
I__327/O                                                                                   LocalMux                                 330              5020  RISE       1
I__328/I                                                                                   IoInMux                                    0              5020  RISE       1
I__328/O                                                                                   IoInMux                                  259              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              5279  RISE       1
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5896  RISE      94
I__2070/I                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2070/O                                                                                  gio2CtrlBuf                                0              5896  RISE       1
I__2071/I                                                                                  GlobalMux                                  0              5896  RISE       1
I__2071/O                                                                                  GlobalMux                                154              6051  RISE       1
I__2075/I                                                                                  ClkMux                                     0              6051  RISE       1
I__2075/O                                                                                  ClkMux                                   309              6359  RISE       1
async_fifo_inst.reg_fifo_empty_LC_7_6_0/clk                                                LogicCell40_SEQ_MODE_1011                  0              6359  RISE       1


5.5::Critical Path Report for (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R vs. FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R)
***************************************************************************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SineDDS_INST.r_nco_1_LC_8_1_0/lcout
Path End         : SineDDS_INST.r_nco_31_LC_8_4_6/in3
Capture Clock    : SineDDS_INST.r_nco_31_LC_8_4_6/clk
Setup Constraint : 100625p
Path slack       : 94453p

Capture Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#2)   100625
+ Master Clock Source Latency                                                                 0
+ Capture Clock Path Delay                                                                 5714
- Setup Time                                                                               -274
--------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           106065

Launch Clock Arrival Time (FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R#1)       0
+ Master Clock Source Latency                                                               0
+ Launch Clock Path Delay                                                                5714
+ Clock To Q                                                                              540
+ Data Path Delay                                                                        5358
-------------------------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                                           11612
 
Launch Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2409/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2409/O                                                                                  ClkMux                                   309              5714  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/clk                                                          LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SineDDS_INST.r_nco_1_LC_8_1_0/lcout      LogicCell40_SEQ_MODE_1010    540              6254  94453  RISE       1
I__1381/I                                LocalMux                       0              6254  94453  RISE       1
I__1381/O                                LocalMux                     330              6584  94453  RISE       1
I__1382/I                                InMux                          0              6584  94453  RISE       1
I__1382/O                                InMux                        259              6843  94453  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/in1        LogicCell40_SEQ_MODE_1010      0              6843  94453  RISE       1
SineDDS_INST.r_nco_1_LC_8_1_0/carryout   LogicCell40_SEQ_MODE_1010    259              7103  94453  RISE       2
SineDDS_INST.r_nco_2_LC_8_1_1/carryin    LogicCell40_SEQ_MODE_1010      0              7103  94453  RISE       1
SineDDS_INST.r_nco_2_LC_8_1_1/carryout   LogicCell40_SEQ_MODE_1010    126              7229  94453  RISE       2
SineDDS_INST.r_nco_3_LC_8_1_2/carryin    LogicCell40_SEQ_MODE_1010      0              7229  94453  RISE       1
SineDDS_INST.r_nco_3_LC_8_1_2/carryout   LogicCell40_SEQ_MODE_1010    126              7355  94453  RISE       2
SineDDS_INST.r_nco_4_LC_8_1_3/carryin    LogicCell40_SEQ_MODE_1010      0              7355  94453  RISE       1
SineDDS_INST.r_nco_4_LC_8_1_3/carryout   LogicCell40_SEQ_MODE_1010    126              7481  94453  RISE       2
SineDDS_INST.r_nco_5_LC_8_1_4/carryin    LogicCell40_SEQ_MODE_1010      0              7481  94453  RISE       1
SineDDS_INST.r_nco_5_LC_8_1_4/carryout   LogicCell40_SEQ_MODE_1010    126              7608  94453  RISE       2
SineDDS_INST.r_nco_6_LC_8_1_5/carryin    LogicCell40_SEQ_MODE_1010      0              7608  94453  RISE       1
SineDDS_INST.r_nco_6_LC_8_1_5/carryout   LogicCell40_SEQ_MODE_1010    126              7734  94453  RISE       2
SineDDS_INST.r_nco_7_LC_8_1_6/carryin    LogicCell40_SEQ_MODE_1010      0              7734  94453  RISE       1
SineDDS_INST.r_nco_7_LC_8_1_6/carryout   LogicCell40_SEQ_MODE_1010    126              7860  94453  RISE       2
SineDDS_INST.r_nco_8_LC_8_1_7/carryin    LogicCell40_SEQ_MODE_1010      0              7860  94453  RISE       1
SineDDS_INST.r_nco_8_LC_8_1_7/carryout   LogicCell40_SEQ_MODE_1010    126              7986  94453  RISE       1
IN_MUX_bfv_8_2_0_/carryinitin            ICE_CARRY_IN_MUX               0              7986  94453  RISE       1
IN_MUX_bfv_8_2_0_/carryinitout           ICE_CARRY_IN_MUX             196              8183  94453  RISE       2
SineDDS_INST.r_nco_9_LC_8_2_0/carryin    LogicCell40_SEQ_MODE_1010      0              8183  94453  RISE       1
SineDDS_INST.r_nco_9_LC_8_2_0/carryout   LogicCell40_SEQ_MODE_1010    126              8309  94453  RISE       2
SineDDS_INST.r_nco_10_LC_8_2_1/carryin   LogicCell40_SEQ_MODE_1010      0              8309  94453  RISE       1
SineDDS_INST.r_nco_10_LC_8_2_1/carryout  LogicCell40_SEQ_MODE_1010    126              8435  94453  RISE       2
SineDDS_INST.r_nco_11_LC_8_2_2/carryin   LogicCell40_SEQ_MODE_1010      0              8435  94453  RISE       1
SineDDS_INST.r_nco_11_LC_8_2_2/carryout  LogicCell40_SEQ_MODE_1010    126              8561  94453  RISE       2
SineDDS_INST.r_nco_12_LC_8_2_3/carryin   LogicCell40_SEQ_MODE_1010      0              8561  94453  RISE       1
SineDDS_INST.r_nco_12_LC_8_2_3/carryout  LogicCell40_SEQ_MODE_1010    126              8688  94453  RISE       2
SineDDS_INST.r_nco_13_LC_8_2_4/carryin   LogicCell40_SEQ_MODE_1010      0              8688  94453  RISE       1
SineDDS_INST.r_nco_13_LC_8_2_4/carryout  LogicCell40_SEQ_MODE_1010    126              8814  94453  RISE       2
SineDDS_INST.r_nco_14_LC_8_2_5/carryin   LogicCell40_SEQ_MODE_1010      0              8814  94453  RISE       1
SineDDS_INST.r_nco_14_LC_8_2_5/carryout  LogicCell40_SEQ_MODE_1010    126              8940  94453  RISE       2
SineDDS_INST.r_nco_15_LC_8_2_6/carryin   LogicCell40_SEQ_MODE_1010      0              8940  94453  RISE       1
SineDDS_INST.r_nco_15_LC_8_2_6/carryout  LogicCell40_SEQ_MODE_1010    126              9066  94453  RISE       2
SineDDS_INST.r_nco_16_LC_8_2_7/carryin   LogicCell40_SEQ_MODE_1010      0              9066  94453  RISE       1
SineDDS_INST.r_nco_16_LC_8_2_7/carryout  LogicCell40_SEQ_MODE_1010    126              9193  94453  RISE       1
IN_MUX_bfv_8_3_0_/carryinitin            ICE_CARRY_IN_MUX               0              9193  94453  RISE       1
IN_MUX_bfv_8_3_0_/carryinitout           ICE_CARRY_IN_MUX             196              9389  94453  RISE       2
SineDDS_INST.r_nco_17_LC_8_3_0/carryin   LogicCell40_SEQ_MODE_1010      0              9389  94453  RISE       1
SineDDS_INST.r_nco_17_LC_8_3_0/carryout  LogicCell40_SEQ_MODE_1010    126              9515  94453  RISE       2
SineDDS_INST.r_nco_18_LC_8_3_1/carryin   LogicCell40_SEQ_MODE_1010      0              9515  94453  RISE       1
SineDDS_INST.r_nco_18_LC_8_3_1/carryout  LogicCell40_SEQ_MODE_1010    126              9642  94453  RISE       2
SineDDS_INST.r_nco_19_LC_8_3_2/carryin   LogicCell40_SEQ_MODE_1010      0              9642  94453  RISE       1
SineDDS_INST.r_nco_19_LC_8_3_2/carryout  LogicCell40_SEQ_MODE_1010    126              9768  94453  RISE       2
SineDDS_INST.r_nco_20_LC_8_3_3/carryin   LogicCell40_SEQ_MODE_1010      0              9768  94453  RISE       1
SineDDS_INST.r_nco_20_LC_8_3_3/carryout  LogicCell40_SEQ_MODE_1010    126              9894  94453  RISE       2
SineDDS_INST.r_nco_21_LC_8_3_4/carryin   LogicCell40_SEQ_MODE_1010      0              9894  94453  RISE       1
SineDDS_INST.r_nco_21_LC_8_3_4/carryout  LogicCell40_SEQ_MODE_1010    126             10020  94453  RISE       2
SineDDS_INST.r_nco_22_LC_8_3_5/carryin   LogicCell40_SEQ_MODE_1010      0             10020  94453  RISE       1
SineDDS_INST.r_nco_22_LC_8_3_5/carryout  LogicCell40_SEQ_MODE_1010    126             10146  94453  RISE       2
SineDDS_INST.r_nco_23_LC_8_3_6/carryin   LogicCell40_SEQ_MODE_1010      0             10146  94453  RISE       1
SineDDS_INST.r_nco_23_LC_8_3_6/carryout  LogicCell40_SEQ_MODE_1010    126             10273  94453  RISE       2
SineDDS_INST.r_nco_24_LC_8_3_7/carryin   LogicCell40_SEQ_MODE_1010      0             10273  94453  RISE       1
SineDDS_INST.r_nco_24_LC_8_3_7/carryout  LogicCell40_SEQ_MODE_1010    126             10399  94453  RISE       1
IN_MUX_bfv_8_4_0_/carryinitin            ICE_CARRY_IN_MUX               0             10399  94453  RISE       1
IN_MUX_bfv_8_4_0_/carryinitout           ICE_CARRY_IN_MUX             196             10595  94453  RISE       2
SineDDS_INST.r_nco_25_LC_8_4_0/carryin   LogicCell40_SEQ_MODE_1010      0             10595  94453  RISE       1
SineDDS_INST.r_nco_25_LC_8_4_0/carryout  LogicCell40_SEQ_MODE_1010    126             10722  94453  RISE       2
SineDDS_INST.r_nco_26_LC_8_4_1/carryin   LogicCell40_SEQ_MODE_1010      0             10722  94453  RISE       1
SineDDS_INST.r_nco_26_LC_8_4_1/carryout  LogicCell40_SEQ_MODE_1010    126             10848  94453  RISE       2
SineDDS_INST.r_nco_27_LC_8_4_2/carryin   LogicCell40_SEQ_MODE_1010      0             10848  94453  RISE       1
SineDDS_INST.r_nco_27_LC_8_4_2/carryout  LogicCell40_SEQ_MODE_1010    126             10974  94453  RISE       2
SineDDS_INST.r_nco_28_LC_8_4_3/carryin   LogicCell40_SEQ_MODE_1010      0             10974  94453  RISE       1
SineDDS_INST.r_nco_28_LC_8_4_3/carryout  LogicCell40_SEQ_MODE_1010    126             11100  94453  RISE       2
SineDDS_INST.r_nco_29_LC_8_4_4/carryin   LogicCell40_SEQ_MODE_1010      0             11100  94453  RISE       1
SineDDS_INST.r_nco_29_LC_8_4_4/carryout  LogicCell40_SEQ_MODE_1010    126             11227  94453  RISE       2
SineDDS_INST.r_nco_30_LC_8_4_5/carryin   LogicCell40_SEQ_MODE_1010      0             11227  94453  RISE       1
SineDDS_INST.r_nco_30_LC_8_4_5/carryout  LogicCell40_SEQ_MODE_1010    126             11353  94453  RISE       1
I__1586/I                                InMux                          0             11353  94453  RISE       1
I__1586/O                                InMux                        259             11612  94453  RISE       1
SineDDS_INST.r_nco_31_LC_8_4_6/in3       LogicCell40_SEQ_MODE_1010      0             11612  94453  RISE       1

Capture Clock Path
pin name                                                                                   model name                             delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------------------  -----  ----------------  ----  ------
r_Clock                                                                                    FunctionGen                                0                 0  RISE       1
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                           IO_PAD                                     0                 0  RISE       1
r_Clock_ibuf_iopad/DOUT                                                                    IO_PAD                                   510               510  RISE       1
r_Clock_ibuf_preio/PADIN                                                                   PRE_IO_PIN_TYPE_000001                     0               510  RISE       1
r_Clock_ibuf_preio/DIN0                                                                    PRE_IO_PIN_TYPE_000001                   617              1127  RISE       1
I__320/I                                                                                   Odrv4                                      0              1127  RISE       1
I__320/O                                                                                   Odrv4                                    351              1478  RISE       1
I__321/I                                                                                   IoSpan4Mux                                 0              1478  RISE       1
I__321/O                                                                                   IoSpan4Mux                               288              1765  RISE       1
I__322/I                                                                                   LocalMux                                   0              1765  RISE       1
I__322/O                                                                                   LocalMux                                 330              2095  RISE       1
I__323/I                                                                                   IoInMux                                    0              2095  RISE       1
I__323/O                                                                                   IoInMux                                  259              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                     SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE   1340              3694  
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)                  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE      0              3694  RISE       1
I__329/I                                                                                   Odrv4                                      0              3694  RISE       1
I__329/O                                                                                   Odrv4                                    351              4045  RISE       1
I__330/I                                                                                   LocalMux                                   0              4045  RISE       1
I__330/O                                                                                   LocalMux                                 330              4374  RISE       1
I__331/I                                                                                   IoInMux                                    0              4374  RISE       1
I__331/O                                                                                   IoInMux                                  259              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER            ICE_GB                                     0              4634  RISE       1
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT                  ICE_GB                                   617              5251  RISE     102
I__2405/I                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2405/O                                                                                  gio2CtrlBuf                                0              5251  RISE       1
I__2406/I                                                                                  GlobalMux                                  0              5251  RISE       1
I__2406/O                                                                                  GlobalMux                                154              5405  RISE       1
I__2419/I                                                                                  ClkMux                                     0              5405  RISE       1
I__2419/O                                                                                  ClkMux                                   309              5714  RISE       1
SineDDS_INST.r_nco_31_LC_8_4_6/clk                                                         LogicCell40_SEQ_MODE_1010                  0              5714  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: w_rstb    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : w_rstb
Clock Port        : r_Clock
Clock Reference   : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R
Setup Time        : -624


Data Path Delay                5090
+ Setup Time                      0
- Capture Clock Path Delay    -5714
---------------------------- ------
Setup to Clock                 -624

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
w_rstb                                          FunctionGen                0      0                  RISE  1       
w_rstb_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
w_rstb_ibuf_iopad/DOUT                          IO_PAD                     510    510                RISE  1       
w_rstb_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
w_rstb_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__2455/I                                       Odrv4                      0      1127               RISE  1       
I__2455/O                                       Odrv4                      351    1478               RISE  1       
I__2456/I                                       Span4Mux_v                 0      1478               RISE  1       
I__2456/O                                       Span4Mux_v                 351    1829               RISE  1       
I__2458/I                                       Span4Mux_h                 0      1829               RISE  1       
I__2458/O                                       Span4Mux_h                 302    2130               RISE  1       
I__2460/I                                       Span4Mux_s3_h              0      2130               RISE  1       
I__2460/O                                       Span4Mux_s3_h              231    2362               RISE  1       
I__2462/I                                       LocalMux                   0      2362               RISE  1       
I__2462/O                                       LocalMux                   330    2691               RISE  1       
I__2463/I                                       InMux                      0      2691               RISE  1       
I__2463/O                                       InMux                      259    2951               RISE  1       
w_rstb_ibuf_RNIM801_LC_12_8_7/in3               LogicCell40_SEQ_MODE_0000  0      2951               RISE  1       
w_rstb_ibuf_RNIM801_LC_12_8_7/lcout             LogicCell40_SEQ_MODE_0000  316    3266               RISE  1       
I__2453/I                                       LocalMux                   0      3266               RISE  1       
I__2453/O                                       LocalMux                   330    3596               RISE  1       
I__2454/I                                       IoInMux                    0      3596               RISE  1       
I__2454/O                                       IoInMux                    259    3855               RISE  1       
w_rstb_ibuf_RNIM801_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3855               RISE  1       
w_rstb_ibuf_RNIM801_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4473               RISE  44      
I__1788/I                                       gio2CtrlBuf                0      4473               RISE  1       
I__1788/O                                       gio2CtrlBuf                0      4473               RISE  1       
I__1789/I                                       GlobalMux                  0      4473               RISE  1       
I__1789/O                                       GlobalMux                  154    4627               RISE  1       
I__1790/I                                       SRMux                      0      4627               RISE  1       
I__1790/O                                       SRMux                      463    5090               RISE  1       
SineDDS_INST.o_sine_1_6_LC_7_7_7/sr             LogicCell40_SEQ_MODE_1010  0      5090               RISE  1       

Capture Clock Path
pin name                                                                         model name                             delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                          FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                 IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                          IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                         PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                          PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                         Odrv4                                  0      1127               RISE  1       
I__320/O                                                                         Odrv4                                  351    1478               RISE  1       
I__321/I                                                                         IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                         IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                         LocalMux                               0      1765               RISE  1       
I__322/O                                                                         LocalMux                               330    2095               RISE  1       
I__323/I                                                                         IoInMux                                0      2095               RISE  1       
I__323/O                                                                         IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                           SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                            SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1340   3694                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)        SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3694               RISE  1       
I__329/I                                                                         Odrv4                                  0      3694               RISE  1       
I__329/O                                                                         Odrv4                                  351    4045               RISE  1       
I__330/I                                                                         LocalMux                               0      4045               RISE  1       
I__330/O                                                                         LocalMux                               330    4374               RISE  1       
I__331/I                                                                         IoInMux                                0      4374               RISE  1       
I__331/O                                                                         IoInMux                                259    4634               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER  ICE_GB                                 0      4634               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT        ICE_GB                                 617    5251               RISE  102     
I__2405/I                                                                        gio2CtrlBuf                            0      5251               RISE  1       
I__2405/O                                                                        gio2CtrlBuf                            0      5251               RISE  1       
I__2406/I                                                                        GlobalMux                              0      5251               RISE  1       
I__2406/O                                                                        GlobalMux                              154    5405               RISE  1       
I__2426/I                                                                        ClkMux                                 0      5405               RISE  1       
I__2426/O                                                                        ClkMux                                 309    5714               RISE  1       
SineDDS_INST.o_sine_1_6_LC_7_7_7/clk                                             LogicCell40_SEQ_MODE_1010              0      5714               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : w_rstb
Clock Port        : r_Clock
Clock Reference   : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Setup Time        : -3367


Data Path Delay                2719
+ Setup Time                    274
- Capture Clock Path Delay    -6359
---------------------------- ------
Setup to Clock                -3367

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
w_rstb                           FunctionGen                0      0                  RISE  1       
w_rstb_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
w_rstb_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
w_rstb_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
w_rstb_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__2455/I                        Odrv4                      0      1127               RISE  1       
I__2455/O                        Odrv4                      351    1478               RISE  1       
I__2456/I                        Span4Mux_v                 0      1478               RISE  1       
I__2456/O                        Span4Mux_v                 351    1829               RISE  1       
I__2457/I                        Span4Mux_h                 0      1829               RISE  1       
I__2457/O                        Span4Mux_h                 302    2130               RISE  1       
I__2459/I                        LocalMux                   0      2130               RISE  1       
I__2459/O                        LocalMux                   330    2460               RISE  1       
I__2461/I                        InMux                      0      2460               RISE  1       
I__2461/O                        InMux                      259    2719               RISE  1       
fifo_clear_LC_1_8_1/in3          LogicCell40_SEQ_MODE_1000  0      2719               RISE  1       

Capture Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2085/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2085/O                                                                                      ClkMux                                 309    6359               RISE  1       
fifo_clear_LC_1_8_1/clk                                                                        LogicCell40_SEQ_MODE_1000              0      6359               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: w_mosi    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_mosi
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 12831


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              5932
---------------------------- ------
Clock To Out Delay            12831

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2094/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2094/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_mosi_LC_4_12_5/clk                                                           LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_mosi_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1011  540    6899               FALL  1       
I__537/I                                Odrv4                      0      6899               FALL  1       
I__537/O                                Odrv4                      372    7271               FALL  1       
I__538/I                                Span4Mux_v                 0      7271               FALL  1       
I__538/O                                Span4Mux_v                 372    7643               FALL  1       
I__539/I                                Span4Mux_s3_v              0      7643               FALL  1       
I__539/O                                Span4Mux_s3_v              337    7979               FALL  1       
I__540/I                                LocalMux                   0      7979               FALL  1       
I__540/O                                LocalMux                   309    8288               FALL  1       
I__541/I                                IoInMux                    0      8288               FALL  1       
I__541/O                                IoInMux                    217    8505               FALL  1       
w_mosi_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8505               FALL  1       
w_mosi_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10743              FALL  1       
w_mosi_obuf_iopad/DIN                   IO_PAD                     0      10743              FALL  1       
w_mosi_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2088   12831              FALL  1       
w_mosi                                  FunctionGen                0      12831              FALL  1       

6.2.2::Path details for port: w_sclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_sclk
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 12305


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            12305

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2078/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2078/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_sclk_LC_4_9_2/clk                                                            LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_sclk_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1011  540    6899               RISE  2       
I__429/I                               Odrv12                     0      6899               RISE  1       
I__429/O                               Odrv12                     491    7390               RISE  1       
I__431/I                               LocalMux                   0      7390               RISE  1       
I__431/O                               LocalMux                   330    7720               RISE  1       
I__432/I                               IoInMux                    0      7720               RISE  1       
I__432/O                               IoInMux                    259    7979               RISE  1       
w_sclk_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7979               RISE  1       
w_sclk_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10217              FALL  1       
w_sclk_obuf_iopad/DIN                  IO_PAD                     0      10217              FALL  1       
w_sclk_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   12305              FALL  1       
w_sclk                                 FunctionGen                0      12305              FALL  1       

6.2.3::Path details for port: w_ss      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_ss
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 12410


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              5511
---------------------------- ------
Clock To Out Delay            12410

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2078/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2078/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_ss_LC_4_9_5/clk                                                              LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_ss_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1011  540    6899               RISE  1       
I__498/I                             Odrv12                     0      6899               RISE  1       
I__498/O                             Odrv12                     491    7390               RISE  1       
I__499/I                             Span12Mux_s1_v             0      7390               RISE  1       
I__499/O                             Span12Mux_s1_v             105    7495               RISE  1       
I__500/I                             LocalMux                   0      7495               RISE  1       
I__500/O                             LocalMux                   330    7825               RISE  1       
I__501/I                             IoInMux                    0      7825               RISE  1       
I__501/O                             IoInMux                    259    8085               RISE  1       
w_ss_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8085               RISE  1       
w_ss_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10322              FALL  1       
w_ss_obuf_iopad/DIN                  IO_PAD                     0      10322              FALL  1       
w_ss_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   12410              FALL  1       
w_ss                                 FunctionGen                0      12410              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: w_rstb    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : w_rstb
Clock Port        : r_Clock
Clock Reference   : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Hold Time         : 3881


Capture Clock Path Delay       6359
+ Hold  Time                      0
- Data Path Delay             -2478
---------------------------- ------
Hold Time                      3881

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
w_rstb                           FunctionGen                0      0                  FALL  1       
w_rstb_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
w_rstb_ibuf_iopad/DOUT           IO_PAD                     430    430                FALL  1       
w_rstb_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      430                FALL  1       
w_rstb_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    893                FALL  1       
I__2455/I                        Odrv4                      0      893                FALL  1       
I__2455/O                        Odrv4                      372    1265               FALL  1       
I__2456/I                        Span4Mux_v                 0      1265               FALL  1       
I__2456/O                        Span4Mux_v                 372    1636               FALL  1       
I__2457/I                        Span4Mux_h                 0      1636               FALL  1       
I__2457/O                        Span4Mux_h                 316    1952               FALL  1       
I__2459/I                        LocalMux                   0      1952               FALL  1       
I__2459/O                        LocalMux                   309    2261               FALL  1       
I__2461/I                        InMux                      0      2261               FALL  1       
I__2461/O                        InMux                      217    2478               FALL  1       
fifo_clear_LC_1_8_1/in3          LogicCell40_SEQ_MODE_1000  0      2478               FALL  1       

Capture Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2085/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2085/O                                                                                      ClkMux                                 309    6359               RISE  1       
fifo_clear_LC_1_8_1/clk                                                                        LogicCell40_SEQ_MODE_1000              0      6359               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : w_rstb
Clock Port        : r_Clock
Clock Reference   : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB:R
Hold Time         : 1195


Capture Clock Path Delay       5714
+ Hold  Time                      0
- Data Path Delay             -4519
---------------------------- ------
Hold Time                      1195

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
w_rstb                                          FunctionGen                0      0                  FALL  1       
w_rstb_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
w_rstb_ibuf_iopad/DOUT                          IO_PAD                     430    430                FALL  1       
w_rstb_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      430                FALL  1       
w_rstb_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    893                FALL  1       
I__2455/I                                       Odrv4                      0      893                FALL  1       
I__2455/O                                       Odrv4                      372    1265               FALL  1       
I__2456/I                                       Span4Mux_v                 0      1265               FALL  1       
I__2456/O                                       Span4Mux_v                 372    1636               FALL  1       
I__2458/I                                       Span4Mux_h                 0      1636               FALL  1       
I__2458/O                                       Span4Mux_h                 316    1952               FALL  1       
I__2460/I                                       Span4Mux_s3_h              0      1952               FALL  1       
I__2460/O                                       Span4Mux_s3_h              231    2183               FALL  1       
I__2462/I                                       LocalMux                   0      2183               FALL  1       
I__2462/O                                       LocalMux                   309    2492               FALL  1       
I__2463/I                                       InMux                      0      2492               FALL  1       
I__2463/O                                       InMux                      217    2709               FALL  1       
w_rstb_ibuf_RNIM801_LC_12_8_7/in3               LogicCell40_SEQ_MODE_0000  0      2709               FALL  1       
w_rstb_ibuf_RNIM801_LC_12_8_7/lcout             LogicCell40_SEQ_MODE_0000  288    2997               FALL  1       
I__2453/I                                       LocalMux                   0      2997               FALL  1       
I__2453/O                                       LocalMux                   309    3306               FALL  1       
I__2454/I                                       IoInMux                    0      3306               FALL  1       
I__2454/O                                       IoInMux                    217    3523               FALL  1       
w_rstb_ibuf_RNIM801_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3523               FALL  1       
w_rstb_ibuf_RNIM801_0/GLOBALBUFFEROUTPUT        ICE_GB                     561    4084               FALL  44      
I__1788/I                                       gio2CtrlBuf                0      4084               FALL  1       
I__1788/O                                       gio2CtrlBuf                0      4084               FALL  1       
I__1789/I                                       GlobalMux                  0      4084               FALL  1       
I__1789/O                                       GlobalMux                  77     4161               FALL  1       
I__1790/I                                       SRMux                      0      4161               FALL  1       
I__1790/O                                       SRMux                      358    4519               FALL  1       
SineDDS_INST.o_sine_1_6_LC_7_7_7/sr             LogicCell40_SEQ_MODE_1010  0      4519               FALL  1       

Capture Clock Path
pin name                                                                         model name                             delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                          FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                 IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                          IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                         PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                          PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                         Odrv4                                  0      1127               RISE  1       
I__320/O                                                                         Odrv4                                  351    1478               RISE  1       
I__321/I                                                                         IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                         IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                         LocalMux                               0      1765               RISE  1       
I__322/O                                                                         LocalMux                               330    2095               RISE  1       
I__323/I                                                                         IoInMux                                0      2095               RISE  1       
I__323/O                                                                         IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                           SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB                            SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1340   3694                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB (TOTAL_ADJUSTMENTS)        SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3694               RISE  1       
I__329/I                                                                         Odrv4                                  0      3694               RISE  1       
I__329/O                                                                         Odrv4                                  351    4045               RISE  1       
I__330/I                                                                         LocalMux                               0      4045               RISE  1       
I__330/O                                                                         LocalMux                               330    4374               RISE  1       
I__331/I                                                                         IoInMux                                0      4374               RISE  1       
I__331/O                                                                         IoInMux                                259    4634               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/USERSIGNALTOGLOBALBUFFER  ICE_GB                                 0      4634               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREB_derived_clock_RNIA7B1/GLOBALBUFFEROUTPUT        ICE_GB                                 617    5251               RISE  102     
I__2405/I                                                                        gio2CtrlBuf                            0      5251               RISE  1       
I__2405/O                                                                        gio2CtrlBuf                            0      5251               RISE  1       
I__2406/I                                                                        GlobalMux                              0      5251               RISE  1       
I__2406/O                                                                        GlobalMux                              154    5405               RISE  1       
I__2426/I                                                                        ClkMux                                 0      5405               RISE  1       
I__2426/O                                                                        ClkMux                                 309    5714               RISE  1       
SineDDS_INST.o_sine_1_6_LC_7_7_7/clk                                             LogicCell40_SEQ_MODE_1010              0      5714               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: w_mosi    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_mosi
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 12425


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            12425

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2094/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2094/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_mosi_LC_4_12_5/clk                                                           LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_mosi_LC_4_12_5/lcout  LogicCell40_SEQ_MODE_1011  540    6899               RISE  1       
I__537/I                                Odrv4                      0      6899               RISE  1       
I__537/O                                Odrv4                      351    7250               RISE  1       
I__538/I                                Span4Mux_v                 0      7250               RISE  1       
I__538/O                                Span4Mux_v                 351    7601               RISE  1       
I__539/I                                Span4Mux_s3_v              0      7601               RISE  1       
I__539/O                                Span4Mux_s3_v              316    7916               RISE  1       
I__540/I                                LocalMux                   0      7916               RISE  1       
I__540/O                                LocalMux                   330    8246               RISE  1       
I__541/I                                IoInMux                    0      8246               RISE  1       
I__541/O                                IoInMux                    259    8505               RISE  1       
w_mosi_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8505               RISE  1       
w_mosi_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10511              RISE  1       
w_mosi_obuf_iopad/DIN                   IO_PAD                     0      10511              RISE  1       
w_mosi_obuf_iopad/PACKAGEPIN:out        IO_PAD                     1914   12425              RISE  1       
w_mosi                                  FunctionGen                0      12425              RISE  1       

6.5.2::Path details for port: w_sclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_sclk
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 11885


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            11885

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2078/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2078/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_sclk_LC_4_9_2/clk                                                            LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_sclk_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1011  540    6899               FALL  2       
I__429/I                               Odrv12                     0      6899               FALL  1       
I__429/O                               Odrv12                     540    7439               FALL  1       
I__431/I                               LocalMux                   0      7439               FALL  1       
I__431/O                               LocalMux                   309    7748               FALL  1       
I__432/I                               IoInMux                    0      7748               FALL  1       
I__432/O                               IoInMux                    217    7965               FALL  1       
w_sclk_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7965               FALL  1       
w_sclk_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9971               RISE  1       
w_sclk_obuf_iopad/DIN                  IO_PAD                     0      9971               RISE  1       
w_sclk_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   11885              RISE  1       
w_sclk                                 FunctionGen                0      11885              RISE  1       

6.5.3::Path details for port: w_ss      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : w_ss
Clock Port         : r_Clock
Clock Reference    : FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA:R
Clock to Out Delay : 11990


Launch Clock Path Delay        6359
+ Clock To Q Delay              540
+ Data Path Delay              5091
---------------------------- ------
Clock To Out Delay            11990

Launch Clock Path
pin name                                                                                       model name                             delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------------------------  -------------------------------------  -----  -----------------  ----  ------  
r_Clock                                                                                        FunctionGen                            0      0                  RISE  1       
r_Clock_ibuf_iopad/PACKAGEPIN:in                                                               IO_PAD                                 0      0                  RISE  1       
r_Clock_ibuf_iopad/DOUT                                                                        IO_PAD                                 510    510                RISE  1       
r_Clock_ibuf_preio/PADIN                                                                       PRE_IO_PIN_TYPE_000001                 0      510                RISE  1       
r_Clock_ibuf_preio/DIN0                                                                        PRE_IO_PIN_TYPE_000001                 617    1127               RISE  1       
I__320/I                                                                                       Odrv4                                  0      1127               RISE  1       
I__320/O                                                                                       Odrv4                                  351    1478               RISE  1       
I__321/I                                                                                       IoSpan4Mux                             0      1478               RISE  1       
I__321/O                                                                                       IoSpan4Mux                             288    1765               RISE  1       
I__322/I                                                                                       LocalMux                               0      1765               RISE  1       
I__322/O                                                                                       LocalMux                               330    2095               RISE  1       
I__323/I                                                                                       IoInMux                                0      2095               RISE  1       
I__323/O                                                                                       IoInMux                                259    2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/REFERENCECLK                                         SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA                                          SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  1410   3764                             
FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (TOTAL_ADJUSTMENTS)                      SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      3764               RISE  1       
--FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA (PLL Relative Delay Adjustment Delay)  SB_PLL40_2F_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__324/I                                                                                       Odrv4                                  0      3764               RISE  1       
I__324/O                                                                                       Odrv4                                  351    4115               RISE  1       
I__325/I                                                                                       IoSpan4Mux                             0      4115               RISE  1       
I__325/O                                                                                       IoSpan4Mux                             288    4402               RISE  1       
I__326/I                                                                                       IoSpan4Mux                             0      4402               RISE  1       
I__326/O                                                                                       IoSpan4Mux                             288    4690               RISE  1       
I__327/I                                                                                       LocalMux                               0      4690               RISE  1       
I__327/O                                                                                       LocalMux                               330    5020               RISE  1       
I__328/I                                                                                       IoInMux                                0      5020               RISE  1       
I__328/O                                                                                       IoInMux                                259    5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/USERSIGNALTOGLOBALBUFFER                ICE_GB                                 0      5279               RISE  1       
FunctionGen_pll_inst.PLLOUTCOREA_derived_clock_RNI9PF2/GLOBALBUFFEROUTPUT                      ICE_GB                                 617    5896               RISE  94      
I__2070/I                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2070/O                                                                                      gio2CtrlBuf                            0      5896               RISE  1       
I__2071/I                                                                                      GlobalMux                              0      5896               RISE  1       
I__2071/O                                                                                      GlobalMux                              154    6051               RISE  1       
I__2078/I                                                                                      ClkMux                                 0      6051               RISE  1       
I__2078/O                                                                                      ClkMux                                 309    6359               RISE  1       
SPI_Master_INST.o_ss_LC_4_9_5/clk                                                              LogicCell40_SEQ_MODE_1011              0      6359               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_INST.o_ss_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1011  540    6899               FALL  1       
I__498/I                             Odrv12                     0      6899               FALL  1       
I__498/O                             Odrv12                     540    7439               FALL  1       
I__499/I                             Span12Mux_s1_v             0      7439               FALL  1       
I__499/O                             Span12Mux_s1_v             105    7544               FALL  1       
I__500/I                             LocalMux                   0      7544               FALL  1       
I__500/O                             LocalMux                   309    7853               FALL  1       
I__501/I                             IoInMux                    0      7853               FALL  1       
I__501/O                             IoInMux                    217    8071               FALL  1       
w_ss_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8071               FALL  1       
w_ss_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   10076              RISE  1       
w_ss_obuf_iopad/DIN                  IO_PAD                     0      10076              RISE  1       
w_ss_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   11990              RISE  1       
w_ss                                 FunctionGen                0      11990              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

