vendor_name = ModelSim
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/testff.bdf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/Waveform.vwf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/testshift.bdf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/Waveform1.vwf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/scell.bdf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/Waveform2.vwf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/test595.bdf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/Waveform3.vwf
source_file = 1, C:/Users/Kaizyn/Documents/MySmallProjects/hdu2020ShuDian/lab3/output_files/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/others/maxplus2/21mux.bdf
design_name = scell
instance = comp, \Q~output , Q~output, scell, 1
instance = comp, \CLK~input , CLK~input, scell, 1
instance = comp, \SI~input , SI~input, scell, 1
instance = comp, \LOAD~input , LOAD~input, scell, 1
instance = comp, \D~input , D~input, scell, 1
instance = comp, \inst|5~0 , inst|5~0, scell, 1
instance = comp, \ENA~input , ENA~input, scell, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
