# ðŸ‘‹ Hi, I'm [PYNTAMILSELVAN N]

ðŸŽ“ ECE Student | Aspiring VLSI & Hardware Engineer  
ðŸ’¡ Learning Verilog, Digital Design, FPGA & Python  
ðŸ“š Sharing my learning journey and projects here!

## ðŸŒ± Learning Goals
- Digital Logic Design
- Verilog HDL
- FPGA Basics
- Python for Automation
- ASIC Flow and VLSI Systems

## ðŸ“˜ Weekly Log
Check my [Gists](https://gist.github.com/) for daily notes & projects.

ðŸ“« Contact: [your email or LinkedIn here]
