add wave -position insertpoint  \
sim:/testbench/instr_n \
sim:/testbench/source \
sim:/testbench/waittime
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/tclk \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/tdi \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/tdo
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/r
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test_comp
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/op_i \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/piso0_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/piso_done \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/piso_done0 \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/piso_in
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_c \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_clear_i \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_comp \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_comp_i \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_done \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_done_i \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_en_i \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_en_o
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_en_in \
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/rd_i_out \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/we_in
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test1_cpu_data_void_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test2_cpu_data_void_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test3_cpu_data_void_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test4_cpu_data_void_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test5_cpu_data_void_in \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test6_cpu_data_void_in
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/sipo_c \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/test_comp
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/GEN_SIPO(5)/sipo_i/*
add wave -position insertpoint  \
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/async_fifo_i5/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_10/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_12/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_17/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_18/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_19/*
add wave -position insertpoint sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/cpu_tile_q_1/fifo_21/*
add wave -position insertpoint  \
sim:/testbench/top_1/esp_1/tiles_gen(1)/cpu_tile/tile_cpu_i/jtag_test_1/end_trace
