

================================================================
== Vitis HLS Report for 'mat_mul_1'
================================================================
* Date:           Sat Jan 14 11:19:23 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |     1288|     1288|       161|          -|          -|     8|        no|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    220|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     548|   3324|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    352|    -|
|Register         |        -|    -|     805|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1353|   4152|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U72  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U73  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U74  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U75  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  548| 3324|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer8_weights_U  |mat_mul_1_layer8_weights  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                          |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_549_p2       |         +|   0|  0|  13|           6|           3|
    |add_ln70_1_fu_383_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_2_fu_436_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_3_fu_505_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_fu_313_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln72_2_fu_526_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln72_fu_404_p2       |         +|   0|  0|  17|          10|          10|
    |grp_fu_358_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_419_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_480_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_541_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln66_fu_299_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_1_fu_389_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_2_fu_442_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_3_fu_511_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_fu_319_p2      |      icmp|   0|  0|  10|           6|           7|
    |or_ln66_3_fu_427_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln66_4_fu_488_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln66_fu_366_p2        |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 220|         131|         107|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_187_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_1_phi_fu_211_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_2_phi_fu_235_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_3_phi_fu_259_p4  |   9|          2|    6|         12|
    |i_0_reg_171                   |   9|          2|    6|         12|
    |input_r_address0              |  26|          5|   11|         55|
    |j_0_reg_183                   |   9|          2|    6|         12|
    |j_1_reg_207                   |   9|          2|    6|         12|
    |j_2_reg_231                   |   9|          2|    6|         12|
    |j_3_reg_255                   |   9|          2|    6|         12|
    |layer8_weights_address0       |  26|          5|   10|         50|
    |output_r_address0             |  26|          5|   11|         55|
    |output_r_d0                   |  26|          5|   32|        160|
    |sum_0_reg_194                 |   9|          2|   32|         64|
    |sum_19_reg_218                |   9|          2|   32|         64|
    |sum_2_reg_242                 |   9|          2|   32|         64|
    |sum_3_reg_266                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 352|         73|  255|        711|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_1_reg_611       |   6|   0|    6|          0|
    |add_ln70_2_reg_651       |   6|   0|    6|          0|
    |add_ln70_3_reg_691       |   6|   0|    6|          0|
    |add_ln70_reg_571         |   6|   0|    6|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7  |   1|   0|    1|          0|
    |i_0_reg_171              |   6|   0|    6|          0|
    |icmp_ln70_1_reg_617      |   1|   0|    1|          0|
    |icmp_ln70_2_reg_657      |   1|   0|    1|          0|
    |icmp_ln70_3_reg_697      |   1|   0|    1|          0|
    |icmp_ln70_reg_577        |   1|   0|    1|          0|
    |j_0_reg_183              |   6|   0|    6|          0|
    |j_1_reg_207              |   6|   0|    6|          0|
    |j_2_reg_231              |   6|   0|    6|          0|
    |j_3_reg_255              |   6|   0|    6|          0|
    |or_ln66_3_reg_641        |   4|   0|    5|          1|
    |or_ln66_5_cast6_reg_646  |   4|   0|   64|         60|
    |or_ln66_6_cast8_reg_681  |   3|   0|   64|         61|
    |or_ln66_cast4_reg_601    |   4|   0|   64|         60|
    |reg_295                  |  32|   0|   32|          0|
    |sum_0_reg_194            |  32|   0|   32|          0|
    |sum_19_reg_218           |  32|   0|   32|          0|
    |sum_2_reg_242            |  32|   0|   32|          0|
    |sum_3_reg_266            |  32|   0|   32|          0|
    |tmp_3_reg_606            |   4|   0|   10|          6|
    |tmp_4_reg_686            |   3|   0|   10|          7|
    |trunc_ln66_reg_564       |   5|   0|    5|          0|
    |zext_ln66_reg_559        |   6|   0|   64|         58|
    |add_ln70_1_reg_611       |  64|  32|    6|          0|
    |add_ln70_2_reg_651       |  64|  32|    6|          0|
    |add_ln70_3_reg_691       |  64|  32|    6|          0|
    |add_ln70_reg_571         |  64|  32|    6|          0|
    |icmp_ln70_1_reg_617      |  64|  32|    1|          0|
    |icmp_ln70_2_reg_657      |  64|  32|    1|          0|
    |icmp_ln70_3_reg_697      |  64|  32|    1|          0|
    |icmp_ln70_reg_577        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 805| 256|  574|        253|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_din0   |  out|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_din1   |  out|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_dout0  |   in|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_ce     |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|input_r_address0      |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 4
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 8, States = { 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 8, States = { 21 22 23 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 8, States = { 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 20 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 21 
21 --> 29 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 
29 --> 30 
30 --> 38 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 
38 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/matmul.cpp:66]   --->   Operation 39 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i6 %add_ln66, void %._crit_edge.loopexit.3, i6 0, void %.lr.ph7" [../src/matmul.cpp:66]   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln66 = icmp_eq  i6 %i_0, i6 32" [../src/matmul.cpp:66]   --->   Operation 41 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split2.0, void %._crit_edge8.loopexit" [../src/matmul.cpp:66]   --->   Operation 43 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %i_0" [../src/matmul.cpp:66]   --->   Operation 44 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i6 %i_0" [../src/matmul.cpp:66]   --->   Operation 45 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/matmul.cpp:66]   --->   Operation 46 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 47 'br' 'br_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/matmul.cpp:76]   --->   Operation 48 'ret' 'ret_ln76' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i6 %add_ln70, void %.split.0, i6 0, void %.split2.0" [../src/matmul.cpp:70]   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 %tmp_7, void %.split.0, i32 0, void %.split2.0" [../src/matmul.cpp:72]   --->   Operation 50 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln70 = add i6 %j_0, i6 1" [../src/matmul.cpp:70]   --->   Operation 51 'add' 'add_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.87ns)   --->   "%icmp_ln70 = icmp_eq  i6 %j_0, i6 32" [../src/matmul.cpp:70]   --->   Operation 53 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 54 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 55 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_0_cast3 = zext i6 %j_0" [../src/matmul.cpp:70]   --->   Operation 56 'zext' 'j_0_cast3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_0, i32 1, i32 4" [../src/matmul.cpp:72]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %tmp, i6 %j_0" [../src/matmul.cpp:72]   --->   Operation 58 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i10 %add_ln" [../src/matmul.cpp:72]   --->   Operation 59 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%layer8_weights_addr = getelementptr i32 %layer8_weights, i64 0, i64 %zext_ln72" [../src/matmul.cpp:72]   --->   Operation 60 'getelementptr' 'layer8_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%layer8_weights_load = load i10 %layer8_weights_addr" [../src/matmul.cpp:72]   --->   Operation 61 'load' 'layer8_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_0_cast3" [../src/matmul.cpp:72]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 64 [1/2] (1.35ns)   --->   "%layer8_weights_load = load i10 %layer8_weights_addr" [../src/matmul.cpp:72]   --->   Operation 64 'load' 'layer8_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_4 : Operation 65 [1/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 65 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_4 : Operation 66 [4/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer8_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 66 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 67 [3/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer8_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 67 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 68 [2/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer8_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 68 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 69 [1/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer8_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 69 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 70 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %add_ln70, i6 32" [../src/matmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [3/3] (5.48ns)   --->   "%tmp_7 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 71 'facc' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 72 [2/3] (5.48ns)   --->   "%tmp_7 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 72 'facc' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 74 [1/3] (5.48ns)   --->   "%tmp_7 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 74 'facc' 'tmp_7' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln66" [../src/matmul.cpp:74]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_0, i11 %output_addr" [../src/matmul.cpp:74]   --->   Operation 77 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln66 = or i5 %trunc_ln66, i5 1" [../src/matmul.cpp:66]   --->   Operation 78 'or' 'or_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln66_cast4 = zext i5 %or_ln66" [../src/matmul.cpp:66]   --->   Operation 79 'zext' 'or_ln66_cast4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln66, i5 0" [../src/matmul.cpp:66]   --->   Operation 80 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 81 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 12 <SV = 4> <Delay = 2.28>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln70_1, void %.split.1, i6 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 82 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sum_19 = phi i32 %tmp_8, void %.split.1, i32 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:72]   --->   Operation 83 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln70_1 = add i6 %j_1, i6 1" [../src/matmul.cpp:70]   --->   Operation 84 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.87ns)   --->   "%icmp_ln70_1 = icmp_eq  i6 %j_1, i6 32" [../src/matmul.cpp:70]   --->   Operation 86 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 87 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %.split.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 88 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j_1_cast5 = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 89 'zext' 'j_1_cast5' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 90 'zext' 'j_1_cast' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln72 = add i10 %j_1_cast, i10 %tmp_3" [../src/matmul.cpp:72]   --->   Operation 91 'add' 'add_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i10 %add_ln72" [../src/matmul.cpp:72]   --->   Operation 92 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%layer8_weights_addr_1 = getelementptr i32 %layer8_weights, i64 0, i64 %zext_ln72_4" [../src/matmul.cpp:72]   --->   Operation 93 'getelementptr' 'layer8_weights_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (1.35ns)   --->   "%layer8_weights_load_1 = load i10 %layer8_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 94 'load' 'layer8_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %j_1_cast5" [../src/matmul.cpp:72]   --->   Operation 95 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_5" [../src/matmul.cpp:72]   --->   Operation 96 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 13 <SV = 5> <Delay = 6.02>
ST_13 : Operation 97 [1/2] (1.35ns)   --->   "%layer8_weights_load_1 = load i10 %layer8_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 97 'load' 'layer8_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 98 [1/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_5" [../src/matmul.cpp:72]   --->   Operation 98 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_13 : Operation 99 [4/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer8_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 99 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.67>
ST_14 : Operation 100 [3/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer8_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 100 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 4.67>
ST_15 : Operation 101 [2/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer8_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 101 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 4.67>
ST_16 : Operation 102 [1/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer8_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 102 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 6.35>
ST_17 : Operation 103 [1/1] (0.87ns)   --->   "%icmp_ln72_5 = icmp_eq  i6 %add_ln70_1, i6 32" [../src/matmul.cpp:72]   --->   Operation 103 'icmp' 'icmp_ln72_5' <Predicate = (!icmp_ln70_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [3/3] (5.48ns)   --->   "%tmp_8 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_5" [../src/matmul.cpp:72]   --->   Operation 104 'facc' 'tmp_8' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.48>
ST_18 : Operation 105 [2/3] (5.48ns)   --->   "%tmp_8 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_5" [../src/matmul.cpp:72]   --->   Operation 105 'facc' 'tmp_8' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.48>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 106 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_19 : Operation 107 [1/3] (5.48ns)   --->   "%tmp_8 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_5" [../src/matmul.cpp:72]   --->   Operation 107 'facc' 'tmp_8' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 1.35>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_cast4" [../src/matmul.cpp:74]   --->   Operation 109 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_19, i11 %output_addr_6" [../src/matmul.cpp:74]   --->   Operation 110 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln66_3 = or i5 %trunc_ln66, i5 2" [../src/matmul.cpp:66]   --->   Operation 111 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln66_5_cast6 = zext i5 %or_ln66_3" [../src/matmul.cpp:66]   --->   Operation 112 'zext' 'or_ln66_5_cast6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 113 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 21 <SV = 6> <Delay = 1.35>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln70_2, void %.split.2, i6 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 114 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%sum_2 = phi i32 %tmp_9, void %.split.2, i32 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:72]   --->   Operation 115 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln70_2 = add i6 %j_2, i6 1" [../src/matmul.cpp:70]   --->   Operation 116 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.87ns)   --->   "%icmp_ln70_2 = icmp_eq  i6 %j_2, i6 32" [../src/matmul.cpp:70]   --->   Operation 118 'icmp' 'icmp_ln70_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 119 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_2, void %.split.2, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 120 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%j_2_cast7 = zext i6 %j_2" [../src/matmul.cpp:70]   --->   Operation 121 'zext' 'j_2_cast7' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %or_ln66_3, i32 1, i32 4" [../src/matmul.cpp:72]   --->   Operation 122 'partselect' 'tmp_s' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%add_ln72_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %tmp_s, i6 %j_2" [../src/matmul.cpp:72]   --->   Operation 123 'bitconcatenate' 'add_ln72_8' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i10 %add_ln72_8" [../src/matmul.cpp:72]   --->   Operation 124 'zext' 'zext_ln72_5' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%layer8_weights_addr_2 = getelementptr i32 %layer8_weights, i64 0, i64 %zext_ln72_5" [../src/matmul.cpp:72]   --->   Operation 125 'getelementptr' 'layer8_weights_addr_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 126 [2/2] (1.35ns)   --->   "%layer8_weights_load_2 = load i10 %layer8_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 126 'load' 'layer8_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %j_2_cast7" [../src/matmul.cpp:72]   --->   Operation 127 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 128 [2/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_6" [../src/matmul.cpp:72]   --->   Operation 128 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 22 <SV = 7> <Delay = 6.02>
ST_22 : Operation 129 [1/2] (1.35ns)   --->   "%layer8_weights_load_2 = load i10 %layer8_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 129 'load' 'layer8_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_22 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_6" [../src/matmul.cpp:72]   --->   Operation 130 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_22 : Operation 131 [4/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer8_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 131 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 4.67>
ST_23 : Operation 132 [3/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer8_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 132 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 4.67>
ST_24 : Operation 133 [2/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer8_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 133 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 4.67>
ST_25 : Operation 134 [1/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer8_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 134 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 6.35>
ST_26 : Operation 135 [1/1] (0.87ns)   --->   "%icmp_ln72_6 = icmp_eq  i6 %add_ln70_2, i6 32" [../src/matmul.cpp:72]   --->   Operation 135 'icmp' 'icmp_ln72_6' <Predicate = (!icmp_ln70_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [3/3] (5.48ns)   --->   "%tmp_9 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_6" [../src/matmul.cpp:72]   --->   Operation 136 'facc' 'tmp_9' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.48>
ST_27 : Operation 137 [2/3] (5.48ns)   --->   "%tmp_9 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_6" [../src/matmul.cpp:72]   --->   Operation 137 'facc' 'tmp_9' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.48>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 138 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_28 : Operation 139 [1/3] (5.48ns)   --->   "%tmp_9 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_6" [../src/matmul.cpp:72]   --->   Operation 139 'facc' 'tmp_9' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.35>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_5_cast6" [../src/matmul.cpp:74]   --->   Operation 141 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_2, i11 %output_addr_7" [../src/matmul.cpp:74]   --->   Operation 142 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln66_4 = or i5 %trunc_ln66, i5 3" [../src/matmul.cpp:66]   --->   Operation 143 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln66_6_cast8 = zext i5 %or_ln66_4" [../src/matmul.cpp:66]   --->   Operation 144 'zext' 'or_ln66_6_cast8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln66_4, i5 0" [../src/matmul.cpp:66]   --->   Operation 145 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 146 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 30 <SV = 8> <Delay = 2.28>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln70_3, void %.split.3, i6 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 147 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %tmp_10, void %.split.3, i32 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:72]   --->   Operation 148 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln70_3 = add i6 %j_3, i6 1" [../src/matmul.cpp:70]   --->   Operation 149 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.87ns)   --->   "%icmp_ln70_3 = icmp_eq  i6 %j_3, i6 32" [../src/matmul.cpp:70]   --->   Operation 151 'icmp' 'icmp_ln70_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 152 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_3, void %.split.3, void %._crit_edge.loopexit.3" [../src/matmul.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%j_3_cast9 = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 154 'zext' 'j_3_cast9' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 155 'zext' 'j_3_cast' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.93ns)   --->   "%add_ln72_2 = add i10 %j_3_cast, i10 %tmp_4" [../src/matmul.cpp:72]   --->   Operation 156 'add' 'add_ln72_2' <Predicate = (!icmp_ln70_3)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i10 %add_ln72_2" [../src/matmul.cpp:72]   --->   Operation 157 'zext' 'zext_ln72_6' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%layer8_weights_addr_3 = getelementptr i32 %layer8_weights, i64 0, i64 %zext_ln72_6" [../src/matmul.cpp:72]   --->   Operation 158 'getelementptr' 'layer8_weights_addr_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 159 [2/2] (1.35ns)   --->   "%layer8_weights_load_3 = load i10 %layer8_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 159 'load' 'layer8_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %j_3_cast9" [../src/matmul.cpp:72]   --->   Operation 160 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 161 [2/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_7" [../src/matmul.cpp:72]   --->   Operation 161 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 31 <SV = 9> <Delay = 6.02>
ST_31 : Operation 162 [1/2] (1.35ns)   --->   "%layer8_weights_load_3 = load i10 %layer8_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 162 'load' 'layer8_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_31 : Operation 163 [1/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_7" [../src/matmul.cpp:72]   --->   Operation 163 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_31 : Operation 164 [4/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer8_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 164 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 4.67>
ST_32 : Operation 165 [3/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer8_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 165 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 4.67>
ST_33 : Operation 166 [2/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer8_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 166 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 4.67>
ST_34 : Operation 167 [1/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer8_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 167 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 6.35>
ST_35 : Operation 168 [1/1] (0.87ns)   --->   "%icmp_ln72_7 = icmp_eq  i6 %add_ln70_3, i6 32" [../src/matmul.cpp:72]   --->   Operation 168 'icmp' 'icmp_ln72_7' <Predicate = (!icmp_ln70_3)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [3/3] (5.48ns)   --->   "%tmp_10 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_7" [../src/matmul.cpp:72]   --->   Operation 169 'facc' 'tmp_10' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 5.48>
ST_36 : Operation 170 [2/3] (5.48ns)   --->   "%tmp_10 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_7" [../src/matmul.cpp:72]   --->   Operation 170 'facc' 'tmp_10' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 5.48>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 171 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_37 : Operation 172 [1/3] (5.48ns)   --->   "%tmp_10 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_7" [../src/matmul.cpp:72]   --->   Operation 172 'facc' 'tmp_10' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>

State 38 <SV = 9> <Delay = 1.35>
ST_38 : Operation 174 [1/1] (0.88ns)   --->   "%add_ln66 = add i6 %i_0, i6 4" [../src/matmul.cpp:66]   --->   Operation 174 'add' 'add_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_6_cast8" [../src/matmul.cpp:74]   --->   Operation 175 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_3, i11 %output_addr_8" [../src/matmul.cpp:74]   --->   Operation 176 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer8_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln66               (br               ) [ 011111111111111111111111111111111111111]
i_0                   (phi              ) [ 001111111111111111111111111111111111111]
icmp_ln66             (icmp             ) [ 001111111111111111111111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln66               (br               ) [ 000000000000000000000000000000000000000]
zext_ln66             (zext             ) [ 000111111111000000000000000000000000000]
trunc_ln66            (trunc            ) [ 000111111111111111111111111111000000000]
specloopname_ln66     (specloopname     ) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
ret_ln76              (ret              ) [ 000000000000000000000000000000000000000]
j_0                   (phi              ) [ 000100000000000000000000000000000000000]
sum_0                 (phi              ) [ 000100000001000000000000000000000000000]
add_ln70              (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70             (icmp             ) [ 001111111111111111111111111111111111111]
empty_91              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_0_cast3             (zext             ) [ 000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 000000000000000000000000000000000000000]
add_ln                (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln72             (zext             ) [ 000000000000000000000000000000000000000]
layer8_weights_addr   (getelementptr    ) [ 000110000000000000000000000000000000000]
input_addr            (getelementptr    ) [ 000110000000000000000000000000000000000]
layer8_weights_load   (load             ) [ 000101110000000000000000000000000000000]
input_load            (load             ) [ 000101110000000000000000000000000000000]
mul4                  (fmul             ) [ 000100001110000000000000000000000000000]
icmp_ln72             (icmp             ) [ 000100000110000000000000000000000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_7                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr           (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66               (or               ) [ 000000000000000000000000000000000000000]
or_ln66_cast4         (zext             ) [ 000000000000111111111000000000000000000]
tmp_3                 (bitconcatenate   ) [ 000000000000111111110000000000000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_1                   (phi              ) [ 000000000000100000000000000000000000000]
sum_19                (phi              ) [ 000000000000100000001000000000000000000]
add_ln70_1            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_1           (icmp             ) [ 001111111111111111111111111111111111111]
empty_92              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_1_cast5             (zext             ) [ 000000000000000000000000000000000000000]
j_1_cast              (zext             ) [ 000000000000000000000000000000000000000]
add_ln72              (add              ) [ 000000000000000000000000000000000000000]
zext_ln72_4           (zext             ) [ 000000000000000000000000000000000000000]
layer8_weights_addr_1 (getelementptr    ) [ 000000000000110000000000000000000000000]
input_addr_5          (getelementptr    ) [ 000000000000110000000000000000000000000]
layer8_weights_load_1 (load             ) [ 000000000000101110000000000000000000000]
input_load_1          (load             ) [ 000000000000101110000000000000000000000]
mul4_1                (fmul             ) [ 000000000000100001110000000000000000000]
icmp_ln72_5           (icmp             ) [ 000000000000100000110000000000000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_8                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr_6         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66_3             (or               ) [ 000000000000000000000111111110000000000]
or_ln66_5_cast6       (zext             ) [ 000000000000000000000111111111000000000]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_2                   (phi              ) [ 000000000000000000000100000000000000000]
sum_2                 (phi              ) [ 000000000000000000000100000001000000000]
add_ln70_2            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_2           (icmp             ) [ 001111111111111111111111111111111111111]
empty_93              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_2_cast7             (zext             ) [ 000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 000000000000000000000000000000000000000]
add_ln72_8            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln72_5           (zext             ) [ 000000000000000000000000000000000000000]
layer8_weights_addr_2 (getelementptr    ) [ 000000000000000000000110000000000000000]
input_addr_6          (getelementptr    ) [ 000000000000000000000110000000000000000]
layer8_weights_load_2 (load             ) [ 000000000000000000000101110000000000000]
input_load_2          (load             ) [ 000000000000000000000101110000000000000]
mul4_2                (fmul             ) [ 000000000000000000000100001110000000000]
icmp_ln72_6           (icmp             ) [ 000000000000000000000100000110000000000]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_9                 (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
output_addr_7         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
or_ln66_4             (or               ) [ 000000000000000000000000000000000000000]
or_ln66_6_cast8       (zext             ) [ 000000000000000000000000000000111111111]
tmp_4                 (bitconcatenate   ) [ 000000000000000000000000000000111111110]
br_ln70               (br               ) [ 001111111111111111111111111111111111111]
j_3                   (phi              ) [ 000000000000000000000000000000100000000]
sum_3                 (phi              ) [ 000000000000000000000000000000100000001]
add_ln70_3            (add              ) [ 001111111111111111111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln70_3           (icmp             ) [ 001111111111111111111111111111111111111]
empty_94              (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln70               (br               ) [ 000000000000000000000000000000000000000]
j_3_cast9             (zext             ) [ 000000000000000000000000000000000000000]
j_3_cast              (zext             ) [ 000000000000000000000000000000000000000]
add_ln72_2            (add              ) [ 000000000000000000000000000000000000000]
zext_ln72_6           (zext             ) [ 000000000000000000000000000000000000000]
layer8_weights_addr_3 (getelementptr    ) [ 000000000000000000000000000000110000000]
input_addr_7          (getelementptr    ) [ 000000000000000000000000000000110000000]
layer8_weights_load_3 (load             ) [ 000000000000000000000000000000101110000]
input_load_3          (load             ) [ 000000000000000000000000000000101110000]
mul4_3                (fmul             ) [ 000000000000000000000000000000100001110]
icmp_ln72_7           (icmp             ) [ 000000000000000000000000000000100000110]
specloopname_ln65     (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_10                (facc             ) [ 001111111111111111111111111111111111111]
br_ln0                (br               ) [ 001111111111111111111111111111111111111]
add_ln66              (add              ) [ 011111111111111111111111111111111111111]
output_addr_8         (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln74            (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer8_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="layer8_weights_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer8_weights_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer8_weights_load/3 layer8_weights_load_1/12 layer8_weights_load_2/21 layer8_weights_load_3/30 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/12 input_load_2/21 input_load_3/30 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="2"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/11 store_ln74/20 store_ln74/29 store_ln74/38 "/>
</bind>
</comp>

<comp id="99" class="1004" name="layer8_weights_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer8_weights_addr_1/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_5_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_addr_6_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="2"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/20 "/>
</bind>
</comp>

<comp id="123" class="1004" name="layer8_weights_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer8_weights_addr_2/21 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_addr_6_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/21 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_addr_7_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="2"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_7/29 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer8_weights_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer8_weights_addr_3/30 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_addr_7_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/30 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_addr_8_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="2"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_8/38 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="1"/>
<pin id="185" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="sum_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="j_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="218" class="1005" name="sum_19_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_19 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="sum_19_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_19/12 "/>
</bind>
</comp>

<comp id="231" class="1005" name="j_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/21 "/>
</bind>
</comp>

<comp id="242" class="1005" name="sum_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/21 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_3_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/30 "/>
</bind>
</comp>

<comp id="266" class="1005" name="sum_3_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="sum_3_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/30 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 mul4_1/13 mul4_2/22 mul4_3/31 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer8_weights_load layer8_weights_load_1 layer8_weights_load_2 layer8_weights_load_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 input_load_3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul4_1 mul4_2 mul4_3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln66_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln66_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln66_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln70_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln70_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_0_cast3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast3/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="4" slack="0"/>
<pin id="335" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln72_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln72_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="5"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln66_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="2"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/11 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln66_cast4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_cast4/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln70_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln70_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="j_1_cast5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast5/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="j_1_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln72_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="1"/>
<pin id="407" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln72_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_4/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln72_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="5"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_5/17 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln66_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="4"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_3/20 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln66_5_cast6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_5_cast6/20 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln70_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/21 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln70_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_2/21 "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_2_cast7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast7/21 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_s_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="0" index="3" bw="4" slack="0"/>
<pin id="458" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln72_8_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln72_8/21 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln72_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_5/21 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln72_6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="5"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_6/26 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_9/26 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln66_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="6"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_4/29 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln66_6_cast8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln66_6_cast8/29 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/29 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln70_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_3/30 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln70_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_3/30 "/>
</bind>
</comp>

<comp id="517" class="1004" name="j_3_cast9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast9/30 "/>
</bind>
</comp>

<comp id="522" class="1004" name="j_3_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/30 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln72_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="10" slack="1"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/30 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln72_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_6/30 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln72_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="5"/>
<pin id="538" dir="0" index="1" bw="6" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_7/35 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_10/35 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln66_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="8"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/38 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln66_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln66_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="2"/>
<pin id="561" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="564" class="1005" name="trunc_ln66_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="2"/>
<pin id="566" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln70_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln70_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="581" class="1005" name="layer8_weights_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer8_weights_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="input_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="1"/>
<pin id="588" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln72_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_7_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="or_ln66_cast4_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="2"/>
<pin id="603" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_cast4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="1"/>
<pin id="608" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln70_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln70_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="layer8_weights_addr_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="1"/>
<pin id="623" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer8_weights_addr_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="input_addr_5_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="1"/>
<pin id="628" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln72_5_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_5 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_8_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="641" class="1005" name="or_ln66_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="or_ln66_5_cast6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="2"/>
<pin id="648" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_5_cast6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln70_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln70_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="layer8_weights_addr_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer8_weights_addr_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="input_addr_6_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="1"/>
<pin id="668" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln72_6_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_6 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_9_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="681" class="1005" name="or_ln66_6_cast8_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="2"/>
<pin id="683" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="or_ln66_6_cast8 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_4_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln70_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="icmp_ln70_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="layer8_weights_addr_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="1"/>
<pin id="703" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer8_weights_addr_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="input_addr_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="1"/>
<pin id="708" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln72_7_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_7 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_10_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln66_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="277"><net_src comp="266" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="283"><net_src comp="67" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="80" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="67" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="293"><net_src comp="80" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="298"><net_src comp="279" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="175" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="175" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="175" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="187" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="187" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="187" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="171" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="330" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="187" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="357"><net_src comp="8" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="295" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="366" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="211" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="211" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="211" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="403"><net_src comp="211" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="418"><net_src comp="8" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="295" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="235" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="20" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="235" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="235" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="28" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="453" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="235" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="479"><net_src comp="8" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="295" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="488" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="259" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="20" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="259" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="8" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="259" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="525"><net_src comp="259" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="540"><net_src comp="8" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="42" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="295" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="171" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="299" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="305" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="567"><net_src comp="309" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="574"><net_src comp="313" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="580"><net_src comp="319" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="60" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="589"><net_src comp="73" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="594"><net_src comp="353" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="599"><net_src comp="358" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="604"><net_src comp="371" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="609"><net_src comp="375" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="614"><net_src comp="383" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="620"><net_src comp="389" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="99" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="629"><net_src comp="107" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="634"><net_src comp="414" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="639"><net_src comp="419" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="644"><net_src comp="427" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="649"><net_src comp="432" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="654"><net_src comp="436" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="660"><net_src comp="442" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="123" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="669"><net_src comp="131" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="674"><net_src comp="475" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="679"><net_src comp="480" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="684"><net_src comp="493" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="689"><net_src comp="497" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="694"><net_src comp="505" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="700"><net_src comp="511" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="147" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="709"><net_src comp="155" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="714"><net_src comp="536" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="719"><net_src comp="541" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="724"><net_src comp="549" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 20 29 38 }
	Port: layer8_weights | {}
 - Input state : 
	Port: mat_mul.1 : input_r | {3 4 12 13 21 22 30 31 }
	Port: mat_mul.1 : layer8_weights | {3 4 12 13 21 22 30 31 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		br_ln66 : 2
		zext_ln66 : 1
		trunc_ln66 : 1
	State 3
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		j_0_cast3 : 1
		add_ln : 1
		zext_ln72 : 2
		layer8_weights_addr : 3
		layer8_weights_load : 4
		input_addr : 2
		input_load : 3
	State 4
		mul4 : 1
	State 5
	State 6
	State 7
	State 8
		tmp_7 : 1
	State 9
	State 10
	State 11
		store_ln74 : 1
	State 12
		add_ln70_1 : 1
		icmp_ln70_1 : 1
		br_ln70 : 2
		j_1_cast5 : 1
		j_1_cast : 1
		add_ln72 : 2
		zext_ln72_4 : 3
		layer8_weights_addr_1 : 4
		layer8_weights_load_1 : 5
		input_addr_5 : 2
		input_load_1 : 3
	State 13
		mul4_1 : 1
	State 14
	State 15
	State 16
	State 17
		tmp_8 : 1
	State 18
	State 19
	State 20
		store_ln74 : 1
	State 21
		add_ln70_2 : 1
		icmp_ln70_2 : 1
		br_ln70 : 2
		j_2_cast7 : 1
		add_ln72_8 : 1
		zext_ln72_5 : 2
		layer8_weights_addr_2 : 3
		layer8_weights_load_2 : 4
		input_addr_6 : 2
		input_load_2 : 3
	State 22
		mul4_2 : 1
	State 23
	State 24
	State 25
	State 26
		tmp_9 : 1
	State 27
	State 28
	State 29
		store_ln74 : 1
	State 30
		add_ln70_3 : 1
		icmp_ln70_3 : 1
		br_ln70 : 2
		j_3_cast9 : 1
		j_3_cast : 1
		add_ln72_2 : 2
		zext_ln72_6 : 3
		layer8_weights_addr_3 : 4
		layer8_weights_load_3 : 5
		input_addr_7 : 2
		input_load_3 : 3
	State 31
		mul4_3 : 1
	State 32
	State 33
	State 34
	State 35
		tmp_10 : 1
	State 36
	State 37
	State 38
		store_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_358       |    0    |   137   |   831   |
|   facc   |       grp_fu_419       |    0    |   137   |   831   |
|          |       grp_fu_480       |    0    |   137   |   831   |
|          |       grp_fu_541       |    0    |   137   |   831   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_279       |    3    |   143   |   140   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln70_fu_313    |    0    |    0    |    13   |
|          |    add_ln70_1_fu_383   |    0    |    0    |    13   |
|          |     add_ln72_fu_404    |    0    |    0    |    17   |
|    add   |    add_ln70_2_fu_436   |    0    |    0    |    13   |
|          |    add_ln70_3_fu_505   |    0    |    0    |    13   |
|          |    add_ln72_2_fu_526   |    0    |    0    |    17   |
|          |     add_ln66_fu_549    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln66_fu_299    |    0    |    0    |    10   |
|          |    icmp_ln70_fu_319    |    0    |    0    |    10   |
|          |    icmp_ln72_fu_353    |    0    |    0    |    10   |
|          |   icmp_ln70_1_fu_389   |    0    |    0    |    10   |
|   icmp   |   icmp_ln72_5_fu_414   |    0    |    0    |    10   |
|          |   icmp_ln70_2_fu_442   |    0    |    0    |    10   |
|          |   icmp_ln72_6_fu_475   |    0    |    0    |    10   |
|          |   icmp_ln70_3_fu_511   |    0    |    0    |    10   |
|          |   icmp_ln72_7_fu_536   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln66_fu_305    |    0    |    0    |    0    |
|          |    j_0_cast3_fu_325    |    0    |    0    |    0    |
|          |    zext_ln72_fu_348    |    0    |    0    |    0    |
|          |  or_ln66_cast4_fu_371  |    0    |    0    |    0    |
|          |    j_1_cast5_fu_395    |    0    |    0    |    0    |
|          |     j_1_cast_fu_400    |    0    |    0    |    0    |
|   zext   |   zext_ln72_4_fu_409   |    0    |    0    |    0    |
|          | or_ln66_5_cast6_fu_432 |    0    |    0    |    0    |
|          |    j_2_cast7_fu_448    |    0    |    0    |    0    |
|          |   zext_ln72_5_fu_470   |    0    |    0    |    0    |
|          | or_ln66_6_cast8_fu_493 |    0    |    0    |    0    |
|          |    j_3_cast9_fu_517    |    0    |    0    |    0    |
|          |     j_3_cast_fu_522    |    0    |    0    |    0    |
|          |   zext_ln72_6_fu_531   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln66_fu_309   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_330       |    0    |    0    |    0    |
|          |      tmp_s_fu_453      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      add_ln_fu_340     |    0    |    0    |    0    |
|bitconcatenate|      tmp_3_fu_375      |    0    |    0    |    0    |
|          |    add_ln72_8_fu_462   |    0    |    0    |    0    |
|          |      tmp_4_fu_497      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln66_fu_366     |    0    |    0    |    0    |
|    or    |    or_ln66_3_fu_427    |    0    |    0    |    0    |
|          |    or_ln66_4_fu_488    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   691   |   3653  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln66_reg_721      |    6   |
|      add_ln70_1_reg_611     |    6   |
|      add_ln70_2_reg_651     |    6   |
|      add_ln70_3_reg_691     |    6   |
|       add_ln70_reg_571      |    6   |
|         i_0_reg_171         |    6   |
|      icmp_ln66_reg_555      |    1   |
|     icmp_ln70_1_reg_617     |    1   |
|     icmp_ln70_2_reg_657     |    1   |
|     icmp_ln70_3_reg_697     |    1   |
|      icmp_ln70_reg_577      |    1   |
|     icmp_ln72_5_reg_631     |    1   |
|     icmp_ln72_6_reg_671     |    1   |
|     icmp_ln72_7_reg_711     |    1   |
|      icmp_ln72_reg_591      |    1   |
|     input_addr_5_reg_626    |   11   |
|     input_addr_6_reg_666    |   11   |
|     input_addr_7_reg_706    |   11   |
|      input_addr_reg_586     |   11   |
|         j_0_reg_183         |    6   |
|         j_1_reg_207         |    6   |
|         j_2_reg_231         |    6   |
|         j_3_reg_255         |    6   |
|layer8_weights_addr_1_reg_621|   10   |
|layer8_weights_addr_2_reg_661|   10   |
|layer8_weights_addr_3_reg_701|   10   |
| layer8_weights_addr_reg_581 |   10   |
|      or_ln66_3_reg_641      |    5   |
|   or_ln66_5_cast6_reg_646   |   64   |
|   or_ln66_6_cast8_reg_681   |   64   |
|    or_ln66_cast4_reg_601    |   64   |
|           reg_285           |   32   |
|           reg_290           |   32   |
|           reg_295           |   32   |
|        sum_0_reg_194        |   32   |
|        sum_19_reg_218       |   32   |
|        sum_2_reg_242        |   32   |
|        sum_3_reg_266        |   32   |
|        tmp_10_reg_716       |   32   |
|        tmp_3_reg_606        |   10   |
|        tmp_4_reg_686        |   10   |
|        tmp_7_reg_596        |   32   |
|        tmp_8_reg_636        |   32   |
|        tmp_9_reg_676        |   32   |
|      trunc_ln66_reg_564     |    5   |
|      zext_ln66_reg_559      |   64   |
+-----------------------------+--------+
|            Total            |   791  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   8  |  10  |   80   ||    43   |
| grp_access_fu_80 |  p0  |   8  |  11  |   88   ||    43   |
| grp_access_fu_93 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_93 |  p1  |   4  |  32  |   128  ||    20   |
|    i_0_reg_171   |  p0  |   2  |   6  |   12   ||    9    |
|   sum_0_reg_194  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_19_reg_218  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_2_reg_242  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_3_reg_266  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_279    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_279    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_358    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_419    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_480    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_541    |  p2  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   744  ||  8.263  ||   225   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   691  |  3653  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   225  |
|  Register |    -   |    -   |   791  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |  1482  |  3878  |
+-----------+--------+--------+--------+--------+
