
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003632                       # Number of seconds simulated
sim_ticks                                  3632417778                       # Number of ticks simulated
final_tick                               533196797715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151284                       # Simulator instruction rate (inst/s)
host_op_rate                                   200775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284380                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893840                       # Number of bytes of host memory used
host_seconds                                 12773.11                       # Real time elapsed on the host
sim_insts                                  1932368053                       # Number of instructions simulated
sim_ops                                    2564523119                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       300800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       236288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               540288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       108928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            108928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1846                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4221                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             851                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  851                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       352382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82809858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       528574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65049786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148740600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       352382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       528574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             880956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29987740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29987740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29987740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       352382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82809858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       528574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65049786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178728340                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8710835                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553769                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202672                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1273839                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204321                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314983                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054098                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519304                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085584                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        762403                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565595                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8504540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4843643     56.95%     56.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365108      4.29%     61.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318501      3.75%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342771      4.03%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299708      3.52%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155719      1.83%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102438      1.20%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270340      3.18%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806312     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8504540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357003                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.957803                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370965                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       718458                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480133                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55970                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879005                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506580                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1029                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227975                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6273                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879005                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538273                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         367260                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74241                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364971                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280782                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19542061                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          851                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176123                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76737                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           26                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27128417                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91109082                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91109082                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10321435                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1668                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743421                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25737                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       363160                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18423553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14776184                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28693                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6141457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18792846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8504540                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737447                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3078029     36.19%     36.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777278     20.90%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1216854     14.31%     71.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766399      9.01%     80.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       744461      8.75%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445375      5.24%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336841      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74188      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65115      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8504540                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108070     69.49%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21107     13.57%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26339     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146599     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200715      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1581224     10.70%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846049      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14776184                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696299                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155521                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010525                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38241120                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24568402                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14360082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14931705                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26525                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711447                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228772                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879005                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         287686                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16466                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18426815                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940650                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008672                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1664                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          745                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237262                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14517370                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487244                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258812                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310288                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056934                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            823044                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666588                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14374547                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14360082                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9366346                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26138209                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648531                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358339                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6188007                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204816                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7625535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605045                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3100371     40.66%     40.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041256     26.77%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834602     10.94%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427733      5.61%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368909      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182046      2.39%     91.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201487      2.64%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102168      1.34%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366963      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7625535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25685906                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37734632                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 206295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871084                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871084                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147996                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147996                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65559470                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19689252                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977566                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8710835                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3129198                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2731104                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200274                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1561583                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1494610                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          227202                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6440                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3671411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17394433                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3129198                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1721812                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3587464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         983010                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        442308                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1809813                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8482808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.365426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4895344     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179080      2.11%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327101      3.86%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          309993      3.65%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          496533      5.85%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          513306      6.05%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124032      1.46%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94016      1.11%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1543403     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8482808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359231                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996873                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3790493                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       428182                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3469303                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13997                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        780832                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345276                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19487389                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        780832                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3953187                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         156226                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        48705                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3319159                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       224698                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18962803                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76470                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91356                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25226950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86367769                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86367769                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16340575                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8886306                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2247                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           601835                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2886743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       639259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10654                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       201874                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17939040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15102290                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20959                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5428042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14962131                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8482808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2955254     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1589415     18.74%     53.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1365452     16.10%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841484      9.92%     79.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       880390     10.38%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514779      6.07%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       232375      2.74%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61458      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42201      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8482808                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60350     66.37%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19303     21.23%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11275     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11866167     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120490      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1104      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2571065     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543464      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15102290                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90928                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006021                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38799271                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23369339                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14612071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15193218                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37229                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       836274                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156729                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        780832                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          89887                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6527                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17941249                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2886743                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       639259                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224890                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14821508                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2470177                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280778                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3000075                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2237275                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529898                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701503                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14628365                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14612071                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8979865                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22024346                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677459                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407724                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10934175                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12447555                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5493748                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200614                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7701976                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3545221     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1639933     21.29%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       908877     11.80%     79.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311667      4.05%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       299073      3.88%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       123811      1.61%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326096      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95440      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       451858      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7701976                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10934175                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12447555                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2532991                       # Number of memory references committed
system.switch_cpus1.commit.loads              2050465                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1945618                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10874207                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170313                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       451858                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25191421                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36664146                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 228027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10934175                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12447555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10934175                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.796661                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.796661                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.255238                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.255238                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68507040                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19186634                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20029782                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2204                       # number of misc regfile writes
system.l20.replacements                          2360                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471754                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6456                       # Sample count of references to valid blocks.
system.l20.avg_refs                         73.072181                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.873659                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.895992                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1195.719387                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2884.510962                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001434                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002416                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.291924                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.704226                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7540                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7540                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1585                       # number of Writeback hits
system.l20.Writeback_hits::total                 1585                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7540                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7540                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7540                       # number of overall hits
system.l20.overall_hits::total                   7540                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2350                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2360                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2350                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2360                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2350                       # number of overall misses
system.l20.overall_misses::total                 2360                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    222743211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      223390134                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    222743211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       223390134                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    222743211                       # number of overall miss cycles
system.l20.overall_miss_latency::total      223390134                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9890                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9900                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1585                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1585                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9890                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9900                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9890                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9900                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.237614                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.238384                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.237614                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.238384                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.237614                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.238384                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 94784.345106                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94656.836441                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 94784.345106                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94656.836441                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 94784.345106                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94656.836441                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 552                       # number of writebacks
system.l20.writebacks::total                      552                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2350                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2360                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2350                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2360                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2350                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2360                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    205297337                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    205870257                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    205297337                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    205870257                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    205297337                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    205870257                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237614                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.238384                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.237614                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.238384                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.237614                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.238384                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87360.568936                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87233.159746                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87360.568936                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87233.159746                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87360.568936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87233.159746                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1861                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          114670                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5957                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.249622                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  70                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.940588                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   973.340369                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3037.719042                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003648                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.237632                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.741631                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3526                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3526                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             931                       # number of Writeback hits
system.l21.Writeback_hits::total                  931                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3526                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3526                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3526                       # number of overall hits
system.l21.overall_hits::total                   3526                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1846                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1861                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1846                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1861                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1846                       # number of overall misses
system.l21.overall_misses::total                 1861                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1317764                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    152466764                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      153784528                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1317764                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    152466764                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       153784528                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1317764                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    152466764                       # number of overall miss cycles
system.l21.overall_miss_latency::total      153784528                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5372                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5387                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          931                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              931                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5372                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5387                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5372                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5387                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.343634                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.345461                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.343634                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.345461                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.343634                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.345461                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 82593.046587                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 82635.426115                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 82593.046587                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 82635.426115                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 82593.046587                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 82635.426115                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 299                       # number of writebacks
system.l21.writebacks::total                      299                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1846                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1861                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1846                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1861                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1846                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1861                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    138045632                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    139245907                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    138045632                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    139245907                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    138045632                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    139245907                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.343634                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.345461                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.343634                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.345461                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.343634                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.345461                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74780.949079                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 74823.163353                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 74780.949079                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 74823.163353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 74780.949079                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 74823.163353                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975910                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573245                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.263636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975910                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881372                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565584                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565595                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565595                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565595                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565595                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565595                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565595                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9890                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470621                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10146                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17196.000493                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.845873                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.154127                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897835                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102165                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168902                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1617                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1617                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945584                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945584                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945584                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945584                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38184                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38194                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38194                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38194                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38194                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1493885807                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1493885807                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       820962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       820962                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1494706769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1494706769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1494706769                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1494706769                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983778                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031633                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019253                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019253                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019253                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019253                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39123.345040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39123.345040                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82096.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82096.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39134.596245                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39134.596245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39134.596245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39134.596245                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1585                       # number of writebacks
system.cpu0.dcache.writebacks::total             1585                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28294                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28294                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28304                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28304                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28304                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28304                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9890                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9890                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9890                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    284111700                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    284111700                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    284111700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    284111700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    284111700                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    284111700                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004985                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004985                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004985                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28727.168857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28727.168857                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28727.168857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28727.168857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28727.168857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28727.168857                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.940552                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913275787                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685010.677122                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.940552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023943                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868494                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1809797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1809797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1809797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1809797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1809797                       # number of overall hits
system.cpu1.icache.overall_hits::total        1809797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1486534                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1486534                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1486534                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1486534                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1486534                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1486534                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1809813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1809813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1809813                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1809813                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1809813                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1809813                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 92908.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 92908.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 92908.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1345778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1345778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1345778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89718.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5372                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207688721                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5628                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36902.757818                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.698897                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.301103                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780074                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219926                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2236994                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2236994                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       480318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        480318                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1103                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2717312                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2717312                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2717312                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2717312                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17745                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17745                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17745                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1045874857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1045874857                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1045874857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1045874857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1045874857                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1045874857                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2254739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2254739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       480318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       480318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2735057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2735057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2735057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2735057                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007870                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006488                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006488                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006488                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006488                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58939.129727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58939.129727                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58939.129727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58939.129727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58939.129727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58939.129727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu1.dcache.writebacks::total              931                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12373                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12373                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5372                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5372                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    179018484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    179018484                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    179018484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    179018484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    179018484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    179018484                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 33324.364110                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33324.364110                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 33324.364110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33324.364110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 33324.364110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33324.364110                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
