Block Name			X	Y		#Block ID
---------------------------
conv_stencil$ub_conv_stencil_BANK_0_garnet		19	2		#m12
conv_stencil$ub_conv_stencil_BANK_1_garnet		19	16		#m19
conv_stencil$ub_conv_stencil_BANK_2_garnet		11	18		#m26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	15		#m27
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		15	26		#m28
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		15	16		#m29
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet		19	29		#m30
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet		19	9		#m31
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet		27	29		#m32
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet		23	29		#m33
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet		19	17		#m34
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet		11	19		#m35
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet		15	27		#m36
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet		15	28		#m37
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet		15	30		#m38
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet		23	18		#m39
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet		19	18		#m40
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet		15	20		#m41
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet		23	19		#m42
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0		15	2		#r46
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0		3	0		#I2
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2		16	11		#r48
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0		5	0		#I4
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4		8	14		#r50
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I52
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10		16	15		#r57
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg11		15	25		#r58
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg12		16	16		#r59
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg13		16	29		#r60
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		10	14		#r53
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		12	14		#r54
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8		12	15		#r55
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9		13	15		#r56
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0		2	0		#I61
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg14		21	17		#r62
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg15		22	17		#r63
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg16		21	18		#r64
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg17		20	19		#r65
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg18		16	20		#r66
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg19		20	20		#r67
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg20		19	13		#r68
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg21		26	29		#r69
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg22		23	28		#r70
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg23		20	17		#r71
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg24		12	19		#r72
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg25		16	27		#r73
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg26		16	28		#r74
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg27		15	29		#r75
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg28		22	18		#r76
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg29		18	18		#r77
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg30		18	20		#r78
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg31		22	19		#r79
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1		14	23		#r47
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid		3	0		#i3
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3		18	25		#r49
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid		5	0		#i5
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5		17	13		#r51
op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651		18	2		#p6
op_hcompute_conv_stencil_1$inner_compute$i2604_i2605_i651		20	16		#p18
op_hcompute_conv_stencil_2$inner_compute$i2609_i2610_i651		10	18		#p25
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2632_i412		20	14		#p11
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2628_i2231		20	13		#p10
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2620_i1905		20	9		#p9
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2627_i412		20	25		#p8
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2623_i1096		16	27		#p7
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2657_i412		20	18		#p17
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2653_i2231		20	19		#p16
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2645_i1905		20	17		#p15
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2652_i412		20	28		#p14
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2648_i1096		16	28		#p13
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2682_i412		12	19		#p24
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2678_i2231		12	20		#p23
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2670_i1905		12	18		#p22
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2677_i412		17	29		#p21
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2673_i1096		16	29		#p20
op_hcompute_hw_output_stencil_1_port_controller_garnet		19	25		#m43
op_hcompute_hw_output_stencil_2_port_controller_garnet		19	13		#m44
op_hcompute_hw_output_stencil_port_controller_garnet		15	23		#m45
