#[doc = "Register `ST4CH1SET` reader"]
pub type R = crate::R<ST4CH1SET_SPEC>;
#[doc = "Register `ST4CH1SET` writer"]
pub type W = crate::W<ST4CH1SET_SPEC>;
#[doc = "Field `CH1SSEV` reader - Software event generates channel 1"]
pub type CH1SSEV_R = crate::BitReader;
#[doc = "Field `CH1SSEV` writer - Software event generates channel 1"]
pub type CH1SSEV_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SRST` reader - Slave_TIMERx reset event generates channel 1"]
pub type CH1SRST_R = crate::BitReader;
#[doc = "Field `CH1SRST` writer - Slave_TIMERx reset event generates channel 1"]
pub type CH1SRST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SPER` reader - Slave_TIMERx period event generates channel 1"]
pub type CH1SPER_R = crate::BitReader;
#[doc = "Field `CH1SPER` writer - Slave_TIMERx period event generates channel 1"]
pub type CH1SPER_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SCMP0` reader - Slave_TIMERx compare 0 event generates channel 1"]
pub type CH1SCMP0_R = crate::BitReader;
#[doc = "Field `CH1SCMP0` writer - Slave_TIMERx compare 0 event generates channel 1"]
pub type CH1SCMP0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SCMP1` reader - Slave_TIMERx compare 1 event generates channel 1"]
pub type CH1SCMP1_R = crate::BitReader;
#[doc = "Field `CH1SCMP1` writer - Slave_TIMERx compare 1 event generates channel 1"]
pub type CH1SCMP1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SCMP2` reader - Slave_TIMERx compare 2 event generates channel 1"]
pub type CH1SCMP2_R = crate::BitReader;
#[doc = "Field `CH1SCMP2` writer - Slave_TIMERx compare 2 event generates channel 1"]
pub type CH1SCMP2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SCMP3` reader - Slave_TIMERx compare 3 event generates channel 1"]
pub type CH1SCMP3_R = crate::BitReader;
#[doc = "Field `CH1SCMP3` writer - Slave_TIMERx compare 3 event generates channel 1"]
pub type CH1SCMP3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SMTPER` reader - Master_TIMER period event generates channel 1"]
pub type CH1SMTPER_R = crate::BitReader;
#[doc = "Field `CH1SMTPER` writer - Master_TIMER period event generates channel 1"]
pub type CH1SMTPER_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SMTCMP0` reader - Master_TIMER compare 0 event generates channel 1"]
pub type CH1SMTCMP0_R = crate::BitReader;
#[doc = "Field `CH1SMTCMP0` writer - Master_TIMER compare 0 event generates channel 1"]
pub type CH1SMTCMP0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SMTCMP1` reader - Master_TIMER compare 1 event generates channel 1"]
pub type CH1SMTCMP1_R = crate::BitReader;
#[doc = "Field `CH1SMTCMP1` writer - Master_TIMER compare 1 event generates channel 1"]
pub type CH1SMTCMP1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SMTCMP2` reader - Master_TIMER compare 2 event generates channel 1"]
pub type CH1SMTCMP2_R = crate::BitReader;
#[doc = "Field `CH1SMTCMP2` writer - Master_TIMER compare 2 event generates channel 1"]
pub type CH1SMTCMP2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SMTCMP3` reader - Master_TIMER compare 3 event generates channel 1"]
pub type CH1SMTCMP3_R = crate::BitReader;
#[doc = "Field `CH1SMTCMP3` writer - Master_TIMER compare 3 event generates channel 1"]
pub type CH1SMTCMP3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV0` reader - Slave_TIMERx interconnection event 0 generates channel 1"]
pub type CH1SSTEV0_R = crate::BitReader;
#[doc = "Field `CH1SSTEV0` writer - Slave_TIMERx interconnection event 0 generates channel 1"]
pub type CH1SSTEV0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV1` reader - Slave_TIMERx interconnection event 1 generates channel 1"]
pub type CH1SSTEV1_R = crate::BitReader;
#[doc = "Field `CH1SSTEV1` writer - Slave_TIMERx interconnection event 1 generates channel 1"]
pub type CH1SSTEV1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV2` reader - Slave_TIMERx interconnection event 2 generates channel 1"]
pub type CH1SSTEV2_R = crate::BitReader;
#[doc = "Field `CH1SSTEV2` writer - Slave_TIMERx interconnection event 2 generates channel 1"]
pub type CH1SSTEV2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV3` reader - Slave_TIMERx interconnection event 3 generates channel 1"]
pub type CH1SSTEV3_R = crate::BitReader;
#[doc = "Field `CH1SSTEV3` writer - Slave_TIMERx interconnection event 3 generates channel 1"]
pub type CH1SSTEV3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV4` reader - Slave_TIMERx interconnection event 4 generates channel 1"]
pub type CH1SSTEV4_R = crate::BitReader;
#[doc = "Field `CH1SSTEV4` writer - Slave_TIMERx interconnection event 4 generates channel 1"]
pub type CH1SSTEV4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV5` reader - Slave_TIMERx interconnection event 5 generates channel 1"]
pub type CH1SSTEV5_R = crate::BitReader;
#[doc = "Field `CH1SSTEV5` writer - Slave_TIMERx interconnection event 5 generates channel 1"]
pub type CH1SSTEV5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV6` reader - Slave_TIMERx interconnection event 6 generates channel 1"]
pub type CH1SSTEV6_R = crate::BitReader;
#[doc = "Field `CH1SSTEV6` writer - Slave_TIMERx interconnection event 6 generates channel 1"]
pub type CH1SSTEV6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV7` reader - Slave_TIMERx interconnection event 7 generates channel 1"]
pub type CH1SSTEV7_R = crate::BitReader;
#[doc = "Field `CH1SSTEV7` writer - Slave_TIMERx interconnection event 7 generates channel 1"]
pub type CH1SSTEV7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SSTEV8` reader - Slave_TIMERx interconnection event 8 generates channel 1"]
pub type CH1SSTEV8_R = crate::BitReader;
#[doc = "Field `CH1SSTEV8` writer - Slave_TIMERx interconnection event 8 generates channel 1"]
pub type CH1SSTEV8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV0` reader - External event 0 generates channel 1"]
pub type CH1SEXEV0_R = crate::BitReader;
#[doc = "Field `CH1SEXEV0` writer - External event 0 generates channel 1"]
pub type CH1SEXEV0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV1` reader - External event 1 generates channel 1"]
pub type CH1SEXEV1_R = crate::BitReader;
#[doc = "Field `CH1SEXEV1` writer - External event 1 generates channel 1"]
pub type CH1SEXEV1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV2` reader - External event 2 generates channel 1"]
pub type CH1SEXEV2_R = crate::BitReader;
#[doc = "Field `CH1SEXEV2` writer - External event 2 generates channel 1"]
pub type CH1SEXEV2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV3` reader - External event 3 generates channel 1"]
pub type CH1SEXEV3_R = crate::BitReader;
#[doc = "Field `CH1SEXEV3` writer - External event 3 generates channel 1"]
pub type CH1SEXEV3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV4` reader - External event 4 generates channel 1"]
pub type CH1SEXEV4_R = crate::BitReader;
#[doc = "Field `CH1SEXEV4` writer - External event 4 generates channel 1"]
pub type CH1SEXEV4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV5` reader - External event 5 generates channel 1"]
pub type CH1SEXEV5_R = crate::BitReader;
#[doc = "Field `CH1SEXEV5` writer - External event 5 generates channel 1"]
pub type CH1SEXEV5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV6` reader - External event 6 generates channel 1"]
pub type CH1SEXEV6_R = crate::BitReader;
#[doc = "Field `CH1SEXEV6` writer - External event 6 generates channel 1"]
pub type CH1SEXEV6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV7` reader - External event 7 generates channel 1"]
pub type CH1SEXEV7_R = crate::BitReader;
#[doc = "Field `CH1SEXEV7` writer - External event 7 generates channel 1"]
pub type CH1SEXEV7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV8` reader - External event 8 generates channel 1"]
pub type CH1SEXEV8_R = crate::BitReader;
#[doc = "Field `CH1SEXEV8` writer - External event 8 generates channel 1"]
pub type CH1SEXEV8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SEXEV9` reader - External event 9 generates channel 1"]
pub type CH1SEXEV9_R = crate::BitReader;
#[doc = "Field `CH1SEXEV9` writer - External event 9 generates channel 1"]
pub type CH1SEXEV9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH1SUP` reader - Update event generates channel 1"]
pub type CH1SUP_R = crate::BitReader;
#[doc = "Field `CH1SUP` writer - Update event generates channel 1"]
pub type CH1SUP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    pub fn ch1ssev(&self) -> CH1SSEV_R {
        CH1SSEV_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 1"]
    #[inline(always)]
    pub fn ch1srst(&self) -> CH1SRST_R {
        CH1SRST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 1"]
    #[inline(always)]
    pub fn ch1sper(&self) -> CH1SPER_R {
        CH1SPER_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp0(&self) -> CH1SCMP0_R {
        CH1SCMP0_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp1(&self) -> CH1SCMP1_R {
        CH1SCMP1_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp2(&self) -> CH1SCMP2_R {
        CH1SCMP2_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp3(&self) -> CH1SCMP3_R {
        CH1SCMP3_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtper(&self) -> CH1SMTPER_R {
        CH1SMTPER_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp0(&self) -> CH1SMTCMP0_R {
        CH1SMTCMP0_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp1(&self) -> CH1SMTCMP1_R {
        CH1SMTCMP1_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp2(&self) -> CH1SMTCMP2_R {
        CH1SMTCMP2_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp3(&self) -> CH1SMTCMP3_R {
        CH1SMTCMP3_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev0(&self) -> CH1SSTEV0_R {
        CH1SSTEV0_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev1(&self) -> CH1SSTEV1_R {
        CH1SSTEV1_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev2(&self) -> CH1SSTEV2_R {
        CH1SSTEV2_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev3(&self) -> CH1SSTEV3_R {
        CH1SSTEV3_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev4(&self) -> CH1SSTEV4_R {
        CH1SSTEV4_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev5(&self) -> CH1SSTEV5_R {
        CH1SSTEV5_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev6(&self) -> CH1SSTEV6_R {
        CH1SSTEV6_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMERx interconnection event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev7(&self) -> CH1SSTEV7_R {
        CH1SSTEV7_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev8(&self) -> CH1SSTEV8_R {
        CH1SSTEV8_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev0(&self) -> CH1SEXEV0_R {
        CH1SEXEV0_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev1(&self) -> CH1SEXEV1_R {
        CH1SEXEV1_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev2(&self) -> CH1SEXEV2_R {
        CH1SEXEV2_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev3(&self) -> CH1SEXEV3_R {
        CH1SEXEV3_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev4(&self) -> CH1SEXEV4_R {
        CH1SEXEV4_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev5(&self) -> CH1SEXEV5_R {
        CH1SEXEV5_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev6(&self) -> CH1SEXEV6_R {
        CH1SEXEV6_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev7(&self) -> CH1SEXEV7_R {
        CH1SEXEV7_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev8(&self) -> CH1SEXEV8_R {
        CH1SEXEV8_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev9(&self) -> CH1SEXEV9_R {
        CH1SEXEV9_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    pub fn ch1sup(&self) -> CH1SUP_R {
        CH1SUP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1ssev(&mut self) -> CH1SSEV_W<ST4CH1SET_SPEC, 0> {
        CH1SSEV_W::new(self)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1srst(&mut self) -> CH1SRST_W<ST4CH1SET_SPEC, 1> {
        CH1SRST_W::new(self)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sper(&mut self) -> CH1SPER_W<ST4CH1SET_SPEC, 2> {
        CH1SPER_W::new(self)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp0(&mut self) -> CH1SCMP0_W<ST4CH1SET_SPEC, 3> {
        CH1SCMP0_W::new(self)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp1(&mut self) -> CH1SCMP1_W<ST4CH1SET_SPEC, 4> {
        CH1SCMP1_W::new(self)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp2(&mut self) -> CH1SCMP2_W<ST4CH1SET_SPEC, 5> {
        CH1SCMP2_W::new(self)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp3(&mut self) -> CH1SCMP3_W<ST4CH1SET_SPEC, 6> {
        CH1SCMP3_W::new(self)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtper(&mut self) -> CH1SMTPER_W<ST4CH1SET_SPEC, 7> {
        CH1SMTPER_W::new(self)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp0(&mut self) -> CH1SMTCMP0_W<ST4CH1SET_SPEC, 8> {
        CH1SMTCMP0_W::new(self)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp1(&mut self) -> CH1SMTCMP1_W<ST4CH1SET_SPEC, 9> {
        CH1SMTCMP1_W::new(self)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp2(&mut self) -> CH1SMTCMP2_W<ST4CH1SET_SPEC, 10> {
        CH1SMTCMP2_W::new(self)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp3(&mut self) -> CH1SMTCMP3_W<ST4CH1SET_SPEC, 11> {
        CH1SMTCMP3_W::new(self)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev0(&mut self) -> CH1SSTEV0_W<ST4CH1SET_SPEC, 12> {
        CH1SSTEV0_W::new(self)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev1(&mut self) -> CH1SSTEV1_W<ST4CH1SET_SPEC, 13> {
        CH1SSTEV1_W::new(self)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev2(&mut self) -> CH1SSTEV2_W<ST4CH1SET_SPEC, 14> {
        CH1SSTEV2_W::new(self)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev3(&mut self) -> CH1SSTEV3_W<ST4CH1SET_SPEC, 15> {
        CH1SSTEV3_W::new(self)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev4(&mut self) -> CH1SSTEV4_W<ST4CH1SET_SPEC, 16> {
        CH1SSTEV4_W::new(self)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev5(&mut self) -> CH1SSTEV5_W<ST4CH1SET_SPEC, 17> {
        CH1SSTEV5_W::new(self)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev6(&mut self) -> CH1SSTEV6_W<ST4CH1SET_SPEC, 18> {
        CH1SSTEV6_W::new(self)
    }
    #[doc = "Bit 19 - Slave_TIMERx interconnection event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev7(&mut self) -> CH1SSTEV7_W<ST4CH1SET_SPEC, 19> {
        CH1SSTEV7_W::new(self)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev8(&mut self) -> CH1SSTEV8_W<ST4CH1SET_SPEC, 20> {
        CH1SSTEV8_W::new(self)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev0(&mut self) -> CH1SEXEV0_W<ST4CH1SET_SPEC, 21> {
        CH1SEXEV0_W::new(self)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev1(&mut self) -> CH1SEXEV1_W<ST4CH1SET_SPEC, 22> {
        CH1SEXEV1_W::new(self)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev2(&mut self) -> CH1SEXEV2_W<ST4CH1SET_SPEC, 23> {
        CH1SEXEV2_W::new(self)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev3(&mut self) -> CH1SEXEV3_W<ST4CH1SET_SPEC, 24> {
        CH1SEXEV3_W::new(self)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev4(&mut self) -> CH1SEXEV4_W<ST4CH1SET_SPEC, 25> {
        CH1SEXEV4_W::new(self)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev5(&mut self) -> CH1SEXEV5_W<ST4CH1SET_SPEC, 26> {
        CH1SEXEV5_W::new(self)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev6(&mut self) -> CH1SEXEV6_W<ST4CH1SET_SPEC, 27> {
        CH1SEXEV6_W::new(self)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev7(&mut self) -> CH1SEXEV7_W<ST4CH1SET_SPEC, 28> {
        CH1SEXEV7_W::new(self)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev8(&mut self) -> CH1SEXEV8_W<ST4CH1SET_SPEC, 29> {
        CH1SEXEV8_W::new(self)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev9(&mut self) -> CH1SEXEV9_W<ST4CH1SET_SPEC, 30> {
        CH1SEXEV9_W::new(self)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sup(&mut self) -> CH1SUP_W<ST4CH1SET_SPEC, 31> {
        CH1SUP_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SHRTIMER Slave_TIMERx channel 1 set request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st4ch1set::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st4ch1set::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ST4CH1SET_SPEC;
impl crate::RegisterSpec for ST4CH1SET_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st4ch1set::R`](R) reader structure"]
impl crate::Readable for ST4CH1SET_SPEC {}
#[doc = "`write(|w| ..)` method takes [`st4ch1set::W`](W) writer structure"]
impl crate::Writable for ST4CH1SET_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ST4CH1SET to value 0"]
impl crate::Resettable for ST4CH1SET_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
