INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/lab3imp/lab3imp.sim/sim_1/impl/timing/xsim/StopLightVerilog_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopLightVerilog
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/lab3imp/lab3imp.srcs/sim_1/new/StopLightVerilog_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopLightVerilog_TB
