時間，在所提出的 DDS 架構中，其所使用的
晶片面積大小也小於使用雙電容積分方式的
DDS晶片面積大小。而且在 DDS中延遲產生
器的穩定度也較好，因此，所提出的 DDS 架
構能產生一個較低假性信號的時脈輸出。 
 
三、 相位運作 
在傳統DDS中，相位累加器的FSW (K)值
在每一個週期(fCLK)循環去產生一相位增量的
輸出．因此，透過調整不同的FSW(K)值，就
可以調出各種的輸出頻率，而其進位輸出頻率
(fOV)如方程式(1)： 
CLKnOV f
Kf ×=
2
            (1) 
fCLK是時脈輸入頻率而n是相位累加器的位元
長度，不過，因為溢位是非週期地發生，所以
造成進位輸出(也就是溢位信號，OV)有高準位
的Spurious信號。例如：K =3的 3位元相位累
加器，如圖 1所示之動作時序。當相位累加器
的輸出等於 6時，會有溢位發生，進位輸出將
發生在第三個時脈的上升邊緣，但這並不是一
個理想的脈波輸出位置(理想的脈波輸出位置
在 8/3 這個點)。因此，對於n位元的相位累加
器，其理想的脈波輸出位置應為(2n/K)×TCLK，
而實際脈波的輸出位置則是在(θi/K)×TCLK，此
處TCLK是時脈週期信號，而θi為相位累加器發
生溢位時的輸出值。所以，延遲時間∆Ti是為
了在每一次溢位發生的時候，在每一個理想位
置產生正確的脈波的值[3]，∆Ti式子如方程式
(2)： 
CLK
i
n
i TK
T
θ−=∆ 2            (2) 
圖 2為傳統DDS的相位運作系統架構圖，除了
相位累加器之外，當溢位發生時，控制電路必
須進行一次 2n和θi的減法運算，然後根據 2n－
θi和K，由延遲產生器產生相對應的延遲時間
∆Ti。而在∆Ti時間之後，將有一觸發信號送到
單穩態多諧振盪器或T 型正反器去重建一正
確的時脈。 
在過去，大多數的延遲產生器均使用兩個電容
來實現，如圖 3所示。當相位累加器的溢位發
生時，由 2n－θi控制電流開關陣列，使電流通
過一個電容器充電產生初始電壓VT，並且鎖住
它，然後由K控制另一個電流開關陣列，而對
另一電容器充電產生斜梯波電壓VR[3]。VT和
VR的式子如下： 
CLK
i
n
T TC
V ⋅−−=
1
)2( θ          (3) 
t
C
KIVR
2
)(−=              (4) 
 
0
3
6
1 
4 
7 
2 
fCLK
θ
ΔTi
OV
5
0
Ideal Ideal Ideal
 
圖一: 傳統 DDS的時序運作圖。 
 
Phase 
Accumulator 
Control Circuit 
& 
Delay Generator 
OV 
θi 
One-shot 
   or 
T-FF 
fo
fCLK 
K
 
 
圖二: 傳統 DDS的系統架構圖 
 
Current  
Switching 
Array 
C2 
VCC 
K
Current  
Switching 
Array 
C1 
VCC 
2n-θi
Compatator
VR 
VT 
KI 
(2n-θi)I 
Out
+ 
– 
 
圖三: 雙電容積分方式的延遲產生器架構圖 
控制的輸出電流開關陣列進行第一個階段之正
斜率積分。當另一OV’信號(由OV信號栓鎖於下
一時脈)出現時，VC保持電壓作為第二階段積分
的初始電壓，並且控制邏輯會使S1切換到由K控
制的輸入電流開關陣列，在第二個負斜率積分
階段過程中，當VC在經過延遲時間∆Ti之後，於
相反方向被放電到參考電壓(0 V)時，比較器的
輸出將會觸發T型正反器，進而產生正確時間間
隔的理想時脈輸出。此時控制邏輯將再次關上
S2，且S1會切回輸出電流開關陣列，直到下次
溢位再次的發生。 
 
4.3. 延遲時間誤差 
對相位運作式 DDS來說，若能獲得更準確
的延遲時間，則輸出頻率也可以得到更低的假
性信號準位。在本論文所提出的DDS中，由於
在單電容上完成雙斜率積分，因此電容值的誤
差並不會造成延遲時間的誤差。然而電子開關
S1的傳播延遲將會造成電容器C在第一個相位
積分達不到所要求的電壓準位，因此將使得第
二個相位積分的延遲時間輸出無法發生在理想
的位置上。所以，為了降低延遲時間的誤差，
高速電子開關是必要的，且電子開關必須有低
的導通電阻，而後端比較器也要有較高的輸入
阻抗。 
 
五、 模擬結果與實作 
為了證實本篇論文所提出的DDS特性，我
們使用Pspice電路模擬軟體來進行模擬。我們使
用一 4 位元相位累加器，參考頻率 fCLK = 
20MHz，因此選擇C = 50 pf，電流開關陣列的
單位電流i = 1 mA，並設定滿刻度參考電壓為 3 
V。在模擬過程中，我們嘗試著把電容誤差值由
1%改到 20%，且分別去觀察雙電容積分DDS 
(2CI-DDS)和雙斜率積分(DLSP DDS)兩者在不
同電容誤差值下的效能差異。表 1顯示在不同K
值和電容誤差值下，2CI-DDS和DLSP DDS的輸
出Spurious Level值。圖 6則為K = 6的實際波形
模擬圖：包括時脈信號，兩個溢位信號(OV和
OV’)、電容器電壓VC、和最終的輸出頻率fo。
我們發現 2CI DDS輸出的Spurious Level值會隨
著電容值的誤差和K值的增加而增加；然而，
DLSP DDS其所有的輸出Spurious Level值在各
個不同的K值和電容值誤差下，卻幾乎可以保持
不變 (即使電容值誤差值高達 20%情況下)。很
明顯地，可以看出所提出之DLSP DDS較傳統之
2CI DDS有著較佳的性能。圖 7是K = 6，無電
容誤差時的輸出頻譜模擬圖，在圖中，當輸出
頻率在 3.75MHz有最高Spurious Level值(約為
-65.96dBc)，所以本論文所提出的雙斜率積分
DDS確實能有效降低Spurious Level，進而獲致
低相位抖動之頻率輸出。 
在電路實作方面，我們將以 CPLD 元件
(FLEX10K)來完成所有數位電路的部分，並配
合其它離散的類比元件，以組成整個雙斜率積
分 DDS系統。在實作部分，將圖 4之系統架構
分成 2 部份來做，第一部份以 CPLD 來構成系
統的相位累加器和充放電控制電路，第二部份
則外接兩個 DAC（作為電流開關陣列）、積分
電容、及類比開關來完成雙斜率積分。整個實
作完成之電路將如圖 8所示。 
 
 
0 
3 
6 
1 
4 
7 
2 
fCLK 
θi 
OV 
5 
0 
8 
VC 
fo 
2 
1 
3 
ΔTi 
OV’ 
 
圖五: K=3的相位累加器時序運作圖 
出席國際會議心得報告                
單位：聖約翰科技大學電子系   職稱：副教授   姓名：陳信全    日期：95.8.5
 
第 21 屆電路/系統、電腦及通訊國際技術會議（The International Technical 
Conference on Circuits/Systems, Computers and Communications; ITC-CSCC 2006）
於 2006/7/10~7/13 期間在泰國清邁當地Lotus大飯店隆重舉行。此一國際會議乃
由ECTI協會（The Electrical Engineering/Electronics, Computer, Telecommunications 
and Information Association）主辦，並由IEEE及IEICE等機構單位所贊助。其目的
是為了提昇在電子、電腦、及通訊領域的研究與發展，並使得全世界這些領域的
專家學者得以相互學術交流。此次會議共來自 10 餘個國家（以亞洲地區國家為
主）將近 500個與會者參加，同時也發表了近 540篇的專業學術論文；其範圍包
含電路元件、電腦輔助設計、VLSI設計、人工智慧、電腦網路、影像處理、系
統技術、高頻電路、多媒體通訊等各項議題；並分別以不同類別的Sections同時
展開論文發表。大會尚邀請知名學者發表專題演講，分別為：泰國教授Sethaporn 
Cusripituck主講『Policy on Telecommunications Technology』、韓國教授Jin-Koo 
Rhee發表『 3-D 94GHz Single Balanced Mixer using MHEMT and DAML 
Technology』、以及日本專家Osamu Yamauchi講述『Construction and maintenance 
techniques for FTTH』。 
本人所從事『直接數位頻率合成器設計』研究，藉由 94年度國科會計畫「具
相位低抖動相位運作式直接數位頻率合成器之設計」（NSC 94-2215-E-129-002）
的資助，除有實際成果外，也完成了一些相關的論文發表。其中論文：
「High-Precision Phase-Interpolation Direct Digital Synthesizer Using Pre-Charging 
Integration」亦有幸為 ITC-CSCC 2006國際會議所接受，並於會議第四天（7/13
日）上午發表此論文主要是提出一種新式單電容積分的相位運作 DDS，有別於
採用雙電容積分之傳統相位運作 DDS，將可獲致更精確之延遲時間，進而降低
輸出頻率之相位抖動。而且此一混合式之電路系統設計，將可應用於數位通訊領
High-Precision Phase-Interpolation Direct Digital Synthesizer  
Using Pre-Charging Integration 
Hsin-Chuan Chen 
Department of Electronic Engineering, St. John’s University 
Tamsui, Taipei, Taiwan 
E-mail: robin@mail.sju.edu.tw
 
 
ABSTRACT 
Recently, direct digital frequency synthesizer (DDS) has 
widely been applied to many communication systems. 
People usually employ phase-interpolation approaches to 
generate a pulse or clock with correct time intervals. This 
work proposes a new phase-interpolation DDS scheme, 
which uses the output of the adder within the phase 
accumulator to provide an initial voltage on an integration 
capacitor by pre-charging in the first phase, and then 
performs integration operation on the same integration 
capacitor in the second phase. By using single capacitor 
integration, the impact caused by capacitance error in the 
circuit implementation can be reduced. Without ROM 
tables and D/A converters, the proposed DDS using pre-
charging integration not only achieves the high-precision 
clock output, but also has a low hardware cost. 
Keywords: DDS, phase accumulator, phase interpolation, 
pre-charging integration, delay time error. 
1. INTRODUCTION 
The direct digital frequency synthesizer (DDS) is an 
important component in modern digital communication 
systems due to fast frequency switching and fine tuning 
resolution compared with phase lock loop (PLL) 
synthesizers [1], and the DDS technique is replacing 
analog circuits in many applications such as digital radios, 
time division multiple-access (TDMA) systems, and code 
division multiple-access (CDMA) systems [5]. Although 
the phase accumulator within the conventional DDS itself 
is a simple pulse frequency synthesizer from its carry 
output, unfortunately, the time intervals among these 
carry pulses change periodically, and thus the high levels 
of the spurious signals will be incurred in this DDS [3][4]. 
In the past, the phase interpolation is a main approach to 
achieve a pulse/clock output with the same time interval 
as the previous one when the overflow of the phase 
accumulator occurs every time, and thus it can effectively 
eliminate the phase jitter. Most of the recent proposed 
DDS schemes use two-capacitor integration method [7-9] 
associated with current switching arrays and some 
comparators to construct the delay generator of the phase 
interpolation. In this paper, we propose a ROM-less DDS 
scheme using pre-charging integration that no D/A 
converters are needed, and the operation does not need 
calculations before stating integration. The proposed 
DDS using single capacitor [10] achieves more precise 
clock output than the other DDS schemes using dual 
identical capacitors approach due to that the delay time 
error can be reduced. 
2. PHASE INTERPOLATION 
In a conventional DDS, the phase accumulator 
accumulates the frequency setting word (FSW) at each 
clock cycle to generate a periodical output of phase 
increments [2]. Therefore, by adjusting different FSW (i.e. 
K) values, the various output frequencies of DDS can be 
tuned, and the average output frequency fOV is given by: 
CLKnOV f
Kf ×=
2
                           (1) 
where fCLK is the input clock frequency and n is the bit-
length of the phase accumulator. However, the carry 
output has very high-level spurious components because 
the overflow does not occur periodically. For an n-bit 
phase accumulator, the ideal output pulse position is (2n 
/K)×TCLK, but the actual output pulse position is (θi /K) 
×TCLK, where TCLK is the clock cycle time and θi is the 
output value of the phase accumulator when an overflow 
occurs. Therefore, according to 2n-θi and K, the delay 
generator is required to generate the corresponding delay 
time △Ti for each overflow [7], and it is given by:  
CLK
i
n
i TK
T ⋅−=∆ θ2                         (2) 
In the conventional phase-interpolation DDS shown in 
Fig. 1, the delay generator generates the corresponding 
delay time △Ti according to 2n-θi and K. After △Ti, a 
trigger signal will be sent to the one-shot multivibrator or 
the T flip-flop to reconstruct a correct pulse or clock [6]. 
 
 
Phase 
Accumulator 
Control Circuit 
& 
Delay Generator OV
θi 
One-shot 
   or 
T-FF 
fo
fCLK 
K
 
Fig. 1:  Conventional DDS with Phase Interpolation 
ISBN 974-94418-9-3 ©2006 ECTI III-637
The 21st International Technical Conference on
Circuits/Systems, Computers and Communications
 Parallel Adder 
 Register 
FSW (K) 
θ 
n-1 n 
n 
n 
OV
fo 
fCLK 
Φ
Current
Switching
Array 
Current
Switching
Array 
CMP T-F.F 
 
V (2n)
C 
I0 
I1 
Control 
Logic
S1 
S2 
SEL
DIS-CHG
VC 
R 
Phase Accumulator 
 
 
Fig. 3: Architecture of Proposed DDS Using Pre-Charging Integration 
 
 
0 
3 
6 
1 
4 
7 
2 
fCLK 
θ 
Φ 
OV 
5 
0 
Ideal Ideal Ideal 
8 
VC 
V (8) 
fo 
6 
7 
5 
ΔTi 
3 4 3 
 
 
Fig. 4:  Operation Timing of Proposed DDS 
3.3 Delay Time Error 
For a phase-interpolation DDS, more precise delay time 
is obtained; lower spurious level of the output frequency 
will be achieved [6]. According to Equation (8), if we 
choose RC such that the clock cycle time TCLK is much 
larger than RC (i.e. TCLK >> RC), and then the generated 
delay time error in our proposed DDS is caused by single 
capacitance error. However, the delay time error of the 
2CI-DDS mainly depends on C1/C2 from Equation (5). 
For example, the capacitor has 10% capacitance error, in 
worst case, the delay time error of the 2CI-DDS are 
almost twice larger than that of the proposed DDS. 
Besides, a high-speed electronic switch with low conduct 
resistance is necessary for reducing the delay time error. 
4. SIMULATION RESULTS 
For verifying the operation and measuring the 
performance of the proposed DDS, a circuit simulation 
tool (PSpice) is used to create the architecture of the 
proposed DDS. After circuit simulation, we analyze and 
measure the output of the proposed DDS using pre-
charging integration. In this work, a 4-bit phase 
accumulator with fCLK = 20 MHz is used for convenience, 
and the capacitance C = 1 pF and resistance R = 1 KΩ are 
chosen. According to the description of Section 3.1, the 
unit current of current switching arrays are i0 = 1 mA and 
i1 = 0.02 mA, respectively. We simulate the proposed 
DDS for various frequency setting words and capacitance 
errors from K=1 to K=7, respectively, and their output 
frequency and output spectrum are shown in Table 1. Fig. 
5 shows the practical simulation waveforms at K=6, 
which include clock, overflow signals OV, voltage of 
capacitor Vc, and final corrected output fo. In Fig. 5, the 
output fo cannot appear immediately when the comparator 
detects Vc reaching the full-scale reference voltage V (3V) 
due to the propagation delay of the comparator and T flip-
flop. By the spectrum analysis shown in Fig. 6, we find 
that the output spurious level of our proposed DDS 
indeed can be reduced, where the highest signal spurious 
level of the output frequency of 3.75 MHz corresponded 
to K=6 is about –65.9 dBc. Especially, when the 
capacitance error increases, the output spurious level of 
the proposed DDS is significantly less than that of the 
2CI-DDS. 
5. CONCLUSIONS 
In this paper, a new phase-interpolation DDS without 
ROM tables and D/A converters is proposed to eliminate 
the phase jitter. Due to using pre-charging integration on 
a single capacitor, no extra calculation circuits are 
required before stating integration, and the precise delay 
time (△Ti ) can be obtained. Therefore, the proposed 
DDS can successfully achieve a low-jitter output 
frequency. Moreover, the proposed DDS will be suited to 
apply in wireless communication systems such as 
frequency-hopping CDMA systems, digital radio systems, 
and TDMA systems. 
ISBN 974-94418-9-3 ©2006 ECTI III-639
The 21st International Technical Conference on
Circuits/Systems, Computers and Communications
