# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/sim/Picture_G_Rom.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_2/sim/Picture_R_Rom.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" \
"../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.v" \
"../../../../../HDMI_drive.v" \
"../../../../HDMI_Demo.srcs/sources_1/imports/verilog_docs/Video_Generator.v" \
"../../../../../lab_9_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
