$date
	Sat Oct 22 21:43:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#543716
b10 !
1"
#543718
b10 &
b10 %
1$
#543719
0"
#543722
b1 &
b1 %
1#
#543726
b0 &
0#
b0 %
0$
#1552203
b110 !
1"
#1552206
b110 &
b110 %
1$
#1552207
0"
#1552210
b11 &
b11 %
#1552214
b1010 &
b1010 %
#1552218
b101 &
b101 %
#1552222
b10000 &
b10000 %
#1552226
b1000 &
b1000 %
#1552230
b100 &
b100 %
#1552234
b10 &
b10 %
#1552238
b1 &
1#
b1 %
#1552242
b0 &
b0 %
0#
0$
#2556031
b10001 !
1"
#2556034
b10001 &
b10001 %
1$
#2556035
0"
#2556038
b110100 &
b110100 %
#2556042
b11010 &
b11010 %
#2556046
b1101 &
b1101 %
#2556050
b101000 &
b101000 %
#2556054
b10100 &
b10100 %
#2556058
b1010 &
b1010 %
#2556062
b101 &
b101 %
#2556066
b10000 &
b10000 %
#2556070
b1000 &
b1000 %
#2556074
b100 &
b100 %
#2556078
b10 &
b10 %
#2556082
b1 &
b1 %
1#
#2556086
b0 &
0#
b0 %
0$
#4500012
