# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
# File: /home/user/Lab1/output_files/Lab1_assignments.csv
# Generated on: Wed Sep 11 16:33:22 2024

Status,From,To,Assignment Name,Value,Enabled,Entity,Comment,Tag
Ok,,pin_name3,Location,PIN_G19,Yes,,,
Ok,,pin_name1,Location,PIN_AB28,Yes,,,
Ok,,pin_name2,Location,PIN_AC28,Yes,,,
,<<new>>,<<new>>,<<new>>,,,,,
