-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_patch_embed is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
    patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce0 : OUT STD_LOGIC;
    patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce0 : OUT STD_LOGIC;
    patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0) );
end;


architecture behav of ViT_act_compute_patch_embed is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2048_lc_1 : STD_LOGIC_VECTOR (2047 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inout2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal inout2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln_reg_176 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln184_1_reg_182 : STD_LOGIC_VECTOR (58 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d0 : STD_LOGIC_VECTOR (2047 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_start : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_done : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_ready : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_idle : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_continue : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_idle : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_91_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready : STD_LOGIC;
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done : STD_LOGIC := '0';
    signal grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sext_ln184_fu_141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln184_1_fu_151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_dataflow_parent_loop_proc IS
    port (
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_we0 : OUT STD_LOGIC;
        patch_embed_bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce1 : OUT STD_LOGIC;
        patch_embed_bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_bias_we1 : OUT STD_LOGIC;
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_we0 : OUT STD_LOGIC;
        patch_embed_weights_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce1 : OUT STD_LOGIC;
        patch_embed_weights_d1 : OUT STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_q1 : IN STD_LOGIC_VECTOR (2047 downto 0);
        patch_embed_weights_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_ap_vld : IN STD_LOGIC;
        out_r_ap_vld : IN STD_LOGIC;
        pos_embed_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln184_1 : IN STD_LOGIC_VECTOR (58 downto 0);
        sext_ln184 : IN STD_LOGIC_VECTOR (58 downto 0) );
    end component;



begin
    grp_dataflow_parent_loop_proc_fu_91 : component ViT_act_dataflow_parent_loop_proc
    port map (
        m_axi_inout1_AWVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => m_axi_inout1_RVALID,
        m_axi_inout1_RREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => m_axi_inout1_RDATA,
        m_axi_inout1_RLAST => m_axi_inout1_RLAST,
        m_axi_inout1_RID => m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM => m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER => m_axi_inout1_RUSER,
        m_axi_inout1_RRESP => m_axi_inout1_RRESP,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        x => x,
        m_axi_inout2_AWVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => m_axi_inout2_BRESP,
        m_axi_inout2_BID => m_axi_inout2_BID,
        m_axi_inout2_BUSER => m_axi_inout2_BUSER,
        out_r => out_r,
        m_axi_weights_AWVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        pos_embed => pos_embed,
        patch_embed_bias_address0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0,
        patch_embed_bias_ce0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0,
        patch_embed_bias_d0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d0,
        patch_embed_bias_q0 => patch_embed_bias_q0,
        patch_embed_bias_we0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we0,
        patch_embed_bias_address1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address1,
        patch_embed_bias_ce1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce1,
        patch_embed_bias_d1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d1,
        patch_embed_bias_q1 => ap_const_lv128_lc_1,
        patch_embed_bias_we1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we1,
        patch_embed_weights_address0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0,
        patch_embed_weights_ce0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0,
        patch_embed_weights_d0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d0,
        patch_embed_weights_q0 => patch_embed_weights_q0,
        patch_embed_weights_we0 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we0,
        patch_embed_weights_address1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address1,
        patch_embed_weights_ce1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce1,
        patch_embed_weights_d1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d1,
        patch_embed_weights_q1 => ap_const_lv2048_lc_1,
        patch_embed_weights_we1 => grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_ap_vld => ap_const_logic_1,
        out_r_ap_vld => ap_const_logic_1,
        pos_embed_ap_vld => ap_const_logic_1,
        ap_start => grp_dataflow_parent_loop_proc_fu_91_ap_start,
        ap_done => grp_dataflow_parent_loop_proc_fu_91_ap_done,
        ap_ready => grp_dataflow_parent_loop_proc_fu_91_ap_ready,
        ap_idle => grp_dataflow_parent_loop_proc_fu_91_ap_idle,
        ap_continue => grp_dataflow_parent_loop_proc_fu_91_ap_continue);

    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111 : component ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start,
        ap_done => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done,
        ap_idle => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_idle,
        ap_ready => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready,
        m_axi_weights_AWVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        m_axi_inout2_AWVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => m_axi_inout2_BRESP,
        m_axi_inout2_BID => m_axi_inout2_BID,
        m_axi_inout2_BUSER => m_axi_inout2_BUSER,
        sext_ln184_1 => trunc_ln184_1_reg_182,
        sext_ln184 => trunc_ln_reg_176);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_91_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_91_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready = ap_const_logic_1)) then 
                    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dataflow_parent_loop_proc_fu_91_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dataflow_parent_loop_proc_fu_91_ap_ready = ap_const_logic_1)) then 
                    grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln184_1_reg_182 <= out_r(63 downto 5);
                trunc_ln_reg_176 <= pos_embed(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_inout2_AWREADY, m_axi_inout2_BVALID, m_axi_weights_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state3, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done, ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (m_axi_inout2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done)
    begin
        if ((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(m_axi_inout2_BVALID)
    begin
        if ((m_axi_inout2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_weights_ARREADY)
    begin
        if ((m_axi_weights_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_inout2_AWREADY)
    begin
        if ((m_axi_inout2_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready, ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready and ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_inout2_BVALID, ap_CS_fsm_state16)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (m_axi_inout2_BVALID = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_inout2_BVALID, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (m_axi_inout2_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done <= (grp_dataflow_parent_loop_proc_fu_91_ap_done or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done);
    ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= (grp_dataflow_parent_loop_proc_fu_91_ap_ready or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready);
    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg;

    grp_dataflow_parent_loop_proc_fu_91_ap_continue_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_dataflow_parent_loop_proc_fu_91_ap_continue <= ap_const_logic_1;
        else 
            grp_dataflow_parent_loop_proc_fu_91_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_dataflow_parent_loop_proc_fu_91_ap_start <= grp_dataflow_parent_loop_proc_fu_91_ap_start_reg;

    inout2_blk_n_AW_assign_proc : process(m_axi_inout2_AWREADY, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inout2_blk_n_AW <= m_axi_inout2_AWREADY;
        else 
            inout2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_B_assign_proc : process(m_axi_inout2_BVALID, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            inout2_blk_n_B <= m_axi_inout2_BVALID;
        else 
            inout2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    m_axi_inout1_ARADDR <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR;
    m_axi_inout1_ARBURST <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST;
    m_axi_inout1_ARCACHE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE;
    m_axi_inout1_ARID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID;
    m_axi_inout1_ARLEN <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN;
    m_axi_inout1_ARLOCK <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK;
    m_axi_inout1_ARPROT <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT;
    m_axi_inout1_ARQOS <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS;
    m_axi_inout1_ARREGION <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION;
    m_axi_inout1_ARSIZE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE;
    m_axi_inout1_ARUSER <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER;

    m_axi_inout1_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout1_ARVALID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID;
        else 
            m_axi_inout1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_AWADDR <= ap_const_lv64_0;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_0;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;
    m_axi_inout1_AWVALID <= ap_const_logic_0;
    m_axi_inout1_BREADY <= ap_const_logic_0;

    m_axi_inout1_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout1_RREADY <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY;
        else 
            m_axi_inout1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= ap_const_lv32_0;
    m_axi_inout1_WUSER <= ap_const_lv1_0;
    m_axi_inout1_WVALID <= ap_const_logic_0;
    m_axi_inout2_ARADDR <= ap_const_lv64_0;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_0;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;
    m_axi_inout2_ARVALID <= ap_const_logic_0;

    m_axi_inout2_AWADDR_assign_proc : process(ap_CS_fsm_state1, m_axi_inout2_AWREADY, ap_CS_fsm_state9, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln184_1_fu_151_p1)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_inout2_AWADDR <= sext_ln184_1_fu_151_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWADDR <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWADDR <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR;
        else 
            m_axi_inout2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_AWBURST_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWBURST <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWBURST <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST;
        else 
            m_axi_inout2_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_AWCACHE_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWCACHE <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWCACHE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE;
        else 
            m_axi_inout2_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWID_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID;
        else 
            m_axi_inout2_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_AWLEN_assign_proc : process(ap_CS_fsm_state1, m_axi_inout2_AWREADY, ap_CS_fsm_state9, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_inout2_AWLEN <= ap_const_lv32_18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWLEN <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWLEN <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN;
        else 
            m_axi_inout2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_AWLOCK_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWLOCK <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWLOCK <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK;
        else 
            m_axi_inout2_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_AWPROT_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWPROT <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWPROT <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT;
        else 
            m_axi_inout2_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_AWQOS_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWQOS <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWQOS <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS;
        else 
            m_axi_inout2_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWREGION_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWREGION <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWREGION <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION;
        else 
            m_axi_inout2_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWSIZE_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWSIZE <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWSIZE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE;
        else 
            m_axi_inout2_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_AWUSER_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWUSER <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWUSER <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER;
        else 
            m_axi_inout2_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_AWVALID_assign_proc : process(ap_CS_fsm_state1, m_axi_inout2_AWREADY, ap_CS_fsm_state9, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_inout2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_AWVALID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_AWVALID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID;
        else 
            m_axi_inout2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout2_BREADY_assign_proc : process(ap_CS_fsm_state1, m_axi_inout2_BVALID, ap_CS_fsm_state16, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (m_axi_inout2_BVALID = ap_const_logic_1))) then 
            m_axi_inout2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_BREADY <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_BREADY <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY;
        else 
            m_axi_inout2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_RREADY <= ap_const_logic_0;

    m_axi_inout2_WDATA_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WDATA <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WDATA <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA;
        else 
            m_axi_inout2_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_WID_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID;
        else 
            m_axi_inout2_WID <= "X";
        end if; 
    end process;


    m_axi_inout2_WLAST_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WLAST <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WLAST <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST;
        else 
            m_axi_inout2_WLAST <= 'X';
        end if; 
    end process;


    m_axi_inout2_WSTRB_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WSTRB <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WSTRB <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB;
        else 
            m_axi_inout2_WSTRB <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_WUSER_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WUSER <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WUSER <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER;
        else 
            m_axi_inout2_WUSER <= "X";
        end if; 
    end process;


    m_axi_inout2_WVALID_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout2_WVALID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_WVALID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID;
        else 
            m_axi_inout2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_state1, m_axi_weights_ARREADY, ap_CS_fsm_state3, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln184_fu_141_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARADDR <= sext_ln184_fu_141_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARADDR <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARADDR <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARBURST_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARBURST <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARBURST <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST;
        else 
            m_axi_weights_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_weights_ARCACHE_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARCACHE <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARCACHE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE;
        else 
            m_axi_weights_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARID_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID;
        else 
            m_axi_weights_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_weights_ARLEN_assign_proc : process(ap_CS_fsm_state1, m_axi_weights_ARREADY, ap_CS_fsm_state3, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARLEN <= ap_const_lv32_18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARLEN <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARLEN <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN;
        else 
            m_axi_weights_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARLOCK_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARLOCK <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARLOCK <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK;
        else 
            m_axi_weights_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_weights_ARPROT_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARPROT <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARPROT <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT;
        else 
            m_axi_weights_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_weights_ARQOS_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARQOS <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARQOS <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS;
        else 
            m_axi_weights_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARREGION_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARREGION <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARREGION <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION;
        else 
            m_axi_weights_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARSIZE_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARSIZE <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARSIZE <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE;
        else 
            m_axi_weights_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_weights_ARUSER_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARUSER <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARUSER <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER;
        else 
            m_axi_weights_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_state1, m_axi_weights_ARREADY, ap_CS_fsm_state3, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_ARVALID <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARVALID <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY, grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_weights_RREADY <= grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_RREADY <= grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    patch_embed_bias_address0 <= grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0;
    patch_embed_bias_ce0 <= grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0;
    patch_embed_weights_address0 <= grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0;
    patch_embed_weights_ce0 <= grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0;
        sext_ln184_1_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln184_1_reg_182),64));

        sext_ln184_fu_141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_176),64));


    weights_blk_n_AR_assign_proc : process(m_axi_weights_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

end behav;
