<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0034958356</prism:url><dc:identifier>SCOPUS_ID:0034958356</dc:identifier><eid>2-s2.0-0034958356</eid><dc:title>Empirical evaluation of heuristic scheduling algorithms used in parallel systems design</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>1</citedby-count><prism:publicationName>Engineering Simulation</prism:publicationName><source-id>73589</source-id><prism:issn>10631100</prism:issn><prism:volume>18</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>199</prism:startingPage><prism:endingPage>215</prism:endingPage><prism:pageRange>199-215</prism:pageRange><prism:coverDate>2001-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="7103224284"><ce:initials>G.</ce:initials><ce:indexed-name>Papa G.</ce:indexed-name><ce:surname>Papa</ce:surname><preferred-name><ce:initials>G.</ce:initials><ce:indexed-name>Papa G.</ce:indexed-name><ce:surname>Papa</ce:surname><ce:given-name>G.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7103224284</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng">
<ce:para>The paper describes some heuristic scheduling algorithms that are used in the automated design of parallel systems. The results of empirical evaluation of time-constrained, resource-constrained, and time/resource-constrained scheduling algorithm are given. The paper focuses on differences between constructive and transformational algorithms.</ce:para>
</abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0034958356" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0034958356&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0034958356&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="7103224284"><ce:initials>G.</ce:initials><ce:indexed-name>Papa G.</ce:indexed-name><ce:surname>Papa</ce:surname><preferred-name><ce:initials>G.</ce:initials><ce:indexed-name>Papa G.</ce:indexed-name><ce:surname>Papa</ce:surname><ce:given-name>G.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7103224284</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Silc</ce:surname><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Silc</ce:surname><ce:given-name>J.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="3" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><ce:given-name>B.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Automated synthesis</author-keyword><author-keyword>Constructive algorithms</author-keyword><author-keyword>Scheduling</author-keyword><author-keyword>Transformational algorithms</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Automated synthesis</mainterm><mainterm weight="a" candidate="n">Constructive algorithms</mainterm><mainterm weight="a" candidate="n">Heuristic scheduling algorithms</mainterm><mainterm weight="a" candidate="n">Transformational algorithms</mainterm></idxterms><subject-areas><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="2604" abbrev="MATH">Applied Mathematics</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="13" month="12" timestamp="2013-12-13T03:01:27.000027+00:00" year="2013"/><ait:date-sort day="01" month="01" year="2001"/><ait:status state="update" type="core" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.</copyright><itemidlist>
<itemid idtype="PUI">32583468</itemid>
<itemid idtype="CPX">2001326604054</itemid>
<itemid idtype="SCP">0034958356</itemid>
<itemid idtype="SGR">0034958356</itemid>
</itemidlist><history>
<date-created day="10" month="07" year="2001"/>
</history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords>
<author-keyword>Automated synthesis</author-keyword>
<author-keyword>Constructive algorithms</author-keyword>
<author-keyword>Scheduling</author-keyword>
<author-keyword>Transformational algorithms</author-keyword>
</author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Empirical evaluation of heuristic scheduling algorithms used in parallel systems design</titletext></citation-title><author-group><author auid="7103224284" seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Papa G.</ce:indexed-name><ce:surname>Papa</ce:surname><preferred-name>
<ce:initials>G.</ce:initials>
<ce:indexed-name>Papa G.</ce:indexed-name>
<ce:surname>Papa</ce:surname>
<ce:given-name>G.</ce:given-name>
</preferred-name></author><author auid="6602885301" seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Silc</ce:surname><preferred-name>
<ce:initials>J.</ce:initials>
<ce:indexed-name>Silc J.</ce:indexed-name>
<ce:surname>Silc</ce:surname>
<ce:given-name>J.</ce:given-name>
</preferred-name></author><author auid="55947972500" seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><preferred-name>
<ce:initials>B.</ce:initials>
<ce:indexed-name>Robic B.</ce:indexed-name>
<ce:surname>Robic</ce:surname>
<ce:given-name>B.</ce:given-name>
</preferred-name></author><affiliation afid="60023955" country="svn" dptid="104208728"><organization>Computer Systems Department</organization><organization>Jozef Stefan Institute</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></author-group><correspondence><person>
<ce:initials>G.</ce:initials>
<ce:indexed-name>Papa G.</ce:indexed-name>
<ce:surname>Papa</ce:surname>
</person><affiliation country="svn"><organization>Computer Systems Department</organization><organization>Jozef Stefan Institute</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng">
<ce:para>The paper describes some heuristic scheduling algorithms that are used in the automated design of parallel systems. The results of empirical evaluation of time-constrained, resource-constrained, and time/resource-constrained scheduling algorithm are given. The paper focuses on differences between constructive and transformational algorithms.</ce:para>
</abstract></abstracts><source country="usa" srcid="73589" type="j"><sourcetitle>Engineering Simulation</sourcetitle><sourcetitle-abbrev>Eng Simul</sourcetitle-abbrev><issn>10631100</issn><codencode>ENSIE</codencode><volisspag>
<voliss issue="2" volume="18"/>
<pagerange first="199" last="215"/>
</volisspag><publicationyear first="2001"/><publicationdate>
<year>2001</year>
<date-text xfab-added="true">2001</date-text></publicationdate></source><enhancement><classificationgroup>
<classifications type="ASJC">
<classification>1708</classification>
<classification>2604</classification>
</classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>MATH</classification></classifications>
<classifications type="CPXCLASS">
<classification>722.4</classification>
<classification>723.1</classification>
<classification>912.3</classification>
<classification>921.4</classification>
</classifications>
<classifications type="SUBJECT">
<classification>Engineering and Technology</classification>
</classifications>
</classificationgroup></enhancement></head><tail><bibliography refcount="14">
<reference id="15639064">
<ref-info>
<ref-title>
<ref-titletext>Computer-aided synthesis of data-path by using a simulated-annealing-based approach</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0004654520</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>R.M.</ce:initials>
<ce:indexed-name>Badia R.M.</ce:indexed-name>
<ce:surname>Badia</ce:surname>
</author>
<author seq="2">
<ce:initials>J.</ce:initials>
<ce:indexed-name>Cortadella J.</ce:indexed-name>
<ce:surname>Cortadella</ce:surname>
</author>
<author seq="3">
<ce:initials>E.</ce:initials>
<ce:indexed-name>Ayguade E.</ce:indexed-name>
<ce:surname>Ayguade</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Proc. 9th IASTED Intern. Symp. Applied Inform., Innsbruck, Austria</ref-sourcetitle>
<ref-publicationyear first="1991"/>
<ref-volisspag>
<pagerange first="326" last="329"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639065">
<ref-info>
<ref-title>
<ref-titletext>Scheduling with genetic algorithms</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0004689218</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>B.</ce:initials>
<ce:indexed-name>Filipic B.</ce:indexed-name>
<ce:surname>Filipic</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Proc. 13th Intern. Conf. Inform. Tech. Interfaces. - Cavtat, Croatia</ref-sourcetitle>
<ref-publicationyear first="1991"/>
<ref-volisspag>
<pagerange first="161" last="166"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639066">
<ref-info>
<refd-itemidlist>
<itemid idtype="SGR">0003558118</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>D.</ce:initials>
<ce:indexed-name>Gajski D.</ce:indexed-name>
<ce:surname>Gajski</ce:surname>
</author>
<author seq="2">
<ce:initials>N.</ce:initials>
<ce:indexed-name>Dutt N.</ce:indexed-name>
<ce:surname>Dutt</ce:surname>
</author>
<author seq="3">
<ce:initials>A.</ce:initials>
<ce:indexed-name>Wu A.</ce:indexed-name>
<ce:surname>Wu</ce:surname>
</author>
<author seq="4">
<ce:initials>S.</ce:initials>
<ce:indexed-name>Lin S.</ce:indexed-name>
<ce:surname>Lin</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>High-Level Synthesis: Introduction to Chip and System Design</ref-sourcetitle>
<ref-publicationyear first="1992"/>
<ref-text>Norwell, Massachusetts: Kluwer Academic Publishers</ref-text>
</ref-info>
</reference>
<reference id="15639067">
<ref-info>
<refd-itemidlist>
<itemid idtype="SGR">0003722376</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>D.E.</ce:initials>
<ce:indexed-name>Goldberg D.E.</ce:indexed-name>
<ce:surname>Goldberg</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Genetic Algorithms in Search, Optimization, and Machine Learning</ref-sourcetitle>
<ref-publicationyear first="1989"/>
<ref-text>Reading, Massachusetts: Addison-Wesley Publishing Company</ref-text>
</ref-info>
</reference>
<reference id="15639068">
<ref-info>
<ref-title>
<ref-titletext>Scheduling and allocating problems in high level synthesis. University of Illinois at Urbana-Campaign</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0003558128</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>T.</ce:initials>
<ce:indexed-name>Kim T.</ce:indexed-name>
<ce:surname>Kim</ce:surname>
</author>
</ref-authors>
<ref-publicationyear first="1993"/>
<ref-text>Ph.D. Thesis</ref-text>
</ref-info>
</reference>
<reference id="15639069">
<ref-info>
<ref-title>
<ref-titletext>A preliminary evaluation of the critical path method for scheduling tasks on multiprocessor systems</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0016657276</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>W.H.</ce:initials>
<ce:indexed-name>Koehler W.H.</ce:indexed-name>
<ce:surname>Koehler</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>IEEE Trans. Comput.</ref-sourcetitle>
<ref-publicationyear first="1975"/>
<ref-volisspag>
<voliss volume="24"/>
<pagerange first="1235" last="1238"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639070">
<ref-info>
<ref-title>
<ref-titletext>The high-level synthesis of digital systems</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0025386057</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>M.C.</ce:initials>
<ce:indexed-name>McFarland M.C.</ce:indexed-name>
<ce:surname>McFarland</ce:surname>
</author>
<author seq="2">
<ce:initials>A.C.</ce:initials>
<ce:indexed-name>Parker A.C.</ce:indexed-name>
<ce:surname>Parker</ce:surname>
</author>
<author seq="3">
<ce:initials>R.</ce:initials>
<ce:indexed-name>Camposano R.</ce:indexed-name>
<ce:surname>Camposano</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Proc. of the IEEE</ref-sourcetitle>
<ref-publicationyear first="1990"/>
<ref-volisspag>
<voliss volume="78"/>
<pagerange first="301" last="318"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639071">
<ref-info>
<ref-title>
<ref-titletext>Using simulated annealing and genetic algorithm in the automated synthesis of digital systems</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0001714903</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>G.</ce:initials>
<ce:indexed-name>Papa G.</ce:indexed-name>
<ce:surname>Papa</ce:surname>
</author>
<author seq="2">
<ce:initials>J.</ce:initials>
<ce:indexed-name>Silc J.</ce:indexed-name>
<ce:surname>Silc</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Recent Advances in Circuits and Systems</ref-sourcetitle>
<ref-publicationyear first="1998"/>
<ref-volisspag>
<pagerange first="377" last="381"/>
</ref-volisspag>
<ref-text>Mastorakis N.E. (Ed.); Singapore: World Scintific</ref-text>
</ref-info>
</reference>
<reference id="15639072">
<ref-info>
<ref-title>
<ref-titletext>Force-directed scheduling in automatic data path synthesis</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0023230724</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>P.G.</ce:initials>
<ce:indexed-name>Paulin P.G.</ce:indexed-name>
<ce:surname>Paulin</ce:surname>
</author>
<author seq="2">
<ce:initials>J.P.</ce:initials>
<ce:indexed-name>Knight J.P.</ce:indexed-name>
<ce:surname>Knight</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Proc. 24th ACM/IEEE Design Automation Conference</ref-sourcetitle>
<ref-publicationyear first="1987"/>
<ref-volisspag>
<pagerange first="195" last="202"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639073">
<ref-info>
<ref-title>
<ref-titletext>Scheduling and binding algorithms for high-level synthesis</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0024906272</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>P.G.</ce:initials>
<ce:indexed-name>Paulin P.G.</ce:indexed-name>
<ce:surname>Paulin</ce:surname>
</author>
<author seq="2">
<ce:initials>J.P.</ce:initials>
<ce:indexed-name>Knight J.P.</ce:indexed-name>
<ce:surname>Knight</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Proc. 26th ACM/IEEE Design Automation Conference</ref-sourcetitle>
<ref-publicationyear first="1989"/>
<ref-volisspag>
<pagerange first="1" last="6"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639074">
<ref-info>
<ref-title>
<ref-titletext>Algorithm mapping with parallel simulated annealing</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">21844484732</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>B.</ce:initials>
<ce:indexed-name>Robic B.</ce:indexed-name>
<ce:surname>Robic</ce:surname>
</author>
<author seq="2">
<ce:initials>J.</ce:initials>
<ce:indexed-name>Silc J.</ce:indexed-name>
<ce:surname>Silc</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Comput. Artif. Intell.</ref-sourcetitle>
<ref-publicationyear first="1995"/>
<ref-volisspag>
<voliss volume="14"/>
<pagerange first="339" last="351"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639075">
<ref-info>
<ref-title>
<ref-titletext>Analysis and evaluation of heuristic methods for static task scheduling</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0025522107</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>B.</ce:initials>
<ce:indexed-name>Shirazi B.</ce:indexed-name>
<ce:surname>Shirazi</ce:surname>
</author>
<author seq="2">
<ce:initials>M.</ce:initials>
<ce:indexed-name>Wang M.</ce:indexed-name>
<ce:surname>Wang</ce:surname>
</author>
<author seq="3">
<ce:initials>G.</ce:initials>
<ce:indexed-name>Pathak G.</ce:indexed-name>
<ce:surname>Pathak</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>J. Parall. Distr. Comput.</ref-sourcetitle>
<ref-publicationyear first="1990"/>
<ref-volisspag>
<voliss volume="10"/>
<pagerange first="222" last="232"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639076">
<ref-info>
<ref-title>
<ref-titletext>Scheduling strategies in high-level synthesis</ref-titletext>
</ref-title>
<refd-itemidlist>
<itemid idtype="SGR">0002813212</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>J.</ce:initials>
<ce:indexed-name>Silc J.</ce:indexed-name>
<ce:surname>Silc</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Informatica</ref-sourcetitle>
<ref-publicationyear first="1994"/>
<ref-volisspag>
<voliss volume="18"/>
<pagerange first="71" last="79"/>
</ref-volisspag>
</ref-info>
</reference>
<reference id="15639077">
<ref-info>
<refd-itemidlist>
<itemid idtype="SGR">0004204741</itemid>
</refd-itemidlist>
<ref-authors>
<author seq="1">
<ce:initials>J.</ce:initials>
<ce:indexed-name>Silc J.</ce:indexed-name>
<ce:surname>Silc</ce:surname>
</author>
<author seq="2">
<ce:initials>B.</ce:initials>
<ce:indexed-name>Robic B.</ce:indexed-name>
<ce:surname>Robic</ce:surname>
</author>
<author seq="3">
<ce:initials>T.</ce:initials>
<ce:indexed-name>Ungerer T.</ce:indexed-name>
<ce:surname>Ungerer</ce:surname>
</author>
</ref-authors>
<ref-sourcetitle>Processor Architecture - From Dataflow to Superscalar and Beyond</ref-sourcetitle>
<ref-publicationyear first="1999"/>
<ref-text>Berlin: Springer-Verlag</ref-text>
</ref-info>
</reference>
</bibliography></tail></bibrecord></item></abstracts-retrieval-response>