

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Oct 29 21:11:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.679 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40961|    40961| 0.410 ms | 0.410 ms |  40961|  40961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    40960|    40960|        10|          -|          -|  4096|    no    |
        | + Loop 1.1  |        6|        6|         3|          2|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1586|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       3|      3|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     163|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     166|   1723|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w_conv1_0_U  |conv_1_16_18_s_w_conv1_0  |        0|  1|   1|    0|    48|    1|     1|           48|
    |w_conv1_1_U  |conv_1_16_18_s_w_conv1_1  |        0|  1|   1|    0|    48|    1|     1|           48|
    |w_conv1_2_U  |conv_1_16_18_s_w_conv1_2  |        0|  1|   1|    0|    48|    1|     1|           48|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |        0|  3|   3|    0|   144|    3|     3|          144|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |accum_V_fu_643_p2         |     +    |      0|  0|   15|           5|           5|
    |add_ln66_fu_261_p2        |     +    |      0|  0|   17|          13|           1|
    |add_ln67_2_fu_747_p2      |     +    |      0|  0|   14|           1|          10|
    |add_ln700_2_fu_629_p2     |     +    |      0|  0|   13|           4|           4|
    |add_ln700_48_fu_619_p2    |     +    |      0|  0|   10|           2|           2|
    |add_ln700_fu_613_p2       |     +    |      0|  0|   10|           2|           2|
    |add_ln76_10_fu_409_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_12_fu_456_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_13_fu_492_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_14_fu_523_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_15_fu_533_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_16_fu_543_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_17_fu_552_p2     |     +    |      0|  0|   15|           7|           7|
    |add_ln76_4_fu_462_p2      |     +    |      0|  0|   15|           2|           5|
    |add_ln76_fu_514_p2        |     +    |      0|  0|   15|           5|           5|
    |add_ln81_fu_415_p2        |     +    |      0|  0|   14|          10|          10|
    |c_fu_504_p2               |     +    |      0|  0|   10|           2|           1|
    |n_fu_267_p2               |     +    |      0|  0|   15|           1|           5|
    |x_fu_353_p2               |     +    |      0|  0|   15|           1|           5|
    |y_fu_426_p2               |     +    |      0|  0|   15|           1|           5|
    |sub_ln76_fu_307_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln895_3_fu_675_p2     |     -    |      0|  0|   15|           8|           8|
    |sub_ln895_4_fu_705_p2     |     -    |      0|  0|   15|           7|           8|
    |sub_ln895_fu_663_p2       |     -    |      0|  0|   15|           8|           8|
    |and_ln76_fu_347_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln895_fu_731_p2       |    and   |      0|  0|  128|         128|         128|
    |icmp_ln66_fu_255_p2       |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln67_fu_273_p2       |   icmp   |      0|  0|   13|          10|           9|
    |icmp_ln68_fu_341_p2       |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln70_fu_498_p2       |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln895_257_fu_653_p2  |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln895_fu_741_p2      |   icmp   |      0|  0|   11|           8|           8|
    |lshr_ln895_2_fu_725_p2    |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln895_fu_719_p2      |   lshr   |      0|  0|  423|         128|         128|
    |or_ln76_fu_329_p2         |    or    |      0|  0|    7|           7|           3|
    |or_ln81_fu_359_p2         |    or    |      0|  0|    2|           1|           1|
    |select_ln67_fu_753_p3     |  select  |      0|  0|   10|           1|           1|
    |select_ln76_2_fu_287_p3   |  select  |      0|  0|    5|           1|           5|
    |select_ln76_fu_279_p3     |  select  |      0|  0|    5|           1|           1|
    |select_ln81_2_fu_373_p3   |  select  |      0|  0|    5|           1|           5|
    |select_ln81_fu_365_p3     |  select  |      0|  0|    5|           1|           1|
    |select_ln895_3_fu_689_p3  |  select  |      0|  0|  127|           1|         127|
    |select_ln895_4_fu_697_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln895_fu_681_p3    |  select  |      0|  0|    8|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_100_fu_598_p2    |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_101_fu_335_p2    |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_96_fu_574_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_97_fu_586_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_98_fu_603_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_99_fu_580_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_fu_568_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln895_fu_669_p2       |    xor   |      0|  0|    8|           8|           7|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1586|         482|         769|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_248_p4  |   9|          2|    2|          4|
    |c_0_reg_244                   |   9|          2|    2|          4|
    |indvar_flatten16_reg_176      |   9|          2|   13|         26|
    |indvar_flatten_reg_198        |   9|          2|   10|         20|
    |input_r_address0              |  15|          3|    9|         27|
    |n_0_reg_187                   |   9|          2|    5|         10|
    |p_014_0_reg_232               |   9|          2|    4|          8|
    |x_0_reg_210                   |   9|          2|    5|         10|
    |y_0_reg_221                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 134|         28|   57|        128|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln66_reg_773          |  13|   0|   13|          0|
    |add_ln76_10_reg_816       |   9|   0|   10|          1|
    |add_ln76_12_reg_831       |   9|   0|   10|          1|
    |add_ln76_13_reg_836       |   9|   0|   10|          1|
    |add_ln76_16_reg_860       |  10|   0|   10|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_244               |   2|   0|    2|          0|
    |c_reg_845                 |   2|   0|    2|          0|
    |icmp_ln67_reg_778         |   1|   0|    1|          0|
    |icmp_ln70_reg_841         |   1|   0|    1|          0|
    |icmp_ln895_reg_905        |   1|   0|    1|          0|
    |indvar_flatten16_reg_176  |  13|   0|   13|          0|
    |indvar_flatten_reg_198    |  10|   0|   10|          0|
    |n_0_reg_187               |   5|   0|    5|          0|
    |or_ln76_reg_804           |   4|   0|    7|          3|
    |output_addr_reg_821       |   8|   0|    8|          0|
    |p_014_0_reg_232           |   4|   0|    4|          0|
    |p_cast7_mid2_v_reg_798    |   4|   0|    7|          3|
    |select_ln67_reg_910       |  10|   0|   10|          0|
    |select_ln76_2_reg_783     |   5|   0|    5|          0|
    |select_ln81_2_reg_810     |   5|   0|    5|          0|
    |sub_ln76_reg_788          |   7|   0|    7|          0|
    |w_conv1_2_load_reg_895    |   1|   0|    1|          0|
    |x_0_reg_210               |   5|   0|    5|          0|
    |xor_ln76_96_reg_885       |   1|   0|    1|          0|
    |xor_ln76_97_reg_890       |   1|   0|    1|          0|
    |y_0_reg_221               |   5|   0|    5|          0|
    |y_reg_826                 |   5|   0|    5|          0|
    |zext_ln76_60_reg_793      |   5|   0|    6|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 163|   0|  173|         10|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_done            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|input_r_address0   | out |    9|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |     input_r     |     array    |
|input_r_address1   | out |    9|  ap_memory |     input_r     |     array    |
|input_r_ce1        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q1         |  in |    1|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.80>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i13 [ 0, %0 ], [ %add_ln66, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:66]   --->   Operation 9 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%n_0 = phi i5 [ 0, %0 ], [ %select_ln76_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:76]   --->   Operation 10 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln67, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:67]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %0 ], [ %select_ln81_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:81]   --->   Operation 12 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ 0, %0 ], [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]"   --->   Operation 13 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%icmp_ln66 = icmp eq i13 %indvar_flatten16, -4096" [./layer.h:66]   --->   Operation 14 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln66 = add i13 %indvar_flatten16, 1" [./layer.h:66]   --->   Operation 15 'add' 'add_ln66' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %1, label %.preheader90.preheader" [./layer.h:66]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%n = add i5 1, %n_0" [./layer.h:66]   --->   Operation 17 'add' 'n' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 18 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln67 = icmp eq i10 %indvar_flatten, 256" [./layer.h:67]   --->   Operation 19 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln67, i5 0, i5 %x_0" [./layer.h:76]   --->   Operation 20 'select' 'select_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.21ns)   --->   "%select_ln76_2 = select i1 %icmp_ln67, i5 %n, i5 %n_0" [./layer.h:76]   --->   Operation 21 'select' 'select_ln76_2' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %select_ln76_2 to i7" [./layer.h:76]   --->   Operation 22 'zext' 'zext_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln76_2, i2 0)" [./layer.h:76]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%sub_ln76 = sub i7 %tmp_s, %zext_ln76" [./layer.h:76]   --->   Operation 24 'sub' 'sub_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln76_60 = zext i5 %select_ln76_2 to i6" [./layer.h:76]   --->   Operation 25 'zext' 'zext_ln76_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_2 to i4" [./layer.h:76]   --->   Operation 26 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast7_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln76, i3 0)" [./layer.h:76]   --->   Operation 27 'bitconcatenate' 'p_cast7_mid2_v' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln76 = or i7 %p_cast7_mid2_v, 7" [./layer.h:76]   --->   Operation 28 'or' 'or_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76_101 = xor i1 %icmp_ln67, true" [./layer.h:76]   --->   Operation 29 'xor' 'xor_ln76_101' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln68 = icmp eq i5 %y_0, -16" [./layer.h:68]   --->   Operation 30 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %icmp_ln68, %xor_ln76_101" [./layer.h:76]   --->   Operation 31 'and' 'and_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%x = add i5 1, %select_ln76" [./layer.h:67]   --->   Operation 32 'add' 'x' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln76, %icmp_ln67" [./layer.h:81]   --->   Operation 33 'or' 'or_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81, i5 0, i5 %y_0" [./layer.h:81]   --->   Operation 34 'select' 'select_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.21ns)   --->   "%select_ln81_2 = select i1 %and_ln76, i5 %x, i5 %select_ln76" [./layer.h:81]   --->   Operation 35 'select' 'select_ln81_2' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln81_2 to i10" [./layer.h:81]   --->   Operation 36 'zext' 'zext_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln81, i4 0)" [./layer.h:76]   --->   Operation 37 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln76_61 = zext i9 %tmp_26 to i10" [./layer.h:76]   --->   Operation 38 'zext' 'zext_ln76_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln81, i1 false)" [./layer.h:76]   --->   Operation 39 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln76_62 = zext i6 %tmp_27 to i10" [./layer.h:76]   --->   Operation 40 'zext' 'zext_ln76_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln76_10 = add i10 %zext_ln76_61, %zext_ln76_62" [./layer.h:76]   --->   Operation 41 'add' 'add_ln76_10' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln81 = add i10 %zext_ln81, %zext_ln76_61" [./layer.h:81]   --->   Operation 42 'add' 'add_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i10 %add_ln81 to i64" [./layer.h:81]   --->   Operation 43 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [256 x i16]* %output_r, i64 0, i64 %zext_ln81_2" [./layer.h:81]   --->   Operation 44 'getelementptr' 'output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%y = add i5 1, %select_ln81" [./layer.h:76]   --->   Operation 45 'add' 'y' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y, i4 0)" [./layer.h:76]   --->   Operation 46 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln76_63 = zext i9 %tmp_28 to i10" [./layer.h:76]   --->   Operation 47 'zext' 'zext_ln76_63' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %y, i1 false)" [./layer.h:76]   --->   Operation 48 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76_64 = zext i6 %tmp_29 to i10" [./layer.h:76]   --->   Operation 49 'zext' 'zext_ln76_64' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln76_12 = add i10 %zext_ln76_63, %zext_ln76_64" [./layer.h:76]   --->   Operation 50 'add' 'add_ln76_12' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln76_4 = add i5 2, %select_ln81" [./layer.h:76]   --->   Operation 51 'add' 'add_ln76_4' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln76_4, i4 0)" [./layer.h:76]   --->   Operation 52 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln76_65 = zext i9 %tmp_30 to i10" [./layer.h:76]   --->   Operation 53 'zext' 'zext_ln76_65' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln76_4, i1 false)" [./layer.h:76]   --->   Operation 54 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln76_66 = zext i6 %tmp_31 to i10" [./layer.h:76]   --->   Operation 55 'zext' 'zext_ln76_66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln76_13 = add i10 %zext_ln76_65, %zext_ln76_66" [./layer.h:76]   --->   Operation 56 'add' 'add_ln76_13' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 57 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [./layer.h:85]   --->   Operation 58 'ret' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.85>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_014_0 = phi i4 [ %add_ln700_2, %hls_label_0 ], [ 0, %.preheader90.preheader ]" [./layer.h:76]   --->   Operation 59 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %hls_label_0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 60 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp eq i2 %c_0, -1" [./layer.h:70]   --->   Operation 61 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:70]   --->   Operation 63 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %hls_label_0" [./layer.h:70]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %c_0 to i5" [./layer.h:70]   --->   Operation 65 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln76 = add i5 %select_ln81_2, %zext_ln70" [./layer.h:76]   --->   Operation 66 'add' 'add_ln76' <Predicate = (!icmp_ln70)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln76_67 = zext i5 %add_ln76 to i10" [./layer.h:76]   --->   Operation 67 'zext' 'zext_ln76_67' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln76_14 = add i10 %add_ln76_10, %zext_ln76_67" [./layer.h:76]   --->   Operation 68 'add' 'add_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln76_68 = zext i10 %add_ln76_14 to i64" [./layer.h:76]   --->   Operation 69 'zext' 'zext_ln76_68' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_68" [./layer.h:76]   --->   Operation 70 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln76_15 = add i10 %add_ln76_12, %zext_ln76_67" [./layer.h:76]   --->   Operation 71 'add' 'add_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln76_69 = zext i10 %add_ln76_15 to i64" [./layer.h:76]   --->   Operation 72 'zext' 'zext_ln76_69' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_69" [./layer.h:76]   --->   Operation 73 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln76_16 = add i10 %add_ln76_13, %zext_ln76_67" [./layer.h:76]   --->   Operation 74 'add' 'add_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln76_71 = zext i2 %c_0 to i7" [./layer.h:76]   --->   Operation 75 'zext' 'zext_ln76_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln76_17 = add i7 %sub_ln76, %zext_ln76_71" [./layer.h:76]   --->   Operation 76 'add' 'add_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i7 %add_ln76_17 to i64" [./layer.h:76]   --->   Operation 77 'sext' 'sext_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%w_conv1_0_addr = getelementptr [48 x i1]* @w_conv1_0, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 78 'getelementptr' 'w_conv1_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_conv1_1_addr = getelementptr [48 x i1]* @w_conv1_1, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 79 'getelementptr' 'w_conv1_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%w_conv1_2_addr = getelementptr [48 x i1]* @w_conv1_2, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 80 'getelementptr' 'w_conv1_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.34ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:76]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:76]   --->   Operation 82 'load' 'w_conv1_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_3 : Operation 83 [2/2] (2.34ns)   --->   "%input_load_9 = load i1* %input_addr_9, align 1" [./layer.h:76]   --->   Operation 83 'load' 'input_load_9' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%w_conv1_1_load = load i1* %w_conv1_1_addr, align 1" [./layer.h:76]   --->   Operation 84 'load' 'w_conv1_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%w_conv1_2_load = load i1* %w_conv1_2_addr, align 1" [./layer.h:76]   --->   Operation 85 'load' 'w_conv1_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln76_70 = zext i10 %add_ln76_16 to i64" [./layer.h:76]   --->   Operation 86 'zext' 'zext_ln76_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_70" [./layer.h:76]   --->   Operation 87 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (2.34ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:76]   --->   Operation 88 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:76]   --->   Operation 89 'load' 'w_conv1_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_96)   --->   "%xor_ln76 = xor i1 %w_conv1_0_load, true" [./layer.h:76]   --->   Operation 90 'xor' 'xor_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_96 = xor i1 %input_load, %xor_ln76" [./layer.h:76]   --->   Operation 91 'xor' 'xor_ln76_96' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.34ns)   --->   "%input_load_9 = load i1* %input_addr_9, align 1" [./layer.h:76]   --->   Operation 92 'load' 'input_load_9' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%w_conv1_1_load = load i1* %w_conv1_1_addr, align 1" [./layer.h:76]   --->   Operation 93 'load' 'w_conv1_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_97)   --->   "%xor_ln76_99 = xor i1 %w_conv1_1_load, true" [./layer.h:76]   --->   Operation 94 'xor' 'xor_ln76_99' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_97 = xor i1 %input_load_9, %xor_ln76_99" [./layer.h:76]   --->   Operation 95 'xor' 'xor_ln76_97' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (2.34ns)   --->   "%input_load_10 = load i1* %input_addr_10, align 1" [./layer.h:76]   --->   Operation 96 'load' 'input_load_10' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%w_conv1_2_load = load i1* %w_conv1_2_addr, align 1" [./layer.h:76]   --->   Operation 97 'load' 'w_conv1_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [./layer.h:70]   --->   Operation 98 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [./layer.h:71]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln76_53 = zext i1 %xor_ln76_96 to i2" [./layer.h:76]   --->   Operation 100 'zext' 'zext_ln76_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln76_54 = zext i1 %xor_ln76_97 to i2" [./layer.h:76]   --->   Operation 101 'zext' 'zext_ln76_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 102 [1/2] (2.34ns)   --->   "%input_load_10 = load i1* %input_addr_10, align 1" [./layer.h:76]   --->   Operation 102 'load' 'input_load_10' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_98)   --->   "%xor_ln76_100 = xor i1 %w_conv1_2_load, true" [./layer.h:76]   --->   Operation 103 'xor' 'xor_ln76_100' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_98 = xor i1 %input_load_10, %xor_ln76_100" [./layer.h:76]   --->   Operation 104 'xor' 'xor_ln76_98' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %xor_ln76_98 to i2" [./layer.h:76]   --->   Operation 105 'zext' 'zext_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i2 %zext_ln700, %zext_ln76_54" [./layer.h:76]   --->   Operation 106 'add' 'add_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_48 = add i2 %zext_ln76_53, %add_ln700" [./layer.h:76]   --->   Operation 107 'add' 'add_ln700_48' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i2 %add_ln700_48 to i4" [./layer.h:76]   --->   Operation 108 'zext' 'zext_ln700_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln700_2 = add i4 %zext_ln700_32, %p_014_0" [./layer.h:76]   --->   Operation 109 'add' 'add_ln700_2' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_32)" [./layer.h:79]   --->   Operation 110 'specregionend' 'empty_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 111 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.67>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_014_0, i1 false)" [./layer.h:80]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.78ns)   --->   "%accum_V = add i5 -9, %shl_ln" [./layer.h:80]   --->   Operation 113 'add' 'accum_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%sext_ln895 = sext i5 %accum_V to i8" [./layer.h:81]   --->   Operation 114 'sext' 'sext_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.48ns)   --->   "%icmp_ln895_257 = icmp ugt i7 %p_cast7_mid2_v, %or_ln76" [./layer.h:81]   --->   Operation 115 'icmp' 'icmp_ln895_257' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i7 %p_cast7_mid2_v to i8" [./layer.h:81]   --->   Operation 116 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln895_4 = zext i7 %or_ln76 to i8" [./layer.h:81]   --->   Operation 117 'zext' 'zext_ln895_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.87ns)   --->   "%sub_ln895 = sub i8 %zext_ln895, %zext_ln895_4" [./layer.h:81]   --->   Operation 118 'sub' 'sub_ln895' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%xor_ln895 = xor i8 %zext_ln895, 127" [./layer.h:81]   --->   Operation 119 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.87ns)   --->   "%sub_ln895_3 = sub i8 %zext_ln895_4, %zext_ln895" [./layer.h:81]   --->   Operation 120 'sub' 'sub_ln895_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln895_4)   --->   "%select_ln895 = select i1 %icmp_ln895_257, i8 %sub_ln895, i8 %sub_ln895_3" [./layer.h:81]   --->   Operation 121 'select' 'select_ln895' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_3 = select i1 %icmp_ln895_257, i128 85070604466161134390280484529417256959, i128 -10384197261922203880517506433023998" [./layer.h:81]   --->   Operation 122 'select' 'select_ln895_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_4 = select i1 %icmp_ln895_257, i8 %xor_ln895, i8 %zext_ln895" [./layer.h:81]   --->   Operation 123 'select' 'select_ln895_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln895_4 = sub i8 127, %select_ln895" [./layer.h:81]   --->   Operation 124 'sub' 'sub_ln895_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_5 = zext i8 %select_ln895_4 to i128" [./layer.h:81]   --->   Operation 125 'zext' 'zext_ln895_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_6 = zext i8 %sub_ln895_4 to i128" [./layer.h:81]   --->   Operation 126 'zext' 'zext_ln895_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895 = lshr i128 %select_ln895_3, %zext_ln895_5" [./layer.h:81]   --->   Operation 127 'lshr' 'lshr_ln895' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895_2 = lshr i128 -1, %zext_ln895_6" [./layer.h:81]   --->   Operation 128 'lshr' 'lshr_ln895_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%and_ln895 = and i128 %lshr_ln895, %lshr_ln895_2" [./layer.h:81]   --->   Operation 129 'and' 'and_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%trunc_ln895 = trunc i128 %and_ln895 to i8" [./layer.h:81]   --->   Operation 130 'trunc' 'trunc_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (4.89ns) (out node of the LUT)   --->   "%icmp_ln895 = icmp sgt i8 %sext_ln895, %trunc_ln895" [./layer.h:81]   --->   Operation 131 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 4.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 132 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_6 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln67_2 = add i10 1, %indvar_flatten" [./layer.h:67]   --->   Operation 133 'add' 'add_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.68ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i10 1, i10 %add_ln67_2" [./layer.h:67]   --->   Operation 134 'select' 'select_ln67' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 135 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitSet.i16.i16.i6.i1(i16 %output_load, i6 %zext_ln76_60, i1 %icmp_ln895)" [./layer.h:81]   --->   Operation 136 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (3.25ns)   --->   "store i16 %tmp, i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader89" [./layer.h:68]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w_conv1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln66           (br               ) [ 01111111]
indvar_flatten16  (phi              ) [ 00100000]
n_0               (phi              ) [ 00100000]
indvar_flatten    (phi              ) [ 00111110]
x_0               (phi              ) [ 00100000]
y_0               (phi              ) [ 00100000]
icmp_ln66         (icmp             ) [ 00111111]
add_ln66          (add              ) [ 01111111]
br_ln66           (br               ) [ 00000000]
n                 (add              ) [ 00000000]
empty_28          (speclooptripcount) [ 00000000]
icmp_ln67         (icmp             ) [ 00011110]
select_ln76       (select           ) [ 00000000]
select_ln76_2     (select           ) [ 01111111]
zext_ln76         (zext             ) [ 00000000]
tmp_s             (bitconcatenate   ) [ 00000000]
sub_ln76          (sub              ) [ 00011100]
zext_ln76_60      (zext             ) [ 00011111]
trunc_ln76        (trunc            ) [ 00000000]
p_cast7_mid2_v    (bitconcatenate   ) [ 00011110]
or_ln76           (or               ) [ 00011110]
xor_ln76_101      (xor              ) [ 00000000]
icmp_ln68         (icmp             ) [ 00000000]
and_ln76          (and              ) [ 00000000]
x                 (add              ) [ 00000000]
or_ln81           (or               ) [ 00000000]
select_ln81       (select           ) [ 00000000]
select_ln81_2     (select           ) [ 01111111]
zext_ln81         (zext             ) [ 00000000]
tmp_26            (bitconcatenate   ) [ 00000000]
zext_ln76_61      (zext             ) [ 00000000]
tmp_27            (bitconcatenate   ) [ 00000000]
zext_ln76_62      (zext             ) [ 00000000]
add_ln76_10       (add              ) [ 00011100]
add_ln81          (add              ) [ 00000000]
zext_ln81_2       (zext             ) [ 00000000]
output_addr       (getelementptr    ) [ 00011111]
y                 (add              ) [ 01111111]
tmp_28            (bitconcatenate   ) [ 00000000]
zext_ln76_63      (zext             ) [ 00000000]
tmp_29            (bitconcatenate   ) [ 00000000]
zext_ln76_64      (zext             ) [ 00000000]
add_ln76_12       (add              ) [ 00011100]
add_ln76_4        (add              ) [ 00000000]
tmp_30            (bitconcatenate   ) [ 00000000]
zext_ln76_65      (zext             ) [ 00000000]
tmp_31            (bitconcatenate   ) [ 00000000]
zext_ln76_66      (zext             ) [ 00000000]
add_ln76_13       (add              ) [ 00011100]
br_ln70           (br               ) [ 00111111]
ret_ln85          (ret              ) [ 00000000]
p_014_0           (phi              ) [ 00011110]
c_0               (phi              ) [ 00010000]
icmp_ln70         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
c                 (add              ) [ 00111111]
br_ln70           (br               ) [ 00000000]
zext_ln70         (zext             ) [ 00000000]
add_ln76          (add              ) [ 00000000]
zext_ln76_67      (zext             ) [ 00000000]
add_ln76_14       (add              ) [ 00000000]
zext_ln76_68      (zext             ) [ 00000000]
input_addr        (getelementptr    ) [ 00001000]
add_ln76_15       (add              ) [ 00000000]
zext_ln76_69      (zext             ) [ 00000000]
input_addr_9      (getelementptr    ) [ 00001000]
add_ln76_16       (add              ) [ 00001000]
zext_ln76_71      (zext             ) [ 00000000]
add_ln76_17       (add              ) [ 00000000]
sext_ln76         (sext             ) [ 00000000]
w_conv1_0_addr    (getelementptr    ) [ 00001000]
w_conv1_1_addr    (getelementptr    ) [ 00001000]
w_conv1_2_addr    (getelementptr    ) [ 00001000]
zext_ln76_70      (zext             ) [ 00000000]
input_addr_10     (getelementptr    ) [ 00010100]
input_load        (load             ) [ 00000000]
w_conv1_0_load    (load             ) [ 00000000]
xor_ln76          (xor              ) [ 00000000]
xor_ln76_96       (xor              ) [ 00010100]
input_load_9      (load             ) [ 00000000]
w_conv1_1_load    (load             ) [ 00000000]
xor_ln76_99       (xor              ) [ 00000000]
xor_ln76_97       (xor              ) [ 00010100]
w_conv1_2_load    (load             ) [ 00010100]
tmp_32            (specregionbegin  ) [ 00000000]
specpipeline_ln71 (specpipeline     ) [ 00000000]
zext_ln76_53      (zext             ) [ 00000000]
zext_ln76_54      (zext             ) [ 00000000]
input_load_10     (load             ) [ 00000000]
xor_ln76_100      (xor              ) [ 00000000]
xor_ln76_98       (xor              ) [ 00000000]
zext_ln700        (zext             ) [ 00000000]
add_ln700         (add              ) [ 00000000]
add_ln700_48      (add              ) [ 00000000]
zext_ln700_32     (zext             ) [ 00000000]
add_ln700_2       (add              ) [ 00111111]
empty_27          (specregionend    ) [ 00000000]
br_ln70           (br               ) [ 00111111]
shl_ln            (bitconcatenate   ) [ 00000000]
accum_V           (add              ) [ 00000000]
sext_ln895        (sext             ) [ 00000000]
icmp_ln895_257    (icmp             ) [ 00000000]
zext_ln895        (zext             ) [ 00000000]
zext_ln895_4      (zext             ) [ 00000000]
sub_ln895         (sub              ) [ 00000000]
xor_ln895         (xor              ) [ 00000000]
sub_ln895_3       (sub              ) [ 00000000]
select_ln895      (select           ) [ 00000000]
select_ln895_3    (select           ) [ 00000000]
select_ln895_4    (select           ) [ 00000000]
sub_ln895_4       (sub              ) [ 00000000]
zext_ln895_5      (zext             ) [ 00000000]
zext_ln895_6      (zext             ) [ 00000000]
lshr_ln895        (lshr             ) [ 00000000]
lshr_ln895_2      (lshr             ) [ 00000000]
and_ln895         (and              ) [ 00000000]
trunc_ln895       (trunc            ) [ 00000000]
icmp_ln895        (icmp             ) [ 00000001]
add_ln67_2        (add              ) [ 00000000]
select_ln67       (select           ) [ 01100001]
output_load       (load             ) [ 00000000]
tmp               (bitset           ) [ 00000000]
store_ln81        (store            ) [ 00000000]
br_ln68           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_conv1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="output_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="input_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_9_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="w_conv1_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_0_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="w_conv1_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="w_conv1_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_2_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_9/3 input_load_10/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_0_load/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_1_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_2_load/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_addr_10_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/6 store_ln81/7 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten16_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="1"/>
<pin id="178" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten16 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten16_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten16/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="n_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="n_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="10" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="x_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="y_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="y_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="p_014_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_014_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="c_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln66_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="0"/>
<pin id="257" dir="0" index="1" bw="13" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln66_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="n_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln67_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln76_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln76_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln76_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln76_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln76_60_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_60/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln76_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_cast7_mid2_v_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast7_mid2_v/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln76_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln76_101_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_101/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln68_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln76_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="x_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln81_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln81_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln81_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln81_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_26_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln76_61_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_61/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_27_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln76_62_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_62/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln76_10_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_10/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln81_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln81_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="y_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_28_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln76_63_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_63/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_29_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln76_64_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_64/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln76_12_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_12/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln76_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_4/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_30_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln76_65_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_65/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_31_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln76_66_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_66/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln76_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_13/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln70_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="c_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln70_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln76_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="1"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln76_67_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_67/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln76_14_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="1"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_14/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln76_68_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_68/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln76_15_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_15/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln76_69_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_69/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln76_16_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_16/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln76_71_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_71/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln76_17_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="1"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_17/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln76_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln76_70_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_70/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln76_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln76_96_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_96/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln76_99_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_99/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln76_97_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_97/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln76_53_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_53/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln76_54_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_54/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln76_100_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_100/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="xor_ln76_98_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_98/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln700_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln700_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln700_48_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_48/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln700_32_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_32/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln700_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="2"/>
<pin id="632" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="shl_ln_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="1"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="accum_V_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln895_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln895/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln895_257_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="2"/>
<pin id="655" dir="0" index="1" bw="7" slack="2"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_257/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln895_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="2"/>
<pin id="659" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln895_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="2"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_4/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub_ln895_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="0"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln895/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln895_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sub_ln895_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="0" index="1" bw="7" slack="0"/>
<pin id="678" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln895_3/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln895_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln895_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="128" slack="0"/>
<pin id="692" dir="0" index="2" bw="128" slack="0"/>
<pin id="693" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_3/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln895_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="8" slack="0"/>
<pin id="701" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_4/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln895_4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln895_4/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln895_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_5/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln895_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_6/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lshr_ln895_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="128" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln895/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="lshr_ln895_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln895_2/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="and_ln895_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="128" slack="0"/>
<pin id="733" dir="0" index="1" bw="128" slack="0"/>
<pin id="734" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln895_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="128" slack="0"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln895/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln895_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln67_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="2"/>
<pin id="750" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln67_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="2"/>
<pin id="755" dir="0" index="1" bw="10" slack="0"/>
<pin id="756" dir="0" index="2" bw="10" slack="0"/>
<pin id="757" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="0" index="2" bw="5" slack="3"/>
<pin id="764" dir="0" index="3" bw="1" slack="1"/>
<pin id="765" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln66_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln66_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="13" slack="0"/>
<pin id="775" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln67_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="2"/>
<pin id="780" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln76_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="sub_ln76_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="1"/>
<pin id="790" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln76 "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln76_60_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="3"/>
<pin id="795" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln76_60 "/>
</bind>
</comp>

<comp id="798" class="1005" name="p_cast7_mid2_v_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="2"/>
<pin id="800" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_cast7_mid2_v "/>
</bind>
</comp>

<comp id="804" class="1005" name="or_ln76_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="2"/>
<pin id="806" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="or_ln76 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln81_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="0"/>
<pin id="812" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln81_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln76_10_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="1"/>
<pin id="818" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_10 "/>
</bind>
</comp>

<comp id="821" class="1005" name="output_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="2"/>
<pin id="823" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="y_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="0"/>
<pin id="828" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln76_12_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="1"/>
<pin id="833" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_12 "/>
</bind>
</comp>

<comp id="836" class="1005" name="add_ln76_13_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="1"/>
<pin id="838" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_13 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln70_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="845" class="1005" name="c_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="0"/>
<pin id="847" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="850" class="1005" name="input_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="1"/>
<pin id="852" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="855" class="1005" name="input_addr_9_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="9" slack="1"/>
<pin id="857" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln76_16_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_16 "/>
</bind>
</comp>

<comp id="865" class="1005" name="w_conv1_0_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="1"/>
<pin id="867" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_0_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="w_conv1_1_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="1"/>
<pin id="872" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_1_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="w_conv1_2_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="1"/>
<pin id="877" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_2_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="input_addr_10_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="1"/>
<pin id="882" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="885" class="1005" name="xor_ln76_96_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln76_96 "/>
</bind>
</comp>

<comp id="890" class="1005" name="xor_ln76_97_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln76_97 "/>
</bind>
</comp>

<comp id="895" class="1005" name="w_conv1_2_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_2_load "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln700_2_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="icmp_ln895_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="910" class="1005" name="select_ln67_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="1"/>
<pin id="912" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="99" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="113" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="106" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="156"><net_src comp="120" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="127" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="180" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="180" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="191" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="202" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="214" pin="4"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="273" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="191" pin="4"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="287" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="295" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="287" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="287" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="273" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="225" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="279" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="273" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="225" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="347" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="353" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="279" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="365" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="365" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="393" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="381" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="393" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="365" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="426" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="440" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="365" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="462" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="248" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="248" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="248" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="537"><net_src comp="519" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="547"><net_src comp="519" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="248" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="572"><net_src comp="140" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="38" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="134" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="151" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="38" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="134" pin="7"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="602"><net_src comp="38" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="134" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="595" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="592" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="232" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="76" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="232" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="48" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="78" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="635" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="657" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="80" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="660" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="657" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="653" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="663" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="675" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="653" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="82" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="84" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="653" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="669" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="657" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="681" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="697" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="705" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="689" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="711" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="86" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="715" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="719" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="649" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="88" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="198" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="88" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="747" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="90" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="171" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="760" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="772"><net_src comp="255" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="261" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="781"><net_src comp="273" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="786"><net_src comp="287" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="791"><net_src comp="307" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="796"><net_src comp="313" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="801"><net_src comp="321" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="807"><net_src comp="329" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="813"><net_src comp="373" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="819"><net_src comp="409" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="824"><net_src comp="92" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="829"><net_src comp="426" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="834"><net_src comp="456" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="839"><net_src comp="492" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="844"><net_src comp="498" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="504" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="853"><net_src comp="99" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="858"><net_src comp="106" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="863"><net_src comp="543" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="868"><net_src comp="113" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="873"><net_src comp="120" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="878"><net_src comp="127" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="883"><net_src comp="163" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="888"><net_src comp="574" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="893"><net_src comp="586" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="898"><net_src comp="157" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="903"><net_src comp="629" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="908"><net_src comp="741" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="760" pin=3"/></net>

<net id="913"><net_src comp="753" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="202" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
	Port: w_conv1_0 | {}
	Port: w_conv1_1 | {}
	Port: w_conv1_2 | {}
 - Input state : 
	Port: conv<1, 16, 18> : input_r | {3 4 5 }
	Port: conv<1, 16, 18> : output_r | {6 7 }
	Port: conv<1, 16, 18> : w_conv1_0 | {3 4 }
	Port: conv<1, 16, 18> : w_conv1_1 | {3 4 }
	Port: conv<1, 16, 18> : w_conv1_2 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		n : 1
		icmp_ln67 : 1
		select_ln76 : 2
		select_ln76_2 : 2
		zext_ln76 : 3
		tmp_s : 3
		sub_ln76 : 4
		zext_ln76_60 : 3
		trunc_ln76 : 3
		p_cast7_mid2_v : 4
		or_ln76 : 5
		xor_ln76_101 : 2
		icmp_ln68 : 1
		and_ln76 : 2
		x : 3
		or_ln81 : 2
		select_ln81 : 2
		select_ln81_2 : 2
		zext_ln81 : 3
		tmp_26 : 3
		zext_ln76_61 : 4
		tmp_27 : 3
		zext_ln76_62 : 4
		add_ln76_10 : 5
		add_ln81 : 5
		zext_ln81_2 : 6
		output_addr : 7
		y : 3
		tmp_28 : 4
		zext_ln76_63 : 5
		tmp_29 : 4
		zext_ln76_64 : 5
		add_ln76_12 : 6
		add_ln76_4 : 3
		tmp_30 : 4
		zext_ln76_65 : 5
		tmp_31 : 4
		zext_ln76_66 : 5
		add_ln76_13 : 6
	State 3
		icmp_ln70 : 1
		c : 1
		br_ln70 : 2
		zext_ln70 : 1
		add_ln76 : 2
		zext_ln76_67 : 3
		add_ln76_14 : 4
		zext_ln76_68 : 5
		input_addr : 6
		add_ln76_15 : 4
		zext_ln76_69 : 5
		input_addr_9 : 6
		add_ln76_16 : 4
		zext_ln76_71 : 1
		add_ln76_17 : 2
		sext_ln76 : 3
		w_conv1_0_addr : 4
		w_conv1_1_addr : 4
		w_conv1_2_addr : 4
		input_load : 7
		w_conv1_0_load : 5
		input_load_9 : 7
		w_conv1_1_load : 5
		w_conv1_2_load : 5
	State 4
		input_addr_10 : 1
		xor_ln76 : 1
		xor_ln76_96 : 1
		xor_ln76_99 : 1
		xor_ln76_97 : 1
		input_load_10 : 2
	State 5
		add_ln700 : 1
		add_ln700_48 : 2
		zext_ln700_32 : 3
		add_ln700_2 : 4
		empty_27 : 1
	State 6
		accum_V : 1
		sext_ln895 : 2
		sub_ln895 : 1
		xor_ln895 : 1
		sub_ln895_3 : 1
		select_ln895 : 2
		select_ln895_3 : 1
		select_ln895_4 : 1
		sub_ln895_4 : 3
		zext_ln895_5 : 2
		zext_ln895_6 : 4
		lshr_ln895 : 3
		lshr_ln895_2 : 5
		and_ln895 : 6
		trunc_ln895 : 6
		icmp_ln895 : 7
		select_ln67 : 1
	State 7
		tmp : 1
		store_ln81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln895_fu_719   |    0    |   423   |
|          |  lshr_ln895_2_fu_725  |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |    add_ln66_fu_261    |    0    |    17   |
|          |        n_fu_267       |    0    |    15   |
|          |        x_fu_353       |    0    |    15   |
|          |   add_ln76_10_fu_409  |    0    |    15   |
|          |    add_ln81_fu_415    |    0    |    15   |
|          |        y_fu_426       |    0    |    15   |
|          |   add_ln76_12_fu_456  |    0    |    15   |
|          |   add_ln76_4_fu_462   |    0    |    15   |
|          |   add_ln76_13_fu_492  |    0    |    15   |
|    add   |        c_fu_504       |    0    |    10   |
|          |    add_ln76_fu_514    |    0    |    15   |
|          |   add_ln76_14_fu_523  |    0    |    14   |
|          |   add_ln76_15_fu_533  |    0    |    14   |
|          |   add_ln76_16_fu_543  |    0    |    14   |
|          |   add_ln76_17_fu_552  |    0    |    15   |
|          |    add_ln700_fu_613   |    0    |    10   |
|          |  add_ln700_48_fu_619  |    0    |    10   |
|          |   add_ln700_2_fu_629  |    0    |    13   |
|          |     accum_V_fu_643    |    0    |    15   |
|          |   add_ln67_2_fu_747   |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   select_ln76_fu_279  |    0    |    5    |
|          |  select_ln76_2_fu_287 |    0    |    5    |
|          |   select_ln81_fu_365  |    0    |    5    |
|  select  |  select_ln81_2_fu_373 |    0    |    5    |
|          |  select_ln895_fu_681  |    0    |    8    |
|          | select_ln895_3_fu_689 |    0    |   128   |
|          | select_ln895_4_fu_697 |    0    |    8    |
|          |   select_ln67_fu_753  |    0    |    10   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln76_fu_347    |    0    |    2    |
|          |    and_ln895_fu_731   |    0    |   128   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln66_fu_255   |    0    |    13   |
|          |    icmp_ln67_fu_273   |    0    |    13   |
|   icmp   |    icmp_ln68_fu_341   |    0    |    11   |
|          |    icmp_ln70_fu_498   |    0    |    8    |
|          | icmp_ln895_257_fu_653 |    0    |    11   |
|          |   icmp_ln895_fu_741   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |    sub_ln76_fu_307    |    0    |    15   |
|    sub   |    sub_ln895_fu_663   |    0    |    15   |
|          |   sub_ln895_3_fu_675  |    0    |    15   |
|          |   sub_ln895_4_fu_705  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  xor_ln76_101_fu_335  |    0    |    2    |
|          |    xor_ln76_fu_568    |    0    |    2    |
|          |   xor_ln76_96_fu_574  |    0    |    2    |
|    xor   |   xor_ln76_99_fu_580  |    0    |    2    |
|          |   xor_ln76_97_fu_586  |    0    |    2    |
|          |  xor_ln76_100_fu_598  |    0    |    2    |
|          |   xor_ln76_98_fu_603  |    0    |    2    |
|          |    xor_ln895_fu_669   |    0    |    8    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln76_fu_329    |    0    |    0    |
|          |     or_ln81_fu_359    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    zext_ln76_fu_295   |    0    |    0    |
|          |  zext_ln76_60_fu_313  |    0    |    0    |
|          |    zext_ln81_fu_381   |    0    |    0    |
|          |  zext_ln76_61_fu_393  |    0    |    0    |
|          |  zext_ln76_62_fu_405  |    0    |    0    |
|          |   zext_ln81_2_fu_421  |    0    |    0    |
|          |  zext_ln76_63_fu_440  |    0    |    0    |
|          |  zext_ln76_64_fu_452  |    0    |    0    |
|          |  zext_ln76_65_fu_476  |    0    |    0    |
|          |  zext_ln76_66_fu_488  |    0    |    0    |
|          |    zext_ln70_fu_510   |    0    |    0    |
|   zext   |  zext_ln76_67_fu_519  |    0    |    0    |
|          |  zext_ln76_68_fu_528  |    0    |    0    |
|          |  zext_ln76_69_fu_538  |    0    |    0    |
|          |  zext_ln76_71_fu_548  |    0    |    0    |
|          |  zext_ln76_70_fu_564  |    0    |    0    |
|          |  zext_ln76_53_fu_592  |    0    |    0    |
|          |  zext_ln76_54_fu_595  |    0    |    0    |
|          |   zext_ln700_fu_609   |    0    |    0    |
|          |  zext_ln700_32_fu_625 |    0    |    0    |
|          |   zext_ln895_fu_657   |    0    |    0    |
|          |  zext_ln895_4_fu_660  |    0    |    0    |
|          |  zext_ln895_5_fu_711  |    0    |    0    |
|          |  zext_ln895_6_fu_715  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_299     |    0    |    0    |
|          | p_cast7_mid2_v_fu_321 |    0    |    0    |
|          |     tmp_26_fu_385     |    0    |    0    |
|          |     tmp_27_fu_397     |    0    |    0    |
|bitconcatenate|     tmp_28_fu_432     |    0    |    0    |
|          |     tmp_29_fu_444     |    0    |    0    |
|          |     tmp_30_fu_468     |    0    |    0    |
|          |     tmp_31_fu_480     |    0    |    0    |
|          |     shl_ln_fu_635     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln76_fu_317   |    0    |    0    |
|          |   trunc_ln895_fu_737  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln76_fu_557   |    0    |    0    |
|          |   sext_ln895_fu_649   |    0    |    0    |
|----------|-----------------------|---------|---------|
|  bitset  |       tmp_fu_760      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1178  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln66_reg_773    |   13   |
|   add_ln700_2_reg_900  |    4   |
|   add_ln76_10_reg_816  |   10   |
|   add_ln76_12_reg_831  |   10   |
|   add_ln76_13_reg_836  |   10   |
|   add_ln76_16_reg_860  |   10   |
|       c_0_reg_244      |    2   |
|        c_reg_845       |    2   |
|    icmp_ln66_reg_769   |    1   |
|    icmp_ln67_reg_778   |    1   |
|    icmp_ln70_reg_841   |    1   |
|   icmp_ln895_reg_905   |    1   |
|indvar_flatten16_reg_176|   13   |
| indvar_flatten_reg_198 |   10   |
|  input_addr_10_reg_880 |    9   |
|  input_addr_9_reg_855  |    9   |
|   input_addr_reg_850   |    9   |
|       n_0_reg_187      |    5   |
|     or_ln76_reg_804    |    7   |
|   output_addr_reg_821  |    8   |
|     p_014_0_reg_232    |    4   |
| p_cast7_mid2_v_reg_798 |    7   |
|   select_ln67_reg_910  |   10   |
|  select_ln76_2_reg_783 |    5   |
|  select_ln81_2_reg_810 |    5   |
|    sub_ln76_reg_788    |    7   |
| w_conv1_0_addr_reg_865 |    6   |
| w_conv1_1_addr_reg_870 |    6   |
| w_conv1_2_addr_reg_875 |    6   |
| w_conv1_2_load_reg_895 |    1   |
|       x_0_reg_210      |    5   |
|   xor_ln76_96_reg_885  |    1   |
|   xor_ln76_97_reg_890  |    1   |
|       y_0_reg_221      |    5   |
|        y_reg_826       |    5   |
|  zext_ln76_60_reg_793  |    6   |
+------------------------+--------+
|          Total         |   215  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_134   |  p0  |   4  |   9  |   36   ||    21   |
|    grp_access_fu_134   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_140   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_151   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_157   |  p0  |   2  |   6  |   12   ||    9    |
| indvar_flatten_reg_198 |  p0  |   2  |  10  |   20   ||    9    |
|     p_014_0_reg_232    |  p0  |   2  |   4  |    8   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   100  || 12.4745 ||    75   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1178  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   75   |
|  Register |    -   |   215  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   215  |  1253  |
+-----------+--------+--------+--------+
