Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 15 15:48:46 2025
| Host         : SUNY-ITS003007 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                20          
DPIR-1     Warning           Asynchronous driver check                                  1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2400        
SYNTH-13   Warning           combinational multiplier                                   2           
TIMING-16  Warning           Large setup violation                                      1000        
TIMING-18  Warning           Missing input or output delay                              20          
ULMTCS-2   Warning           Control Sets use limits require reduction                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.473   -95049.602                  54817                86575        0.207        0.000                      0                86575        3.750        0.000                       0                  9692  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.473   -95049.602                  54817                86548        0.207        0.000                      0                86548        3.750        0.000                       0                  9692  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.195        0.000                      0                   27        0.475        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        54817  Failing Endpoints,  Worst Slack       -7.473ns,  Total Violation   -95049.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.473ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.431ns  (logic 6.848ns (39.287%)  route 10.583ns (60.713%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.741    21.849    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.298    22.147 r  pg/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.349    22.496    rgb_next[11]
    SLICE_X4Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.507    14.848    clk_100MHz_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.047    15.024    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -22.496    
  -------------------------------------------------------------------
                         slack                                 -7.473    

Slack (VIOLATED) :        -7.467ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 6.848ns (39.300%)  route 10.577ns (60.700%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.741    21.849    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.298    22.147 r  pg/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.344    22.491    rgb_next[11]
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.507    14.848    clk_100MHz_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.047    15.024    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -22.491    
  -------------------------------------------------------------------
                         slack                                 -7.467    

Slack (VIOLATED) :        -7.454ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.416ns  (logic 6.848ns (39.320%)  route 10.568ns (60.680%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.741    21.849    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.298    22.147 r  pg/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.335    22.482    rgb_next[11]
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.507    14.848    clk_100MHz_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.043    15.028    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 -7.454    

Slack (VIOLATED) :        -7.440ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 6.848ns (39.395%)  route 10.535ns (60.605%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 r  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 r  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 r  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 r  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 r  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 r  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 r  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 r  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 r  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 r  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.478    21.586    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.298    21.884 r  pg/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.565    22.449    rgb_next[8]
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.506    14.847    clk_100MHz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.061    15.009    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -22.449    
  -------------------------------------------------------------------
                         slack                                 -7.440    

Slack (VIOLATED) :        -7.304ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.226ns  (logic 6.848ns (39.754%)  route 10.378ns (60.246%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.696    21.804    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.298    22.102 r  pg/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.190    22.292    rgb_next[3]
    SLICE_X4Y59          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.505    14.846    clk_100MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.081    14.988    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -22.292    
  -------------------------------------------------------------------
                         slack                                 -7.304    

Slack (VIOLATED) :        -7.291ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.255ns  (logic 6.848ns (39.688%)  route 10.407ns (60.312%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 r  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 r  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 r  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 r  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 r  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 r  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 r  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 r  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 r  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 r  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.478    21.586    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.298    21.884 r  pg/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.437    22.320    rgb_next[8]
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.506    14.847    clk_100MHz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.040    15.030    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 -7.291    

Slack (VIOLATED) :        -7.046ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.081ns  (logic 6.848ns (40.091%)  route 10.233ns (59.909%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.741    21.849    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.298    22.147 r  pg/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.000    22.147    rgb_next[11]
    SLICE_X7Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.507    14.848    clk_100MHz_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.031    15.102    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -22.147    
  -------------------------------------------------------------------
                         slack                                 -7.046    

Slack (VIOLATED) :        -7.003ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.036ns  (logic 6.848ns (40.197%)  route 10.188ns (59.803%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 f  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 f  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 f  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 f  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 f  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 f  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 f  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 f  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 f  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 f  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.696    21.804    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.298    22.102 r  pg/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    22.102    rgb_next[3]
    SLICE_X5Y59          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.505    14.846    clk_100MHz_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    15.100    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -22.102    
  -------------------------------------------------------------------
                         slack                                 -7.003    

Slack (VIOLATED) :        -6.849ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.818ns  (logic 6.848ns (40.719%)  route 9.970ns (59.281%))
  Logic Levels:           13  (DSP48E1=1 LUT6=5 MUXF7=4 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.862     6.383    vga/Q[9]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.507 r  vga/paint_vga_addr_i_7/O
                         net (fo=1, routed)           0.377     6.884    pg/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841    10.725 r  pg/paint_vga_addr/P[1]
                         net (fo=4800, routed)        3.628    14.353    pg/paint_mem_reg_183808_183935_0_0/DPRA1
    SLICE_X54Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    14.477 r  pg/paint_mem_reg_183808_183935_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.477    pg/paint_mem_reg_183808_183935_0_0/DPO1
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    14.691 r  pg/paint_mem_reg_183808_183935_0_0/F7.DP/O
                         net (fo=1, routed)           1.215    15.905    pg/paint_mem_reg_183808_183935_0_0_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I5_O)        0.297    16.202 r  pg/rgb_reg[11]_i_1015/O
                         net (fo=1, routed)           0.000    16.202    pg/rgb_reg[11]_i_1015_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    16.419 r  pg/rgb_reg_reg[11]_i_545/O
                         net (fo=1, routed)           0.000    16.419    pg/rgb_reg_reg[11]_i_545_n_0
    SLICE_X51Y133        MUXF8 (Prop_muxf8_I1_O)      0.094    16.513 r  pg/rgb_reg_reg[11]_i_310/O
                         net (fo=1, routed)           1.813    18.327    pg/rgb_reg_reg[11]_i_310_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.316    18.643 r  pg/rgb_reg[11]_i_190/O
                         net (fo=1, routed)           0.000    18.643    pg/rgb_reg[11]_i_190_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    18.855 r  pg/rgb_reg_reg[11]_i_77/O
                         net (fo=1, routed)           0.000    18.855    pg/rgb_reg_reg[11]_i_77_n_0
    SLICE_X41Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    18.949 r  pg/rgb_reg_reg[11]_i_33/O
                         net (fo=1, routed)           1.598    20.547    pg/rgb_reg_reg[11]_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.316    20.863 r  pg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.000    20.863    pg/rgb_reg[11]_i_14_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    21.108 r  pg/rgb_reg_reg[11]_i_6/O
                         net (fo=3, routed)           0.478    21.586    pg/rgb_reg_reg[11]_i_6_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.298    21.884 r  pg/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.000    21.884    rgb_next[8]
    SLICE_X9Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.439    14.780    clk_100MHz_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.032    15.035    rgb_reg_reg[8]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 -6.849    

Slack (VIOLATED) :        -6.571ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/paint_mem_reg_60288_60415_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 4.669ns (29.066%)  route 11.394ns (70.934%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.551     5.072    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y23         FDSE                                         r  pg/y_pad_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDSE (Prop_fdse_C_Q)         0.456     5.528 r  pg/y_pad_reg_reg[7]/Q
                         net (fo=13, routed)          0.758     6.286    pg/y_pad_reg_reg[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[17])
                                                      3.841    10.127 f  pg/paint_index/P[17]
                         net (fo=78, routed)          1.883    12.010    pg/paint_index__0[17]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.134 f  pg/paint_mem_reg_8320_8447_0_0_i_4/O
                         net (fo=95, routed)          6.213    18.348    pg/paint_mem_reg_8320_8447_0_0_i_4_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I1_O)        0.124    18.472 f  pg/paint_mem_reg_57472_57599_0_0_i_2/O
                         net (fo=6, routed)           1.413    19.885    pg/paint_mem_reg_57472_57599_0_0_i_2_n_0
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124    20.009 r  pg/paint_mem_reg_60288_60415_0_0_i_1/O
                         net (fo=4, routed)           1.127    21.136    pg/paint_mem_reg_60288_60415_0_0/WE
    SLICE_X50Y104        RAMD64E                                      r  pg/paint_mem_reg_60288_60415_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.612    14.953    pg/paint_mem_reg_60288_60415_0_0/WCLK
    SLICE_X50Y104        RAMD64E                                      r  pg/paint_mem_reg_60288_60415_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X50Y104        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.565    pg/paint_mem_reg_60288_60415_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -21.136    
  -------------------------------------------------------------------
                         slack                                 -6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbR/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.185%)  route 0.171ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  dbR/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dbR/r1_reg/Q
                         net (fo=1, routed)           0.171     1.789    dbR/r1_reg_n_0
    SLICE_X4Y9           FDRE                                         r  dbR/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.863     1.990    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  dbR/r2_reg/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.070     1.582    dbR/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dbD/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.146%)  route 0.186ns (56.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.591     1.474    dbD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  dbD/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dbD/r1_reg/Q
                         net (fo=1, routed)           0.186     1.801    dbD/r1_reg_n_0
    SLICE_X4Y16          FDRE                                         r  dbD/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.857     1.984    dbD/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbD/r2_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.070     1.576    dbD/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbL/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.588     1.471    dbL/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbL/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dbL/r1_reg/Q
                         net (fo=1, routed)           0.172     1.784    dbL/r1_reg_n_0
    SLICE_X4Y16          FDRE                                         r  dbL/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.857     1.984    dbL/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbL/r2_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.070     1.541    dbL/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbU/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.748%)  route 0.233ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.591     1.474    dbU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  dbU/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dbU/r1_reg/Q
                         net (fo=1, routed)           0.233     1.848    dbU/r1_reg_n_0
    SLICE_X4Y16          FDRE                                         r  dbU/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.857     1.984    dbU/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbU/r2_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.072     1.578    dbU/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbD/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.186%)  route 0.219ns (60.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.588     1.471    dbD/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbD/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dbD/r2_reg/Q
                         net (fo=1, routed)           0.219     1.831    dbD/r2_reg_n_0
    SLICE_X7Y16          FDRE                                         r  dbD/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.857     1.984    dbD/clk_100MHz_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  dbD/r3_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.070     1.555    dbD/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.557     1.440    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pg/y_pad_reg_reg[0]/Q
                         net (fo=15, routed)          0.183     1.764    pg/y_pad_reg_reg[0]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  pg/y_pad_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    pg/y_pad_reg[0]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  pg/y_pad_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.825     1.952    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  pg/y_pad_reg_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.091     1.531    pg/y_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pg/x_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_pad_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.977%)  route 0.194ns (51.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.556     1.439    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  pg/x_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  pg/x_pad_reg_reg[0]/Q
                         net (fo=17, routed)          0.194     1.774    pg/Q[0]
    SLICE_X13Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  pg/x_pad_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    pg/x_pad_r[0]
    SLICE_X13Y21         FDRE                                         r  pg/x_pad_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.824     1.951    pg/clk_100MHz_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  pg/x_pad_reg_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.091     1.530    pg/x_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pg/paint_clear_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/paint_clear_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.562     1.445    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  pg/paint_clear_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pg/paint_clear_addr_reg[6]/Q
                         net (fo=3, routed)           0.144     1.730    pg/paint_clear_addr_reg[6]
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  pg/paint_clear_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    pg/paint_clear_addr_reg[4]_i_1_n_5
    SLICE_X28Y41         FDRE                                         r  pg/paint_clear_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.832     1.959    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  pg/paint_clear_addr_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    pg/paint_clear_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 pg/paint_clear_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/paint_clear_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.562     1.445    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  pg/paint_clear_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pg/paint_clear_addr_reg[10]/Q
                         net (fo=107, routed)         0.146     1.732    pg/paint_clear_addr_reg[10]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  pg/paint_clear_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    pg/paint_clear_addr_reg[8]_i_1_n_5
    SLICE_X28Y42         FDRE                                         r  pg/paint_clear_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.832     1.959    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  pg/paint_clear_addr_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    pg/paint_clear_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 pg/paint_clear_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/paint_clear_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.563     1.446    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  pg/paint_clear_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pg/paint_clear_addr_reg[18]/Q
                         net (fo=62, routed)          0.146     1.733    pg/paint_clear_addr_reg[18]
    SLICE_X28Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  pg/paint_clear_addr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    pg/paint_clear_addr_reg[16]_i_1_n_5
    SLICE_X28Y44         FDRE                                         r  pg/paint_clear_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.833     1.960    pg/clk_100MHz_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  pg/paint_clear_addr_reg[18]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    pg/paint_clear_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y55    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y55    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y55    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y55    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y59    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y59    rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y58    rgb_reg_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y58    rgb_reg_reg[8]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y58    rgb_reg_reg[8]_lopt_replica_2/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y135  pg/paint_mem_reg_100096_100223_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y135  pg/paint_mem_reg_100096_100223_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y3    pg/paint_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y135  pg/paint_mem_reg_100096_100223_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y135  pg/paint_mem_reg_100096_100223_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.456ns (10.784%)  route 3.773ns (89.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.773     9.316    vga/r3
    SLICE_X11Y81         FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.431    14.772    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  vga/h_count_reg_reg[5]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    vga/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.456ns (10.784%)  route 3.773ns (89.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.773     9.316    vga/r3
    SLICE_X11Y81         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.431    14.772    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.456ns (10.784%)  route 3.773ns (89.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.773     9.316    vga/r3
    SLICE_X11Y81         FDCE                                         f  vga/v_count_reg_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.431    14.772    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  vga/v_count_reg_reg[6]_replica/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    vga/v_count_reg_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.456ns (11.653%)  route 3.457ns (88.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.457     9.000    vga/r3
    SLICE_X9Y80          FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.429    14.770    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[0]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X9Y80          FDCE (Recov_fdce_C_CLR)     -0.405    14.509    vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.456ns (11.653%)  route 3.457ns (88.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.457     9.000    vga/r3
    SLICE_X9Y80          FDCE                                         f  vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.429    14.770    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  vga/v_count_reg_reg[9]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X9Y80          FDCE (Recov_fdce_C_CLR)     -0.405    14.509    vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.456ns (11.685%)  route 3.446ns (88.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.446     8.990    vga/r3
    SLICE_X11Y80         FDCE                                         f  vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.456ns (11.685%)  route 3.446ns (88.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.446     8.990    vga/r3
    SLICE_X11Y80         FDCE                                         f  vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  vga/v_count_reg_reg[5]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.456ns (11.685%)  route 3.446ns (88.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.446     8.990    vga/r3
    SLICE_X11Y80         FDCE                                         f  vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  vga/v_count_reg_reg[8]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.456ns (12.134%)  route 3.302ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.302     8.845    vga/r3
    SLICE_X11Y79         FDCE                                         f  vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  vga/v_count_reg_reg[2]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.456ns (12.134%)  route 3.302ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.566     5.087    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          3.302     8.845    vga/r3
    SLICE_X11Y79         FDCE                                         f  vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.430    14.771    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  vga/v_count_reg_reg[6]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.564%)  route 0.513ns (78.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.513     2.101    vga/r3
    SLICE_X11Y50         FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.834     1.962    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  vga/h_count_reg_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.709%)  route 0.655ns (82.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.655     2.243    vga/r3
    SLICE_X11Y54         FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.833     1.961    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  vga/h_count_reg_reg[6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X11Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.625    vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.212%)  route 0.494ns (77.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.494     2.082    vga/r3
    SLICE_X11Y49         FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.212%)  route 0.494ns (77.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.494     2.082    vga/r3
    SLICE_X11Y49         FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[8]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.212%)  route 0.494ns (77.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.494     2.082    vga/r3
    SLICE_X11Y49         FDCE                                         f  vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.711%)  route 0.613ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.613     2.201    vga/r3
    SLICE_X9Y25          FDCE                                         f  vga/v_count_reg_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.820     1.947    vga/clk_100MHz_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/v_count_reg_reg[6]_replica_1/C
                         clock pessimism             -0.478     1.469    
    SLICE_X9Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.377    vga/v_count_reg_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.989%)  route 0.689ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.689     2.277    vga/r3
    SLICE_X5Y31          FDCE                                         f  vga/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.855     1.982    vga/clk_100MHz_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.517%)  route 0.902ns (86.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.902     2.490    vga/r3
    SLICE_X11Y61         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.831     1.959    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/h_count_reg_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X11Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.517%)  route 0.902ns (86.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.902     2.490    vga/r3
    SLICE_X11Y61         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.831     1.959    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/h_count_reg_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X11Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.902%)  route 0.693ns (83.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.693     2.281    vga/r3
    SLICE_X10Y28         FDCE                                         f  vga/v_count_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.824     1.951    vga/clk_100MHz_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
                         clock pessimism             -0.498     1.453    
    SLICE_X10Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.386    vga/v_count_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.895    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 0.828ns (12.072%)  route 6.031ns (87.928%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.545     5.066    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/v_count_reg_reg[5]/Q
                         net (fo=19, routed)          4.667    10.189    vga/Q[5]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124    10.313 r  vga/v_count_next[3]_i_2/O
                         net (fo=4, routed)           0.697    11.010    vga/v_count_next[3]_i_2_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.134 f  vga/v_count_next[9]_i_4/O
                         net (fo=1, routed)           0.667    11.801    vga/v_count_next[9]_i_4_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.124    11.925 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000    11.925    vga/v_count_next[9]_i_2_n_0
    SLICE_X5Y29          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 3.977ns (59.281%)  route 2.732ns (40.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.556     5.077    clk_100MHz_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  rgb_reg_reg[8]_lopt_replica_2/Q
                         net (fo=1, routed)           2.732     8.265    rgb_reg_reg[8]_lopt_replica_2_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.785 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.785    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 4.089ns (61.633%)  route 2.546ns (38.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.622     5.143    clk_100MHz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.419     5.562 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.546     8.107    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.670    11.778 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.778    rgb[8]
    N18                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 4.097ns (62.302%)  route 2.479ns (37.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.623     5.144    clk_100MHz_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.479     8.042    rgb_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         3.678    11.720 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.720    rgb[9]
    L18                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 0.580ns (8.830%)  route 5.989ns (91.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.546     5.067    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  vga/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          4.185     9.708    vga/h_count_reg_reg[9]_0[5]
    SLICE_X7Y31          LUT6 (Prop_lut6_I3_O)        0.124     9.832 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.803    11.636    vga/v_count_next[9]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  vga/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 3.958ns (61.026%)  route 2.528ns (38.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.621     5.142    clk_100MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.528     8.126    rgb_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.628 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.628    rgb[3]
    N19                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.980ns (62.174%)  route 2.421ns (37.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.622     5.143    clk_100MHz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.421     8.020    rgb_reg_reg[8]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.544 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.544    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 4.097ns (64.140%)  route 2.291ns (35.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.623     5.144    clk_100MHz_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.291     7.854    rgb_reg_reg[11]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.678    11.532 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.532    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 3.981ns (63.012%)  route 2.337ns (36.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.623     5.144    clk_100MHz_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.337     7.937    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.461 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.461    rgb[11]
    J18                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.975ns (63.339%)  route 2.301ns (36.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.621     5.142    clk_100MHz_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.301     7.899    rgb_reg_reg[3]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.418 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.418    rgb[1]
    H19                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.567     1.450    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga/h_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.148     1.739    vga/h_count_reg_reg[9]_0[9]
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/h_count_next_0[9]
    SLICE_X11Y48         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.567     1.450    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 f  vga/h_count_reg_reg[8]/Q
                         net (fo=20, routed)          0.211     1.802    vga/h_count_reg_reg[9]_0[8]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga/h_count_next_0[5]
    SLICE_X11Y46         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.774%)  route 0.212ns (53.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.567     1.450    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga/h_count_reg_reg[8]/Q
                         net (fo=20, routed)          0.212     1.803    vga/h_count_reg_reg[9]_0[8]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga/h_count_next_0[8]
    SLICE_X11Y46         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.187ns (45.585%)  route 0.223ns (54.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.565     1.448    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.223     1.812    vga/h_count_reg_reg[9]_0[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.046     1.858 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga/h_count_next_0[3]
    SLICE_X9Y49          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.107%)  route 0.343ns (70.893%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.343     1.932    vga/r3
    SLICE_X9Y30          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.186ns (36.966%)  route 0.317ns (63.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.560     1.443    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  vga/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.317     1.901    vga/h_count_reg_reg[9]_0[0]
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.946 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    vga/h_count_next_0[0]
    SLICE_X13Y58         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.185ns (35.728%)  route 0.333ns (64.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.567     1.450    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga/h_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.333     1.924    vga/h_count_reg_reg[9]_0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.044     1.968 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.968    vga/h_count_next[7]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.141ns (26.671%)  route 0.388ns (73.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.388     1.976    vga/r3
    SLICE_X11Y46         FDCE                                         f  vga/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.141ns (26.671%)  route 0.388ns (73.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.388     1.976    vga/r3
    SLICE_X11Y46         FDCE                                         f  vga/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbRe/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.991%)  route 0.402ns (74.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.564     1.447    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  dbRe/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  dbRe/r3_reg/Q
                         net (fo=87, routed)          0.402     1.990    vga/r3
    SLICE_X11Y30         FDCE                                         f  vga/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          9628 Endpoints
Min Delay          9628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305152_305279_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.358ns  (logic 1.952ns (14.614%)  route 11.406ns (85.386%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          5.029    12.166    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I4_O)        0.124    12.290 r  pg/paint_mem_reg_305152_305279_0_0_i_1/O
                         net (fo=4, routed)           1.069    13.358    pg/paint_mem_reg_305152_305279_0_0/WE
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305152_305279_0_0/WCLK
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305152_305279_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.358ns  (logic 1.952ns (14.614%)  route 11.406ns (85.386%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          5.029    12.166    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I4_O)        0.124    12.290 r  pg/paint_mem_reg_305152_305279_0_0_i_1/O
                         net (fo=4, routed)           1.069    13.358    pg/paint_mem_reg_305152_305279_0_0/WE
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305152_305279_0_0/WCLK
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305152_305279_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.358ns  (logic 1.952ns (14.614%)  route 11.406ns (85.386%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          5.029    12.166    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I4_O)        0.124    12.290 r  pg/paint_mem_reg_305152_305279_0_0_i_1/O
                         net (fo=4, routed)           1.069    13.358    pg/paint_mem_reg_305152_305279_0_0/WE
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305152_305279_0_0/WCLK
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305152_305279_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.358ns  (logic 1.952ns (14.614%)  route 11.406ns (85.386%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          5.029    12.166    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I4_O)        0.124    12.290 r  pg/paint_mem_reg_305152_305279_0_0_i_1/O
                         net (fo=4, routed)           1.069    13.358    pg/paint_mem_reg_305152_305279_0_0/WE
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305152_305279_0_0/WCLK
    SLICE_X2Y149         RAMD64E                                      r  pg/paint_mem_reg_305152_305279_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_112640_112767_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.209ns  (logic 2.076ns (15.718%)  route 11.133ns (84.282%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.151     6.548    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  pg/paint_mem_reg_73728_73855_0_0_i_2/O
                         net (fo=37, routed)          4.589    11.260    pg/paint_mem_reg_73728_73855_0_0_i_2_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I3_O)        0.124    11.384 f  pg/paint_mem_reg_112640_112767_0_0_i_2/O
                         net (fo=1, routed)           0.264    11.649    pg/paint_mem_reg_112640_112767_0_0_i_2_n_0
    SLICE_X45Y127        LUT5 (Prop_lut5_I4_O)        0.124    11.773 r  pg/paint_mem_reg_112640_112767_0_0_i_1/O
                         net (fo=4, routed)           1.436    13.209    pg/paint_mem_reg_112640_112767_0_0/WE
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.613     4.954    pg/paint_mem_reg_112640_112767_0_0/WCLK
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_112640_112767_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.209ns  (logic 2.076ns (15.718%)  route 11.133ns (84.282%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.151     6.548    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  pg/paint_mem_reg_73728_73855_0_0_i_2/O
                         net (fo=37, routed)          4.589    11.260    pg/paint_mem_reg_73728_73855_0_0_i_2_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I3_O)        0.124    11.384 f  pg/paint_mem_reg_112640_112767_0_0_i_2/O
                         net (fo=1, routed)           0.264    11.649    pg/paint_mem_reg_112640_112767_0_0_i_2_n_0
    SLICE_X45Y127        LUT5 (Prop_lut5_I4_O)        0.124    11.773 r  pg/paint_mem_reg_112640_112767_0_0_i_1/O
                         net (fo=4, routed)           1.436    13.209    pg/paint_mem_reg_112640_112767_0_0/WE
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.613     4.954    pg/paint_mem_reg_112640_112767_0_0/WCLK
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_112640_112767_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.209ns  (logic 2.076ns (15.718%)  route 11.133ns (84.282%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.151     6.548    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  pg/paint_mem_reg_73728_73855_0_0_i_2/O
                         net (fo=37, routed)          4.589    11.260    pg/paint_mem_reg_73728_73855_0_0_i_2_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I3_O)        0.124    11.384 f  pg/paint_mem_reg_112640_112767_0_0_i_2/O
                         net (fo=1, routed)           0.264    11.649    pg/paint_mem_reg_112640_112767_0_0_i_2_n_0
    SLICE_X45Y127        LUT5 (Prop_lut5_I4_O)        0.124    11.773 r  pg/paint_mem_reg_112640_112767_0_0_i_1/O
                         net (fo=4, routed)           1.436    13.209    pg/paint_mem_reg_112640_112767_0_0/WE
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.613     4.954    pg/paint_mem_reg_112640_112767_0_0/WCLK
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_112640_112767_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.209ns  (logic 2.076ns (15.718%)  route 11.133ns (84.282%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.151     6.548    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  pg/paint_mem_reg_73728_73855_0_0_i_2/O
                         net (fo=37, routed)          4.589    11.260    pg/paint_mem_reg_73728_73855_0_0_i_2_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I3_O)        0.124    11.384 f  pg/paint_mem_reg_112640_112767_0_0_i_2/O
                         net (fo=1, routed)           0.264    11.649    pg/paint_mem_reg_112640_112767_0_0_i_2_n_0
    SLICE_X45Y127        LUT5 (Prop_lut5_I4_O)        0.124    11.773 r  pg/paint_mem_reg_112640_112767_0_0_i_1/O
                         net (fo=4, routed)           1.436    13.209    pg/paint_mem_reg_112640_112767_0_0/WE
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.613     4.954    pg/paint_mem_reg_112640_112767_0_0/WCLK
    SLICE_X14Y139        RAMD64E                                      r  pg/paint_mem_reg_112640_112767_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305664_305791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.080ns  (logic 1.952ns (14.924%)  route 11.128ns (85.076%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          4.901    12.037    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I0_O)        0.124    12.161 r  pg/paint_mem_reg_305664_305791_0_0_i_1/O
                         net (fo=4, routed)           0.919    13.080    pg/paint_mem_reg_305664_305791_0_0/WE
    SLICE_X2Y148         RAMD64E                                      r  pg/paint_mem_reg_305664_305791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305664_305791_0_0/WCLK
    SLICE_X2Y148         RAMD64E                                      r  pg/paint_mem_reg_305664_305791_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            pg/paint_mem_reg_305664_305791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.080ns  (logic 1.952ns (14.924%)  route 11.128ns (85.076%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switch_IBUF_inst/O
                         net (fo=2, routed)           2.683     4.139    vga/switch_IBUF
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     4.263 r  vga/paint_mem_reg_0_127_0_0_i_11/O
                         net (fo=188, routed)         1.009     5.272    pg/paint_mem_reg_640_767_0_0_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.396 f  pg/paint_mem_reg_8192_8319_0_0_i_3/O
                         net (fo=128, routed)         1.616     7.012    pg/paint_mem_reg_8192_8319_0_0_i_3_n_0
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  pg/paint_mem_reg_270464_270591_0_0_i_2/O
                         net (fo=25, routed)          4.901    12.037    pg/paint_mem_reg_270464_270591_0_0_i_2_n_0
    SLICE_X3Y131         LUT6 (Prop_lut6_I0_O)        0.124    12.161 r  pg/paint_mem_reg_305664_305791_0_0_i_1/O
                         net (fo=4, routed)           0.919    13.080    pg/paint_mem_reg_305664_305791_0_0/WE
    SLICE_X2Y148         RAMD64E                                      r  pg/paint_mem_reg_305664_305791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        1.684     5.025    pg/paint_mem_reg_305664_305791_0_0/WCLK
    SLICE_X2Y148         RAMD64E                                      r  pg/paint_mem_reg_305664_305791_0_0/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.144     0.285    vga/h_count_next[9]
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.811%)  route 0.211ns (62.189%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.211     0.339    vga/h_count_next[7]
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.011%)  route 0.240ns (62.989%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.240     0.381    vga/h_count_next[8]
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.837     1.964    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.336%)  route 0.282ns (66.664%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.282     0.423    vga/h_count_next[6]
    SLICE_X11Y54         FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.833     1.961    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.867%)  route 0.331ns (70.133%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.331     0.472    vga/h_count_next[0]
    SLICE_X11Y63         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.828     1.956    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.769%)  route 0.369ns (74.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.369     0.497    vga/h_count_next[3]
    SLICE_X11Y50         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.834     1.962    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dbRe/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.210ns (41.156%)  route 0.300ns (58.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.509    dbRe/reset_IBUF
    SLICE_X0Y13          FDRE                                         r  dbRe/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.861     1.988    dbRe/clk_100MHz_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  dbRe/r1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            dbD/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.221ns (42.403%)  route 0.300ns (57.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.520    dbD/down_IBUF
    SLICE_X0Y14          FDRE                                         r  dbD/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.861     1.988    dbD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  dbD/r1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            dbU/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.222ns (42.549%)  route 0.300ns (57.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.521    dbU/up_IBUF
    SLICE_X0Y15          FDRE                                         r  dbU/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.860     1.987    dbU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  dbU/r1_reg/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.538%)  route 0.390ns (73.462%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.390     0.531    vga/h_count_next[1]
    SLICE_X11Y63         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=9691, routed)        0.828     1.956    vga/clk_100MHz_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  vga/h_count_reg_reg[1]/C





