<%
####################################
## Kernel interface -> DATA-FLOW  ##
####################################
%>

<%def name="intf_hls(is_intf, target, n_sink, n_source)">\

  % if is_intf:

  /* ${target} hardware kernel. */

  ${target} i_${target} (
    // Global signals.
    .ap_clk             ( clk_i            ), 
    .ap_rst_n           ( rst_ni           ), 

    // Input data (to-hwpe).
    % for i in range (n_sink):
    ${axi_stream_inst_in(stream_in[i], i, (n_sink + n_source))}
    % endfor 

    // Output data (from-hwpe).
    % for j in range (n_source):
    ${axi_stream_inst_out(stream_out[j], j+i+1, (n_sink + n_source))}
    % endfor 

    // Algorithm parameters.
    % for i in range (custom_reg_num):
    ${static_reg_to_engine_intf(custom_reg_name[i], custom_reg_isport[i])}
    % endfor 
    
  );

  % endif

</%def>\

<%
################################
## Engine controls (from FSM) ##
################################
%>

<%def name="ctrl_to_engine(is_intf, target, n_sink, n_source)">\

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* ${target} control signals. */

  // Insert start

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

</%def>\

  <%
  ####################
  ## Input counters ##
  ####################
  %>

<%def name="input_counters(is_intf, target, n_sink, n_source)">\

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* ${target} input counters. */

  % for i in range (n_sink):
  logic unsigned [($clog2(${target}_CNT_LEN)+1):0] cnt_${chr(i+97)}; 
  % endfor

  % for i in range (n_sink):
  always_ff @(posedge clk_i or negedge rst_ni)
  begin: engine_cnt_${chr(i+97)}
    if((~rst_ni) | clear)
      cnt_${chr(i+97)} = 32'b0;
    else if((${chr(i+97)}}_i.valid)&(${chr(i+97)}}_i.ready))
      cnt_${chr(i+97)} = cnt_${chr(i+97)} + 1;
    else
      cnt_${chr(i+97)} = cnt_${chr(i+97)};
  end
  % endfor

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

</%def>\

  <%
  #####################
  ## Output counters ##
  #####################
  %>

<%def name="output_counters(is_intf, target, n_sink, n_source)">\

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* ${target} output counters. */

  % for j in range (n_source):
  logic unsigned [($clog2(${target}_CNT_LEN)+1):0] cnt_${chr(j+n_sink+97)};
  % endfor 

  % for j in range (n_source):
  always_ff @(posedge clk_i or negedge rst_ni)
  begin: engine_cnt_${chr(j+n_sink+97)}
    if((~rst_ni) | clear)
      cnt_${chr(j+n_sink+97)} = 32'b0;
    else if((${chr(j+n_sink+97)}_o.valid)&(${chr(j+n_sink+97)}_o.ready))
      cnt_${chr(j+n_sink+97)} = cnt_${chr(j+n_sink+97)} + 1;
    else
      cnt_${chr(j+n_sink+97)} = cnt_${chr(j+n_sink+97)};
  end

  // FIXME: This temporarily works with a single output.
  // SOL:   Parametrize flags_o.
  assign flags_o.cnt = cnt_${chr(j+n_sink+97)};
  % endfor

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

</%def>\

<%
###########################
## Engine flags (to FSM) ##
###########################
%>

<%def name="flags_from_engine(is_intf, target, n_sink, n_source)">\

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* ${target} flag signals. */

  % for j in range (n_source):
  logic done_${j};
  % endfor

  logic idle, ready;
  
  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* Done. */

  // FIXME: Generate only when MAX_OUT is reached
  % for j in range (n_source):
  always_ff @(posedge clk_i or negedge rst_ni)
  begin: fsm_done_${j}
    if(~rst_ni)
      done_${j} = 1'b0;
    else if((${chr(j+n_sink+97)}_o.valid)&(${chr(j+n_sink+97)}_o.ready))
      done_${j} = 1'b1;
    else
      done_${j} = 1'b0;
  end

  // FIXME: This temporarily works with a single output.
  // SOL:   Parametrize flags_o.
  assign flags_o.done = done_${j};
  % endfor

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* Ready. */

  always_ff @(posedge clk_i or negedge rst_ni)
  begin: fsm_ready
    if(~rst_ni)
      ready = 1'b0;
    else if(
      % for j in range (n_source-1):
      ( (${chr(j+n_sink+97)}_o.valid) & (${chr(j+n_sink+97)}_o.ready) ) & \
      % endfor
      ( (${chr(j+n_sink+97)}_o.valid) & (${chr(j+n_sink+97)}_o.ready) )
    )
      ready = 1'b1;
    else
      ready = 1'b0;
  end

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* Idle. */

  always_comb begin
    if(start)
      idle = 1'b0;
    else if(
      % for j in range (n_source-1):
      ( (${chr(j+n_sink+97)}_o.valid) & (${chr(j+n_sink+97)}_o.ready) ) & \
      % endfor
      ( (${chr(j+n_sink+97)}_o.valid) & (${chr(j+n_sink+97)}_o.ready) )
    )
      idle = 1'b1;
  end
  
  assign flags_o.idle = idle;

</%def>\

<%
#########################
## Streaming interface ##
#########################
%>

<%def name="intf_streaming(is_intf, target, n_sink, n_source)">\

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

  /* ${target} streaming interface control. */

  // At the moment output strobe is always '1
  // All bytes of output streams are written
  // to TCDM
  always_comb
  begin
    % for i in range (n_sink, n_sink + n_source):
    ${chr(i+97)}_o.strb = '1;
    % endfor
  end

  /* ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ */

</%def>\

