#ChipScope Core Inserter Project File Version 3.0
#Sun Sep 25 20:30:37 CEST 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\command set test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=7
Project.filter<0>=*valid*
Project.filter<1>=
Project.filter<2>=*usbctrl_dout*
Project.filter<3>=*uart_din*
Project.filter<4>=*state*
Project.filter<5>=*uart_led_count*
Project.filter<6>=*led_control_stim_proc*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=18
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=led_control_stim_gen.state_FSM_FFd1
Project.unit<0>.triggerChannel<0><1>=led_control_stim_gen.state_FSM_FFd2
Project.unit<0>.triggerChannel<0><2>=
Project.unit<0>.triggerChannel<0><3>=
Project.unit<0>.triggerChannel<0><4>=
Project.unit<0>.triggerChannel<0><5>=
Project.unit<0>.triggerChannel<0><6>=
Project.unit<0>.triggerChannel<0><7>=
Project.unit<0>.triggerChannel<1><0>=uart_led_count<0>
Project.unit<0>.triggerChannel<1><1>=uart_led_count<1>
Project.unit<0>.triggerChannel<1><2>=uart_led_count<2>
Project.unit<0>.triggerChannel<1><3>=uart_led_count<3>
Project.unit<0>.triggerChannel<1><4>=uart_led_count<4>
Project.unit<0>.triggerChannel<1><5>=uart_led_count<5>
Project.unit<0>.triggerChannel<1><6>=uart_led_count<6>
Project.unit<0>.triggerChannel<1><7>=uart_led_count<7>
Project.unit<0>.triggerChannel<2><0>=uart_stim_gen.cmd_eval_state_FSM_FFd1
Project.unit<0>.triggerChannel<2><1>=uart_stim_gen.cmd_eval_state_FSM_FFd2
Project.unit<0>.triggerChannel<2><2>=uart_stim_gen.cmd_eval_state_FSM_FFd3
Project.unit<0>.triggerChannel<2><3>=
Project.unit<0>.triggerChannel<2><4>=
Project.unit<0>.triggerChannel<2><5>=
Project.unit<0>.triggerChannel<2><6>=
Project.unit<0>.triggerChannel<2><7>=
Project.unit<0>.triggerChannel<3><0>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<0>
Project.unit<0>.triggerChannel<3><1>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<1>
Project.unit<0>.triggerChannel<3><2>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<2>
Project.unit<0>.triggerChannel<3><3>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<3>
Project.unit<0>.triggerChannel<3><4>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<4>
Project.unit<0>.triggerChannel<3><5>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<5>
Project.unit<0>.triggerChannel<3><6>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<6>
Project.unit<0>.triggerChannel<3><7>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_dout<7>
Project.unit<0>.triggerChannel<4><0>=UART_CONTROL_inst/UART_RECEIVER_inst/cur_reg_valid
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerPortCount=5
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortWidth<0>=2
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=3
Project.unit<0>.triggerPortWidth<3>=8
Project.unit<0>.triggerPortWidth<4>=1
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
