set moduleName aesl_mux_load_28_37_s
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type function
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {aesl_mux_load_28_37_s}
set C_modelType { int 27 }
set C_modelArgList {
	{ empty_12 int 5 regular  }
	{ empty_13 int 32 regular  }
	{ empty int 32 regular  }
	{ outputfm_0 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_1 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_10 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_11 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_12 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_13 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_14 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_15 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_16 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_17 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_18 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_19 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_2 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_20 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_21 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_22 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_23 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_24 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_25 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_26 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_27 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_3 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_4 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_5 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_6 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_7 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_8 int 27 regular {array 999 { 1 3 } 1 1 }  }
	{ outputfm_9 int 27 regular {array 999 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "empty_12", "interface" : "wire", "bitwidth" : 5, "direction" : "READONLY"} , 
 	{ "Name" : "empty_13", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_0", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_1", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_10", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_11", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_12", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_13", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_14", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_15", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_16", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_17", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_18", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_19", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_2", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_20", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_21", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_22", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_23", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_24", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_25", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_26", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_27", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_3", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_4", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_5", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_6", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_7", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_8", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "outputfm_9", "interface" : "memory", "bitwidth" : 27, "direction" : "READONLY"} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 27} ]}
# RTL Port declarations: 
set portNum 95
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ ap_ce sc_in sc_logic 1 ce -1 } 
	{ empty_12 sc_in sc_lv 5 signal 0 } 
	{ empty_13 sc_in sc_lv 32 signal 1 } 
	{ empty sc_in sc_lv 32 signal 2 } 
	{ outputfm_0_address0 sc_out sc_lv 10 signal 3 } 
	{ outputfm_0_ce0 sc_out sc_logic 1 signal 3 } 
	{ outputfm_0_q0 sc_in sc_lv 27 signal 3 } 
	{ outputfm_1_address0 sc_out sc_lv 10 signal 4 } 
	{ outputfm_1_ce0 sc_out sc_logic 1 signal 4 } 
	{ outputfm_1_q0 sc_in sc_lv 27 signal 4 } 
	{ outputfm_10_address0 sc_out sc_lv 10 signal 5 } 
	{ outputfm_10_ce0 sc_out sc_logic 1 signal 5 } 
	{ outputfm_10_q0 sc_in sc_lv 27 signal 5 } 
	{ outputfm_11_address0 sc_out sc_lv 10 signal 6 } 
	{ outputfm_11_ce0 sc_out sc_logic 1 signal 6 } 
	{ outputfm_11_q0 sc_in sc_lv 27 signal 6 } 
	{ outputfm_12_address0 sc_out sc_lv 10 signal 7 } 
	{ outputfm_12_ce0 sc_out sc_logic 1 signal 7 } 
	{ outputfm_12_q0 sc_in sc_lv 27 signal 7 } 
	{ outputfm_13_address0 sc_out sc_lv 10 signal 8 } 
	{ outputfm_13_ce0 sc_out sc_logic 1 signal 8 } 
	{ outputfm_13_q0 sc_in sc_lv 27 signal 8 } 
	{ outputfm_14_address0 sc_out sc_lv 10 signal 9 } 
	{ outputfm_14_ce0 sc_out sc_logic 1 signal 9 } 
	{ outputfm_14_q0 sc_in sc_lv 27 signal 9 } 
	{ outputfm_15_address0 sc_out sc_lv 10 signal 10 } 
	{ outputfm_15_ce0 sc_out sc_logic 1 signal 10 } 
	{ outputfm_15_q0 sc_in sc_lv 27 signal 10 } 
	{ outputfm_16_address0 sc_out sc_lv 10 signal 11 } 
	{ outputfm_16_ce0 sc_out sc_logic 1 signal 11 } 
	{ outputfm_16_q0 sc_in sc_lv 27 signal 11 } 
	{ outputfm_17_address0 sc_out sc_lv 10 signal 12 } 
	{ outputfm_17_ce0 sc_out sc_logic 1 signal 12 } 
	{ outputfm_17_q0 sc_in sc_lv 27 signal 12 } 
	{ outputfm_18_address0 sc_out sc_lv 10 signal 13 } 
	{ outputfm_18_ce0 sc_out sc_logic 1 signal 13 } 
	{ outputfm_18_q0 sc_in sc_lv 27 signal 13 } 
	{ outputfm_19_address0 sc_out sc_lv 10 signal 14 } 
	{ outputfm_19_ce0 sc_out sc_logic 1 signal 14 } 
	{ outputfm_19_q0 sc_in sc_lv 27 signal 14 } 
	{ outputfm_2_address0 sc_out sc_lv 10 signal 15 } 
	{ outputfm_2_ce0 sc_out sc_logic 1 signal 15 } 
	{ outputfm_2_q0 sc_in sc_lv 27 signal 15 } 
	{ outputfm_20_address0 sc_out sc_lv 10 signal 16 } 
	{ outputfm_20_ce0 sc_out sc_logic 1 signal 16 } 
	{ outputfm_20_q0 sc_in sc_lv 27 signal 16 } 
	{ outputfm_21_address0 sc_out sc_lv 10 signal 17 } 
	{ outputfm_21_ce0 sc_out sc_logic 1 signal 17 } 
	{ outputfm_21_q0 sc_in sc_lv 27 signal 17 } 
	{ outputfm_22_address0 sc_out sc_lv 10 signal 18 } 
	{ outputfm_22_ce0 sc_out sc_logic 1 signal 18 } 
	{ outputfm_22_q0 sc_in sc_lv 27 signal 18 } 
	{ outputfm_23_address0 sc_out sc_lv 10 signal 19 } 
	{ outputfm_23_ce0 sc_out sc_logic 1 signal 19 } 
	{ outputfm_23_q0 sc_in sc_lv 27 signal 19 } 
	{ outputfm_24_address0 sc_out sc_lv 10 signal 20 } 
	{ outputfm_24_ce0 sc_out sc_logic 1 signal 20 } 
	{ outputfm_24_q0 sc_in sc_lv 27 signal 20 } 
	{ outputfm_25_address0 sc_out sc_lv 10 signal 21 } 
	{ outputfm_25_ce0 sc_out sc_logic 1 signal 21 } 
	{ outputfm_25_q0 sc_in sc_lv 27 signal 21 } 
	{ outputfm_26_address0 sc_out sc_lv 10 signal 22 } 
	{ outputfm_26_ce0 sc_out sc_logic 1 signal 22 } 
	{ outputfm_26_q0 sc_in sc_lv 27 signal 22 } 
	{ outputfm_27_address0 sc_out sc_lv 10 signal 23 } 
	{ outputfm_27_ce0 sc_out sc_logic 1 signal 23 } 
	{ outputfm_27_q0 sc_in sc_lv 27 signal 23 } 
	{ outputfm_3_address0 sc_out sc_lv 10 signal 24 } 
	{ outputfm_3_ce0 sc_out sc_logic 1 signal 24 } 
	{ outputfm_3_q0 sc_in sc_lv 27 signal 24 } 
	{ outputfm_4_address0 sc_out sc_lv 10 signal 25 } 
	{ outputfm_4_ce0 sc_out sc_logic 1 signal 25 } 
	{ outputfm_4_q0 sc_in sc_lv 27 signal 25 } 
	{ outputfm_5_address0 sc_out sc_lv 10 signal 26 } 
	{ outputfm_5_ce0 sc_out sc_logic 1 signal 26 } 
	{ outputfm_5_q0 sc_in sc_lv 27 signal 26 } 
	{ outputfm_6_address0 sc_out sc_lv 10 signal 27 } 
	{ outputfm_6_ce0 sc_out sc_logic 1 signal 27 } 
	{ outputfm_6_q0 sc_in sc_lv 27 signal 27 } 
	{ outputfm_7_address0 sc_out sc_lv 10 signal 28 } 
	{ outputfm_7_ce0 sc_out sc_logic 1 signal 28 } 
	{ outputfm_7_q0 sc_in sc_lv 27 signal 28 } 
	{ outputfm_8_address0 sc_out sc_lv 10 signal 29 } 
	{ outputfm_8_ce0 sc_out sc_logic 1 signal 29 } 
	{ outputfm_8_q0 sc_in sc_lv 27 signal 29 } 
	{ outputfm_9_address0 sc_out sc_lv 10 signal 30 } 
	{ outputfm_9_ce0 sc_out sc_logic 1 signal 30 } 
	{ outputfm_9_q0 sc_in sc_lv 27 signal 30 } 
	{ ap_return sc_out sc_lv 27 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "ap_ce", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "ce", "bundle":{"name": "ap_ce", "role": "default" }} , 
 	{ "name": "empty_12", "direction": "in", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "empty_12", "role": "default" }} , 
 	{ "name": "empty_13", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_13", "role": "default" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "outputfm_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_0", "role": "address0" }} , 
 	{ "name": "outputfm_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_0", "role": "ce0" }} , 
 	{ "name": "outputfm_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_0", "role": "q0" }} , 
 	{ "name": "outputfm_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_1", "role": "address0" }} , 
 	{ "name": "outputfm_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_1", "role": "ce0" }} , 
 	{ "name": "outputfm_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_1", "role": "q0" }} , 
 	{ "name": "outputfm_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_10", "role": "address0" }} , 
 	{ "name": "outputfm_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_10", "role": "ce0" }} , 
 	{ "name": "outputfm_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_10", "role": "q0" }} , 
 	{ "name": "outputfm_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_11", "role": "address0" }} , 
 	{ "name": "outputfm_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_11", "role": "ce0" }} , 
 	{ "name": "outputfm_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_11", "role": "q0" }} , 
 	{ "name": "outputfm_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_12", "role": "address0" }} , 
 	{ "name": "outputfm_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_12", "role": "ce0" }} , 
 	{ "name": "outputfm_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_12", "role": "q0" }} , 
 	{ "name": "outputfm_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_13", "role": "address0" }} , 
 	{ "name": "outputfm_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_13", "role": "ce0" }} , 
 	{ "name": "outputfm_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_13", "role": "q0" }} , 
 	{ "name": "outputfm_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_14", "role": "address0" }} , 
 	{ "name": "outputfm_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_14", "role": "ce0" }} , 
 	{ "name": "outputfm_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_14", "role": "q0" }} , 
 	{ "name": "outputfm_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_15", "role": "address0" }} , 
 	{ "name": "outputfm_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_15", "role": "ce0" }} , 
 	{ "name": "outputfm_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_15", "role": "q0" }} , 
 	{ "name": "outputfm_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_16", "role": "address0" }} , 
 	{ "name": "outputfm_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_16", "role": "ce0" }} , 
 	{ "name": "outputfm_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_16", "role": "q0" }} , 
 	{ "name": "outputfm_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_17", "role": "address0" }} , 
 	{ "name": "outputfm_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_17", "role": "ce0" }} , 
 	{ "name": "outputfm_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_17", "role": "q0" }} , 
 	{ "name": "outputfm_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_18", "role": "address0" }} , 
 	{ "name": "outputfm_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_18", "role": "ce0" }} , 
 	{ "name": "outputfm_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_18", "role": "q0" }} , 
 	{ "name": "outputfm_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_19", "role": "address0" }} , 
 	{ "name": "outputfm_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_19", "role": "ce0" }} , 
 	{ "name": "outputfm_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_19", "role": "q0" }} , 
 	{ "name": "outputfm_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_2", "role": "address0" }} , 
 	{ "name": "outputfm_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_2", "role": "ce0" }} , 
 	{ "name": "outputfm_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_2", "role": "q0" }} , 
 	{ "name": "outputfm_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_20", "role": "address0" }} , 
 	{ "name": "outputfm_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_20", "role": "ce0" }} , 
 	{ "name": "outputfm_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_20", "role": "q0" }} , 
 	{ "name": "outputfm_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_21", "role": "address0" }} , 
 	{ "name": "outputfm_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_21", "role": "ce0" }} , 
 	{ "name": "outputfm_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_21", "role": "q0" }} , 
 	{ "name": "outputfm_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_22", "role": "address0" }} , 
 	{ "name": "outputfm_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_22", "role": "ce0" }} , 
 	{ "name": "outputfm_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_22", "role": "q0" }} , 
 	{ "name": "outputfm_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_23", "role": "address0" }} , 
 	{ "name": "outputfm_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_23", "role": "ce0" }} , 
 	{ "name": "outputfm_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_23", "role": "q0" }} , 
 	{ "name": "outputfm_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_24", "role": "address0" }} , 
 	{ "name": "outputfm_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_24", "role": "ce0" }} , 
 	{ "name": "outputfm_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_24", "role": "q0" }} , 
 	{ "name": "outputfm_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_25", "role": "address0" }} , 
 	{ "name": "outputfm_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_25", "role": "ce0" }} , 
 	{ "name": "outputfm_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_25", "role": "q0" }} , 
 	{ "name": "outputfm_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_26", "role": "address0" }} , 
 	{ "name": "outputfm_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_26", "role": "ce0" }} , 
 	{ "name": "outputfm_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_26", "role": "q0" }} , 
 	{ "name": "outputfm_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_27", "role": "address0" }} , 
 	{ "name": "outputfm_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_27", "role": "ce0" }} , 
 	{ "name": "outputfm_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_27", "role": "q0" }} , 
 	{ "name": "outputfm_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_3", "role": "address0" }} , 
 	{ "name": "outputfm_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_3", "role": "ce0" }} , 
 	{ "name": "outputfm_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_3", "role": "q0" }} , 
 	{ "name": "outputfm_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_4", "role": "address0" }} , 
 	{ "name": "outputfm_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_4", "role": "ce0" }} , 
 	{ "name": "outputfm_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_4", "role": "q0" }} , 
 	{ "name": "outputfm_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_5", "role": "address0" }} , 
 	{ "name": "outputfm_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_5", "role": "ce0" }} , 
 	{ "name": "outputfm_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_5", "role": "q0" }} , 
 	{ "name": "outputfm_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_6", "role": "address0" }} , 
 	{ "name": "outputfm_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_6", "role": "ce0" }} , 
 	{ "name": "outputfm_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_6", "role": "q0" }} , 
 	{ "name": "outputfm_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_7", "role": "address0" }} , 
 	{ "name": "outputfm_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_7", "role": "ce0" }} , 
 	{ "name": "outputfm_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_7", "role": "q0" }} , 
 	{ "name": "outputfm_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_8", "role": "address0" }} , 
 	{ "name": "outputfm_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_8", "role": "ce0" }} , 
 	{ "name": "outputfm_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_8", "role": "q0" }} , 
 	{ "name": "outputfm_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "outputfm_9", "role": "address0" }} , 
 	{ "name": "outputfm_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "outputfm_9", "role": "ce0" }} , 
 	{ "name": "outputfm_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "outputfm_9", "role": "q0" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":27, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "aesl_mux_load_28_37_s",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"FunctionPipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "1",
		"VariableLatency" : "0",
		"Port" : [
			{"Name" : "empty_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty", "Type" : "None", "Direction" : "I"},
			{"Name" : "outputfm_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_27", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "outputfm_9", "Type" : "Memory", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	aesl_mux_load_28_37_s {
		empty_12 {Type I LastRead 0 FirstWrite -1}
		empty_13 {Type I LastRead 0 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		outputfm_0 {Type I LastRead 1 FirstWrite -1}
		outputfm_1 {Type I LastRead 1 FirstWrite -1}
		outputfm_10 {Type I LastRead 1 FirstWrite -1}
		outputfm_11 {Type I LastRead 1 FirstWrite -1}
		outputfm_12 {Type I LastRead 1 FirstWrite -1}
		outputfm_13 {Type I LastRead 1 FirstWrite -1}
		outputfm_14 {Type I LastRead 1 FirstWrite -1}
		outputfm_15 {Type I LastRead 1 FirstWrite -1}
		outputfm_16 {Type I LastRead 1 FirstWrite -1}
		outputfm_17 {Type I LastRead 1 FirstWrite -1}
		outputfm_18 {Type I LastRead 1 FirstWrite -1}
		outputfm_19 {Type I LastRead 1 FirstWrite -1}
		outputfm_2 {Type I LastRead 1 FirstWrite -1}
		outputfm_20 {Type I LastRead 1 FirstWrite -1}
		outputfm_21 {Type I LastRead 1 FirstWrite -1}
		outputfm_22 {Type I LastRead 1 FirstWrite -1}
		outputfm_23 {Type I LastRead 1 FirstWrite -1}
		outputfm_24 {Type I LastRead 1 FirstWrite -1}
		outputfm_25 {Type I LastRead 1 FirstWrite -1}
		outputfm_26 {Type I LastRead 1 FirstWrite -1}
		outputfm_27 {Type I LastRead 1 FirstWrite -1}
		outputfm_3 {Type I LastRead 1 FirstWrite -1}
		outputfm_4 {Type I LastRead 1 FirstWrite -1}
		outputfm_5 {Type I LastRead 1 FirstWrite -1}
		outputfm_6 {Type I LastRead 1 FirstWrite -1}
		outputfm_7 {Type I LastRead 1 FirstWrite -1}
		outputfm_8 {Type I LastRead 1 FirstWrite -1}
		outputfm_9 {Type I LastRead 1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "2", "Max" : "2"}
	, {"Name" : "Interval", "Min" : "1", "Max" : "1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	empty_12 { ap_none {  { empty_12 in_data 0 5 } } }
	empty_13 { ap_none {  { empty_13 in_data 0 32 } } }
	empty { ap_none {  { empty in_data 0 32 } } }
	outputfm_0 { ap_memory {  { outputfm_0_address0 mem_address 1 10 }  { outputfm_0_ce0 mem_ce 1 1 }  { outputfm_0_q0 mem_dout 0 27 } } }
	outputfm_1 { ap_memory {  { outputfm_1_address0 mem_address 1 10 }  { outputfm_1_ce0 mem_ce 1 1 }  { outputfm_1_q0 mem_dout 0 27 } } }
	outputfm_10 { ap_memory {  { outputfm_10_address0 mem_address 1 10 }  { outputfm_10_ce0 mem_ce 1 1 }  { outputfm_10_q0 mem_dout 0 27 } } }
	outputfm_11 { ap_memory {  { outputfm_11_address0 mem_address 1 10 }  { outputfm_11_ce0 mem_ce 1 1 }  { outputfm_11_q0 mem_dout 0 27 } } }
	outputfm_12 { ap_memory {  { outputfm_12_address0 mem_address 1 10 }  { outputfm_12_ce0 mem_ce 1 1 }  { outputfm_12_q0 mem_dout 0 27 } } }
	outputfm_13 { ap_memory {  { outputfm_13_address0 mem_address 1 10 }  { outputfm_13_ce0 mem_ce 1 1 }  { outputfm_13_q0 mem_dout 0 27 } } }
	outputfm_14 { ap_memory {  { outputfm_14_address0 mem_address 1 10 }  { outputfm_14_ce0 mem_ce 1 1 }  { outputfm_14_q0 mem_dout 0 27 } } }
	outputfm_15 { ap_memory {  { outputfm_15_address0 mem_address 1 10 }  { outputfm_15_ce0 mem_ce 1 1 }  { outputfm_15_q0 mem_dout 0 27 } } }
	outputfm_16 { ap_memory {  { outputfm_16_address0 mem_address 1 10 }  { outputfm_16_ce0 mem_ce 1 1 }  { outputfm_16_q0 mem_dout 0 27 } } }
	outputfm_17 { ap_memory {  { outputfm_17_address0 mem_address 1 10 }  { outputfm_17_ce0 mem_ce 1 1 }  { outputfm_17_q0 mem_dout 0 27 } } }
	outputfm_18 { ap_memory {  { outputfm_18_address0 mem_address 1 10 }  { outputfm_18_ce0 mem_ce 1 1 }  { outputfm_18_q0 mem_dout 0 27 } } }
	outputfm_19 { ap_memory {  { outputfm_19_address0 mem_address 1 10 }  { outputfm_19_ce0 mem_ce 1 1 }  { outputfm_19_q0 mem_dout 0 27 } } }
	outputfm_2 { ap_memory {  { outputfm_2_address0 mem_address 1 10 }  { outputfm_2_ce0 mem_ce 1 1 }  { outputfm_2_q0 mem_dout 0 27 } } }
	outputfm_20 { ap_memory {  { outputfm_20_address0 mem_address 1 10 }  { outputfm_20_ce0 mem_ce 1 1 }  { outputfm_20_q0 mem_dout 0 27 } } }
	outputfm_21 { ap_memory {  { outputfm_21_address0 mem_address 1 10 }  { outputfm_21_ce0 mem_ce 1 1 }  { outputfm_21_q0 mem_dout 0 27 } } }
	outputfm_22 { ap_memory {  { outputfm_22_address0 mem_address 1 10 }  { outputfm_22_ce0 mem_ce 1 1 }  { outputfm_22_q0 mem_dout 0 27 } } }
	outputfm_23 { ap_memory {  { outputfm_23_address0 mem_address 1 10 }  { outputfm_23_ce0 mem_ce 1 1 }  { outputfm_23_q0 mem_dout 0 27 } } }
	outputfm_24 { ap_memory {  { outputfm_24_address0 mem_address 1 10 }  { outputfm_24_ce0 mem_ce 1 1 }  { outputfm_24_q0 mem_dout 0 27 } } }
	outputfm_25 { ap_memory {  { outputfm_25_address0 mem_address 1 10 }  { outputfm_25_ce0 mem_ce 1 1 }  { outputfm_25_q0 mem_dout 0 27 } } }
	outputfm_26 { ap_memory {  { outputfm_26_address0 mem_address 1 10 }  { outputfm_26_ce0 mem_ce 1 1 }  { outputfm_26_q0 mem_dout 0 27 } } }
	outputfm_27 { ap_memory {  { outputfm_27_address0 mem_address 1 10 }  { outputfm_27_ce0 mem_ce 1 1 }  { outputfm_27_q0 mem_dout 0 27 } } }
	outputfm_3 { ap_memory {  { outputfm_3_address0 mem_address 1 10 }  { outputfm_3_ce0 mem_ce 1 1 }  { outputfm_3_q0 mem_dout 0 27 } } }
	outputfm_4 { ap_memory {  { outputfm_4_address0 mem_address 1 10 }  { outputfm_4_ce0 mem_ce 1 1 }  { outputfm_4_q0 mem_dout 0 27 } } }
	outputfm_5 { ap_memory {  { outputfm_5_address0 mem_address 1 10 }  { outputfm_5_ce0 mem_ce 1 1 }  { outputfm_5_q0 mem_dout 0 27 } } }
	outputfm_6 { ap_memory {  { outputfm_6_address0 mem_address 1 10 }  { outputfm_6_ce0 mem_ce 1 1 }  { outputfm_6_q0 mem_dout 0 27 } } }
	outputfm_7 { ap_memory {  { outputfm_7_address0 mem_address 1 10 }  { outputfm_7_ce0 mem_ce 1 1 }  { outputfm_7_q0 mem_dout 0 27 } } }
	outputfm_8 { ap_memory {  { outputfm_8_address0 mem_address 1 10 }  { outputfm_8_ce0 mem_ce 1 1 }  { outputfm_8_q0 mem_dout 0 27 } } }
	outputfm_9 { ap_memory {  { outputfm_9_address0 mem_address 1 10 }  { outputfm_9_ce0 mem_ce 1 1 }  { outputfm_9_q0 mem_dout 0 27 } } }
}
