#include "fpga_top_processInputChannel_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_3_q0 = WBRAM_6_1_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_4_q0 = WBRAM_6_1_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_5_q0 = WBRAM_6_1_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_6_q0 = WBRAM_6_1_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_7_q0 = WBRAM_6_1_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_1_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_1_8_q0 = WBRAM_6_1_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_0_q0 = WBRAM_6_2_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_1_q0 = WBRAM_6_2_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_2_q0 = WBRAM_6_2_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_3_q0 = WBRAM_6_2_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_4_q0 = WBRAM_6_2_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_5_q0 = WBRAM_6_2_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_6_q0 = WBRAM_6_2_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_7_q0 = WBRAM_6_2_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_6_2_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_6_2_8_q0 = WBRAM_6_2_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_0_q0 = WBRAM_7_0_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_1_q0 = WBRAM_7_0_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_2_q0 = WBRAM_7_0_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_3_q0 = WBRAM_7_0_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_4_q0 = WBRAM_7_0_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_5_q0 = WBRAM_7_0_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_6_q0 = WBRAM_7_0_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_7_q0 = WBRAM_7_0_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_0_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_0_8_q0 = WBRAM_7_0_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_0_q0 = WBRAM_7_1_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_1_q0 = WBRAM_7_1_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_2_q0 = WBRAM_7_1_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_3_q0 = WBRAM_7_1_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_4_q0 = WBRAM_7_1_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_5_q0 = WBRAM_7_1_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_6_q0 = WBRAM_7_1_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_7_q0 = WBRAM_7_1_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_1_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_1_8_q0 = WBRAM_7_1_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_0_q0 = WBRAM_7_2_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_1_q0 = WBRAM_7_2_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_2_q0 = WBRAM_7_2_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_3_q0 = WBRAM_7_2_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_4_q0 = WBRAM_7_2_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_5_q0 = WBRAM_7_2_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_6_q0 = WBRAM_7_2_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_7_q0 = WBRAM_7_2_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_7_2_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_7_2_8_q0 = WBRAM_7_2_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_0_q0 = WBRAM_8_0_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_1_q0 = WBRAM_8_0_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_2_q0 = WBRAM_8_0_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_3_q0 = WBRAM_8_0_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_4_q0 = WBRAM_8_0_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_5_q0 = WBRAM_8_0_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_6_q0 = WBRAM_8_0_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_7_q0 = WBRAM_8_0_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_0_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_0_8_q0 = WBRAM_8_0_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_0_q0 = WBRAM_8_1_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_1_q0 = WBRAM_8_1_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_2_q0 = WBRAM_8_1_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_3_q0 = WBRAM_8_1_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_4_q0 = WBRAM_8_1_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_5_q0 = WBRAM_8_1_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_6_q0 = WBRAM_8_1_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_7_q0 = WBRAM_8_1_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_1_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_1_8_q0 = WBRAM_8_1_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_0_q0 = WBRAM_8_2_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_1_q0 = WBRAM_8_2_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_2_q0 = WBRAM_8_2_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_3_q0 = WBRAM_8_2_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_4_q0 = WBRAM_8_2_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_5_q0 = WBRAM_8_2_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_6_q0 = WBRAM_8_2_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_7_q0 = WBRAM_8_2_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_8_2_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_8_2_8_q0 = WBRAM_8_2_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_0_q0 = WBRAM_9_0_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_1_q0 = WBRAM_9_0_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_2_q0 = WBRAM_9_0_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_3_q0 = WBRAM_9_0_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_4_q0 = WBRAM_9_0_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_5_q0 = WBRAM_9_0_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_6_q0 = WBRAM_9_0_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_7_q0 = WBRAM_9_0_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_0_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_0_8_q0 = WBRAM_9_0_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_0_q0 = WBRAM_9_1_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_1_q0 = WBRAM_9_1_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_2_q0 = WBRAM_9_1_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_3_q0 = WBRAM_9_1_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_4_q0 = WBRAM_9_1_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_5_q0 = WBRAM_9_1_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_6_q0 = WBRAM_9_1_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_7_q0 = WBRAM_9_1_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_1_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_1_8_q0 = WBRAM_9_1_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_0_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_0_q0 = WBRAM_9_2_0_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_1_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_1_q0 = WBRAM_9_2_1_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_2_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_2_q0 = WBRAM_9_2_2_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_3_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_3_q0 = WBRAM_9_2_3_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_4_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_4_q0 = WBRAM_9_2_4_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_5_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_5_q0 = WBRAM_9_2_5_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_6_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_6_q0 = WBRAM_9_2_6_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_7_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_7_q0 = WBRAM_9_2_7_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WBRAM_9_2_8_q0() {
    fpga_top_processAllCHout1_U0_WBRAM_9_2_8_q0 = WBRAM_9_2_8_q0.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_WeightsCache_kernel_V() {
    fpga_top_processAllCHout1_U0_WeightsCache_kernel_V = WeightsCache_kernel_V.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ap_continue() {
    fpga_top_processAllCHout1_U0_ap_continue = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ap_start() {
    fpga_top_processAllCHout1_U0_ap_start = (ci_offset_V_empty_n.read() & pixel_buffer_0_empty_n.read() & pixel_buffer_1_empty_n.read() & pixel_buffer_2_empty_n.read() & pixel_buffer_3_empty_n.read() & pixel_buffer_4_empty_n.read() & pixel_buffer_5_empty_n.read() & pixel_buffer_6_empty_n.read() & pixel_buffer_7_empty_n.read() & pixel_buffer_8_empty_n.read() & ap_sig_start_in_fpga_top_processAllCHout1_U0_ap_start.read());
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ch_out_V_dout() {
    fpga_top_processAllCHout1_U0_ch_out_V_dout = ch_out_V_channel_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ch_out_V_empty_n() {
    fpga_top_processAllCHout1_U0_ch_out_V_empty_n = ch_out_V_channel_empty_n.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ci_V_dout() {
    fpga_top_processAllCHout1_U0_ci_V_dout = ci_in_V_channel_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_ci_V_empty_n() {
    fpga_top_processAllCHout1_U0_ci_V_empty_n = ci_in_V_channel_empty_n.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read() {
    fpga_top_processAllCHout1_U0_p_read = ci_offset_V_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read1() {
    fpga_top_processAllCHout1_U0_p_read1 = pixel_buffer_0_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read2() {
    fpga_top_processAllCHout1_U0_p_read2 = pixel_buffer_1_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read3() {
    fpga_top_processAllCHout1_U0_p_read3 = pixel_buffer_2_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read4() {
    fpga_top_processAllCHout1_U0_p_read4 = pixel_buffer_3_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read5() {
    fpga_top_processAllCHout1_U0_p_read5 = pixel_buffer_4_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read6() {
    fpga_top_processAllCHout1_U0_p_read6 = pixel_buffer_5_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read7() {
    fpga_top_processAllCHout1_U0_p_read7 = pixel_buffer_6_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read8() {
    fpga_top_processAllCHout1_U0_p_read8 = pixel_buffer_7_dout.read();
}

void fpga_top_processInputChannel_0::thread_fpga_top_processAllCHout1_U0_p_read9() {
    fpga_top_processAllCHout1_U0_p_read9 = pixel_buffer_8_dout.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_0_U_ap_dummy_ce() {
    pixel_buffer_0_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_0_din() {
    pixel_buffer_0_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_1.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_0_read() {
    pixel_buffer_0_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_0_write() {
    pixel_buffer_0_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_0.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_1_U_ap_dummy_ce() {
    pixel_buffer_1_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_1_din() {
    pixel_buffer_1_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_2.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_1_read() {
    pixel_buffer_1_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_1_write() {
    pixel_buffer_1_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_1.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_2_U_ap_dummy_ce() {
    pixel_buffer_2_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_2_din() {
    pixel_buffer_2_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_3.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_2_read() {
    pixel_buffer_2_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_2_write() {
    pixel_buffer_2_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_2.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_3_U_ap_dummy_ce() {
    pixel_buffer_3_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_3_din() {
    pixel_buffer_3_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_4.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_3_read() {
    pixel_buffer_3_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_3_write() {
    pixel_buffer_3_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_3.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_4_U_ap_dummy_ce() {
    pixel_buffer_4_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_4_din() {
    pixel_buffer_4_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_5.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_4_read() {
    pixel_buffer_4_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_4_write() {
    pixel_buffer_4_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_4.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_5_U_ap_dummy_ce() {
    pixel_buffer_5_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_5_din() {
    pixel_buffer_5_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_6.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_5_read() {
    pixel_buffer_5_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_5_write() {
    pixel_buffer_5_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_5.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_6_U_ap_dummy_ce() {
    pixel_buffer_6_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_6_din() {
    pixel_buffer_6_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_7.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_6_read() {
    pixel_buffer_6_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_6_write() {
    pixel_buffer_6_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_6.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_7_U_ap_dummy_ce() {
    pixel_buffer_7_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_7_din() {
    pixel_buffer_7_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_8.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_7_read() {
    pixel_buffer_7_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_7_write() {
    pixel_buffer_7_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_7.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_8_U_ap_dummy_ce() {
    pixel_buffer_8_U_ap_dummy_ce = ap_const_logic_1;
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_8_din() {
    pixel_buffer_8_din = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ap_return_9.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_8_read() {
    pixel_buffer_8_read = fpga_top_processAllCHout1_U0_ap_ready.read();
}

void fpga_top_processInputChannel_0::thread_pixel_buffer_8_write() {
    pixel_buffer_8_write = ap_chn_write_fpga_top_preloadPixelsAndPrecalcCIoffse_U0_pixel_buffer_8.read();
}

}

