# HW-SW Codesign in RISC-V/MIPS Architecture

## ğŸ“Œ Project Overview
This project demonstrates **hardwareâ€“software co-design** by integrating a MIPS-like processor written in **Verilog** with custom **assembly programs**.  
The hardware implements essential CPU components, while the software runs on top of the processor, interacting with instruction memory, data memory, and simple I/O devices such as LEDs.

---

## ğŸ—ï¸ Hardware Design (Verilog)

The hardware was implemented in Verilog and includes the following modules:

- **ALU.v** â€” Arithmetic Logic Unit  
- **RegisterFile.v** â€” General-purpose register storage  
- **ControlUnit.v** â€” Decodes instructions and generates control signals  
- **InstructionMemory.v** â€” Stores instructions (preloaded from `.txt` files)  
- **DataMemory.v** â€” Provides read/write access to memory  
- **reg_half.v** â€” Half-register utility  
- **clockdiv.v** â€” Clock divider for simulation/FPGA adaptation  
- **top.v** â€” Top-level module integrating all components  
- **MIPS.v** â€” Main processor datapath  

This modular design reflects a simplified MIPS CPU architecture that can be synthesized and tested on FPGA platforms.

---

## ğŸ’» Software Design (Assembly)

The software side was developed in **MIPS assembly language**:

- **mul.asm** â€” Implements arithmetic and branching logic, compiled into machine code for the instruction memory:contentReference
- **insmem_h.txt** â€” Instruction memory initialization file:contentReference
- **datamem_h.txt** â€” Data memory initialization file:contentReference

The program demonstrates:
- Reading values from memory  
- Performing arithmetic operations (including multiplication)  
- Conditional branching and looping  
- Writing results to memory-mapped I/O (e.g., LED output at address `0x7FF0`):contentReference[oaicite:3]{index=3}  

---

## ğŸ”— HW-SW Interaction

1. Assembly instructions are preloaded into **InstructionMemory** (`insmem_h.txt`).  
2. Data is preloaded into **DataMemory** (`datamem_h.txt`).  
3. The Verilog CPU fetches and executes the instructions cycle by cycle.  
4. Results are written back to registers, data memory, or to I/O devices (such as LEDs).  

This demonstrates how **hardware architecture and software control flow are co-designed** to achieve functional execution on a custom processor.

---

## ğŸ“š Future Work

- Extend the instruction set (e.g., floating-point operations).  
- Add pipelining and hazard detection.  
- Support more complex I/O devices beyond LEDs.  

---
