<stg><name>fft_Pipeline_DFTpts</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i6:0 %i_5 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i6:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc.i6:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_5, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i6:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i6:4 %br_ln134 = br i1 %tmp, void %for.inc.i6.split, void %_Z15fft_stage_firstPfS_S_S_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i6.split:1 %lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i6.split:2 %zext_ln137 = zext i8 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:3 %Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:4 %Stage0_R_1_load = load i8 %Stage0_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:5 %Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:6 %Stage0_I_1_load = load i8 %Stage0_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:27 %Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:28 %Stage0_R_3_load = load i8 %Stage0_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_3_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:29 %Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:30 %Stage0_I_3_load = load i8 %Stage0_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i6.split:51 %add_ln134 = add i11 %i_5, i11 4

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i6.split:52 %store_ln134 = store i11 %add_ln134, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:4 %Stage0_R_1_load = load i8 %Stage0_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:6 %Stage0_I_1_load = load i8 %Stage0_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:28 %Stage0_R_3_load = load i8 %Stage0_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_3_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:30 %Stage0_I_3_load = load i8 %Stage0_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="56" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="72" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:11 %Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_addr"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:12 %Stage0_R_load = load i8 %Stage0_R_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_load"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:16 %Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_addr"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:17 %Stage0_I_load = load i8 %Stage0_I_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_load"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:35 %Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:36 %Stage0_R_2_load = load i8 %Stage0_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_2_load"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:40 %Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:41 %Stage0_I_2_load = load i8 %Stage0_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="84" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:12 %Stage0_R_load = load i8 %Stage0_R_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_load"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:17 %Stage0_I_load = load i8 %Stage0_I_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_load"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:36 %Stage0_R_2_load = load i8 %Stage0_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_2_load"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:41 %Stage0_I_2_load = load i8 %Stage0_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="92" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="100" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="108" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="124" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
_Z15fft_stage_firstPfS_S_S_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i6.split:0 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:14 %Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_1_addr"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:15 %store_ln140 = store i32 %sub13_i, i8 %Stage1_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:19 %Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_1_addr"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:20 %store_ln141 = store i32 %sub18_i, i8 %Stage1_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:22 %Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_addr"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:23 %store_ln142 = store i32 %add23_i, i8 %Stage1_R_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:25 %Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_addr"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:26 %store_ln143 = store i32 %add28_i, i8 %Stage1_I_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:38 %Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_3_addr"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:39 %store_ln140 = store i32 %sub13_1_i, i8 %Stage1_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:43 %Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:44 %store_ln141 = store i32 %sub18_1_i, i8 %Stage1_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:46 %Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_2_addr"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:47 %store_ln142 = store i32 %add23_1_i, i8 %Stage1_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:49 %Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:50 %store_ln143 = store i32 %add28_1_i, i8 %Stage1_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i6.split:53 %br_ln134 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="190" name="Stage0_R_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_R_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="Stage0_I_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="Stage0_R" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="Stage1_R_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="Stage0_I" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="Stage1_I_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="Stage1_R" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="Stage1_I" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="198" name="Stage0_R_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_R_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="199" name="Stage0_I_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="Stage0_R_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_R_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="Stage1_R_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="Stage0_I_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage0_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="Stage1_I_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="Stage1_R_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="Stage1_I_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Stage1_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="207" from="StgValue_206" to="i" fromId="206" toId="20">
</dataflow>
<dataflow id="209" from="StgValue_208" to="store_ln0" fromId="208" toId="21">
</dataflow>
<dataflow id="210" from="i" to="store_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="211" from="i" to="i_5" fromId="20" toId="23">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="212" toId="24">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specpipeline_ln0" fromId="214" toId="24">
</dataflow>
<dataflow id="217" from="StgValue_216" to="specpipeline_ln0" fromId="216" toId="24">
</dataflow>
<dataflow id="218" from="StgValue_206" to="specpipeline_ln0" fromId="206" toId="24">
</dataflow>
<dataflow id="219" from="StgValue_216" to="specpipeline_ln0" fromId="216" toId="24">
</dataflow>
<dataflow id="221" from="p_str" to="specpipeline_ln0" fromId="220" toId="24">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp" fromId="222" toId="25">
</dataflow>
<dataflow id="224" from="i_5" to="tmp" fromId="23" toId="25">
</dataflow>
<dataflow id="226" from="StgValue_225" to="tmp" fromId="225" toId="25">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="227" toId="26">
</dataflow>
<dataflow id="230" from="StgValue_229" to="empty" fromId="229" toId="26">
</dataflow>
<dataflow id="231" from="StgValue_229" to="empty" fromId="229" toId="26">
</dataflow>
<dataflow id="232" from="StgValue_229" to="empty" fromId="229" toId="26">
</dataflow>
<dataflow id="233" from="tmp" to="br_ln134" fromId="25" toId="27">
</dataflow>
<dataflow id="235" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="lshr_ln2" fromId="234" toId="28">
</dataflow>
<dataflow id="236" from="i_5" to="lshr_ln2" fromId="23" toId="28">
</dataflow>
<dataflow id="238" from="StgValue_237" to="lshr_ln2" fromId="237" toId="28">
</dataflow>
<dataflow id="240" from="StgValue_239" to="lshr_ln2" fromId="239" toId="28">
</dataflow>
<dataflow id="241" from="lshr_ln2" to="zext_ln137" fromId="28" toId="29">
</dataflow>
<dataflow id="242" from="Stage0_R_1" to="Stage0_R_1_addr" fromId="190" toId="30">
</dataflow>
<dataflow id="244" from="StgValue_243" to="Stage0_R_1_addr" fromId="243" toId="30">
</dataflow>
<dataflow id="245" from="zext_ln137" to="Stage0_R_1_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="246" from="Stage0_R_1_addr" to="Stage0_R_1_load" fromId="30" toId="31">
</dataflow>
<dataflow id="247" from="Stage0_I_1" to="Stage0_I_1_addr" fromId="191" toId="32">
</dataflow>
<dataflow id="248" from="StgValue_243" to="Stage0_I_1_addr" fromId="243" toId="32">
</dataflow>
<dataflow id="249" from="zext_ln137" to="Stage0_I_1_addr" fromId="29" toId="32">
</dataflow>
<dataflow id="250" from="Stage0_I_1_addr" to="Stage0_I_1_load" fromId="32" toId="33">
</dataflow>
<dataflow id="251" from="Stage0_R_3" to="Stage0_R_3_addr" fromId="198" toId="34">
</dataflow>
<dataflow id="252" from="StgValue_243" to="Stage0_R_3_addr" fromId="243" toId="34">
</dataflow>
<dataflow id="253" from="zext_ln137" to="Stage0_R_3_addr" fromId="29" toId="34">
</dataflow>
<dataflow id="254" from="Stage0_R_3_addr" to="Stage0_R_3_load" fromId="34" toId="35">
</dataflow>
<dataflow id="255" from="Stage0_I_3" to="Stage0_I_3_addr" fromId="199" toId="36">
</dataflow>
<dataflow id="256" from="StgValue_243" to="Stage0_I_3_addr" fromId="243" toId="36">
</dataflow>
<dataflow id="257" from="zext_ln137" to="Stage0_I_3_addr" fromId="29" toId="36">
</dataflow>
<dataflow id="258" from="Stage0_I_3_addr" to="Stage0_I_3_load" fromId="36" toId="37">
</dataflow>
<dataflow id="259" from="i_5" to="add_ln134" fromId="23" toId="38">
</dataflow>
<dataflow id="261" from="StgValue_260" to="add_ln134" fromId="260" toId="38">
</dataflow>
<dataflow id="262" from="add_ln134" to="store_ln134" fromId="38" toId="39">
</dataflow>
<dataflow id="263" from="i" to="store_ln134" fromId="20" toId="39">
</dataflow>
<dataflow id="264" from="Stage0_R_1_addr" to="Stage0_R_1_load" fromId="30" toId="40">
</dataflow>
<dataflow id="265" from="Stage0_I_1_addr" to="Stage0_I_1_load" fromId="32" toId="41">
</dataflow>
<dataflow id="266" from="Stage0_R_3_addr" to="Stage0_R_3_load" fromId="34" toId="42">
</dataflow>
<dataflow id="267" from="Stage0_I_3_addr" to="Stage0_I_3_load" fromId="36" toId="43">
</dataflow>
<dataflow id="268" from="Stage0_I_1_load" to="mul3_i" fromId="41" toId="44">
</dataflow>
<dataflow id="270" from="StgValue_269" to="mul3_i" fromId="269" toId="44">
</dataflow>
<dataflow id="271" from="Stage0_R_1_load" to="mul9_i" fromId="40" toId="45">
</dataflow>
<dataflow id="272" from="StgValue_269" to="mul9_i" fromId="269" toId="45">
</dataflow>
<dataflow id="273" from="Stage0_I_3_load" to="mul3_1_i" fromId="43" toId="46">
</dataflow>
<dataflow id="274" from="StgValue_269" to="mul3_1_i" fromId="269" toId="46">
</dataflow>
<dataflow id="275" from="Stage0_R_3_load" to="mul9_1_i" fromId="42" toId="47">
</dataflow>
<dataflow id="276" from="StgValue_269" to="mul9_1_i" fromId="269" toId="47">
</dataflow>
<dataflow id="277" from="Stage0_I_1_load" to="mul3_i" fromId="41" toId="48">
</dataflow>
<dataflow id="278" from="StgValue_269" to="mul3_i" fromId="269" toId="48">
</dataflow>
<dataflow id="279" from="Stage0_R_1_load" to="mul9_i" fromId="40" toId="49">
</dataflow>
<dataflow id="280" from="StgValue_269" to="mul9_i" fromId="269" toId="49">
</dataflow>
<dataflow id="281" from="Stage0_I_3_load" to="mul3_1_i" fromId="43" toId="50">
</dataflow>
<dataflow id="282" from="StgValue_269" to="mul3_1_i" fromId="269" toId="50">
</dataflow>
<dataflow id="283" from="Stage0_R_3_load" to="mul9_1_i" fromId="42" toId="51">
</dataflow>
<dataflow id="284" from="StgValue_269" to="mul9_1_i" fromId="269" toId="51">
</dataflow>
<dataflow id="285" from="Stage0_I_1_load" to="mul3_i" fromId="41" toId="52">
</dataflow>
<dataflow id="286" from="StgValue_269" to="mul3_i" fromId="269" toId="52">
</dataflow>
<dataflow id="287" from="Stage0_R_1_load" to="mul9_i" fromId="40" toId="53">
</dataflow>
<dataflow id="288" from="StgValue_269" to="mul9_i" fromId="269" toId="53">
</dataflow>
<dataflow id="289" from="Stage0_I_3_load" to="mul3_1_i" fromId="43" toId="54">
</dataflow>
<dataflow id="290" from="StgValue_269" to="mul3_1_i" fromId="269" toId="54">
</dataflow>
<dataflow id="291" from="Stage0_R_3_load" to="mul9_1_i" fromId="42" toId="55">
</dataflow>
<dataflow id="292" from="StgValue_269" to="mul9_1_i" fromId="269" toId="55">
</dataflow>
<dataflow id="293" from="Stage0_I_1_load" to="mul3_i" fromId="41" toId="56">
</dataflow>
<dataflow id="294" from="StgValue_269" to="mul3_i" fromId="269" toId="56">
</dataflow>
<dataflow id="295" from="Stage0_R_1_load" to="mul9_i" fromId="40" toId="57">
</dataflow>
<dataflow id="296" from="StgValue_269" to="mul9_i" fromId="269" toId="57">
</dataflow>
<dataflow id="297" from="Stage0_I_3_load" to="mul3_1_i" fromId="43" toId="58">
</dataflow>
<dataflow id="298" from="StgValue_269" to="mul3_1_i" fromId="269" toId="58">
</dataflow>
<dataflow id="299" from="Stage0_R_3_load" to="mul9_1_i" fromId="42" toId="59">
</dataflow>
<dataflow id="300" from="StgValue_269" to="mul9_1_i" fromId="269" toId="59">
</dataflow>
<dataflow id="301" from="Stage0_R_1_load" to="temp_R" fromId="40" toId="60">
</dataflow>
<dataflow id="302" from="mul3_i" to="temp_R" fromId="56" toId="60">
</dataflow>
<dataflow id="303" from="Stage0_I_1_load" to="temp_I" fromId="41" toId="61">
</dataflow>
<dataflow id="304" from="mul9_i" to="temp_I" fromId="57" toId="61">
</dataflow>
<dataflow id="305" from="Stage0_R_3_load" to="temp_R_1" fromId="42" toId="62">
</dataflow>
<dataflow id="306" from="mul3_1_i" to="temp_R_1" fromId="58" toId="62">
</dataflow>
<dataflow id="307" from="Stage0_I_3_load" to="temp_I_1" fromId="43" toId="63">
</dataflow>
<dataflow id="308" from="mul9_1_i" to="temp_I_1" fromId="59" toId="63">
</dataflow>
<dataflow id="309" from="Stage0_R_1_load" to="temp_R" fromId="40" toId="64">
</dataflow>
<dataflow id="310" from="mul3_i" to="temp_R" fromId="56" toId="64">
</dataflow>
<dataflow id="311" from="Stage0_I_1_load" to="temp_I" fromId="41" toId="65">
</dataflow>
<dataflow id="312" from="mul9_i" to="temp_I" fromId="57" toId="65">
</dataflow>
<dataflow id="313" from="Stage0_R_3_load" to="temp_R_1" fromId="42" toId="66">
</dataflow>
<dataflow id="314" from="mul3_1_i" to="temp_R_1" fromId="58" toId="66">
</dataflow>
<dataflow id="315" from="Stage0_I_3_load" to="temp_I_1" fromId="43" toId="67">
</dataflow>
<dataflow id="316" from="mul9_1_i" to="temp_I_1" fromId="59" toId="67">
</dataflow>
<dataflow id="317" from="Stage0_R_1_load" to="temp_R" fromId="40" toId="68">
</dataflow>
<dataflow id="318" from="mul3_i" to="temp_R" fromId="56" toId="68">
</dataflow>
<dataflow id="319" from="Stage0_I_1_load" to="temp_I" fromId="41" toId="69">
</dataflow>
<dataflow id="320" from="mul9_i" to="temp_I" fromId="57" toId="69">
</dataflow>
<dataflow id="321" from="Stage0_R_3_load" to="temp_R_1" fromId="42" toId="70">
</dataflow>
<dataflow id="322" from="mul3_1_i" to="temp_R_1" fromId="58" toId="70">
</dataflow>
<dataflow id="323" from="Stage0_I_3_load" to="temp_I_1" fromId="43" toId="71">
</dataflow>
<dataflow id="324" from="mul9_1_i" to="temp_I_1" fromId="59" toId="71">
</dataflow>
<dataflow id="325" from="Stage0_R_1_load" to="temp_R" fromId="40" toId="72">
</dataflow>
<dataflow id="326" from="mul3_i" to="temp_R" fromId="56" toId="72">
</dataflow>
<dataflow id="327" from="Stage0_I_1_load" to="temp_I" fromId="41" toId="73">
</dataflow>
<dataflow id="328" from="mul9_i" to="temp_I" fromId="57" toId="73">
</dataflow>
<dataflow id="329" from="Stage0_R" to="Stage0_R_addr" fromId="192" toId="74">
</dataflow>
<dataflow id="330" from="StgValue_243" to="Stage0_R_addr" fromId="243" toId="74">
</dataflow>
<dataflow id="331" from="zext_ln137" to="Stage0_R_addr" fromId="29" toId="74">
</dataflow>
<dataflow id="332" from="Stage0_R_addr" to="Stage0_R_load" fromId="74" toId="75">
</dataflow>
<dataflow id="333" from="Stage0_I" to="Stage0_I_addr" fromId="194" toId="76">
</dataflow>
<dataflow id="334" from="StgValue_243" to="Stage0_I_addr" fromId="243" toId="76">
</dataflow>
<dataflow id="335" from="zext_ln137" to="Stage0_I_addr" fromId="29" toId="76">
</dataflow>
<dataflow id="336" from="Stage0_I_addr" to="Stage0_I_load" fromId="76" toId="77">
</dataflow>
<dataflow id="337" from="Stage0_R_3_load" to="temp_R_1" fromId="42" toId="78">
</dataflow>
<dataflow id="338" from="mul3_1_i" to="temp_R_1" fromId="58" toId="78">
</dataflow>
<dataflow id="339" from="Stage0_I_3_load" to="temp_I_1" fromId="43" toId="79">
</dataflow>
<dataflow id="340" from="mul9_1_i" to="temp_I_1" fromId="59" toId="79">
</dataflow>
<dataflow id="341" from="Stage0_R_2" to="Stage0_R_2_addr" fromId="200" toId="80">
</dataflow>
<dataflow id="342" from="StgValue_243" to="Stage0_R_2_addr" fromId="243" toId="80">
</dataflow>
<dataflow id="343" from="zext_ln137" to="Stage0_R_2_addr" fromId="29" toId="80">
</dataflow>
<dataflow id="344" from="Stage0_R_2_addr" to="Stage0_R_2_load" fromId="80" toId="81">
</dataflow>
<dataflow id="345" from="Stage0_I_2" to="Stage0_I_2_addr" fromId="202" toId="82">
</dataflow>
<dataflow id="346" from="StgValue_243" to="Stage0_I_2_addr" fromId="243" toId="82">
</dataflow>
<dataflow id="347" from="zext_ln137" to="Stage0_I_2_addr" fromId="29" toId="82">
</dataflow>
<dataflow id="348" from="Stage0_I_2_addr" to="Stage0_I_2_load" fromId="82" toId="83">
</dataflow>
<dataflow id="349" from="Stage0_R_1_load" to="temp_R" fromId="40" toId="84">
</dataflow>
<dataflow id="350" from="mul3_i" to="temp_R" fromId="56" toId="84">
</dataflow>
<dataflow id="351" from="Stage0_I_1_load" to="temp_I" fromId="41" toId="85">
</dataflow>
<dataflow id="352" from="mul9_i" to="temp_I" fromId="57" toId="85">
</dataflow>
<dataflow id="353" from="Stage0_R_addr" to="Stage0_R_load" fromId="74" toId="86">
</dataflow>
<dataflow id="354" from="Stage0_I_addr" to="Stage0_I_load" fromId="76" toId="87">
</dataflow>
<dataflow id="355" from="Stage0_R_3_load" to="temp_R_1" fromId="42" toId="88">
</dataflow>
<dataflow id="356" from="mul3_1_i" to="temp_R_1" fromId="58" toId="88">
</dataflow>
<dataflow id="357" from="Stage0_I_3_load" to="temp_I_1" fromId="43" toId="89">
</dataflow>
<dataflow id="358" from="mul9_1_i" to="temp_I_1" fromId="59" toId="89">
</dataflow>
<dataflow id="359" from="Stage0_R_2_addr" to="Stage0_R_2_load" fromId="80" toId="90">
</dataflow>
<dataflow id="360" from="Stage0_I_2_addr" to="Stage0_I_2_load" fromId="82" toId="91">
</dataflow>
<dataflow id="361" from="Stage0_R_load" to="sub13_i" fromId="86" toId="92">
</dataflow>
<dataflow id="362" from="temp_R" to="sub13_i" fromId="84" toId="92">
</dataflow>
<dataflow id="363" from="Stage0_I_load" to="sub18_i" fromId="87" toId="93">
</dataflow>
<dataflow id="364" from="temp_I" to="sub18_i" fromId="85" toId="93">
</dataflow>
<dataflow id="365" from="Stage0_R_load" to="add23_i" fromId="86" toId="94">
</dataflow>
<dataflow id="366" from="temp_R" to="add23_i" fromId="84" toId="94">
</dataflow>
<dataflow id="367" from="Stage0_I_load" to="add28_i" fromId="87" toId="95">
</dataflow>
<dataflow id="368" from="temp_I" to="add28_i" fromId="85" toId="95">
</dataflow>
<dataflow id="369" from="Stage0_R_2_load" to="sub13_1_i" fromId="90" toId="96">
</dataflow>
<dataflow id="370" from="temp_R_1" to="sub13_1_i" fromId="88" toId="96">
</dataflow>
<dataflow id="371" from="Stage0_I_2_load" to="sub18_1_i" fromId="91" toId="97">
</dataflow>
<dataflow id="372" from="temp_I_1" to="sub18_1_i" fromId="89" toId="97">
</dataflow>
<dataflow id="373" from="Stage0_R_2_load" to="add23_1_i" fromId="90" toId="98">
</dataflow>
<dataflow id="374" from="temp_R_1" to="add23_1_i" fromId="88" toId="98">
</dataflow>
<dataflow id="375" from="Stage0_I_2_load" to="add28_1_i" fromId="91" toId="99">
</dataflow>
<dataflow id="376" from="temp_I_1" to="add28_1_i" fromId="89" toId="99">
</dataflow>
<dataflow id="377" from="Stage0_R_load" to="sub13_i" fromId="86" toId="100">
</dataflow>
<dataflow id="378" from="temp_R" to="sub13_i" fromId="84" toId="100">
</dataflow>
<dataflow id="379" from="Stage0_I_load" to="sub18_i" fromId="87" toId="101">
</dataflow>
<dataflow id="380" from="temp_I" to="sub18_i" fromId="85" toId="101">
</dataflow>
<dataflow id="381" from="Stage0_R_load" to="add23_i" fromId="86" toId="102">
</dataflow>
<dataflow id="382" from="temp_R" to="add23_i" fromId="84" toId="102">
</dataflow>
<dataflow id="383" from="Stage0_I_load" to="add28_i" fromId="87" toId="103">
</dataflow>
<dataflow id="384" from="temp_I" to="add28_i" fromId="85" toId="103">
</dataflow>
<dataflow id="385" from="Stage0_R_2_load" to="sub13_1_i" fromId="90" toId="104">
</dataflow>
<dataflow id="386" from="temp_R_1" to="sub13_1_i" fromId="88" toId="104">
</dataflow>
<dataflow id="387" from="Stage0_I_2_load" to="sub18_1_i" fromId="91" toId="105">
</dataflow>
<dataflow id="388" from="temp_I_1" to="sub18_1_i" fromId="89" toId="105">
</dataflow>
<dataflow id="389" from="Stage0_R_2_load" to="add23_1_i" fromId="90" toId="106">
</dataflow>
<dataflow id="390" from="temp_R_1" to="add23_1_i" fromId="88" toId="106">
</dataflow>
<dataflow id="391" from="Stage0_I_2_load" to="add28_1_i" fromId="91" toId="107">
</dataflow>
<dataflow id="392" from="temp_I_1" to="add28_1_i" fromId="89" toId="107">
</dataflow>
<dataflow id="393" from="Stage0_R_load" to="sub13_i" fromId="86" toId="108">
</dataflow>
<dataflow id="394" from="temp_R" to="sub13_i" fromId="84" toId="108">
</dataflow>
<dataflow id="395" from="Stage0_I_load" to="sub18_i" fromId="87" toId="109">
</dataflow>
<dataflow id="396" from="temp_I" to="sub18_i" fromId="85" toId="109">
</dataflow>
<dataflow id="397" from="Stage0_R_load" to="add23_i" fromId="86" toId="110">
</dataflow>
<dataflow id="398" from="temp_R" to="add23_i" fromId="84" toId="110">
</dataflow>
<dataflow id="399" from="Stage0_I_load" to="add28_i" fromId="87" toId="111">
</dataflow>
<dataflow id="400" from="temp_I" to="add28_i" fromId="85" toId="111">
</dataflow>
<dataflow id="401" from="Stage0_R_2_load" to="sub13_1_i" fromId="90" toId="112">
</dataflow>
<dataflow id="402" from="temp_R_1" to="sub13_1_i" fromId="88" toId="112">
</dataflow>
<dataflow id="403" from="Stage0_I_2_load" to="sub18_1_i" fromId="91" toId="113">
</dataflow>
<dataflow id="404" from="temp_I_1" to="sub18_1_i" fromId="89" toId="113">
</dataflow>
<dataflow id="405" from="Stage0_R_2_load" to="add23_1_i" fromId="90" toId="114">
</dataflow>
<dataflow id="406" from="temp_R_1" to="add23_1_i" fromId="88" toId="114">
</dataflow>
<dataflow id="407" from="Stage0_I_2_load" to="add28_1_i" fromId="91" toId="115">
</dataflow>
<dataflow id="408" from="temp_I_1" to="add28_1_i" fromId="89" toId="115">
</dataflow>
<dataflow id="409" from="Stage0_R_load" to="sub13_i" fromId="86" toId="116">
</dataflow>
<dataflow id="410" from="temp_R" to="sub13_i" fromId="84" toId="116">
</dataflow>
<dataflow id="411" from="Stage0_I_load" to="sub18_i" fromId="87" toId="117">
</dataflow>
<dataflow id="412" from="temp_I" to="sub18_i" fromId="85" toId="117">
</dataflow>
<dataflow id="413" from="Stage0_R_load" to="add23_i" fromId="86" toId="118">
</dataflow>
<dataflow id="414" from="temp_R" to="add23_i" fromId="84" toId="118">
</dataflow>
<dataflow id="415" from="Stage0_I_load" to="add28_i" fromId="87" toId="119">
</dataflow>
<dataflow id="416" from="temp_I" to="add28_i" fromId="85" toId="119">
</dataflow>
<dataflow id="417" from="Stage0_R_2_load" to="sub13_1_i" fromId="90" toId="120">
</dataflow>
<dataflow id="418" from="temp_R_1" to="sub13_1_i" fromId="88" toId="120">
</dataflow>
<dataflow id="419" from="Stage0_I_2_load" to="sub18_1_i" fromId="91" toId="121">
</dataflow>
<dataflow id="420" from="temp_I_1" to="sub18_1_i" fromId="89" toId="121">
</dataflow>
<dataflow id="421" from="Stage0_R_2_load" to="add23_1_i" fromId="90" toId="122">
</dataflow>
<dataflow id="422" from="temp_R_1" to="add23_1_i" fromId="88" toId="122">
</dataflow>
<dataflow id="423" from="Stage0_I_2_load" to="add28_1_i" fromId="91" toId="123">
</dataflow>
<dataflow id="424" from="temp_I_1" to="add28_1_i" fromId="89" toId="123">
</dataflow>
<dataflow id="425" from="Stage0_R_load" to="sub13_i" fromId="86" toId="124">
</dataflow>
<dataflow id="426" from="temp_R" to="sub13_i" fromId="84" toId="124">
</dataflow>
<dataflow id="427" from="Stage0_I_load" to="sub18_i" fromId="87" toId="125">
</dataflow>
<dataflow id="428" from="temp_I" to="sub18_i" fromId="85" toId="125">
</dataflow>
<dataflow id="429" from="Stage0_R_load" to="add23_i" fromId="86" toId="126">
</dataflow>
<dataflow id="430" from="temp_R" to="add23_i" fromId="84" toId="126">
</dataflow>
<dataflow id="431" from="Stage0_I_load" to="add28_i" fromId="87" toId="127">
</dataflow>
<dataflow id="432" from="temp_I" to="add28_i" fromId="85" toId="127">
</dataflow>
<dataflow id="433" from="Stage0_R_2_load" to="sub13_1_i" fromId="90" toId="128">
</dataflow>
<dataflow id="434" from="temp_R_1" to="sub13_1_i" fromId="88" toId="128">
</dataflow>
<dataflow id="435" from="Stage0_I_2_load" to="sub18_1_i" fromId="91" toId="129">
</dataflow>
<dataflow id="436" from="temp_I_1" to="sub18_1_i" fromId="89" toId="129">
</dataflow>
<dataflow id="437" from="Stage0_R_2_load" to="add23_1_i" fromId="90" toId="130">
</dataflow>
<dataflow id="438" from="temp_R_1" to="add23_1_i" fromId="88" toId="130">
</dataflow>
<dataflow id="439" from="Stage0_I_2_load" to="add28_1_i" fromId="91" toId="131">
</dataflow>
<dataflow id="440" from="temp_I_1" to="add28_1_i" fromId="89" toId="131">
</dataflow>
<dataflow id="442" from="_ssdm_op_SpecLoopName" to="specloopname_ln125" fromId="441" toId="132">
</dataflow>
<dataflow id="444" from="empty_1" to="specloopname_ln125" fromId="443" toId="132">
</dataflow>
<dataflow id="445" from="Stage1_R_1" to="Stage1_R_1_addr" fromId="193" toId="133">
</dataflow>
<dataflow id="446" from="StgValue_243" to="Stage1_R_1_addr" fromId="243" toId="133">
</dataflow>
<dataflow id="447" from="zext_ln137" to="Stage1_R_1_addr" fromId="29" toId="133">
</dataflow>
<dataflow id="448" from="sub13_i" to="store_ln140" fromId="124" toId="134">
</dataflow>
<dataflow id="449" from="Stage1_R_1_addr" to="store_ln140" fromId="133" toId="134">
</dataflow>
<dataflow id="450" from="Stage1_I_1" to="Stage1_I_1_addr" fromId="195" toId="135">
</dataflow>
<dataflow id="451" from="StgValue_243" to="Stage1_I_1_addr" fromId="243" toId="135">
</dataflow>
<dataflow id="452" from="zext_ln137" to="Stage1_I_1_addr" fromId="29" toId="135">
</dataflow>
<dataflow id="453" from="sub18_i" to="store_ln141" fromId="125" toId="136">
</dataflow>
<dataflow id="454" from="Stage1_I_1_addr" to="store_ln141" fromId="135" toId="136">
</dataflow>
<dataflow id="455" from="Stage1_R" to="Stage1_R_addr" fromId="196" toId="137">
</dataflow>
<dataflow id="456" from="StgValue_243" to="Stage1_R_addr" fromId="243" toId="137">
</dataflow>
<dataflow id="457" from="zext_ln137" to="Stage1_R_addr" fromId="29" toId="137">
</dataflow>
<dataflow id="458" from="add23_i" to="store_ln142" fromId="126" toId="138">
</dataflow>
<dataflow id="459" from="Stage1_R_addr" to="store_ln142" fromId="137" toId="138">
</dataflow>
<dataflow id="460" from="Stage1_I" to="Stage1_I_addr" fromId="197" toId="139">
</dataflow>
<dataflow id="461" from="StgValue_243" to="Stage1_I_addr" fromId="243" toId="139">
</dataflow>
<dataflow id="462" from="zext_ln137" to="Stage1_I_addr" fromId="29" toId="139">
</dataflow>
<dataflow id="463" from="add28_i" to="store_ln143" fromId="127" toId="140">
</dataflow>
<dataflow id="464" from="Stage1_I_addr" to="store_ln143" fromId="139" toId="140">
</dataflow>
<dataflow id="465" from="Stage1_R_3" to="Stage1_R_3_addr" fromId="201" toId="141">
</dataflow>
<dataflow id="466" from="StgValue_243" to="Stage1_R_3_addr" fromId="243" toId="141">
</dataflow>
<dataflow id="467" from="zext_ln137" to="Stage1_R_3_addr" fromId="29" toId="141">
</dataflow>
<dataflow id="468" from="sub13_1_i" to="store_ln140" fromId="128" toId="142">
</dataflow>
<dataflow id="469" from="Stage1_R_3_addr" to="store_ln140" fromId="141" toId="142">
</dataflow>
<dataflow id="470" from="Stage1_I_3" to="Stage1_I_3_addr" fromId="203" toId="143">
</dataflow>
<dataflow id="471" from="StgValue_243" to="Stage1_I_3_addr" fromId="243" toId="143">
</dataflow>
<dataflow id="472" from="zext_ln137" to="Stage1_I_3_addr" fromId="29" toId="143">
</dataflow>
<dataflow id="473" from="sub18_1_i" to="store_ln141" fromId="129" toId="144">
</dataflow>
<dataflow id="474" from="Stage1_I_3_addr" to="store_ln141" fromId="143" toId="144">
</dataflow>
<dataflow id="475" from="Stage1_R_2" to="Stage1_R_2_addr" fromId="204" toId="145">
</dataflow>
<dataflow id="476" from="StgValue_243" to="Stage1_R_2_addr" fromId="243" toId="145">
</dataflow>
<dataflow id="477" from="zext_ln137" to="Stage1_R_2_addr" fromId="29" toId="145">
</dataflow>
<dataflow id="478" from="add23_1_i" to="store_ln142" fromId="130" toId="146">
</dataflow>
<dataflow id="479" from="Stage1_R_2_addr" to="store_ln142" fromId="145" toId="146">
</dataflow>
<dataflow id="480" from="Stage1_I_2" to="Stage1_I_2_addr" fromId="205" toId="147">
</dataflow>
<dataflow id="481" from="StgValue_243" to="Stage1_I_2_addr" fromId="243" toId="147">
</dataflow>
<dataflow id="482" from="zext_ln137" to="Stage1_I_2_addr" fromId="29" toId="147">
</dataflow>
<dataflow id="483" from="add28_1_i" to="store_ln143" fromId="131" toId="148">
</dataflow>
<dataflow id="484" from="Stage1_I_2_addr" to="store_ln143" fromId="147" toId="148">
</dataflow>
<dataflow id="485" from="tmp" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="486" from="tmp" to="StgValue_17" fromId="25" toId="17">
</dataflow>
</dataflows>


</stg>
