============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  02:27:13 pm
  Module:                 wb2sdrc
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance                     Module                   Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------------------------------------------
wb2sdrc                                                        1404   6513.732     0.000     6513.732 <none> (D)  
  u_rddatafifo async_fifo_W33_DP4_WR_FAST1h0_RD_FAST1h1         351   1632.708     0.000     1632.708 <none> (D)  
  u_wrdatafifo async_fifo_W36_DP8_WR_FAST1h0_RD_FAST1h1         620   3123.144     0.000     3123.144 <none> (D)  
  (D) = wireload is default in technology library
