[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch marks detected on lot W2024-4123. Scratches 25-40mm in length, diagonal orientation. Wafers 3, 5, 7, 9 affected. FOUP-2847 used.\n\nProcess Context: Robot HANDLER-BROOKS-02 processed both FOUP-2847 and FOUP-2848. FOUP-2848 wafers show no scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 slot damage at odd-numbered positions\n- Only wafers 3, 5, 7, 9 (odd slots) affected\n- FOUP-2848 processed with same robot shows no scratches\n- This rules out robot end effector as cause\n\n**Correlation Reasoning**:\n- Odd slot pattern indicates FOUP slot-specific damage\n- FOUP comparison eliminates robot from consideration\n- Scratches occurred during FOUP load/unload\n\n## Corrective Actions\n\n1. **Quarantine**: Remove FOUP-2847 from service immediately\n2. **Inspect**: Check slots 3, 5, 7, 9 with magnification for burrs\n3. **Scrap**: If damage confirmed, scrap FOUP-2847\n4. **Document**: Record FOUP ID for tracking\n\n## Prevention Measures\n\n- Implement FOUP inspection after drops or impacts\n- Track FOUP usage cycles\n- Add slot inspection to FOUP qualification\n\n**Severity**: Major\n**Yield Impact**: 16% (4 of 25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2024-4456. All 25 wafers show scratches with same orientation (radial, toward center). Scratches 15-30mm long.\n\nProcess Context: Robot HANDLER-YASKAWA-05 handled all wafers. FOUP-3012 and FOUP-3013 both affected. Scratches appeared after robot PM yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage after PM\n- All wafers affected with same orientation\n- Multiple FOUPs affected rules out FOUP-specific issue\n- Onset after robot PM indicates maintenance-related cause\n\n**Correlation Reasoning**:\n- Same scratch orientation on all wafers = robot blade issue\n- Both FOUPs affected = not FOUP-specific\n- PM timing correlation = PM introduced problem\n\n## Corrective Actions\n\n1. **Immediate**: Take HANDLER-YASKAWA-05 offline\n2. **Inspect**: Check end effector for damage/contamination\n3. **Replace**: End effector P/N 412-3456 if damaged\n4. **Verify**: PM procedure was followed correctly\n5. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Require end effector inspection after PM\n- Run test wafer after handler maintenance\n- Document PM procedure with checklist\n\n**Severity**: Critical\n**Yield Impact**: 100% (all wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4789. Wafers 2, 4, 6, 8, 10 affected. Even-slot pattern. Scratches appear concentric, near wafer edge.\n\nProcess Context: FOUP-2956 used. Robot HANDLER-BROOKS-04 also processed FOUP-2957 with no issues. Even slots in FOUP-2956 recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Newly installed even-numbered FOUP slots defective\n- Even slot pattern (2, 4, 6, 8, 10) affected\n- Recently replaced slots correlate with defect\n- FOUP-2957 with original slots shows no scratches\n\n**Correlation Reasoning**:\n- Even-only pattern = even slots specific\n- Recent slot replacement = new parts suspect\n- Edge location = slot edge contact issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-2956 from production\n2. **Inspect**: New slots for burrs or installation issues\n3. **Replace**: Defective slots with verified parts\n4. **Validate**: Test wafers in even slots\n\n## Prevention Measures\n\n- Require incoming inspection of replacement slots\n- Validate FOUP after slot replacement\n- Track slot replacement history\n\n**Severity**: Major\n**Yield Impact**: 20% (5 of 25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2024-5012. Random pattern across all wafers. Scratch length varies 5-50mm. Located across full wafer surface.\n\nProcess Context: Tool: CMP-AMAT-03. Recipe: OXIDE_CMP. Pad at 850 wafers (spec: 1000 max). Diamond dresser showing glazing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Diamond dresser glazing causing pad conditioning failure\n- Glazed dresser not properly conditioning pad\n- Pad surface accumulating particles and debris\n- Random scratches from embedded particles in pad\n\n**Correlation Reasoning**:\n- Random scratch pattern = pad-induced (not FOUP/handler)\n- Full wafer coverage = process-related\n- Dresser glazing = root cause of pad degradation\n\n## Corrective Actions\n\n1. **Replace**: Diamond dresser P/N 7891-4567\n2. **Replace**: CMP pad (approaching end of life anyway)\n3. **Condition**: Break-in new pad properly\n4. **Validate**: No scratches on test wafer\n\n## Prevention Measures\n\n- Track dresser conditioning cycles\n- Replace dresser before glazing occurs\n- Monitor scratch rate trends\n\n**Severity**: Critical\n**Yield Impact**: 35%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5345. Wafers 1-12 affected (first half of lot). Wafers 13-25 clean. Linear scratches, similar orientation.\n\nProcess Context: FOUP-3156 used for wafers 1-12, FOUP-3157 for wafers 13-25. Same robot processed both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 causing scratches\n- Clear demarcation at wafer 12/13 boundary\n- FOUP-3156 wafers all scratched\n- FOUP-3157 wafers all clean\n- Same robot rules out handler issue\n\n**Correlation Reasoning**:\n- Split lot pattern matches FOUP assignment\n- Robot processed both = robot not cause\n- FOUP-3156 is defective\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3156 immediately\n2. **Inspect**: All slots for damage\n3. **Scrap**: If damage confirmed\n4. **Resume**: Production with FOUP-3157 class FOUPs\n\n## Prevention Measures\n\n- Log FOUP usage per lot for traceability\n- Implement FOUP lifetime tracking\n- Add scratch correlation to defect analysis\n\n**Severity**: Major\n**Yield Impact**: 48% (12 of 25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-5678. All wafers affected. Scratches at wafer notch position. Consistent location on all wafers.\n\nProcess Context: Tool: LITH-ASML-05. Recipe: VIA_PHOTO. Notch finder mechanism serviced last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder mechanism damage from service\n- All wafers have scratch at same location (notch)\n- Consistent position = systematic mechanical contact\n- Service timing correlates with defect onset\n\n**Correlation Reasoning**:\n- Notch-specific location = notch finder contact\n- All wafers affected = not random\n- Post-service onset = service-related\n\n## Corrective Actions\n\n1. **Inspect**: Notch finder on LITH-ASML-05\n2. **Verify**: Contact surfaces for damage/debris\n3. **Adjust**: Notch finder alignment if needed\n4. **Validate**: Test wafer shows no notch scratches\n\n## Prevention Measures\n\n- Test wafer after notch finder service\n- Include contact surface check in PM\n- Document service procedures\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-6012. Wafers 1, 2, 3, 4, 5 (bottom slots) affected. Wafers 6-25 clean. Scratches near wafer center.\n\nProcess Context: FOUP-3289 used. FOUP was placed heavily on load port. Bottom slots may have experienced impact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP impact damage to bottom slots\n- Bottom 5 slots (1-5) affected\n- Heavy FOUP placement likely caused impact\n- Center scratches from slot bottom contact\n\n**Correlation Reasoning**:\n- Bottom-only pattern = impact-related\n- Recent heavy placement = cause event identified\n- Center location = bottom slot support contact\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3289\n2. **Inspect**: Bottom slots 1-5 for damage\n3. **Replace**: Damaged slot components\n4. **Review**: Operator handling procedure\n\n## Prevention Measures\n\n- Train operators on FOUP handling\n- Add FOUP placement sensors\n- Track FOUP handling events\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-6345. Scratches 30-45mm, all parallel orientation. Only wafers processed on night shift affected.\n\nProcess Context: Robot HANDLER-BROOKS-07 used by both shifts. Night shift operator is new. Day shift wafers clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator handling error on night shift\n- Only night shift wafers affected\n- Same robot used by both shifts rules out equipment\n- New operator may have procedure deviation\n\n**Correlation Reasoning**:\n- Shift-specific pattern = operator-related\n- Same equipment = not hardware issue\n- New operator = training gap possible\n\n## Corrective Actions\n\n1. **Observe**: Night shift operator handling procedure\n2. **Identify**: Specific deviation causing scratches\n3. **Retrain**: Operator on correct procedure\n4. **Validate**: No scratches on next lot\n\n## Prevention Measures\n\n- Require supervised operation during training\n- Standardize handling procedures\n- Add handling certification\n\n**Severity**: Major\n**Yield Impact**: Variable (shift-dependent)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP-related scratches on lot W2024-6678. Wafers processed early in pad life (wafers 1-15) show more scratches than later wafers.\n\nProcess Context: Tool: CMP-AMAT-05. Recipe: CU_CMP. New pad installed. Break-in procedure may be incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete pad break-in procedure\n- Early wafers (1-15) more scratched than later\n- New pad requires proper conditioning\n- Break-in removes loose particles and glazing\n\n**Correlation Reasoning**:\n- Decreasing scratch rate = pad conditioning effect\n- New pad correlation = break-in issue\n- Later wafers clean = pad stabilizing\n\n## Corrective Actions\n\n1. **Review**: Break-in procedure completeness\n2. **Extend**: Future break-in wafer count\n3. **Continue**: Current production (pad now conditioned)\n4. **Document**: Optimal break-in parameters\n\n## Prevention Measures\n\n- Increase break-in wafer count for new pads\n- Add scratch monitoring during break-in\n- Qualify pad before production release\n\n**Severity**: Minor\n**Yield Impact**: Early lot impact only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7012. Wafers 21, 22, 23, 24, 25 (top slots) affected. Scratches on wafer backside.\n\nProcess Context: FOUP-3421 used. FOUP lid showed resistance during opening. Top slot wafers contacted lid during open.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP lid mechanism causing wafer contact\n- Top slots (21-25) closest to lid\n- Lid resistance = mechanical issue\n- Backside scratches = lid contact during open\n\n**Correlation Reasoning**:\n- Top slot pattern = lid proximity\n- Backside location = contact from above\n- Lid resistance = lid mechanism fault\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3421\n2. **Inspect**: Lid mechanism and hinges\n3. **Repair**: Lid mechanism or scrap FOUP\n4. **Validate**: Lid opens smoothly without wafer contact\n\n## Prevention Measures\n\n- Add lid mechanism check to FOUP qualification\n- Monitor lid open/close resistance\n- Replace FOUPs with lid issues\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-7345. All wafers have identical scratch pattern at 3 o'clock position. Scratches 10-15mm long.\n\nProcess Context: Robot HANDLER-BROOKS-09 processed wafers. End effector shows particle at 3 o'clock contact point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle on robot end effector at 3 o'clock\n- All wafers have scratch at same clock position\n- End effector inspection confirms particle\n- Consistent location = systematic contact\n\n**Correlation Reasoning**:\n- Same position on all = end effector particle\n- 3 o'clock location = matches particle position\n- All wafers = not random\n\n## Corrective Actions\n\n1. **Immediate**: Remove particle from end effector\n2. **Clean**: End effector surface\n3. **Inspect**: For any damage under particle\n4. **Validate**: Test wafer shows no scratch\n\n## Prevention Measures\n\n- Add end effector inspection to daily check\n- Clean end effectors regularly\n- Track particle-related scratches\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-7678. Wafers processed through ETCH-LAM-08 affected. Wafers processed through ETCH-LAM-09 clean. Same lot split between tools.\n\nProcess Context: Lift pins on ETCH-LAM-08 showing wear. Wafer contact during lift cycle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn lift pins on ETCH-LAM-08\n- Only ETCH-LAM-08 wafers scratched\n- Same lot on ETCH-LAM-09 clean = tool-specific\n- Lift pin wear causing wafer contact\n\n**Correlation Reasoning**:\n- Tool-specific pattern = hardware issue\n- Split lot confirms = ETCH-LAM-08 only\n- Lift pins worn = contact during lift\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Replace**: Lift pins P/N 0021-5678\n3. **Verify**: Smooth lift cycle without contact\n4. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Track lift pin usage cycles\n- Replace pins before wear causes scratches\n- Add lift pin inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 50% (split lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8012. Scratches appear on wafers 5, 10, 15, 20, 25 (every 5th wafer). Pattern repeats across lot.\n\nProcess Context: FOUP uses 25-slot design. Every 5th slot has different design (reinforced). Reinforced slots may have different contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reinforced slot design causing scratches\n- Every 5th wafer pattern = every 5th slot\n- Reinforced slots (5, 10, 15, 20, 25) affected\n- Different slot design = different wafer contact\n\n**Correlation Reasoning**:\n- 5-wafer interval = structural slot pattern\n- Reinforced slots = design difference\n- Only these slots = design-related issue\n\n## Corrective Actions\n\n1. **Inspect**: Reinforced slots for design/manufacturing defect\n2. **Report**: To FOUP vendor if design issue\n3. **Quarantine**: Affected FOUP type\n4. **Alternative**: Use different FOUP design\n\n## Prevention Measures\n\n- Validate FOUP designs before deployment\n- Track slot-specific defect patterns\n- Work with vendor on design improvement\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8345. Appeared mid-lot (wafer 13 onward). Wafers 1-12 clean. All scratched wafers have same pattern.\n\nProcess Context: Robot HANDLER-YASKAWA-07. Particle fell on end effector at wafer 12 handling. Visible debris on blade.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle fall-on during processing\n- Clean wafers 1-12, scratched 13-25\n- Particle fell between wafer 12 and 13\n- Same pattern on 13-25 = particle on blade\n\n**Correlation Reasoning**:\n- Mid-lot onset = event during processing\n- Visible debris confirms = particle fall-on\n- Same pattern = consistent contact point\n\n## Corrective Actions\n\n1. **Clean**: End effector immediately\n2. **Identify**: Source of particle fall-on\n3. **Address**: Particle source (ceiling, tool, etc.)\n4. **Validate**: No more particle events\n\n## Prevention Measures\n\n- Improve particle control in handler area\n- Add particle monitoring\n- Schedule regular blade cleaning\n\n**Severity**: Major\n**Yield Impact**: 52%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2024-8678. Scratches concentrated at wafer edge. All wafers affected. Scratches spiral pattern.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: W_CMP. Retaining ring showing asymmetric wear. Wafer slipping during polish.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear causing wafer slip\n- Edge scratches from wafer movement\n- Spiral pattern = rotational slip\n- Asymmetric wear = uneven retention\n\n**Correlation Reasoning**:\n- Edge location = retaining ring contact\n- Spiral pattern = slip during rotation\n- All wafers = systematic issue\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring P/N 4455-7890\n2. **Verify**: Uniform wafer retention\n3. **Validate**: No edge scratches on test wafer\n\n## Prevention Measures\n\n- Track retaining ring wear pattern\n- Replace before asymmetric wear develops\n- Monitor edge scratch rate\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9012. Only FOUP-A (lot W2024-9012) affected. FOUP-B (lot W2024-9013) same robot, same recipe, no scratches.\n\nProcess Context: Both FOUPs processed back-to-back by HANDLER-BROOKS-11. FOUP-A recently returned from repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A repair quality issue\n- FOUP-A affected, FOUP-B clean\n- Same robot = robot not cause\n- Recent repair = repair introduced defect\n\n**Correlation Reasoning**:\n- FOUP comparison = FOUP-A specific\n- Same robot rules out handler\n- Repair timing = repair quality issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A immediately\n2. **Inspect**: Repair work quality\n3. **Return**: To repair vendor if defective\n4. **Audit**: Repair vendor quality\n\n## Prevention Measures\n\n- Qualify FOUPs after repair\n- Add post-repair inspection\n- Track repair vendor performance\n\n**Severity**: Major\n**Yield Impact**: FOUP-A lot only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-9345. Wafers 1, 5, 9, 13, 17, 21 affected (every 4th starting from 1). Others clean.\n\nProcess Context: FOUP-3567 has 4 damaged slots (1, 5, 9, 13, 17, 21). FOUP was in minor collision last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP collision damaged specific slots\n- Every 4th slot pattern (1, 5, 9, 13, 17, 21)\n- Collision last week = damage event\n- Specific slots damaged in impact pattern\n\n**Correlation Reasoning**:\n- Non-sequential pattern = structural damage\n- Collision timing = cause event\n- Specific slots = impact distribution\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-3567 (multiple slot damage)\n2. **Document**: Collision incident\n3. **Review**: Why collision occurred\n4. **Train**: On FOUP handling if operator error\n\n## Prevention Measures\n\n- Implement FOUP collision detection\n- Require post-collision inspection\n- Track FOUP incident history\n\n**Severity**: Major\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9678. All wafers have radial scratches from center outward. Scratches 20-50mm in length.\n\nProcess Context: Tool: COAT-TEL-06. Recipe: PHOTO_COAT. Spin chuck showing debris. Debris creating scratches during spin.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin chuck debris scratching during rotation\n- Radial scratches = rotational motion\n- Center outward = spin direction\n- All wafers = systematic chuck issue\n\n**Correlation Reasoning**:\n- Radial pattern = spin-induced\n- Center origin = chuck contact point\n- Debris on chuck confirmed\n\n## Corrective Actions\n\n1. **Clean**: Spin chuck on COAT-TEL-06\n2. **Inspect**: Chuck surface for embedded particles\n3. **Replace**: If surface damaged\n4. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Add chuck inspection to daily check\n- Clean chuck between lots\n- Track spin-related scratches\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-0123. Only wafers from cassette position A affected. Position B and C wafers clean.\n\nProcess Context: Tool: ETCH-TEL-07. Three-cassette loader. Position A showing mechanical misalignment. Wafer contact during load.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette position A misalignment\n- Only position A wafers scratched\n- Positions B and C clean = not recipe or process\n- Mechanical misalignment causing contact\n\n**Correlation Reasoning**:\n- Position-specific = hardware alignment\n- B and C clean = A-specific issue\n- Load contact = alignment problem\n\n## Corrective Actions\n\n1. **Adjust**: Position A alignment on ETCH-TEL-07\n2. **Verify**: No wafer contact during load cycle\n3. **Validate**: Test wafer at position A clean\n\n## Prevention Measures\n\n- Check all loader positions in PM\n- Add alignment verification to setup\n- Track position-specific defects\n\n**Severity**: Major\n**Yield Impact**: 33% (1 of 3 positions)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-0456. Scratches appear to originate from single point. Star burst pattern from edge.\n\nProcess Context: Tool: CMP-AMAT-07. Recipe: OXIDE_CMP. Large particle embedded in pad at edge. Particle creating scratches as wafer rotates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Large embedded particle in CMP pad\n- Star burst pattern = rotating contact with fixed point\n- Edge origin = particle at pad edge\n- Single source = one embedded particle\n\n**Correlation Reasoning**:\n- Star pattern = fixed particle + rotation\n- Consistent location = embedded (not floating)\n- All wafers = systematic particle\n\n## Corrective Actions\n\n1. **Stop**: CMP processing immediately\n2. **Remove**: Embedded particle from pad\n3. **Inspect**: Pad for other particles\n4. **Replace**: Pad if damaged by particle\n5. **Validate**: No star scratch pattern\n\n## Prevention Measures\n\n- Filter incoming slurry\n- Add particle monitoring\n- Inspect pad regularly\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-0789. Wafers from morning production scratched. Afternoon production clean.\n\nProcess Context: Robot HANDLER-BROOKS-13. Blade cleaned at lunch break. Morning blade was contaminated with particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated blade before cleaning\n- Morning wafers scratched, afternoon clean\n- Blade cleaning at lunch = demarcation point\n- Contamination accumulated overnight\n\n**Correlation Reasoning**:\n- Time-based pattern = condition change\n- Cleaning removed cause\n- Overnight accumulation\n\n## Corrective Actions\n\n1. **Continue**: Production (blade now clean)\n2. **Review**: Why contamination accumulated\n3. **Add**: End-of-shift blade inspection\n\n## Prevention Measures\n\n- Clean blade at start of each shift\n- Add blade inspection to startup checklist\n- Track time-based scratch patterns\n\n**Severity**: Major\n**Yield Impact**: Morning lots only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2025-1012. Scratches appear only on bare silicon wafers. Oxide-covered wafers in same lot clean.\n\nProcess Context: Handler HANDLER-YASKAWA-09 processed both. Blade material has higher friction on bare silicon than oxide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blade friction difference on bare silicon\n- Bare silicon scratched, oxide wafers clean\n- Same handler = blade material interaction\n- Higher friction = more contact force on bare Si\n\n**Correlation Reasoning**:\n- Surface-type specific = material interaction\n- Same handling = blade behavior difference\n- Bare silicon more vulnerable\n\n## Corrective Actions\n\n1. **Review**: Blade material compatibility\n2. **Consider**: Different blade for bare silicon\n3. **Adjust**: Handling parameters for bare silicon\n4. **Validate**: No scratches on bare silicon test wafer\n\n## Prevention Measures\n\n- Match blade material to wafer surface\n- Document surface-specific handling\n- Track surface-type scratch correlation\n\n**Severity**: Major\n**Yield Impact**: Bare silicon wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-1345. Wafers 1-8 scratched, 9-17 scratched, 18-25 clean. Two FOUP pattern.\n\nProcess Context: FOUP-A used for wafers 1-8, FOUP-B for 9-17, FOUP-C for 18-25. FOUPs A and B recently from same vendor shipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vendor shipment quality issue (FOUP-A and FOUP-B)\n- FOUP-A and FOUP-B wafers scratched\n- FOUP-C wafers clean\n- A and B from same shipment = batch issue\n\n**Correlation Reasoning**:\n- Two FOUP pattern = two bad FOUPs\n- Same shipment = common source\n- FOUP-C different shipment = no issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A and FOUP-B\n2. **Inspect**: Other FOUPs from same shipment\n3. **Report**: To vendor as batch quality issue\n4. **Return**: Defective FOUPs to vendor\n\n## Prevention Measures\n\n- Incoming inspection of new FOUPs\n- Track vendor shipment quality\n- Validate sample from each shipment\n\n**Severity**: Major\n**Yield Impact**: 68%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-1678. Only wafers processed during facility power fluctuation affected. Scratches from handler jerk motion.\n\nProcess Context: Power fluctuation caused robot to jerk. Wafers in transit during fluctuation scratched. Others clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power fluctuation causing handler jerk\n- Wafers in transit during event scratched\n- Jerk motion = power instability\n- Others clean = only in-transit wafers affected\n\n**Correlation Reasoning**:\n- Time-specific = event-correlated\n- Power log confirms fluctuation\n- In-transit wafers only\n\n## Corrective Actions\n\n1. **Identify**: Affected wafers for disposition\n2. **Review**: Power quality and UPS status\n3. **Improve**: UPS capacity if inadequate\n\n## Prevention Measures\n\n- Install proper UPS for handlers\n- Add power quality monitoring\n- Implement safe-stop during power events\n\n**Severity**: Critical\n**Yield Impact**: In-transit wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-2012. All wafers have arc-shaped scratches at wafer edge. Consistent across lot.\n\nProcess Context: Tool: CLEAN-DNS-04. Recipe: SC1_CLEAN. Wafer edge contact with brush during clean. Brush position drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleaning brush position drift contacting edge\n- Arc scratches at edge = rotational brush contact\n- All wafers affected = systematic position issue\n- Brush drift = gradual change\n\n**Correlation Reasoning**:\n- Arc pattern = rotating brush\n- Edge location = brush position\n- Consistent = systematic\n\n## Corrective Actions\n\n1. **Adjust**: Brush position on CLEAN-DNS-04\n2. **Verify**: No wafer edge contact\n3. **Validate**: Clean wafer shows no scratches\n\n## Prevention Measures\n\n- Add brush position to setup verification\n- Monitor brush position trends\n- Schedule brush alignment checks\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-2345. Scratches on wafers 7, 8, 9 only. Adjacent slots in FOUP. Short scratches near notch.\n\nProcess Context: FOUP-3789 used. Slots 7, 8, 9 have slight deformation from stacking incident. Deformation causing wafer contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot deformation from stacking incident\n- Adjacent slots 7, 8, 9 affected = localized damage\n- Stacking incident = cause event\n- Near notch = slot entry point contact\n\n**Correlation Reasoning**:\n- Adjacent slot pattern = local damage\n- Stacking incident timing = cause\n- Short scratches = entry/exit contact\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3789\n2. **Inspect**: Slots 7, 8, 9 for deformation\n3. **Scrap**: If deformation cannot be repaired\n4. **Review**: Stacking procedures\n\n## Prevention Measures\n\n- Limit FOUP stacking height\n- Train on proper FOUP storage\n- Track FOUP handling incidents\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-2678. Random micro-scratches across wafer. Visible only under high magnification.\n\nProcess Context: Tool: CMP-AMAT-08. Recipe: CU_CMP. Slurry filter bypassed during maintenance. Particles in slurry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unfiltered slurry containing particles\n- Random micro-scratches = many small particles\n- Filter bypassed = particles not removed\n- Across wafer = full slurry contact\n\n**Correlation Reasoning**:\n- Random pattern = suspended particles\n- Maintenance timing = filter bypass\n- Micro size = slurry particles\n\n## Corrective Actions\n\n1. **Immediate**: Restore slurry filter\n2. **Flush**: Slurry system of contaminated slurry\n3. **Replace**: Slurry batch\n4. **Validate**: No micro-scratches with filtered slurry\n\n## Prevention Measures\n\n- Never bypass slurry filter\n- Add filter bypass interlock\n- Monitor slurry particle count\n\n**Severity**: Critical\n**Yield Impact**: All wafers during bypass"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-2901. Wafers from FOUP-A slots 1-13 scratched. FOUP-A slots 14-25 clean. FOUP-B all clean.\n\nProcess Context: FOUP-A used. Slot divider at slot 13/14 boundary damaged. Lower half contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Damaged slot divider contaminating lower slots\n- Slots 1-13 scratched (below divider)\n- Slots 14-25 clean (above divider)\n- Divider damage = contamination source\n\n**Correlation Reasoning**:\n- Clear slot boundary = structural divider\n- Lower slots only = debris falling down\n- Damaged divider = particle generation\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A\n2. **Inspect**: Slot divider for damage\n3. **Repair**: Replace divider if possible\n4. **Scrap**: If not repairable\n\n## Prevention Measures\n\n- Include divider inspection in FOUP qual\n- Track divider integrity\n- Handle FOUPs carefully\n\n**Severity**: Major\n**Yield Impact**: 52%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-3234. Scratches at exact same X-Y position on all wafers. Scratches 8mm long.\n\nProcess Context: Tool: LITH-ASML-06. Recipe: METAL_EXP. Stage shows particle at X=45mm, Y=32mm. Particle creating scratch during scan.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle on litho stage at fixed position\n- Same X-Y on all wafers = fixed stage particle\n- Consistent scratch = wafer contacting particle\n- Stage location confirmed\n\n**Correlation Reasoning**:\n- Fixed position = stage contamination\n- All wafers = systematic contact\n- X-Y coordinates match particle location\n\n## Corrective Actions\n\n1. **Clean**: Stage on LITH-ASML-06\n2. **Inspect**: For particle source\n3. **Validate**: Test wafer shows no scratch at position\n\n## Prevention Measures\n\n- Add stage inspection to daily startup\n- Clean stage regularly\n- Track position-specific defects\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-3567. Only prime wafers scratched. Test/dummy wafers from same lot clean.\n\nProcess Context: Handler HANDLER-BROOKS-14 processes both. Prime wafers are lighter. Different handling force applied.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handling force calibrated for heavier test wafers\n- Prime wafers (lighter) scratched\n- Test/dummy wafers (heavier) clean\n- Force difference = handling parameter issue\n\n**Correlation Reasoning**:\n- Wafer-type specific = handling difference\n- Weight difference = force impact\n- Same handler = force setting issue\n\n## Corrective Actions\n\n1. **Adjust**: Handling force for prime wafer weight\n2. **Calibrate**: Handler for wafer type\n3. **Validate**: Prime wafers handled without scratches\n\n## Prevention Measures\n\n- Set handling parameters per wafer type\n- Validate handling for each wafer class\n- Document wafer-specific settings\n\n**Severity**: Major\n**Yield Impact**: Prime wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-3890. Concentric ring scratches visible. Pattern repeats at fixed interval.\n\nProcess Context: Tool: CMP-AMAT-09. Recipe: STI_CMP. Conditioning disk has chipped diamond. Disk rotation creating periodic scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chipped diamond on conditioning disk\n- Concentric rings = rotational pattern\n- Fixed interval = disk rotation period\n- Chipped diamond = aggressive contact\n\n**Correlation Reasoning**:\n- Ring pattern = rotating defect\n- Periodic = disk rotation match\n- Aggressive scratches = damaged diamond\n\n## Corrective Actions\n\n1. **Replace**: Conditioning disk P/N 7891-8901\n2. **Inspect**: For other diamond damage\n3. **Validate**: No ring scratches on test wafer\n\n## Prevention Measures\n\n- Inspect conditioning disk regularly\n- Replace at first sign of damage\n- Track diamond condition\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-4123. Wafers processed through load lock 1 scratched. Load lock 2 wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-12. Two load locks. LL1 door seal has debris. Wafer contacting during door close.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock 1 door seal debris\n- LL1 wafers scratched, LL2 clean\n- Door seal debris = contact during close\n- Load lock specific = LL1 hardware\n\n**Correlation Reasoning**:\n- Load lock pattern = LL-specific issue\n- LL2 clean = not general tool issue\n- Door seal = contact point\n\n## Corrective Actions\n\n1. **Clean**: LL1 door seal on ETCH-AMAT-12\n2. **Inspect**: For seal damage\n3. **Replace**: If seal damaged\n4. **Validate**: LL1 wafers clean\n\n## Prevention Measures\n\n- Include load lock seals in PM\n- Inspect seals regularly\n- Track LL-specific defects\n\n**Severity**: Major\n**Yield Impact**: 50% (LL1 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-4456. Scratches appear only on wafers stored >24 hours before processing.\n\nProcess Context: Wafers stored in FOUP-4012. FOUP has moisture ingress. Corrosion particles formed during storage scratching wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP moisture ingress causing corrosion particles\n- Storage >24 hours = time for corrosion\n- Moisture in FOUP = corrosion environment\n- Particles scratch during subsequent handling\n\n**Correlation Reasoning**:\n- Time-dependent = chemical reaction\n- Moisture ingress = root cause\n- Particle formation = scratching mechanism\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-4012\n2. **Inspect**: FOUP seal integrity\n3. **Replace**: FOUP if seal failed\n4. **Review**: Storage conditions\n\n## Prevention Measures\n\n- Monitor FOUP humidity\n- Limit storage time\n- Validate FOUP seal integrity\n\n**Severity**: Major\n**Yield Impact**: Stored wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-4789. All wafers have parallel scratches. Scratches direction matches robot arm motion.\n\nProcess Context: Robot HANDLER-YASKAWA-11. End effector vacuum grooves have sharp edges. Grooves scratching wafer backside.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sharp vacuum groove edges on end effector\n- Parallel scratches = linear motion\n- Direction matches robot arm = end effector contact\n- Vacuum grooves = contact points\n\n**Correlation Reasoning**:\n- Parallel pattern = linear contact\n- Motion direction match = arm movement\n- Sharp grooves = scratching mechanism\n\n## Corrective Actions\n\n1. **Replace**: End effector with properly finished grooves P/N 412-5678\n2. **Inspect**: Replacement for edge quality\n3. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Inspect end effector edges at install\n- Require smooth groove finish\n- Track backside scratch trends\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-5012. Scratches only at die corners. Pattern repeats across wafer.\n\nProcess Context: Tool: CMP-AMAT-10. Recipe: CU_CMP. Pattern density at die corners different. Local polish rate causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pattern density effect at die corners\n- Die corner scratches = pattern-dependent polish\n- Density difference = local removal rate variation\n- Corners = highest stress concentration\n\n**Correlation Reasoning**:\n- Die corner pattern = design-related\n- Repeating = systematic across all die\n- Density effect = well-known CMP behavior\n\n## Corrective Actions\n\n1. **Optimize**: CMP recipe for pattern density\n2. **Add**: Dummy fill at die corners\n3. **Adjust**: Polish parameters for corners\n4. **Validate**: No corner scratches\n\n## Prevention Measures\n\n- Design with CMP in mind\n- Add dummy fill for density\n- Track corner defects\n\n**Severity**: Major\n**Yield Impact**: Die corner yield"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-5345. Wafers 2, 6, 10, 14, 18, 22 affected. Every 4th slot starting from 2. FOUP-4234 used.\n\nProcess Context: FOUP-4234 has bent slot fingers at slots 2, 6, 10, 14, 18, 22. Manufacturing defect in FOUP.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP manufacturing defect - bent slot fingers\n- Every 4th slot pattern = manufacturing repeating pattern\n- Slots 2, 6, 10, 14, 18, 22 = specific finger set\n- Bent fingers = wafer contact\n\n**Correlation Reasoning**:\n- Regular pattern = manufacturing process\n- Specific slot set = finger group\n- Bent = mechanical defect\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-4234\n2. **Audit**: Same production batch FOUPs\n3. **Report**: To FOUP vendor\n4. **Inspect**: All FOUPs from same shipment\n\n## Prevention Measures\n\n- Incoming FOUP inspection\n- Vendor quality audit\n- Track FOUP batch issues\n\n**Severity**: Major\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-5678. Scratches only on front side of wafer. Backside clean.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: POLY_ETCH. ESC clamp applying uneven force. Front side contact scratching.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven ESC clamping force\n- Front side scratches = face-down processing\n- Backside clean = no backside contact\n- Uneven clamp = localized high force\n\n**Correlation Reasoning**:\n- Front only = face contact issue\n- ESC clamping = force mechanism\n- Uneven = asymmetric force distribution\n\n## Corrective Actions\n\n1. **Check**: ESC clamp force distribution on ETCH-TEL-09\n2. **Adjust**: For uniform clamping\n3. **Verify**: Force uniformity\n4. **Validate**: No front side scratches\n\n## Prevention Measures\n\n- Monitor clamp force uniformity\n- Include in PM checklist\n- Track front-side defects\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP micro-scratches on lot W2025-5901. Scratches visible under SEM only. Affecting device performance.\n\nProcess Context: Tool: CMP-AMAT-11. Recipe: OXIDE_CMP. Slurry pH drifted low. Aggressive chemistry creating fine scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry pH drift causing aggressive polish\n- Micro-scratches = fine abrasion\n- pH low = more aggressive chemistry\n- Device performance = electrical impact\n\n**Correlation Reasoning**:\n- Micro scale = chemical effect\n- pH correlation = chemistry change\n- Performance impact = device-level damage\n\n## Corrective Actions\n\n1. **Adjust**: Slurry pH to specification\n2. **Replace**: Slurry batch if degraded\n3. **Verify**: pH within range\n4. **Validate**: No micro-scratches on test wafer\n\n## Prevention Measures\n\n- Monitor slurry pH continuously\n- Set pH drift alarms\n- Track micro-scratch trends\n\n**Severity**: Critical\n**Yield Impact**: Device performance"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-6234. Only edge die affected. Scratches follow wafer edge profile.\n\nProcess Context: Tool: PROBE-TEL-04. Recipe: FINAL_TEST. Probe card edge needles dragging. Edge die damaged during test.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle alignment issue\n- Edge die only = probe card edge\n- Edge profile = needle path\n- Dragging = needle not lifting cleanly\n\n**Correlation Reasoning**:\n- Edge die pattern = edge needles\n- Profile match = needle geometry\n- Dragging = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card edge needles on PROBE-TEL-04\n2. **Realign**: Needles for proper lift\n3. **Replace**: If needles bent\n4. **Validate**: No edge die scratches\n\n## Prevention Measures\n\n- Monitor probe card needle condition\n- Track edge die defects\n- Schedule probe card maintenance\n\n**Severity**: Major\n**Yield Impact**: Edge die only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-6567. All wafers have identical scratch length (23mm). Scratches at 45° angle.\n\nProcess Context: Robot HANDLER-BROOKS-15. End effector showing 23mm long debris mark. Debris angle matches scratch angle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fixed debris on end effector\n- Identical 23mm length = fixed debris size\n- 45° angle = debris orientation on blade\n- All wafers = systematic contact\n\n**Correlation Reasoning**:\n- Fixed length = fixed debris\n- Consistent angle = debris position\n- End effector mark confirms\n\n## Corrective Actions\n\n1. **Remove**: Debris from end effector HANDLER-BROOKS-15\n2. **Clean**: End effector surface\n3. **Inspect**: For any surface damage\n4. **Validate**: Test wafer clean\n\n## Prevention Measures\n\n- Regular end effector inspection\n- Clean blades between lots\n- Track consistent scratch patterns\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-6890. Scratches appear after pad conditioning. No scratches before conditioning.\n\nProcess Context: Tool: CMP-AMAT-12. Recipe: W_CMP. Conditioner force too high. Damaging pad surface creating scratch source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive conditioner force damaging pad\n- Scratches after conditioning = conditioning-related\n- Force too high = pad surface damage\n- Damaged pad = scratch generation\n\n**Correlation Reasoning**:\n- Timing match = conditioning effect\n- Force setting = root cause\n- Pad damage = mechanism\n\n## Corrective Actions\n\n1. **Reduce**: Conditioner force on CMP-AMAT-12\n2. **Replace**: Damaged pad\n3. **Verify**: Optimal conditioning parameters\n4. **Validate**: No post-conditioning scratches\n\n## Prevention Measures\n\n- Optimize conditioner force\n- Monitor pad condition after conditioning\n- Track conditioning-related scratches\n\n**Severity**: Major\n**Yield Impact**: Post-conditioning wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-7123. Only wafers with thick metal layer scratched. Thin metal wafers clean.\n\nProcess Context: Handler HANDLER-YASKAWA-12 processes both. Thick metal wafers heavier. Blade bowing under weight causing contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector bowing under heavy wafer weight\n- Thick metal (heavier) scratched, thin clean\n- Blade bowing = deflection under load\n- Contact from blade deflection\n\n**Correlation Reasoning**:\n- Weight-dependent = mechanical deflection\n- Same handler = blade flexibility issue\n- Heavy wafers = greater deflection\n\n## Corrective Actions\n\n1. **Upgrade**: End effector to stiffer design P/N 412-7890\n2. **Verify**: No deflection under heavy wafers\n3. **Validate**: Heavy wafers handled without scratches\n\n## Prevention Measures\n\n- Match end effector to wafer weight range\n- Track weight-related handling issues\n- Specify wafer weight for handler qualification\n\n**Severity**: Major\n**Yield Impact**: Thick metal wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-7456. Wafers 11, 12, 13 (center slots) scratched. Top and bottom slots clean.\n\nProcess Context: FOUP-4567 used. FOUP was dropped during transport. Center slots absorbed impact. Slot damage at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP drop impact damaging center slots\n- Center slots (11, 12, 13) affected\n- Drop during transport = impact event\n- Center absorbs most impact\n\n**Correlation Reasoning**:\n- Center slot pattern = impact distribution\n- Drop event = cause\n- Slot damage = scratch mechanism\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-4567 (drop damage)\n2. **Document**: Drop incident\n3. **Review**: Transport handling\n4. **Train**: On FOUP handling if needed\n\n## Prevention Measures\n\n- Use FOUP drop sensors\n- Immediate inspection after drops\n- Train on proper FOUP transport\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-7789. Diagonal scratches across all wafers. Pattern consistent with carrier rotation.\n\nProcess Context: Tool: CMP-AMAT-13. Recipe: CU_CMP. Carrier retaining ring has crack. Cracked ring creating scratch source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cracked carrier retaining ring\n- Diagonal pattern = rotational motion\n- Consistent = systematic ring defect\n- Crack = particle generation and contact\n\n**Correlation Reasoning**:\n- Diagonal = rotation direction\n- All wafers = ring affects all\n- Crack = structural failure\n\n## Corrective Actions\n\n1. **Replace**: Carrier retaining ring P/N 4455-9012\n2. **Inspect**: For other carrier damage\n3. **Validate**: No diagonal scratches\n\n## Prevention Measures\n\n- Inspect retaining ring regularly\n- Replace at first sign of cracking\n- Track ring usage hours\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-8012. Only first wafer of each FOUP scratched. Subsequent wafers clean.\n\nProcess Context: Robot HANDLER-BROOKS-16 handles FOUPs. First wafer pick always contacts slot at slower speed. Speed difference causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer pick speed causing slot contact\n- First wafer each FOUP = initial pick issue\n- Slower speed = different motion profile\n- Contact from speed difference\n\n**Correlation Reasoning**:\n- First-wafer pattern = initialization effect\n- Speed difference = handling parameter\n- Subsequent clean = normal operation\n\n## Corrective Actions\n\n1. **Adjust**: First-wafer pick speed on HANDLER-BROOKS-16\n2. **Match**: Speed profile to normal picks\n3. **Validate**: First wafer picks clean\n\n## Prevention Measures\n\n- Standardize pick speed for all wafers\n- Track first-wafer defects\n- Include in handler qualification\n\n**Severity**: Minor\n**Yield Impact**: 1 wafer per FOUP"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-8345. Scratches appear after FOUP transport between bays. Stationary FOUPs clean.\n\nProcess Context: AGV transport showing vibration during transit. Wafers sliding in slots during transport. Slot contact scratching wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AGV vibration causing wafer slide in slots\n- After transport only = transport-related\n- Stationary clean = no movement damage\n- Vibration = wafer displacement\n\n**Correlation Reasoning**:\n- Transport pattern = AGV operation\n- Vibration = root cause\n- Sliding = scratch mechanism\n\n## Corrective Actions\n\n1. **Reduce**: AGV speed to minimize vibration\n2. **Maintain**: AGV suspension and wheels\n3. **Verify**: Vibration within acceptable limits\n4. **Validate**: Transport without scratches\n\n## Prevention Measures\n\n- Monitor AGV vibration levels\n- Schedule AGV maintenance\n- Limit transport speed\n\n**Severity**: Major\n**Yield Impact**: Transported wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-8678. Scratches only on wafers processed with high down force recipe. Low force recipe wafers clean.\n\nProcess Context: Tool: CMP-AMAT-14. High force recipe: OXIDE_AGGR. Pad glazing occurring faster under high force. Glazed pad scratching.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rapid pad glazing under high force recipe\n- High force wafers scratched, low force clean\n- High force = faster glazing\n- Glazed pad = scratch source\n\n**Correlation Reasoning**:\n- Recipe-specific = force effect\n- Glazing rate = mechanism\n- Force correlation = root cause\n\n## Corrective Actions\n\n1. **Increase**: Conditioning frequency for high force recipes\n2. **Monitor**: Pad condition closely\n3. **Validate**: No scratches with increased conditioning\n\n## Prevention Measures\n\n- Adjust conditioning per recipe force\n- Track glazing rate by recipe\n- Monitor scratch rate trends\n\n**Severity**: Major\n**Yield Impact**: High force recipe wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-8901. Wafers processed on Tool A and Tool B scratched. Tool C wafers clean. Tools A and B share same FOUP.\n\nProcess Context: FOUP-4890 used for Tools A and B only. FOUP-4891 used for Tool C. FOUP-4890 is defective.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shared defective FOUP causing scratches on multiple tools\n- Tools A and B share FOUP-4890 = both scratched\n- Tool C uses different FOUP = clean\n- FOUP is common factor\n\n**Correlation Reasoning**:\n- Multi-tool pattern = shared resource\n- FOUP assignment = root cause\n- Different FOUP = no issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-4890\n2. **Inspect**: For slot damage\n3. **Scrap**: If damaged\n4. **Resume**: With good FOUPs\n\n## Prevention Measures\n\n- Track FOUP-to-tool assignments\n- Enable multi-tool correlation analysis\n- Flag shared FOUP issues\n\n**Severity**: Major\n**Yield Impact**: Tools A and B only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-9234. Scratches only on wafers processed during tool idle recovery. Normal operation wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-16. After idle, lift pins move faster. Fast pin motion scratching wafer during recovery lift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fast lift pin motion during idle recovery\n- Idle recovery wafers scratched\n- Normal operation clean\n- Pin speed difference = motion profile issue\n\n**Correlation Reasoning**:\n- Idle recovery pattern = initialization effect\n- Pin speed = mechanism\n- Recovery mode = different parameters\n\n## Corrective Actions\n\n1. **Adjust**: Idle recovery lift pin speed on ETCH-AMAT-16\n2. **Match**: Normal operation speeds\n3. **Validate**: Recovery mode lifts clean\n\n## Prevention Measures\n\n- Standardize motion profiles all modes\n- Track idle recovery defects\n- Include in tool qualification\n\n**Severity**: Minor\n**Yield Impact**: Idle recovery wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-9567. All wafers show identical spiral scratch pattern. Pattern rotates 15° between wafers.\n\nProcess Context: Tool: CMP-AMAT-15. Recipe: STI_CMP. Carrier has fixed defect. Carrier rotates 15° between wafer loads.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fixed carrier defect rotating with carrier\n- Identical spiral = same scratch source\n- 15° rotation = carrier index angle\n- Rotating pattern = carrier-based defect\n\n**Correlation Reasoning**:\n- Spiral pattern = carrier rotation\n- 15° offset = carrier index\n- Fixed defect = consistent source\n\n## Corrective Actions\n\n1. **Inspect**: Carrier for fixed defect on CMP-AMAT-15\n2. **Repair/Replace**: Defective carrier\n3. **Validate**: No spiral scratches\n\n## Prevention Measures\n\n- Regular carrier inspection\n- Track rotating scratch patterns\n- Schedule carrier maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-9890. Only wafers with backside film scratched. Bare backside wafers clean.\n\nProcess Context: Handler HANDLER-YASKAWA-13. End effector has higher friction with backside film. Film peeling creating scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector friction with backside film\n- Film backside wafers scratched\n- Bare backside clean\n- Friction difference = film interaction\n\n**Correlation Reasoning**:\n- Film-specific = material interaction\n- Peeling = friction effect\n- End effector = contact surface\n\n## Corrective Actions\n\n1. **Modify**: End effector surface for film compatibility\n2. **Alternative**: Use low-friction blade coating\n3. **Validate**: Film backside wafers handled clean\n\n## Prevention Measures\n\n- Match blade material to wafer surface\n- Qualify handler for all wafer types\n- Track backside-specific defects\n\n**Severity**: Major\n**Yield Impact**: Film backside wafers only"
  }
]

