Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Feb  2 17:36:51 2023
| Host         : Tajdar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           47 |
| No           | No                    | Yes                    |              65 |           32 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |              81 |           47 |
| Yes          | No                    | Yes                    |              10 |            7 |
| Yes          | Yes                   | No                     |              12 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------+---------------------+------------------+----------------+--------------+
|               Clock Signal              |       Enable Signal      |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------+---------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG                   | pg/b2b1/E[0]             |                     |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG                   | pg/b2b1/num1_reg[3]_1[0] |                     |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG                   | pg/b2b1/num2_reg[3]_1[0] |                     |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG                   | pg/b2b2/E[0]             |                     |                1 |              4 |         4.00 |
|  clk1_BUFG                              | pg/cal[5]_i_1_n_0        | pg/count[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  pg/b2b/E[0]                            |                          |                     |                7 |              7 |         1.00 |
|  pg/test1/rom1/E[0]                     |                          |                     |                3 |              8 |         2.67 |
|  pg/test1/rom1/addr_reg_reg_rep__0_n_15 |                          |                     |                2 |              8 |         4.00 |
|  pg/test7/rom1/addr_reg_reg_rep__0_n_15 |                          |                     |                3 |              8 |         2.67 |
|  pg/test8/rom1/addr_reg_reg_rep__0_n_15 |                          |                     |                3 |              8 |         2.67 |
|  pg/test8/rom1/E[0]                     |                          |                     |                3 |              8 |         2.67 |
|  pg/test3/rom1/addr_reg_reg_rep__0_n_15 |                          |                     |                3 |              8 |         2.67 |
|  pg/test3/rom1/addr_reg_reg_rep__0_0[0] |                          |                     |                3 |              8 |         2.67 |
|  clk1_BUFG                              | pg/ply                   | pg/count[7]_i_1_n_0 |                7 |              8 |         1.14 |
|  vc/E[0]                                |                          | reset_IBUF          |                6 |             10 |         1.67 |
|  vc/E[0]                                | vc/v_count_next_1        | reset_IBUF          |                7 |             10 |         1.43 |
|  clk1_BUFG                              |                          |                     |                6 |             10 |         1.67 |
|  clk_100MHz_IBUF_BUFG                   | vc/E[0]                  |                     |                7 |             12 |         1.71 |
|  clk1_BUFG                              | pg/check236_out          |                     |               12 |             15 |         1.25 |
|  clk_100MHz_IBUF_BUFG                   |                          | c1/clk_d            |                6 |             23 |         3.83 |
|  clk_100MHz_IBUF_BUFG                   |                          |                     |               14 |             38 |         2.71 |
|  clk1_BUFG                              | pg/ply                   |                     |               24 |             38 |         1.58 |
|  clk_100MHz_IBUF_BUFG                   |                          | reset_IBUF          |               26 |             55 |         2.12 |
+-----------------------------------------+--------------------------+---------------------+------------------+----------------+--------------+


