# âš¡ Verilog RTL Design & Testbench Mastery - Day 1
### *From Logic Dreams to Silicon Reality*

[![Verilog](https://img.shields.io/badge/Verilog-HDL-blue?style=for-the-badge&logo=v)](https://en.wikipedia.org/wiki/Verilog)
[![iVerilog](https://img.shields.io/badge/iVerilog-Simulator-green?style=for-the-badge)](http://iverilog.icarus.com/)
[![GTKWave](https://img.shields.io/badge/GTKWave-Viewer-red?style=for-the-badge)](http://gtkwave.sourceforge.net/)
[![Yosys](https://img.shields.io/badge/Yosys-Synthesis-purple?style=for-the-badge)](http://www.clifford.at/yosys/)
[![Day](https://img.shields.io/badge/Day-1-orange?style=for-the-badge)](#)
[![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge)](#)

---

*"Every great chip starts with perfect simulation"*

</div>

## ğŸŒŸ Mission Control Dashboard

> **Workshop**: Sky130 RTL Design and Synthesis - Day 1  
> **Timeline**: Foundation Level  
> **Focus**: RTL Design, Simulation, and Basic Synthesis

### ğŸ¯ **Day 1 Mission Stats**
| Component | Target | Status |
|-----------|---------|---------|
| ğŸ”§ **RTL Design** | 2:1 Multiplexer | âœ… Complete |
| ğŸ§ª **Simulation** | Basic TB | âœ… Complete |
| ğŸ“Š **Synthesis** | Single Module | âœ… Complete |
| âš¡ **Optimization** | Standard Flow | âœ… Complete |

---

## ğŸ”„ **Complete Design Flow Architecture**

<div align="center">

```mermaid
graph TD
    A[ğŸ’¡ RTL Design] --> B[ğŸ§ª Testbench]
    B --> C[âš¡ iVerilog Compiler]
    C --> D[ğŸ¯ Simulation Engine]
    D --> E[ğŸ“Š VCD Generation]
    E --> F[ğŸŒŠ GTKWave Viewer]
    
    A --> G[ğŸ­ Yosys Synthesizer]
    H[ğŸ“š .lib Files] --> G
    G --> I[ğŸ”§ Gate-Level Netlist]
    I --> J[ğŸ“Š Schematic View]
    
    style A fill:#ff9999
    style F fill:#99ff99
    style G fill:#ffaa00
    style J fill:#99ccff
```

</div>

---

## ğŸ—ï¸ **Project Structure Matrix**

```
sky130RTLDesignAndSynthesisWorkshop/
â”œâ”€â”€ ğŸ¯ verilog_files/              # Design & TB Arsenal
â”‚   â”œâ”€â”€ â­ good_mux.v              # Perfect 2:1 Mux
â”‚   â”œâ”€â”€ ğŸ§ª tb_good_mux.v           # Master Testbench
â”‚   â”œâ”€â”€ âš ï¸ bad_mux.v               # Anti-pattern Study
â”‚   â”œâ”€â”€ ğŸ”„ multiple_modules.v      # Complex Designs
â”‚   â”œâ”€â”€ ğŸ“¦ [150+ designs...]       # Complete Library
â”‚   â””â”€â”€ ğŸ¯ [testbenches...]        # Verification Suite
â”œâ”€â”€ ğŸ“š my_lib/                     # Standard Cell Library
â”‚   â”œâ”€â”€ ğŸ“– lib/                    # Liberty Files
â”‚   â”‚   â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
â”‚   â””â”€â”€ ğŸ”§ verilog_model/          # Cell Models
â”‚       â”œâ”€â”€ primitives.v
â”‚       â””â”€â”€ sky130_fd_sc_hd.v
â””â”€â”€ ğŸ“‹ README.md                   # Mission Briefing
```

---

# ğŸš€ **DAY 1: INTRODUCTION TO VERILOG RTL DESIGN AND SYNTHESIS**

## ğŸ§¬ **Lab 1: Environment Setup & Reconnaissance**
### *Mission: Establish the Design Command Center*

<div align="center">

[![Lab](https://img.shields.io/badge/Lab-1-blue?style=for-the-badge)](#)
[![Objective](https://img.shields.io/badge/Objective-Setup%20%26%20Explore-green?style=for-the-badge)](#)

</div>

### **ğŸ¯ Phase 1: Repository Acquisition**
```bash
# ğŸŒŸ Clone the design arsenal
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop

# ğŸ¯ Navigate to command center
cd sky130RTLDesignAndSynthesisWorkshop

# ğŸ” Intelligence gathering
ls -la
```

### **ğŸ“‚ Phase 2: Complete Design Arsenal Overview**
```bash
# ğŸ“‚ Enter the verilog battlefield
cd verilog_files

# ğŸ“Š Display all available design files
ls
```

**ğŸ¯ Complete Design Library Visualization:**
<p align="center">
   <img src="Images/files_directory.png" alt="files_directory" width="60%">
</p>

**ğŸ¯ Key Files Discovered:**
- âœ… `good_mux.v` - Perfect 2:1 Multiplexer implementation
- âœ… `tb_good_mux.v` - Comprehensive testbench architecture
- âœ… `bad_mux.v` - Anti-pattern example for comparison
- âœ… `150+ design files` - Complete RTL design library
- âœ… Multiple testbenches (`tb_*.v`) - Verification suite
- âœ… Complex modules (counters, FSMs, arithmetic units)
- âœ… Educational examples (good vs bad implementations)

---

## âš¡ **Lab 2: RTL Simulation Mastery**
### *Mission: Achieve Perfect Digital Simulation*

<div align="center">

[![Lab](https://img.shields.io/badge/Lab-2-orange?style=for-the-badge)](#)
[![Objective](https://img.shields.io/badge/Objective-Simulation%20Victory-yellow?style=for-the-badge)](#)

</div>

### **ğŸ”¨ Phase 1: Compilation Protocol**
```bash
# ğŸ¯ Forge the simulation executable
iverilog good_mux.v tb_good_mux.v

# ğŸ” Verify executable creation
ls -la a.out
```

**Compilation Success Indicators:**
- âœ… `a.out` file generated
- âœ… Zero compilation errors
- âœ… Clean terminal output

### **ğŸš€ Phase 2: Simulation Launch Sequence**
```bash
# ğŸŒŠ Execute the digital symphony
./a.out

# ğŸ” Verify VCD file generation
ls -la *.vcd
```

**Expected Victory Signals:**
```
VCD info: dumpfile tb_good_mux.vcd opened for output.
Simulation completed successfully!
```

### **ğŸ“Š Phase 3: Waveform Intelligence Analysis**
```bash
# ğŸŒŠ Enter the waveform dimension
gtkwave tb_good_mux.vcd &

# ğŸ¯ Alternative background execution
gtkwave tb_good_mux.vcd > /dev/null 2>&1 &
```

### **ğŸ§¬ Phase 4: Design Code Deep Dive**

**ğŸ¯ Perfect Multiplexer Implementation (good_mux.v):**
```verilog
module good_mux (input i0, input i1, input sel, output reg y);
    always @(*) begin
        if(sel)
            y <= i1;
        else 
            y <= i0;
    end
endmodule
```

**ğŸ§ª Master Testbench Architecture (tb_good_mux.v):**
```verilog
`timescale 1ns / 1ps
module tb_good_mux;
    // Input declarations
    reg i0, i1, sel;
    // Output declaration
    wire y;

    // Device Under Test instantiation
    good_mux uut (
        .sel(sel),
        .i0(i0), 
        .i1(i1),
        .y(y)
    );

    initial begin
        // VCD dump configuration
        $dumpfile("tb_good_mux.vcd");
        $dumpvars(0, tb_good_mux);
        
        // Initialize inputs
        sel = 0; i0 = 0; i1 = 0;
        #300 $finish;
    end
    
    always #75 sel = ~sel;
    always #10 i0 = ~i0;
    always #55 i1 = ~i1;
endmodule
```

### **ğŸ“Š Waveform Viewer Analysis**

**ğŸŒŠ GTKWave Interface Overview:**
<p align="center">
   <img src="Images/gtk_waveform.png" alt="gtk_waveform" width="60%">
</p>

**Key Observations from Waveform:**
- **ğŸ¯ Signal Structure**: All 4 signals (i0, i1, sel, y) clearly visible
- **â±ï¸ Time Scale**: 300ns simulation window (0-300ns)
- **ğŸ”„ Input Patterns**: 
  - `i0`: Regular toggling pattern (~10ns period)
  - `i1`: Different toggling pattern (~55ns period)  
  - `sel`: Control signal switching (~75ns period)
- **ğŸ“Š Output Behavior**: `y` follows perfect mux logic (y = sel ? i1 : i0)

### **ğŸ“ˆ Waveform Analysis Checklist**
- [x] ğŸ¯ Input signal transitions clearly visible
- [x] ğŸ”„ Output follows expected mux behavior perfectly
- [x] â±ï¸ Timing relationships are correct (combinational logic)
- [x] ğŸš¨ No glitches or undefined states detected
- [x] ğŸ“Š All test vectors covered in 300ns window
- [x] ğŸŒŠ GTKWave interface functioning properly

---

## ğŸ­ **Lab 3: Synthesis Mastery Campaign** 
### *Mission: Transform RTL Dreams to Silicon Reality*

<div align="center">

[![Lab](https://img.shields.io/badge/Lab-3-red?style=for-the-badge)](#)
[![Objective](https://img.shields.io/badge/Objective-Synthesis%20Victory-purple?style=for-the-badge)](#)

</div>

### **ğŸ¯ Phase 1: Yosys Synthesis Engine Initialization**
```bash
# ğŸš€ Launch the synthesis command center
yosys

# ğŸ“Š Verify Yosys version and capabilities
yosys> help
```

### **âš¡ Phase 2: Library Loading & RTL Reading**
```tcl
# ğŸ“š Load the standard cell library
yosys> read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# ğŸ“– Read the RTL design
yosys> read_verilog good_mux.v

# ğŸ§  Verify design hierarchy
yosys> hierarchy -check -top good_mux
```

**Library Loading Success:**
```
Reading liberty file '../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'
Warning: Ignoring unsupported timing mode in liberty file.
Imported 428 cell types from liberty file.
```

### **ğŸ”§ Phase 3: Synthesis & Technology Mapping**
```tcl
# ğŸ­ Perform synthesis to generic gates
yosys> synth -top good_mux

# ğŸ¯ Technology mapping to sky130 cells
yosys> abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# ğŸ“Š Display synthesis statistics
yosys> stat
```

**Expected Synthesis Output:**
```
=== good_mux ===
   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__mux2_1         1
```

### **ğŸ’¾ Phase 4: Netlist Generation & Visualization**
```tcl
# ğŸ“„ Generate the gate-level netlist
yosys> write_verilog good_mux_netlist.v

# ğŸŒŠ Display schematic view
yosys> show

# ğŸšª Exit synthesis environment
yosys> exit
```

### **ğŸ” Phase 5: Netlist Intelligence Analysis**
```bash
# ğŸ“– View the generated netlist
!gedit good_mux_netlist.v &

# ğŸ” Alternative viewer options
cat good_mux_netlist.v
# OR
nano good_mux_netlist.v
# OR  
vim good_mux_netlist.v
```

### **ğŸ“Š Generated Netlist Analysis**

**ğŸ¯ Yosys Generated Netlist:**
<p align="center">
   <img src="Images/netlist.png" alt="Yosys Generated Netlist" width="60%">
</p>

The synthesized netlist reveals:

```verilog
/* Generated by Yosys 0.57+153 (git sha1 6b3a7e244, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3) */

(* top =  1  *)
(* src = "good_mux.v:2.1-10.10" *)
module good_mux(i0, i1, sel, y);
  (* src = "good_mux.v:2.24-2.26" *)
  input i0;
  wire i0;
  (* src = "good_mux.v:2.35-2.37" *)  
  input i1;
  wire i1;
  (* src = "good_mux.v:2.46-2.49" *)
  input sel;
  wire sel;
  (* src = "good_mux.v:2.63-2.64" *)
  output y;
  wire y;
  
  sky130_fd_sc_hd__mux2_1 _4_ (
    .A0(i0),
    .A1(i1),
    .S(sel),
    .X(y)
  );
endmodule
```

**ğŸŒŠ Synthesized Schematic View:**
<p align="center">
   <img src="Images/logic_synthesizer.png" alt="logic_synthesizer" width="60%">
</p>

### **ğŸ§¬ Phase 6: Technology Mapping Analysis**

**Key Transformations:**
- ğŸ”„ **RTL Behavioral** â†’ **Gate-Level Structural**
- ğŸ¯ **`if-else` Statement** â†’ **`sky130_fd_sc_hd__mux2_1` Cell**
- âš¡ **Generic Logic** â†’ **Technology-Specific Implementation**

**ğŸ¯ Standard Cell Details:**
| Parameter | Value | Description |
|-----------|-------|-------------|
| **Cell Type** | `sky130_fd_sc_hd__mux2_1` | 2:1 Multiplexer |
| **Drive Strength** | 1x | Standard drive |
| **Voltage** | 1.8V | Operating voltage |
| **Process** | 130nm | Technology node |
| **Area** | Optimized | Minimum area implementation |

---

## ğŸ§  **Synthesis Theory & Fundamentals**

### **âš¡ Understanding Cell Selection Strategy**

**ğŸ¯ Faster Cells vs Slower Cells Trade-offs:**
<p align="center">
   <img src="Images/fastervsslower.png" alt="fastervsslower" width="60%">
</p>

**Key Insights:**
- **Load in Digital Logic**: Every connection represents capacitance
- **Speed vs Power**: Faster charging/discharging requires wider transistors
- **Area Trade-off**: Wider transistors = Lower delay but Higher area & power
- **Design Balance**: Faster cells come at the penalty of area and power consumption

### **ğŸ›ï¸ Selection of Cells Strategy**
<p align="center">
   <img src="Images/selection_cells.png" alt="selection_cells" width="60%">
</p>

**Synthesis Guidance Principles:**
- **Optimal Implementation**: Guide synthesizer to select the right cell flavour
- **Faster Cells Overuse**: Bad circuit in terms of power and area, potential hold time violations
- **Slower Cells Overuse**: Sluggish circuit, may not meet performance requirements
- **Constraints**: The guidance offered to synthesizer for optimal cell selection

### **ğŸ”§ Why We Need Both Fast and Slow Cells**

**Hold Time Requirements:**
<p align="center">
   <img src="Images/slow_cells.png" alt="slow_cells" width="60%">
</p>

**Critical Timing Equation:**
```
T_HOLD_B < T_CQ_A + T_COMBI
```

**Setup Time Requirements:**
<p align="center">
   <img src="Images/fast_cells.png" alt="fast_cells" width="60%">
</p>

**Critical Timing Equation:**
```
T_CLK > T_CQ_A + T_COMBI + T_SETUP_B
```

**ğŸ¯ Strategic Cell Usage:**
- **Fast Cells**: Meet performance requirements and reduce T_COMBI
- **Slow Cells**: Meet HOLD requirements without hold violations
- **Library Collection**: The combination forms the complete .lib file

### **ğŸ“š What is .lib File**
<p align="center">
   <img src="Images/lib.png" alt="lib" width="60%">
</p>

**Library Characteristics:**
- **Collection**: Logical modules (AND, OR, NOT gates)
- **Flavours**: Different speed variants of same gate
  - 2-input AND: Slow, Medium, Fast variants
  - 3-input AND: Slow, Medium, Fast variants  
  - 4-input AND: Slow, Medium, Fast variants
- **Comprehensive**: All basic logic gates with multiple performance options

### **ğŸ—ï¸ RTL Design to Synthesis Flow**

**RTL Design Concept:**
<p align="center">
   <img src="Images/rtl.png" alt="rtl" width="60%">
</p>

**RTL Characteristics:**
- **Behavioral Representation**: High-level specification description
- **Clock-based Logic**: Sequential and combinational elements
- **Technology Independent**: No specific library dependencies

**Complete Synthesis Process:**
<p align="center">
   <img src="Images/syn.png" alt="syn" width="60%">
</p>

**Synthesis Transformation:**
- **Input**: RTL behavioral code + Front End LIB
- **Process**: RTL to Gate level translation
- **Output**: Technology-mapped NETLIST
- **Result**: Gate-level implementation with library-specific cells

---

## ğŸ› ï¸ **Day 1 Command Arsenal**

### **ğŸ”§ Essential Commands**
```bash
# Environment Setup
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files

# Simulation Flow
iverilog design.v testbench.v
./a.out
gtkwave design.vcd

# Basic Synthesis
yosys
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog design.v
synth -top design
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog design_netlist.v
```

---

## ğŸ† **Day 1 Mission Victory Conditions**

### **âœ… Objectives Conquered**

**ğŸš€ Lab 1-3 Achievements:**
- [x] ğŸ—ï¸ Complete design environment setup
- [x] âš¡ RTL simulation mastery achieved
- [x] ğŸ­ Synthesis flow completely understood
- [x] ğŸ“Š Technology mapping successful
- [x] ğŸ§¬ Design theory fundamentals learned

### **ğŸ Battle Trophy Collection**
- âœ… **Simulation Artifacts**: VCD files, waveforms
- âœ… **Synthesis Netlists**: Gate-level implementations
- âœ… **Knowledge Base**: Complete RTL-to-gates understanding
- âœ… **Tool Proficiency**: iVerilog, GTKWave, Yosys mastery

### **ğŸ“ˆ Quality Metrics Dashboard**
- **ğŸ¯ Functional Coverage**: 100% (All designs verified)
- **â±ï¸ Timing Compliance**: âœ… No violations detected
- **ğŸ­ Synthesis QoR**: Optimal for test cases
- **ğŸ“Š Knowledge Transfer**: Foundation flow understanding

---

## ğŸ¯ **Knowledge Arsenal Unlocked**

### **ğŸ§  Core Concepts Mastered**
1. **RTL Design Methodology** - Behavioral modeling excellence
2. **Simulation & Verification** - Complete testbench strategy
3. **Synthesis Fundamentals** - RTL-to-gates transformation
4. **Technology Mapping** - Library cell utilization
5. **Design Quality Analysis** - Verification techniques

### **âš¡ Professional Skills Developed**
- **EDA tool proficiency** (iVerilog, GTKWave, Yosys)
- **RTL coding best practices**
- **Simulation methodology**
- **Synthesis flow execution**
- **Design verification techniques**

---

<div align="center">

### ğŸ–ï¸ **DAY 1 MISSION STATUS: FOUNDATION MASTERY ACHIEVED**
*"From RTL basics to synthesis success - Foundation conquered!"*

[![Status](https://img.shields.io/badge/Day%201-MASTERY%20ACHIEVED-brightgreen?style=for-the-badge)](#)
[![Labs](https://img.shields.io/badge/Labs%201--3-CONQUERED-gold?style=for-the-badge)](#)
[![Skills](https://img.shields.io/badge/Skills-FOUNDATION%20LEVEL-blue?style=for-the-badge)](#)

**ğŸš€ Ready for Day 2 Advanced Challenges! ğŸš€**

</div>
