{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630195317201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630195317201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 21:01:57 2021 " "Processing started: Sat Aug 28 21:01:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630195317201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195317201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Temperature_Monitor -c Temperature_Monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195317201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630195317493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630195317493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_clock_10khz.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_clock_10khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_clock_10kHz " "Found entity 1: refresh_clock_10kHz" {  } { { "refresh_clock_10kHz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_clock_10kHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_counter " "Found entity 1: refresh_counter" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/anode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_control " "Found entity 1: bcd_control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segments_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segments_controller " "Found entity 1: segments_controller" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1Hz " "Found entity 1: clock_1Hz" {  } { { "clock_1Hz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/clock_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm75.v 1 1 " "Found 1 design units, including 1 entities, in source file lm75.v" { { "Info" "ISGN_ENTITY_NAME" "1 lm75 " "Found entity 1: lm75" {  } { { "lm75.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195328766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195328766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-hardware " "Found design unit 1: lcd-hardware" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329267 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_controller " "Found entity 1: buzzer_controller" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630195329315 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DB " "Converted elements in bus name \"DB\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[7..0\] DB7..0 " "Converted element name(s) from \"DB\[7..0\]\" to \"DB7..0\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 544 752 776 587 "DB\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[0\] DB0 " "Converted element name(s) from \"DB\[0\]\" to \"DB0\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 560 848 896 577 "DB\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[1\] DB1 " "Converted element name(s) from \"DB\[1\]\" to \"DB1\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 576 848 896 593 "DB\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[2\] DB2 " "Converted element name(s) from \"DB\[2\]\" to \"DB2\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 592 848 896 609 "DB\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[3\] DB3 " "Converted element name(s) from \"DB\[3\]\" to \"DB3\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 608 848 896 625 "DB\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[4\] DB4 " "Converted element name(s) from \"DB\[4\]\" to \"DB4\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 624 848 896 641 "DB\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[5\] DB5 " "Converted element name(s) from \"DB\[5\]\" to \"DB5\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 640 848 896 657 "DB\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[6\] DB6 " "Converted element name(s) from \"DB\[6\]\" to \"DB6\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 656 848 896 673 "DB\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[7\] DB7 " "Converted element name(s) from \"DB\[7\]\" to \"DB7\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 672 848 896 689 "DB\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329316 ""}  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 544 752 776 587 "DB\[7..0\]" "" } { 560 848 896 577 "DB\[0\]" "" } { 576 848 896 593 "DB\[1\]" "" } { 592 848 896 609 "DB\[2\]" "" } { 608 848 896 625 "DB\[3\]" "" } { 624 848 896 641 "DB\[4\]" "" } { 640 848 896 657 "DB\[5\]" "" } { 656 848 896 673 "DB\[6\]" "" } { 672 848 896 689 "DB\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195329316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_controller segments_controller:inst " "Elaborating entity \"segments_controller\" for hierarchy \"segments_controller:inst\"" {  } { { "test.bdf" "inst" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 120 624 776 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329317 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[0\] display " "Bus \"display1\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[1\] display " "Bus \"display1\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -176 168 221 -159 "display1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[2\] display " "Bus \"display1\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -160 168 221 -143 "display1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[3\] display " "Bus \"display1\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -144 168 221 -127 "display1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[0\] display " "Bus \"display2\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[1\] display " "Bus \"display2\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -112 176 240 -95 "display2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[2\] display " "Bus \"display2\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -96 176 240 -79 "display2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[3\] display " "Bus \"display2\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -80 176 240 -63 "display2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[0\] display " "Bus \"display3\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[1\] display " "Bus \"display3\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 176 272 -31 "display3\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[2\] display " "Bus \"display3\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 176 272 -15 "display3\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[3\] display " "Bus \"display3\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -16 176 272 1 "display3\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[3..0\] display " "Bus \"display1\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[3..0\] display " "Bus \"display2\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[3..0\] display " "Bus \"display3\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195329318 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display " "Converted elements in bus name \"display\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[6..0\] display6..0 " "Converted element name(s) from \"display\[6..0\]\" to \"display6..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -3 1176 1193 56 "display\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[3\] display3 " "Converted element name(s) from \"display\[3\]\" to \"display3\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 1408 1425 72 "display\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[2\] display2 " "Converted element name(s) from \"display\[2\]\" to \"display2\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 0 1440 1457 104 "display\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[1\] display1 " "Converted element name(s) from \"display\[1\]\" to \"display1\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 1472 1489 112 "display\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[0\] display0 " "Converted element name(s) from \"display\[0\]\" to \"display0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 1512 1529 120 "display\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[5\] display5 " "Converted element name(s) from \"display\[5\]\" to \"display5\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -312 1480 1497 -211 "display\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[4\] display4 " "Converted element name(s) from \"display\[4\]\" to \"display4\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -288 1440 1457 -219 "display\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[6\] display6 " "Converted element name(s) from \"display\[6\]\" to \"display6\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -352 1536 1553 -283 "display\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -3 1176 1193 56 "display\[6..0\]" "" } { -48 1408 1425 72 "display\[3\]" "" } { 0 1440 1457 104 "display\[2\]" "" } { -32 1472 1489 112 "display\[1\]" "" } { 24 1512 1529 120 "display\[0\]" "" } { -312 1480 1497 -211 "display\[5\]" "" } { -288 1440 1457 -219 "display\[4\]" "" } { -352 1536 1553 -283 "display\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195329319 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display1 " "Converted elements in bus name \"display1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[0\] display10 " "Converted element name(s) from \"display1\[0\]\" to \"display10\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[1\] display11 " "Converted element name(s) from \"display1\[1\]\" to \"display11\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -176 168 221 -159 "display1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[2\] display12 " "Converted element name(s) from \"display1\[2\]\" to \"display12\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -160 168 221 -143 "display1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[3\] display13 " "Converted element name(s) from \"display1\[3\]\" to \"display13\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -144 168 221 -127 "display1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[3..0\] display13..0 " "Converted element name(s) from \"display1\[3..0\]\" to \"display13..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } { -176 168 221 -159 "display1\[1\]" "" } { -160 168 221 -143 "display1\[2\]" "" } { -144 168 221 -127 "display1\[3\]" "" } { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195329319 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display2 " "Converted elements in bus name \"display2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[0\] display20 " "Converted element name(s) from \"display2\[0\]\" to \"display20\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[1\] display21 " "Converted element name(s) from \"display2\[1\]\" to \"display21\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -112 176 240 -95 "display2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[2\] display22 " "Converted element name(s) from \"display2\[2\]\" to \"display22\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -96 176 240 -79 "display2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[3\] display23 " "Converted element name(s) from \"display2\[3\]\" to \"display23\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -80 176 240 -63 "display2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[3..0\] display23..0 " "Converted element name(s) from \"display2\[3..0\]\" to \"display23..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329319 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } { -112 176 240 -95 "display2\[1\]" "" } { -96 176 240 -79 "display2\[2\]" "" } { -80 176 240 -63 "display2\[3\]" "" } { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195329319 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display3 " "Converted elements in bus name \"display3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[0\] display30 " "Converted element name(s) from \"display3\[0\]\" to \"display30\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329320 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[1\] display31 " "Converted element name(s) from \"display3\[1\]\" to \"display31\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 176 272 -31 "display3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329320 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[2\] display32 " "Converted element name(s) from \"display3\[2\]\" to \"display32\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 176 272 -15 "display3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329320 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[3\] display33 " "Converted element name(s) from \"display3\[3\]\" to \"display33\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -16 176 272 1 "display3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329320 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[3..0\] display33..0 " "Converted element name(s) from \"display3\[3..0\]\" to \"display33..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329320 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } { -48 176 272 -31 "display3\[1\]" "" } { -32 176 272 -15 "display3\[2\]" "" } { -16 176 272 1 "display3\[3\]" "" } { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195329320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control segments_controller:inst\|anode_control:inst2 " "Elaborating entity \"anode_control\" for hierarchy \"segments_controller:inst\|anode_control:inst2\"" {  } { { "segments_controller.bdf" "inst2" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 304 744 920 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_counter segments_controller:inst\|refresh_counter:inst1 " "Elaborating entity \"refresh_counter\" for hierarchy \"segments_controller:inst\|refresh_counter:inst1\"" {  } { { "segments_controller.bdf" "inst1" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 240 384 536 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 refresh_counter.v(9) " "Verilog HDL assignment warning at refresh_counter.v(9): truncated value with size 32 to match size of target (2)" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329322 "|test|segments_controller:inst|refresh_counter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_clock_10kHz segments_controller:inst\|refresh_clock_10kHz:inst " "Elaborating entity \"refresh_clock_10kHz\" for hierarchy \"segments_controller:inst\|refresh_clock_10kHz:inst\"" {  } { { "segments_controller.bdf" "inst" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 352 200 336 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 refresh_clock_10kHz.v(14) " "Verilog HDL assignment warning at refresh_clock_10kHz.v(14): truncated value with size 32 to match size of target (12)" {  } { { "refresh_clock_10kHz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_clock_10kHz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329323 "|segments_controller|refresh_clock_10kHz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg segments_controller:inst\|bcd_7seg:inst5 " "Elaborating entity \"bcd_7seg\" for hierarchy \"segments_controller:inst\|bcd_7seg:inst5\"" {  } { { "segments_controller.bdf" "inst5" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 1000 1176 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329323 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_7seg.v(10) " "Verilog HDL Case Statement warning at bcd_7seg.v(10): incomplete case statement has no default case item" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot bcd_7seg.v(23) " "Verilog HDL Always Construct warning at bcd_7seg.v(23): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display bcd_7seg.v(8) " "Verilog HDL Always Construct warning at bcd_7seg.v(8): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] bcd_7seg.v(8) " "Inferred latch for \"display\[0\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] bcd_7seg.v(8) " "Inferred latch for \"display\[1\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] bcd_7seg.v(8) " "Inferred latch for \"display\[2\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] bcd_7seg.v(8) " "Inferred latch for \"display\[3\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] bcd_7seg.v(8) " "Inferred latch for \"display\[4\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] bcd_7seg.v(8) " "Inferred latch for \"display\[5\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] bcd_7seg.v(8) " "Inferred latch for \"display\[6\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329324 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_control segments_controller:inst\|bcd_control:inst3 " "Elaborating entity \"bcd_control\" for hierarchy \"segments_controller:inst\|bcd_control:inst3\"" {  } { { "segments_controller.bdf" "inst3" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 688 880 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329325 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display1 bcd_control.v(15) " "Verilog HDL Always Construct warning at bcd_control.v(15): variable \"display1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329325 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display2 bcd_control.v(16) " "Verilog HDL Always Construct warning at bcd_control.v(16): variable \"display2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329325 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display3 bcd_control.v(17) " "Verilog HDL Always Construct warning at bcd_control.v(17): variable \"display3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329325 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display4 bcd_control.v(18) " "Verilog HDL Always Construct warning at bcd_control.v(18): variable \"display4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329325 "|segments_controller|bcd_control:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm75 lm75:inst7 " "Elaborating entity \"lm75\" for hierarchy \"lm75:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 120 48 224 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ lm75:inst7\|I2C_READ:I2C_READ " "Elaborating entity \"I2C_READ\" for hierarchy \"lm75:inst7\|I2C_READ:I2C_READ\"" {  } { { "lm75.v" "I2C_READ" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 I2C_READ.v(94) " "Verilog HDL assignment warning at I2C_READ.v(94): truncated value with size 15 to match size of target (8)" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329328 "|lm75|I2C_READ:I2C_READ"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ.v(138) " "Verilog HDL Case Statement warning at I2C_READ.v(138): case item expression covers a value already covered by a previous case item" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1630195329328 "|lm75|I2C_READ:I2C_READ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D lm75:inst7\|SEG_D:SEG_D " "Elaborating entity \"SEG_D\" for hierarchy \"lm75:inst7\|SEG_D:SEG_D\"" {  } { { "lm75.v" "SEG_D" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEG_D.v(31) " "Verilog HDL assignment warning at SEG_D.v(31): truncated value with size 32 to match size of target (17)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(59) " "Verilog HDL Always Construct warning at SEG_D.v(59): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SEG_D.v(59) " "Verilog HDL assignment warning at SEG_D.v(59): truncated value with size 32 to match size of target (8)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG_D.v(62) " "Verilog HDL assignment warning at SEG_D.v(62): truncated value with size 32 to match size of target (4)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG_D.v(63) " "Verilog HDL assignment warning at SEG_D.v(63): truncated value with size 32 to match size of target (4)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(65) " "Verilog HDL Always Construct warning at SEG_D.v(65): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(72) " "Verilog HDL Always Construct warning at SEG_D.v(72): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(74) " "Verilog HDL Always Construct warning at SEG_D.v(74): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(76) " "Verilog HDL Always Construct warning at SEG_D.v(76): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(84) " "Verilog HDL Always Construct warning at SEG_D.v(84): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329330 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(85) " "Verilog HDL Always Construct warning at SEG_D.v(85): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329331 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(86) " "Verilog HDL Always Construct warning at SEG_D.v(86): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195329331 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_sel SEG_D.v(55) " "Verilog HDL Always Construct warning at SEG_D.v(55): inferring latch(es) for variable \"lcd_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329331 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_sel\[0\] SEG_D.v(74) " "Inferred latch for \"lcd_sel\[0\]\" at SEG_D.v(74)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329331 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_sel\[1\] SEG_D.v(74) " "Inferred latch for \"lcd_sel\[1\]\" at SEG_D.v(74)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329331 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:inst8 " "Elaborating entity \"lcd\" for hierarchy \"lcd:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 464 576 744 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 lcd.vhd(286) " "VHDL Process Statement warning at lcd.vhd(286): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329333 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 lcd.vhd(291) " "VHDL Process Statement warning at lcd.vhd(291): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329333 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 lcd.vhd(296) " "VHDL Process Statement warning at lcd.vhd(296): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329333 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 lcd.vhd(301) " "VHDL Process Statement warning at lcd.vhd(301): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329333 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 lcd.vhd(306) " "VHDL Process Statement warning at lcd.vhd(306): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329333 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 lcd.vhd(311) " "VHDL Process Statement warning at lcd.vhd(311): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195329334 "|test|lcd:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst6 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst6\"" {  } { { "test.bdf" "inst6" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 464 288 464 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329334 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_controller.v(8) " "Verilog HDL Case Statement warning at lcd_controller.v(8): incomplete case statement has no default case item" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630195329335 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D1 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D1\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329335 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D2 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D2\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D3 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D3\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D4 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D4\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D5 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D5\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D6 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D6\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[0\] lcd_controller.v(6) " "Inferred latch for \"D6\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[1\] lcd_controller.v(6) " "Inferred latch for \"D6\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[2\] lcd_controller.v(6) " "Inferred latch for \"D6\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[3\] lcd_controller.v(6) " "Inferred latch for \"D6\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[4\] lcd_controller.v(6) " "Inferred latch for \"D6\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[5\] lcd_controller.v(6) " "Inferred latch for \"D6\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[6\] lcd_controller.v(6) " "Inferred latch for \"D6\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[7\] lcd_controller.v(6) " "Inferred latch for \"D6\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[0\] lcd_controller.v(6) " "Inferred latch for \"D5\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[1\] lcd_controller.v(6) " "Inferred latch for \"D5\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[2\] lcd_controller.v(6) " "Inferred latch for \"D5\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[3\] lcd_controller.v(6) " "Inferred latch for \"D5\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[4\] lcd_controller.v(6) " "Inferred latch for \"D5\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[5\] lcd_controller.v(6) " "Inferred latch for \"D5\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329336 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[6\] lcd_controller.v(6) " "Inferred latch for \"D5\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[7\] lcd_controller.v(6) " "Inferred latch for \"D5\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[0\] lcd_controller.v(6) " "Inferred latch for \"D4\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[1\] lcd_controller.v(6) " "Inferred latch for \"D4\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[2\] lcd_controller.v(6) " "Inferred latch for \"D4\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[3\] lcd_controller.v(6) " "Inferred latch for \"D4\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[4\] lcd_controller.v(6) " "Inferred latch for \"D4\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[5\] lcd_controller.v(6) " "Inferred latch for \"D4\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[6\] lcd_controller.v(6) " "Inferred latch for \"D4\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[7\] lcd_controller.v(6) " "Inferred latch for \"D4\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] lcd_controller.v(6) " "Inferred latch for \"D3\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] lcd_controller.v(6) " "Inferred latch for \"D3\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] lcd_controller.v(6) " "Inferred latch for \"D3\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] lcd_controller.v(6) " "Inferred latch for \"D3\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] lcd_controller.v(6) " "Inferred latch for \"D3\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] lcd_controller.v(6) " "Inferred latch for \"D3\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] lcd_controller.v(6) " "Inferred latch for \"D3\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] lcd_controller.v(6) " "Inferred latch for \"D3\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] lcd_controller.v(6) " "Inferred latch for \"D2\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] lcd_controller.v(6) " "Inferred latch for \"D2\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] lcd_controller.v(6) " "Inferred latch for \"D2\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] lcd_controller.v(6) " "Inferred latch for \"D2\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] lcd_controller.v(6) " "Inferred latch for \"D2\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] lcd_controller.v(6) " "Inferred latch for \"D2\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] lcd_controller.v(6) " "Inferred latch for \"D2\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] lcd_controller.v(6) " "Inferred latch for \"D2\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329337 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] lcd_controller.v(6) " "Inferred latch for \"D1\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] lcd_controller.v(6) " "Inferred latch for \"D1\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] lcd_controller.v(6) " "Inferred latch for \"D1\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] lcd_controller.v(6) " "Inferred latch for \"D1\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] lcd_controller.v(6) " "Inferred latch for \"D1\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] lcd_controller.v(6) " "Inferred latch for \"D1\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] lcd_controller.v(6) " "Inferred latch for \"D1\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] lcd_controller.v(6) " "Inferred latch for \"D1\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329338 "|lcd_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_controller buzzer_controller:instX " "Elaborating entity \"buzzer_controller\" for hierarchy \"buzzer_controller:instX\"" {  } { { "test.bdf" "instX" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 672 264 424 752 "instX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag buzzer_controller.v(9) " "Verilog HDL or VHDL warning at buzzer_controller.v(9): object \"flag\" assigned a value but never read" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630195329340 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(27) " "Verilog HDL assignment warning at buzzer_controller.v(27): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329340 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(33) " "Verilog HDL assignment warning at buzzer_controller.v(33): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329340 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(40) " "Verilog HDL assignment warning at buzzer_controller.v(40): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329341 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(53) " "Verilog HDL assignment warning at buzzer_controller.v(53): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329341 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(59) " "Verilog HDL assignment warning at buzzer_controller.v(59): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329341 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(66) " "Verilog HDL assignment warning at buzzer_controller.v(66): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195329341 "|test|buzzer_controller:instX"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[0\] " "LATCH primitive \"lcd_controller:inst6\|D1\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[0\] " "LATCH primitive \"lcd_controller:inst6\|D2\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[0\] " "LATCH primitive \"lcd_controller:inst6\|D3\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D4\[0\] " "LATCH primitive \"lcd_controller:inst6\|D4\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[0\] " "LATCH primitive \"lcd_controller:inst6\|D5\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[0\] " "LATCH primitive \"lcd_controller:inst6\|D6\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[1\] " "LATCH primitive \"lcd_controller:inst6\|D1\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[1\] " "LATCH primitive \"lcd_controller:inst6\|D2\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[1\] " "LATCH primitive \"lcd_controller:inst6\|D3\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D4\[1\] " "LATCH primitive \"lcd_controller:inst6\|D4\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[2\] " "LATCH primitive \"lcd_controller:inst6\|D1\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[2\] " "LATCH primitive \"lcd_controller:inst6\|D2\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[2\] " "LATCH primitive \"lcd_controller:inst6\|D3\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[2\] " "LATCH primitive \"lcd_controller:inst6\|D5\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[2\] " "LATCH primitive \"lcd_controller:inst6\|D6\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[3\] " "LATCH primitive \"lcd_controller:inst6\|D1\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[3\] " "LATCH primitive \"lcd_controller:inst6\|D2\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[3\] " "LATCH primitive \"lcd_controller:inst6\|D3\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[3\] " "LATCH primitive \"lcd_controller:inst6\|D6\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[4\] " "LATCH primitive \"lcd_controller:inst6\|D1\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[4\] " "LATCH primitive \"lcd_controller:inst6\|D2\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[4\] " "LATCH primitive \"lcd_controller:inst6\|D3\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[4\] " "LATCH primitive \"lcd_controller:inst6\|D5\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[5\] " "LATCH primitive \"lcd_controller:inst6\|D5\[5\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[5\] " "LATCH primitive \"lcd_controller:inst6\|D6\[5\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[6\] " "LATCH primitive \"lcd_controller:inst6\|D5\[6\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[6\] " "LATCH primitive \"lcd_controller:inst6\|D6\[6\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195329783 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Div0\"" {  } { { "SEG_D.v" "Div0" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195329879 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Mod1\"" {  } { { "SEG_D.v" "Mod1" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195329879 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Mod0\"" {  } { { "SEG_D.v" "Mod0" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195329879 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630195329879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0\"" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195329915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0 " "Instantiated megafunction \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195329915 ""}  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630195329915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195329979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195329979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195330026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195330026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195330073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195330073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1\"" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195330081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1 " "Instantiated megafunction \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195330081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195330081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195330081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195330081 ""}  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630195330081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195330126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195330126 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "E_pin " "Inserted always-enabled tri-state buffer between \"E_pin\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630195330391 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1630195330391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[6\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330393 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[5\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330393 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[4\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330393 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[3\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330393 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[2\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330393 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[1\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330394 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[0\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195330394 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195330394 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "E_pin~synth " "Node \"E_pin~synth\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195330567 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195330567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rw GND " "Pin \"Rw\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 504 744 920 520 "Rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630195330567 "|test|Rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630195330567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630195330666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630195331290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630195331440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195331440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630195331510 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630195331510 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630195331510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "485 " "Implemented 485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630195331510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630195331510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630195331534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 21:02:11 2021 " "Processing ended: Sat Aug 28 21:02:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630195331534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630195331534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630195331534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195331534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630195332790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630195332790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 21:02:12 2021 " "Processing started: Sat Aug 28 21:02:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630195332790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630195332790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Temperature_Monitor -c Temperature_Monitor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630195332791 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630195332874 ""}
{ "Info" "0" "" "Project  = Temperature_Monitor" {  } {  } 0 0 "Project  = Temperature_Monitor" 0 0 "Fitter" 0 0 1630195332875 ""}
{ "Info" "0" "" "Revision = Temperature_Monitor" {  } {  } 0 0 "Revision = Temperature_Monitor" 0 0 "Fitter" 0 0 1630195332875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630195332952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630195332953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Temperature_Monitor EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Temperature_Monitor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630195332960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630195333023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630195333023 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630195333143 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630195333147 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630195333226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630195333226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630195333226 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630195333226 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630195333228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630195333228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630195333228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630195333228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630195333228 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630195333228 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630195333230 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630195333761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Temperature_Monitor.sdc " "Synopsys Design Constraints File file not found: 'Temperature_Monitor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630195333762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630195333762 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datab  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195333767 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1630195333767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630195333771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630195333772 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630195333772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50Mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_50Mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630195333825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lm75:inst7\|I2C_READ:I2C_READ\|data_r\[7\] " "Destination node lm75:inst7\|I2C_READ:I2C_READ\|data_r\[7\]" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lm75:inst7\|I2C_READ:I2C_READ\|data_r\[9\] " "Destination node lm75:inst7\|I2C_READ:I2C_READ\|data_r\[9\]" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lm75:inst7\|I2C_READ:I2C_READ\|data_r\[11\] " "Destination node lm75:inst7\|I2C_READ:I2C_READ\|data_r\[11\]" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lm75:inst7\|I2C_READ:I2C_READ\|data_r\[12\] " "Destination node lm75:inst7\|I2C_READ:I2C_READ\|data_r\[12\]" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lm75:inst7\|I2C_READ:I2C_READ\|data_r\[13\] " "Destination node lm75:inst7\|I2C_READ:I2C_READ\|data_r\[13\]" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333825 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630195333825 ""}  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 144 -288 -112 160 "clock_50Mhz" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630195333825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:inst8\|E  " "Automatically promoted node lcd:inst8\|E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630195333826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E_pin~output " "Destination node E_pin~output" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:inst8\|E~0 " "Destination node lcd:inst8\|E~0" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630195333826 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630195333826 ""}  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630195333826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segments_controller:inst\|bcd_7seg:inst5\|Mux7~0  " "Automatically promoted node segments_controller:inst\|bcd_7seg:inst5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630195333826 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630195333826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630195334071 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630195334072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630195334072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630195334074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630195334075 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630195334077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630195334077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630195334077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630195334113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630195334114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630195334114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630195334152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630195334156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630195334696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630195334833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630195334849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630195335777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630195335777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630195336062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630195336945 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630195336945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630195338207 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630195338207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630195338210 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630195338338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630195338347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630195338567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630195338567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630195338815 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630195339264 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E_pin a permanently enabled " "Pin E_pin has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { E_pin } } } { "g:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_pin" } } } } { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630195339554 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1630195339554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/output_files/Temperature_Monitor.fit.smsg " "Generated suppressed messages file D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/output_files/Temperature_Monitor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630195339617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1296 " "Peak virtual memory: 1296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630195339994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 21:02:19 2021 " "Processing ended: Sat Aug 28 21:02:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630195339994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630195339994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630195339994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630195339994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630195341105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630195341105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 21:02:20 2021 " "Processing started: Sat Aug 28 21:02:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630195341105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630195341105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Temperature_Monitor -c Temperature_Monitor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630195341105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630195341356 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630195341723 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630195341740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630195341882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 21:02:21 2021 " "Processing ended: Sat Aug 28 21:02:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630195341882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630195341882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630195341882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630195341882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630195342527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630195343110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630195343110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 21:02:22 2021 " "Processing started: Sat Aug 28 21:02:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630195343110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630195343110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Temperature_Monitor -c Temperature_Monitor " "Command: quartus_sta Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630195343110 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630195343196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630195343316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630195343316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343375 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630195343541 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Temperature_Monitor.sdc " "Synopsys Design Constraints File file not found: 'Temperature_Monitor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630195343572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50Mhz clock_50Mhz " "create_clock -period 1.000 -name clock_50Mhz clock_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630195343575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name segments_controller:inst\|refresh_clock_10kHz:inst\|clock segments_controller:inst\|refresh_clock_10kHz:inst\|clock " "create_clock -period 1.000 -name segments_controller:inst\|refresh_clock_10kHz:inst\|clock segments_controller:inst\|refresh_clock_10kHz:inst\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630195343575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd:inst8\|E lcd:inst8\|E " "create_clock -period 1.000 -name lcd:inst8\|E lcd:inst8\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630195343575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " "create_clock -period 1.000 -name lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630195343575 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630195343575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout " "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195343578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630195343578 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630195343580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630195343581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630195343582 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630195343589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630195343640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630195343640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.417 " "Worst-case setup slack is -17.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.417            -120.565 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "  -17.417            -120.565 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.419            -630.970 clock_50Mhz  " "   -7.419            -630.970 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373              -1.980 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.373              -1.980 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -6.147 lcd:inst8\|E  " "   -0.395              -6.147 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clock_50Mhz  " "    0.452               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 lcd:inst8\|E  " "    0.500               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    1.116               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    1.216               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195343654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195343659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.162 " "Worst-case minimum pulse width slack is -3.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.162            -363.485 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -3.162            -363.485 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -205.232 clock_50Mhz  " "   -3.000            -205.232 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 lcd:inst8\|E  " "   -1.487             -71.376 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195343661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195343661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630195343782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630195343807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630195344140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout " "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630195344236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630195344238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630195344252 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630195344252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.609 " "Worst-case setup slack is -16.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.609            -115.030 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "  -16.609            -115.030 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.918            -580.422 clock_50Mhz  " "   -6.918            -580.422 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -1.690 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.225              -1.690 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -3.490 lcd:inst8\|E  " "   -0.277              -3.490 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock_50Mhz  " "    0.401               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 lcd:inst8\|E  " "    0.470               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    0.991               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    1.018               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195344274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195344282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.028 " "Worst-case minimum pulse width slack is -3.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028            -320.041 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -3.028            -320.041 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -205.232 clock_50Mhz  " "   -3.000            -205.232 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 lcd:inst8\|E  " "   -1.487             -71.376 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344285 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630195344403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout " "Cell: inst\|inst3\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630195344531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630195344531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630195344532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630195344537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630195344537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.364 " "Worst-case setup slack is -7.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.364             -50.266 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -7.364             -50.266 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.586            -192.854 clock_50Mhz  " "   -2.586            -192.854 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -0.023              -0.023 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lcd:inst8\|E  " "    0.403               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock_50Mhz  " "    0.186               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 lcd:inst8\|E  " "    0.193               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    0.443               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    0.521               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195344553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630195344557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -147.557 clock_50Mhz  " "   -3.000            -147.557 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095            -101.996 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -1.095            -101.996 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 lcd:inst8\|E  " "   -1.000             -48.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.000              -2.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630195344562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630195344562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630195345161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630195345162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630195345245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 21:02:25 2021 " "Processing ended: Sat Aug 28 21:02:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630195345245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630195345245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630195345245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630195345245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630195345980 ""}
