

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Sun May 25 19:33:41 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lsal_first
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.298 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  21637283|  21637283|  0.216 sec|  0.216 sec|  21637284|  21637284|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |        33|        33|         1|          1|          1|     33|       yes|
        |- Loop 2         |        33|        33|         1|          1|          1|     33|       yes|
        |- Loop 3         |        33|        33|         1|          1|          1|     33|       yes|
        |- Loop 4         |        32|        32|         1|          1|          1|     32|       yes|
        |- Loop 5         |     65598|     65598|         1|          1|          1|  65598|       yes|
        |- OUTER_LOOP     |  21571543|  21571543|       329|          -|          -|  65567|        no|
        | + INNER_LOOP    |       128|       128|         4|          -|          -|     32|        no|
        | + OUTER_LOOP.2  |        66|        66|         2|          -|          -|     33|        no|
        | + OUTER_LOOP.3  |        66|        66|         2|          -|          -|     33|        no|
        | + DIR_LOOP      |        64|        64|         2|          -|          -|     32|        no|
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 1, D = 1, States = { 8 }
  Pipeline-4 : II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 10 
11 --> 12 
12 --> 13 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 19 
18 --> 17 
19 --> 20 21 
20 --> 19 
21 --> 22 12 
22 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%diag_array_1 = alloca i64 1" [lsal_first/lsal.cpp:18]   --->   Operation 32 'alloca' 'diag_array_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%diag_array_2 = alloca i64 1" [lsal_first/lsal.cpp:19]   --->   Operation 33 'alloca' 'diag_array_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%diag_array_3 = alloca i64 1" [lsal_first/lsal.cpp:20]   --->   Operation 34 'alloca' 'diag_array_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%querry_buff = alloca i64 1" [lsal_first/lsal.cpp:23]   --->   Operation 35 'alloca' 'querry_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%database_buff = alloca i64 1" [lsal_first/lsal.cpp:24]   --->   Operation 36 'alloca' 'database_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%direction_buff = alloca i64 1" [lsal_first/lsal.cpp:26]   --->   Operation 37 'alloca' 'direction_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln29 = br void %memset.loop12" [lsal_first/lsal.cpp:29]   --->   Operation 38 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_8, void %memset.loop12.split"   --->   Operation 39 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%empty_8 = add i6 %empty, i6 1"   --->   Operation 40 'add' 'empty_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%exitcond4212 = icmp_eq  i6 %empty, i6 33"   --->   Operation 42 'icmp' 'exitcond4212' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 43 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4212, void %memset.loop12.split, void %memset.loop10.preheader"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty"   --->   Operation 45 'zext' 'p_cast' <Predicate = (!exitcond4212)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%diag_array_1_addr = getelementptr i16 %diag_array_1, i64 0, i64 %p_cast"   --->   Operation 46 'getelementptr' 'diag_array_1_addr' <Predicate = (!exitcond4212)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln0 = store i16 0, i6 %diag_array_1_addr"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond4212)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop12"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond4212)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop10"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_10 = phi i6 %empty_11, void %memset.loop10.split, i6 0, void %memset.loop10.preheader"   --->   Operation 50 'phi' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.82ns)   --->   "%empty_11 = add i6 %empty_10, i6 1"   --->   Operation 51 'add' 'empty_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.42ns)   --->   "%exitcond4111 = icmp_eq  i6 %empty_10, i6 33"   --->   Operation 53 'icmp' 'exitcond4111' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 54 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4111, void %memset.loop10.split, void %memset.loop.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast3 = zext i6 %empty_10"   --->   Operation 56 'zext' 'p_cast3' <Predicate = (!exitcond4111)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%diag_array_2_addr = getelementptr i16 %diag_array_2, i64 0, i64 %p_cast3"   --->   Operation 57 'getelementptr' 'diag_array_2_addr' <Predicate = (!exitcond4111)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln0 = store i16 0, i6 %diag_array_2_addr"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond4111)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop10"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!exitcond4111)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_13 = phi i6 %empty_14, void %memset.loop.split, i6 0, void %memset.loop.preheader"   --->   Operation 61 'phi' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.82ns)   --->   "%empty_14 = add i6 %empty_13, i6 1"   --->   Operation 62 'add' 'empty_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.42ns)   --->   "%exitcond4010 = icmp_eq  i6 %empty_13, i6 33"   --->   Operation 64 'icmp' 'exitcond4010' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 65 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4010, void %memset.loop.split, void %load-store-loop20.preheader"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast4 = zext i6 %empty_13"   --->   Operation 67 'zext' 'p_cast4' <Predicate = (!exitcond4010)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%diag_array_3_addr = getelementptr i16 %diag_array_3, i64 0, i64 %p_cast4"   --->   Operation 68 'getelementptr' 'diag_array_3_addr' <Predicate = (!exitcond4010)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln0 = store i16 0, i6 %diag_array_3_addr"   --->   Operation 69 'store' 'store_ln0' <Predicate = (!exitcond4010)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!exitcond4010)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%query_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %query"   --->   Operation 71 'read' 'query_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop20"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%loop_index21 = phi i6 %empty_16, void %load-store-loop20.split, i6 0, void %load-store-loop20.preheader"   --->   Operation 73 'phi' 'loop_index21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.82ns)   --->   "%empty_16 = add i6 %loop_index21, i6 1"   --->   Operation 74 'add' 'empty_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.42ns)   --->   "%exitcond399 = icmp_eq  i6 %loop_index21, i6 32"   --->   Operation 76 'icmp' 'exitcond399' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 77 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond399, void %load-store-loop20.split, void %load-store-loop17.preheader"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%loop_index21_cast = zext i6 %loop_index21"   --->   Operation 79 'zext' 'loop_index21_cast' <Predicate = (!exitcond399)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%querry_buff_addr = getelementptr i8 %querry_buff, i64 0, i64 %loop_index21_cast"   --->   Operation 80 'getelementptr' 'querry_buff_addr' <Predicate = (!exitcond399)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i5 %querry_buff_addr"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!exitcond399)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop20"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!exitcond399)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%database_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %database"   --->   Operation 83 'read' 'database_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop17"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.68>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%loop_index18 = phi i17 %empty_18, void %load-store-loop17.split, i17 0, void %load-store-loop17.preheader"   --->   Operation 85 'phi' 'loop_index18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (2.10ns)   --->   "%empty_18 = add i17 %loop_index18, i17 1"   --->   Operation 86 'add' 'empty_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (2.43ns)   --->   "%exitcond388 = icmp_eq  i17 %loop_index18, i17 65598"   --->   Operation 88 'icmp' 'exitcond388' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598"   --->   Operation 89 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond388, void %load-store-loop17.split, void %memcpy-split16.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%loop_index18_cast = zext i17 %loop_index18"   --->   Operation 91 'zext' 'loop_index18_cast' <Predicate = (!exitcond388)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%database_buff_addr = getelementptr i8 %database_buff, i64 0, i64 %loop_index18_cast"   --->   Operation 92 'getelementptr' 'database_buff_addr' <Predicate = (!exitcond388)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i17 %database_buff_addr"   --->   Operation 93 'store' 'store_ln0' <Predicate = (!exitcond388)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop17"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!exitcond388)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%global_max = alloca i32 1"   --->   Operation 95 'alloca' 'global_max' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %global_max" [lsal_first/lsal.cpp:36]   --->   Operation 96 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln36 = br void %memcpy-split16" [lsal_first/lsal.cpp:36]   --->   Operation 97 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%k = phi i17 %add_ln36, void, i17 0, void %memcpy-split16.preheader" [lsal_first/lsal.cpp:72]   --->   Operation 98 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (2.10ns)   --->   "%add_ln36 = add i17 %k, i17 1" [lsal_first/lsal.cpp:36]   --->   Operation 99 'add' 'add_ln36' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (2.43ns)   --->   "%icmp_ln36 = icmp_eq  i17 %k, i17 65567" [lsal_first/lsal.cpp:36]   --->   Operation 100 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567"   --->   Operation 101 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split6, void" [lsal_first/lsal.cpp:36]   --->   Operation 102 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [lsal_first/lsal.cpp:11]   --->   Operation 103 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [lsal_first/lsal.cpp:37]   --->   Operation 104 'br' 'br_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [lsal_first/lsal.cpp:87]   --->   Operation 105 'ret' 'ret_ln87' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.36>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split6, i6 %add_ln42, void %.split._crit_edge" [lsal_first/lsal.cpp:42]   --->   Operation 106 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %i, i6 1" [lsal_first/lsal.cpp:42]   --->   Operation 107 'add' 'add_ln42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [lsal_first/lsal.cpp:37]   --->   Operation 108 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %i" [lsal_first/lsal.cpp:37]   --->   Operation 109 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i6 %i" [lsal_first/lsal.cpp:37]   --->   Operation 110 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.42ns)   --->   "%icmp_ln37 = icmp_eq  i6 %i, i6 32" [lsal_first/lsal.cpp:37]   --->   Operation 111 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 112 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split, void %load-store-loop14.preheader" [lsal_first/lsal.cpp:37]   --->   Operation 113 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.78ns)   --->   "%xor_ln72 = xor i5 %trunc_ln37, i5 31" [lsal_first/lsal.cpp:72]   --->   Operation 114 'xor' 'xor_ln72' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %xor_ln72" [lsal_first/lsal.cpp:40]   --->   Operation 115 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%querry_buff_addr_1 = getelementptr i8 %querry_buff, i64 0, i64 %zext_ln40" [lsal_first/lsal.cpp:40]   --->   Operation 116 'getelementptr' 'querry_buff_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (2.32ns)   --->   "%querry_buff_load = load i5 %querry_buff_addr_1" [lsal_first/lsal.cpp:40]   --->   Operation 117 'load' 'querry_buff_load' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 118 [1/1] (2.10ns)   --->   "%add_ln40 = add i17 %zext_ln37_1, i17 %k" [lsal_first/lsal.cpp:40]   --->   Operation 118 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i17 %add_ln40" [lsal_first/lsal.cpp:40]   --->   Operation 119 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%database_buff_addr_1 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln40_1" [lsal_first/lsal.cpp:40]   --->   Operation 120 'getelementptr' 'database_buff_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (3.25ns)   --->   "%database_buff_load = load i17 %database_buff_addr_1" [lsal_first/lsal.cpp:40]   --->   Operation 121 'load' 'database_buff_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%diag_array_2_addr_1 = getelementptr i16 %diag_array_2, i64 0, i64 %zext_ln37" [lsal_first/lsal.cpp:41]   --->   Operation 122 'getelementptr' 'diag_array_2_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (2.32ns)   --->   "%diag_array_2_load = load i6 %diag_array_2_addr_1" [lsal_first/lsal.cpp:41]   --->   Operation 123 'load' 'diag_array_2_load' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %add_ln42" [lsal_first/lsal.cpp:42]   --->   Operation 124 'zext' 'zext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%diag_array_1_addr_1 = getelementptr i16 %diag_array_1, i64 0, i64 %zext_ln42" [lsal_first/lsal.cpp:42]   --->   Operation 125 'getelementptr' 'diag_array_1_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (2.32ns)   --->   "%diag_array_1_load = load i6 %diag_array_1_addr_1" [lsal_first/lsal.cpp:42]   --->   Operation 126 'load' 'diag_array_1_load' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%diag_array_2_addr_2 = getelementptr i16 %diag_array_2, i64 0, i64 %zext_ln42" [lsal_first/lsal.cpp:43]   --->   Operation 127 'getelementptr' 'diag_array_2_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (2.32ns)   --->   "%diag_array_2_load_1 = load i6 %diag_array_2_addr_2" [lsal_first/lsal.cpp:43]   --->   Operation 128 'load' 'diag_array_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop14"   --->   Operation 129 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 130 [1/2] (2.32ns)   --->   "%querry_buff_load = load i5 %querry_buff_addr_1" [lsal_first/lsal.cpp:40]   --->   Operation 130 'load' 'querry_buff_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%database_buff_load = load i17 %database_buff_addr_1" [lsal_first/lsal.cpp:40]   --->   Operation 131 'load' 'database_buff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_14 : Operation 132 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp_eq  i8 %querry_buff_load, i8 %database_buff_load" [lsal_first/lsal.cpp:40]   --->   Operation 132 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/2] (2.32ns)   --->   "%diag_array_2_load = load i6 %diag_array_2_addr_1" [lsal_first/lsal.cpp:41]   --->   Operation 133 'load' 'diag_array_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %diag_array_2_load" [lsal_first/lsal.cpp:41]   --->   Operation 134 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.07ns)   --->   "%north = add i17 %sext_ln41, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 135 'add' 'north' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%select_ln42 = select i1 %icmp_ln40, i17 2, i17 131071" [lsal_first/lsal.cpp:42]   --->   Operation 136 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 137 [1/2] (2.32ns)   --->   "%diag_array_1_load = load i6 %diag_array_1_addr_1" [lsal_first/lsal.cpp:42]   --->   Operation 137 'load' 'diag_array_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%sext_ln42 = sext i16 %diag_array_1_load" [lsal_first/lsal.cpp:42]   --->   Operation 138 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest = add i17 %select_ln42, i17 %sext_ln42" [lsal_first/lsal.cpp:42]   --->   Operation 139 'add' 'northwest' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/2] (2.32ns)   --->   "%diag_array_2_load_1 = load i6 %diag_array_2_addr_2" [lsal_first/lsal.cpp:43]   --->   Operation 140 'load' 'diag_array_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 15 <SV = 14> <Delay = 6.42>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i16 %diag_array_2_load_1" [lsal_first/lsal.cpp:43]   --->   Operation 141 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (2.07ns)   --->   "%west = add i17 %sext_ln43, i17 131071" [lsal_first/lsal.cpp:43]   --->   Operation 142 'add' 'west' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (2.43ns)   --->   "%icmp_ln48 = icmp_sgt  i17 %northwest, i17 %north" [lsal_first/lsal.cpp:48]   --->   Operation 143 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.78ns)   --->   "%max_value_2 = select i1 %icmp_ln48, i17 %northwest, i17 %north" [lsal_first/lsal.cpp:48]   --->   Operation 144 'select' 'max_value_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (2.43ns)   --->   "%icmp_ln53 = icmp_sgt  i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:53]   --->   Operation 145 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.78ns)   --->   "%max_value_4 = select i1 %icmp_ln53, i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:53]   --->   Operation 146 'select' 'max_value_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i17 %max_value_4" [lsal_first/lsal.cpp:45]   --->   Operation 147 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%global_max_load = load i32 %global_max" [lsal_first/lsal.cpp:70]   --->   Operation 148 'load' 'global_max_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lsal_first/lsal.cpp:15]   --->   Operation 149 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%direction = select i1 %icmp_ln48, i2 2, i2 1" [lsal_first/lsal.cpp:48]   --->   Operation 150 'select' 'direction' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (2.43ns)   --->   "%icmp_ln58 = icmp_slt  i17 %max_value_4, i17 1" [lsal_first/lsal.cpp:58]   --->   Operation 151 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.80ns)   --->   "%max_value = select i1 %icmp_ln58, i16 0, i16 %trunc_ln45" [lsal_first/lsal.cpp:66]   --->   Operation 152 'select' 'max_value' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i16 %max_value" [lsal_first/lsal.cpp:58]   --->   Operation 153 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%xor_ln58 = xor i1 %icmp_ln58, i1 1" [lsal_first/lsal.cpp:58]   --->   Operation 154 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%select_ln58 = select i1 %xor_ln58, i2 3, i2 0" [lsal_first/lsal.cpp:58]   --->   Operation 155 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%or_ln58 = or i1 %icmp_ln58, i1 %icmp_ln53" [lsal_first/lsal.cpp:58]   --->   Operation 156 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_1 = select i1 %or_ln58, i2 %select_ln58, i2 %direction" [lsal_first/lsal.cpp:58]   --->   Operation 157 'select' 'direction_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%direction_buff_addr = getelementptr i2 %direction_buff, i64 0, i64 %zext_ln37" [lsal_first/lsal.cpp:65]   --->   Operation 158 'getelementptr' 'direction_buff_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln65 = store i2 %direction_1, i5 %direction_buff_addr" [lsal_first/lsal.cpp:65]   --->   Operation 159 'store' 'store_ln65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 32> <RAM>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%diag_array_3_addr_1 = getelementptr i16 %diag_array_3, i64 0, i64 %zext_ln37" [lsal_first/lsal.cpp:66]   --->   Operation 160 'getelementptr' 'diag_array_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln66 = store i16 %max_value, i6 %diag_array_3_addr_1" [lsal_first/lsal.cpp:66]   --->   Operation 161 'store' 'store_ln66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_sgt  i32 %zext_ln58, i32 %global_max_load" [lsal_first/lsal.cpp:70]   --->   Operation 162 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split._crit_edge, void" [lsal_first/lsal.cpp:70]   --->   Operation 163 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %trunc_ln37" [lsal_first/lsal.cpp:72]   --->   Operation 164 'zext' 'zext_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (2.10ns)   --->   "%add_ln72 = add i17 %zext_ln72, i17 %k" [lsal_first/lsal.cpp:72]   --->   Operation 165 'add' 'add_ln72' <Predicate = (icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%add_ln72_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln72, i5 %xor_ln72" [lsal_first/lsal.cpp:72]   --->   Operation 166 'bitconcatenate' 'add_ln72_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i22 %add_ln72_1" [lsal_first/lsal.cpp:72]   --->   Operation 167 'zext' 'zext_ln72_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln72_1" [lsal_first/lsal.cpp:72]   --->   Operation 168 'write' 'write_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln73 = store i32 %zext_ln58, i32 %global_max" [lsal_first/lsal.cpp:73]   --->   Operation 169 'store' 'store_ln73' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split._crit_edge" [lsal_first/lsal.cpp:73]   --->   Operation 170 'br' 'br_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%loop_index15 = phi i6 %empty_22, void %load-store-loop14.split, i6 0, void %load-store-loop14.preheader"   --->   Operation 172 'phi' 'loop_index15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (1.82ns)   --->   "%empty_22 = add i6 %loop_index15, i6 1"   --->   Operation 173 'add' 'empty_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%loop_index15_cast = zext i6 %loop_index15"   --->   Operation 174 'zext' 'loop_index15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (1.42ns)   --->   "%exitcond262 = icmp_eq  i6 %loop_index15, i6 33"   --->   Operation 175 'icmp' 'exitcond262' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 176 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond262, void %load-store-loop14.split, void %load-store-loop.preheader"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%diag_array_2_addr_3 = getelementptr i16 %diag_array_2, i64 0, i64 %loop_index15_cast"   --->   Operation 178 'getelementptr' 'diag_array_2_addr_3' <Predicate = (!exitcond262)> <Delay = 0.00>
ST_17 : Operation 179 [2/2] (2.32ns)   --->   "%diag_array_2_load_2 = load i6 %diag_array_2_addr_3"   --->   Operation 179 'load' 'diag_array_2_load_2' <Predicate = (!exitcond262)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 180 'br' 'br_ln0' <Predicate = (exitcond262)> <Delay = 1.58>

State 18 <SV = 14> <Delay = 4.64>
ST_18 : Operation 181 [1/2] (2.32ns)   --->   "%diag_array_2_load_2 = load i6 %diag_array_2_addr_3"   --->   Operation 181 'load' 'diag_array_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%diag_array_1_addr_2 = getelementptr i16 %diag_array_1, i64 0, i64 %loop_index15_cast"   --->   Operation 182 'getelementptr' 'diag_array_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln0 = store i16 %diag_array_2_load_2, i6 %diag_array_1_addr_2"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop14"   --->   Operation 184 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index = phi i6 %empty_24, void %load-store-loop.split, i6 0, void %load-store-loop.preheader"   --->   Operation 185 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.82ns)   --->   "%empty_24 = add i6 %loop_index, i6 1"   --->   Operation 186 'add' 'empty_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i6 %loop_index"   --->   Operation 187 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (1.42ns)   --->   "%exitcond273 = icmp_eq  i6 %loop_index, i6 33"   --->   Operation 188 'icmp' 'exitcond273' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 189 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond273, void %load-store-loop.split, void %memcpy-split.preheader"   --->   Operation 190 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%diag_array_3_addr_2 = getelementptr i16 %diag_array_3, i64 0, i64 %loop_index_cast"   --->   Operation 191 'getelementptr' 'diag_array_3_addr_2' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_19 : Operation 192 [2/2] (2.32ns)   --->   "%diag_array_3_load = load i6 %diag_array_3_addr_2"   --->   Operation 192 'load' 'diag_array_3_load' <Predicate = (!exitcond273)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_19 : Operation 193 [1/1] (1.58ns)   --->   "%br_ln81 = br void %memcpy-split" [lsal_first/lsal.cpp:81]   --->   Operation 193 'br' 'br_ln81' <Predicate = (exitcond273)> <Delay = 1.58>

State 20 <SV = 15> <Delay = 4.64>
ST_20 : Operation 194 [1/2] (2.32ns)   --->   "%diag_array_3_load = load i6 %diag_array_3_addr_2"   --->   Operation 194 'load' 'diag_array_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%diag_array_2_addr_4 = getelementptr i16 %diag_array_2, i64 0, i64 %loop_index_cast"   --->   Operation 195 'getelementptr' 'diag_array_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln0 = store i16 %diag_array_3_load, i6 %diag_array_2_addr_4"   --->   Operation 196 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 15> <Delay = 2.32>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln81, void %.split4, i6 0, void %memcpy-split.preheader" [lsal_first/lsal.cpp:81]   --->   Operation 198 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (1.82ns)   --->   "%add_ln81 = add i6 %i_1, i6 1" [lsal_first/lsal.cpp:81]   --->   Operation 199 'add' 'add_ln81' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i6 %i_1" [lsal_first/lsal.cpp:81]   --->   Operation 200 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (1.42ns)   --->   "%icmp_ln81 = icmp_eq  i6 %i_1, i6 32" [lsal_first/lsal.cpp:81]   --->   Operation 201 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 202 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split4, void" [lsal_first/lsal.cpp:81]   --->   Operation 203 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%direction_buff_addr_1 = getelementptr i2 %direction_buff, i64 0, i64 %zext_ln81" [lsal_first/lsal.cpp:83]   --->   Operation 204 'getelementptr' 'direction_buff_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 205 [2/2] (2.32ns)   --->   "%direction_buff_load = load i5 %direction_buff_addr_1" [lsal_first/lsal.cpp:83]   --->   Operation 205 'load' 'direction_buff_load' <Predicate = (!icmp_ln81)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 32> <RAM>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split16"   --->   Operation 206 'br' 'br_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 22 <SV = 16> <Delay = 2.32>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [lsal_first/lsal.cpp:15]   --->   Operation 207 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/2] (2.32ns)   --->   "%direction_buff_load = load i5 %direction_buff_addr_1" [lsal_first/lsal.cpp:83]   --->   Operation 208 'load' 'direction_buff_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 32> <RAM>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %direction_buff_load" [lsal_first/lsal.cpp:83]   --->   Operation 209 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %direction_matrix, i16 %zext_ln83" [lsal_first/lsal.cpp:83]   --->   Operation 210 'write' 'write_ln83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_8') [22]  (1.59 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_8') [22]  (0 ns)
	'getelementptr' operation ('diag_array_1_addr') [30]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_1', lsal_first/lsal.cpp:18 [31]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_10') with incoming values : ('empty_11') [36]  (1.59 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'phi' operation ('empty_10') with incoming values : ('empty_11') [36]  (0 ns)
	'getelementptr' operation ('diag_array_2_addr') [44]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_2', lsal_first/lsal.cpp:19 [45]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_13') with incoming values : ('empty_14') [50]  (1.59 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'phi' operation ('empty_13') with incoming values : ('empty_14') [50]  (0 ns)
	'getelementptr' operation ('diag_array_3_addr') [58]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_3', lsal_first/lsal.cpp:20 [59]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index21') with incoming values : ('empty_16') [65]  (1.59 ns)

 <State 8>: 3.75ns
The critical path consists of the following:
	'phi' operation ('loop_index21') with incoming values : ('empty_16') [65]  (0 ns)
	'getelementptr' operation ('querry_buff_addr') [73]  (0 ns)
	'store' operation ('store_ln0') of variable 'query_read' on array 'querry_buff', lsal_first/lsal.cpp:23 [74]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 9>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index18') with incoming values : ('empty_18') [80]  (1.59 ns)

 <State 10>: 5.69ns
The critical path consists of the following:
	'phi' operation ('loop_index18') with incoming values : ('empty_18') [80]  (0 ns)
	'getelementptr' operation ('database_buff_addr') [88]  (0 ns)
	'store' operation ('store_ln0') of variable 'database_read' on array 'database_buff', lsal_first/lsal.cpp:24 [89]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 11>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('global_max') [92]  (0 ns)
	'store' operation ('store_ln36', lsal_first/lsal.cpp:36) of constant 0 on local variable 'global_max' [93]  (1.59 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	'phi' operation ('k', lsal_first/lsal.cpp:72) with incoming values : ('add_ln36', lsal_first/lsal.cpp:36) [96]  (0 ns)
	'icmp' operation ('icmp_ln36', lsal_first/lsal.cpp:36) [98]  (2.43 ns)

 <State 13>: 5.36ns
The critical path consists of the following:
	'phi' operation ('i', lsal_first/lsal.cpp:42) with incoming values : ('add_ln42', lsal_first/lsal.cpp:42) [105]  (0 ns)
	'add' operation ('add_ln40', lsal_first/lsal.cpp:40) [120]  (2.11 ns)
	'getelementptr' operation ('database_buff_addr_1', lsal_first/lsal.cpp:40) [122]  (0 ns)
	'load' operation ('database_buff_load', lsal_first/lsal.cpp:40) on array 'database_buff', lsal_first/lsal.cpp:24 [123]  (3.25 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'load' operation ('database_buff_load', lsal_first/lsal.cpp:40) on array 'database_buff', lsal_first/lsal.cpp:24 [123]  (3.25 ns)
	'icmp' operation ('icmp_ln40', lsal_first/lsal.cpp:40) [124]  (1.55 ns)
	'select' operation ('select_ln42', lsal_first/lsal.cpp:42) [129]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:42) [134]  (2.08 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln48', lsal_first/lsal.cpp:48) [139]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:48) [140]  (0.781 ns)
	'icmp' operation ('icmp_ln53', lsal_first/lsal.cpp:53) [142]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:53) [143]  (0.781 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln58', lsal_first/lsal.cpp:58) [145]  (2.43 ns)
	'xor' operation ('xor_ln58', lsal_first/lsal.cpp:58) [148]  (0 ns)
	'select' operation ('select_ln58', lsal_first/lsal.cpp:58) [149]  (0 ns)
	'select' operation ('direction', lsal_first/lsal.cpp:58) [151]  (0.993 ns)
	'store' operation ('store_ln65', lsal_first/lsal.cpp:65) of variable 'direction', lsal_first/lsal.cpp:58 on array 'direction_buff', lsal_first/lsal.cpp:26 [153]  (2.32 ns)
	blocking operation 1.55 ns on control path)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('loop_index15') with incoming values : ('empty_22') [171]  (0 ns)
	'getelementptr' operation ('diag_array_2_addr_3') [178]  (0 ns)
	'load' operation ('diag_array_2_load_2') on array 'diag_array_2', lsal_first/lsal.cpp:19 [179]  (2.32 ns)

 <State 18>: 4.64ns
The critical path consists of the following:
	'load' operation ('diag_array_2_load_2') on array 'diag_array_2', lsal_first/lsal.cpp:19 [179]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'diag_array_2_load_2' on array 'diag_array_1', lsal_first/lsal.cpp:18 [181]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_24') [186]  (0 ns)
	'getelementptr' operation ('diag_array_3_addr_2') [193]  (0 ns)
	'load' operation ('diag_array_3_load') on array 'diag_array_3', lsal_first/lsal.cpp:20 [194]  (2.32 ns)

 <State 20>: 4.64ns
The critical path consists of the following:
	'load' operation ('diag_array_3_load') on array 'diag_array_3', lsal_first/lsal.cpp:20 [194]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'diag_array_3_load' on array 'diag_array_2', lsal_first/lsal.cpp:19 [196]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', lsal_first/lsal.cpp:81) with incoming values : ('add_ln81', lsal_first/lsal.cpp:81) [201]  (0 ns)
	'getelementptr' operation ('direction_buff_addr_1', lsal_first/lsal.cpp:83) [209]  (0 ns)
	'load' operation ('direction_buff_load', lsal_first/lsal.cpp:83) on array 'direction_buff', lsal_first/lsal.cpp:26 [210]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('direction_buff_load', lsal_first/lsal.cpp:83) on array 'direction_buff', lsal_first/lsal.cpp:26 [210]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
