# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sample_MEM.srcs/sources_1/new/comm_port.vhd" \
"../../../../Sample_MEM.srcs/sources_1/new/internal_ram.vhd" \
"../../../../Sample_MEM.srcs/sources_1/new/sample_control_TOP.vhd" \

# Do not sort compile order
nosort
