#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000e7e0f0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000000000e75380 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000000000e80d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000e6f2b0_0 .net "clk", 0 0, o0000000000e80d18;  0 drivers
o0000000000e80d48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000e6e130_0 .net "d", 7 0, o0000000000e80d48;  0 drivers
o0000000000e80d78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000e6dd70_0 .net "en", 0 0, o0000000000e80d78;  0 drivers
v0000000000e6dc30_0 .var "q", 7 0;
o0000000000e80dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000e6de10_0 .net "reset", 0 0, o0000000000e80dd8;  0 drivers
E_0000000000e749c0 .event posedge, v0000000000e6de10_0, v0000000000e6f2b0_0;
S_0000000000e7e5a0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0000000000ef1930_0 .var "clk", 0 0;
v0000000000ef1250_0 .net "dataadr", 31 0, v0000000000ed5250_0;  1 drivers
v0000000000ef1750_0 .net "memwrite", 0 0, L_0000000000ef1f70;  1 drivers
v0000000000ef12f0_0 .var "reset", 0 0;
v0000000000ef1610_0 .net "writedata", 31 0, L_0000000000ef0170;  1 drivers
E_0000000000e750c0 .event negedge, v0000000000e6e3b0_0;
S_0000000000e50030 .scope module, "dut" "top" 3 10, 4 2 0, S_0000000000e7e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0000000000edc550_0 .net "clk", 0 0, v0000000000ef1930_0;  1 drivers
v0000000000edce10_0 .net "dataadr", 31 0, v0000000000ed5250_0;  alias, 1 drivers
v0000000000ef0ad0_0 .net "instr", 31 0, L_0000000000e66c50;  1 drivers
v0000000000ef16b0_0 .net "memwrite", 0 0, L_0000000000ef1f70;  alias, 1 drivers
v0000000000ef0df0_0 .net "pc", 31 0, v0000000000ed8630_0;  1 drivers
v0000000000ef1ed0_0 .net "readdata", 31 0, L_0000000000e67820;  1 drivers
v0000000000ef0e90_0 .net "reset", 0 0, v0000000000ef12f0_0;  1 drivers
v0000000000ef1110_0 .net "writedata", 31 0, L_0000000000ef0170;  alias, 1 drivers
L_0000000000f4f840 .part v0000000000ed8630_0, 2, 6;
S_0000000000e501c0 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0000000000e50030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000000e67820 .functor BUFZ 32, L_0000000000f4fe80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000e6e270 .array "RAM", 0 63, 31 0;
v0000000000e6df50_0 .net *"_s0", 31 0, L_0000000000f4fe80;  1 drivers
v0000000000e6ea90_0 .net *"_s3", 29 0, L_0000000000f4f8e0;  1 drivers
v0000000000e6e310_0 .net "a", 31 0, v0000000000ed5250_0;  alias, 1 drivers
v0000000000e6e3b0_0 .net "clk", 0 0, v0000000000ef1930_0;  alias, 1 drivers
v0000000000e6ec70_0 .net "rd", 31 0, L_0000000000e67820;  alias, 1 drivers
v0000000000e6e450_0 .net "wd", 31 0, L_0000000000ef0170;  alias, 1 drivers
v0000000000e6e4f0_0 .net "we", 0 0, L_0000000000ef1f70;  alias, 1 drivers
E_0000000000e75000 .event posedge, v0000000000e6e3b0_0;
L_0000000000f4fe80 .array/port v0000000000e6e270, L_0000000000f4f8e0;
L_0000000000f4f8e0 .part v0000000000ed5250_0, 2, 30;
S_0000000000e4c8e0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0000000000e50030;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000000e66c50 .functor BUFZ 32, L_0000000000f4f160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000e6e630 .array "RAM", 17 0, 31 0;
v0000000000e6e770_0 .net *"_s0", 31 0, L_0000000000f4f160;  1 drivers
v0000000000e6edb0_0 .net "a", 5 0, L_0000000000f4f840;  1 drivers
v0000000000e6eef0_0 .net "rd", 31 0, L_0000000000e66c50;  alias, 1 drivers
L_0000000000f4f160 .array/port v0000000000e6e630, L_0000000000f4f840;
S_0000000000e4ca70 .scope module, "mips" "mips" 4 9, 7 2 0, S_0000000000e50030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0000000000edc910_0 .net "alucontrol", 3 0, v0000000000e6f350_0;  1 drivers
v0000000000edc190_0 .net "aluout", 31 0, v0000000000ed5250_0;  alias, 1 drivers
v0000000000edc230_0 .net "alusrc", 0 0, L_0000000000ef0f30;  1 drivers
v0000000000edc2d0_0 .net "clk", 0 0, v0000000000ef1930_0;  alias, 1 drivers
v0000000000edcaf0_0 .net "instr", 31 0, L_0000000000e66c50;  alias, 1 drivers
v0000000000edc5f0_0 .net "jump", 0 0, L_0000000000ef0fd0;  1 drivers
v0000000000edb1f0_0 .net "memtoreg", 0 0, L_0000000000ef1cf0;  1 drivers
v0000000000edb790_0 .net "memwrite", 0 0, L_0000000000ef1f70;  alias, 1 drivers
v0000000000edc370_0 .net "pc", 31 0, v0000000000ed8630_0;  alias, 1 drivers
v0000000000edb830_0 .net "pcsrc", 0 0, L_0000000000e66ef0;  1 drivers
v0000000000edb650_0 .net "readdata", 31 0, L_0000000000e67820;  alias, 1 drivers
v0000000000edb290_0 .net "regdst", 0 0, L_0000000000ef1070;  1 drivers
v0000000000edc410_0 .net "regwrite", 0 0, L_0000000000ef1390;  1 drivers
v0000000000edc4b0_0 .net "reset", 0 0, v0000000000ef12f0_0;  alias, 1 drivers
v0000000000edb6f0_0 .net "writedata", 31 0, L_0000000000ef0170;  alias, 1 drivers
v0000000000edcd70_0 .net "zero", 0 0, v0000000000ed6a10_0;  1 drivers
L_0000000000ef0990 .part L_0000000000e66c50, 26, 6;
L_0000000000ef0350 .part L_0000000000e66c50, 0, 6;
S_0000000000e56150 .scope module, "c" "controller" 7 14, 8 2 0, S_0000000000e4ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000000e66ef0 .functor AND 1, L_0000000000ef1a70, v0000000000ed6a10_0, C4<1>, C4<1>;
v0000000000ed5070_0 .net "alucontrol", 3 0, v0000000000e6f350_0;  alias, 1 drivers
v0000000000ed6dd0_0 .net "aluop", 1 0, L_0000000000ef11b0;  1 drivers
v0000000000ed6830_0 .net "alusrc", 0 0, L_0000000000ef0f30;  alias, 1 drivers
v0000000000ed68d0_0 .net "branch", 0 0, L_0000000000ef1a70;  1 drivers
v0000000000ed60b0_0 .net "funct", 5 0, L_0000000000ef0350;  1 drivers
v0000000000ed5a70_0 .net "jump", 0 0, L_0000000000ef0fd0;  alias, 1 drivers
v0000000000ed5cf0_0 .net "memtoreg", 0 0, L_0000000000ef1cf0;  alias, 1 drivers
v0000000000ed5f70_0 .net "memwrite", 0 0, L_0000000000ef1f70;  alias, 1 drivers
v0000000000ed6650_0 .net "op", 5 0, L_0000000000ef0990;  1 drivers
v0000000000ed5b10_0 .net "pcsrc", 0 0, L_0000000000e66ef0;  alias, 1 drivers
v0000000000ed66f0_0 .net "regdst", 0 0, L_0000000000ef1070;  alias, 1 drivers
v0000000000ed5890_0 .net "regwrite", 0 0, L_0000000000ef1390;  alias, 1 drivers
v0000000000ed5750_0 .net "zero", 0 0, v0000000000ed6a10_0;  alias, 1 drivers
S_0000000000e562e0 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0000000000e56150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v0000000000e6f350_0 .var "alucontrol", 3 0;
v0000000000e6f170_0 .net "aluop", 1 0, L_0000000000ef11b0;  alias, 1 drivers
v0000000000ed52f0_0 .net "funct", 5 0, L_0000000000ef0350;  alias, 1 drivers
E_0000000000e75140 .event edge, v0000000000e6f170_0, v0000000000ed52f0_0;
S_0000000000e54c80 .scope module, "md" "maindec" 8 13, 10 2 0, S_0000000000e56150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0000000000ed6790_0 .net *"_s10", 8 0, v0000000000ed6d30_0;  1 drivers
v0000000000ed6c90_0 .net "aluop", 1 0, L_0000000000ef11b0;  alias, 1 drivers
v0000000000ed5d90_0 .net "alusrc", 0 0, L_0000000000ef0f30;  alias, 1 drivers
v0000000000ed6150_0 .net "branch", 0 0, L_0000000000ef1a70;  alias, 1 drivers
v0000000000ed6d30_0 .var "controls", 8 0;
v0000000000ed5390_0 .net "jump", 0 0, L_0000000000ef0fd0;  alias, 1 drivers
v0000000000ed59d0_0 .net "memtoreg", 0 0, L_0000000000ef1cf0;  alias, 1 drivers
v0000000000ed6330_0 .net "memwrite", 0 0, L_0000000000ef1f70;  alias, 1 drivers
v0000000000ed5110_0 .net "op", 5 0, L_0000000000ef0990;  alias, 1 drivers
v0000000000ed5570_0 .net "regdst", 0 0, L_0000000000ef1070;  alias, 1 drivers
v0000000000ed5bb0_0 .net "regwrite", 0 0, L_0000000000ef1390;  alias, 1 drivers
E_0000000000e74cc0 .event edge, v0000000000ed5110_0;
L_0000000000ef1390 .part v0000000000ed6d30_0, 8, 1;
L_0000000000ef1070 .part v0000000000ed6d30_0, 7, 1;
L_0000000000ef0f30 .part v0000000000ed6d30_0, 6, 1;
L_0000000000ef1a70 .part v0000000000ed6d30_0, 5, 1;
L_0000000000ef1f70 .part v0000000000ed6d30_0, 4, 1;
L_0000000000ef1cf0 .part v0000000000ed6d30_0, 3, 1;
L_0000000000ef0fd0 .part v0000000000ed6d30_0, 2, 1;
L_0000000000ef11b0 .part v0000000000ed6d30_0, 0, 2;
S_0000000000e54e10 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0000000000e4ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0000000000edb8d0_0 .net *"_s3", 3 0, L_0000000000ef1c50;  1 drivers
v0000000000edc050_0 .net *"_s5", 25 0, L_0000000000ef1bb0;  1 drivers
L_0000000000ef2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000edbd30_0 .net/2u *"_s6", 1 0, L_0000000000ef2128;  1 drivers
v0000000000edcb90_0 .net "alucontrol", 3 0, v0000000000e6f350_0;  alias, 1 drivers
v0000000000edb5b0_0 .net "aluout", 31 0, v0000000000ed5250_0;  alias, 1 drivers
v0000000000edb330_0 .net "alusrc", 0 0, L_0000000000ef0f30;  alias, 1 drivers
v0000000000edc690_0 .net "clk", 0 0, v0000000000ef1930_0;  alias, 1 drivers
v0000000000edcf50_0 .net "instr", 31 0, L_0000000000e66c50;  alias, 1 drivers
v0000000000edbb50_0 .net "jump", 0 0, L_0000000000ef0fd0;  alias, 1 drivers
v0000000000edba10_0 .net "memtoreg", 0 0, L_0000000000ef1cf0;  alias, 1 drivers
v0000000000edbbf0_0 .net "pc", 31 0, v0000000000ed8630_0;  alias, 1 drivers
v0000000000edb470_0 .net "pcbranch", 31 0, L_0000000000ef1b10;  1 drivers
v0000000000edc730_0 .net "pcnext", 31 0, L_0000000000ef08f0;  1 drivers
v0000000000edb3d0_0 .net "pcnextbr", 31 0, L_0000000000ef1e30;  1 drivers
v0000000000edc0f0_0 .net "pcplus4", 31 0, L_0000000000ef19d0;  1 drivers
v0000000000edcc30_0 .net "pcsrc", 0 0, L_0000000000e66ef0;  alias, 1 drivers
v0000000000edbab0_0 .net "readdata", 31 0, L_0000000000e67820;  alias, 1 drivers
v0000000000edc7d0_0 .net "regdst", 0 0, L_0000000000ef1070;  alias, 1 drivers
v0000000000edc870_0 .net "regwrite", 0 0, L_0000000000ef1390;  alias, 1 drivers
v0000000000edbc90_0 .net "reset", 0 0, v0000000000ef12f0_0;  alias, 1 drivers
v0000000000edb510_0 .net "result", 31 0, L_0000000000ef0670;  1 drivers
v0000000000edca50_0 .net "signimm", 31 0, L_0000000000ef0a30;  1 drivers
v0000000000edb0b0_0 .net "signimmsh", 31 0, L_0000000000ef1d90;  1 drivers
v0000000000edb150_0 .net "srca", 31 0, L_0000000000ef14d0;  1 drivers
v0000000000edc9b0_0 .net "srcb", 31 0, L_0000000000f4f2a0;  1 drivers
v0000000000edbe70_0 .net "writedata", 31 0, L_0000000000ef0170;  alias, 1 drivers
v0000000000edbf10_0 .net "writereg", 4 0, L_0000000000ef0210;  1 drivers
v0000000000edbfb0_0 .net "zero", 0 0, v0000000000ed6a10_0;  alias, 1 drivers
L_0000000000ef1c50 .part L_0000000000ef19d0, 28, 4;
L_0000000000ef1bb0 .part L_0000000000e66c50, 0, 26;
L_0000000000ef05d0 .concat [ 2 26 4 0], L_0000000000ef2128, L_0000000000ef1bb0, L_0000000000ef1c50;
L_0000000000ef1890 .part L_0000000000e66c50, 21, 5;
L_0000000000ef1570 .part L_0000000000e66c50, 16, 5;
L_0000000000ef03f0 .part L_0000000000e66c50, 16, 5;
L_0000000000ef0490 .part L_0000000000e66c50, 11, 5;
L_0000000000ef0d50 .part L_0000000000e66c50, 0, 16;
S_0000000000e4a490 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000ed5e30_0 .net "A", 31 0, L_0000000000ef14d0;  alias, 1 drivers
v0000000000ed6970_0 .net "B", 31 0, L_0000000000f4f2a0;  alias, 1 drivers
v0000000000ed5250_0 .var "Result", 31 0;
v0000000000ed6a10_0 .var "Zero", 0 0;
v0000000000ed6470_0 .net "aluOp", 3 0, v0000000000e6f350_0;  alias, 1 drivers
v0000000000ed5610_0 .net "result_arithmetic", 31 0, v0000000000ed5c50_0;  1 drivers
v0000000000ed61f0_0 .net "result_logic", 31 0, v0000000000ed63d0_0;  1 drivers
E_0000000000e74940 .event edge, v0000000000e6f350_0, v0000000000ed63d0_0, v0000000000ed5c50_0, v0000000000e6e310_0;
S_0000000000e4a620 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0000000000e4a490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000000ed5ed0_0 .net "A", 31 0, L_0000000000ef14d0;  alias, 1 drivers
v0000000000ed51b0_0 .net "B", 31 0, L_0000000000f4f2a0;  alias, 1 drivers
v0000000000ed5c50_0 .var "Result", 31 0;
v0000000000ed54d0_0 .net "aluOp", 3 0, v0000000000e6f350_0;  alias, 1 drivers
E_0000000000e75180 .event edge, v0000000000e6f350_0, v0000000000ed5ed0_0, v0000000000ed51b0_0;
S_0000000000e45f90 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0000000000e4a490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000000ed6e70_0 .net "A", 31 0, L_0000000000ef14d0;  alias, 1 drivers
v0000000000ed5430_0 .net "B", 31 0, L_0000000000f4f2a0;  alias, 1 drivers
v0000000000ed63d0_0 .var "Result", 31 0;
v0000000000ed6f10_0 .net "aluOp", 3 0, v0000000000e6f350_0;  alias, 1 drivers
S_0000000000e46120 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000000ed6010_0 .net *"_s1", 29 0, L_0000000000ef1430;  1 drivers
L_0000000000ef20e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed56b0_0 .net/2u *"_s2", 1 0, L_0000000000ef20e0;  1 drivers
v0000000000ed6290_0 .net "a", 31 0, L_0000000000ef0a30;  alias, 1 drivers
v0000000000ed5930_0 .net "y", 31 0, L_0000000000ef1d90;  alias, 1 drivers
L_0000000000ef1430 .part L_0000000000ef0a30, 0, 30;
L_0000000000ef1d90 .concat [ 2 30 0 0], L_0000000000ef20e0, L_0000000000ef1430;
S_0000000000e284c0 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000000ed6510_0 .net "a", 31 0, v0000000000ed8630_0;  alias, 1 drivers
L_0000000000ef2098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ed57f0_0 .net "b", 31 0, L_0000000000ef2098;  1 drivers
v0000000000ed65b0_0 .net "y", 31 0, L_0000000000ef19d0;  alias, 1 drivers
L_0000000000ef19d0 .arith/sum 32, v0000000000ed8630_0, L_0000000000ef2098;
S_0000000000ed7080 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000000ed6ab0_0 .net "a", 31 0, L_0000000000ef19d0;  alias, 1 drivers
v0000000000ed6b50_0 .net "b", 31 0, L_0000000000ef1d90;  alias, 1 drivers
v0000000000ed9df0_0 .net "y", 31 0, L_0000000000ef1b10;  alias, 1 drivers
L_0000000000ef1b10 .arith/sum 32, L_0000000000ef19d0, L_0000000000ef1d90;
S_0000000000ed7210 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000e74a00 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ed89f0_0 .net "d0", 31 0, L_0000000000ef19d0;  alias, 1 drivers
v0000000000ed9530_0 .net "d1", 31 0, L_0000000000ef1b10;  alias, 1 drivers
v0000000000ed8db0_0 .net "s", 0 0, L_0000000000e66ef0;  alias, 1 drivers
v0000000000ed8590_0 .net "y", 31 0, L_0000000000ef1e30;  alias, 1 drivers
L_0000000000ef1e30 .functor MUXZ 32, L_0000000000ef19d0, L_0000000000ef1b10, L_0000000000e66ef0, C4<>;
S_0000000000ed7e90 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000e74a40 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ed8b30_0 .net "d0", 31 0, L_0000000000ef1e30;  alias, 1 drivers
v0000000000ed9350_0 .net "d1", 31 0, L_0000000000ef05d0;  1 drivers
v0000000000ed9490_0 .net "s", 0 0, L_0000000000ef0fd0;  alias, 1 drivers
v0000000000ed9d50_0 .net "y", 31 0, L_0000000000ef08f0;  alias, 1 drivers
L_0000000000ef08f0 .functor MUXZ 32, L_0000000000ef1e30, L_0000000000ef05d0, L_0000000000ef0fd0, C4<>;
S_0000000000ed73a0 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000000e74d80 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0000000000ed8ef0_0 .net "clk", 0 0, v0000000000ef1930_0;  alias, 1 drivers
v0000000000ed97b0_0 .net "d", 31 0, L_0000000000ef08f0;  alias, 1 drivers
v0000000000ed8630_0 .var "q", 31 0;
v0000000000ed8e50_0 .net "reset", 0 0, v0000000000ef12f0_0;  alias, 1 drivers
E_0000000000e761c0 .event posedge, v0000000000ed8e50_0, v0000000000e6e3b0_0;
S_0000000000ed7d00 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000e75e00 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ed9b70_0 .net "d0", 31 0, v0000000000ed5250_0;  alias, 1 drivers
v0000000000ed9f30_0 .net "d1", 31 0, L_0000000000e67820;  alias, 1 drivers
v0000000000ed93f0_0 .net "s", 0 0, L_0000000000ef1cf0;  alias, 1 drivers
v0000000000ed95d0_0 .net "y", 31 0, L_0000000000ef0670;  alias, 1 drivers
L_0000000000ef0670 .functor MUXZ 32, v0000000000ed5250_0, L_0000000000e67820, L_0000000000ef1cf0, C4<>;
S_0000000000ed7530 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000000000ed8f90_0 .net *"_s0", 31 0, L_0000000000ef17f0;  1 drivers
v0000000000ed9c10_0 .net *"_s10", 6 0, L_0000000000ef0710;  1 drivers
L_0000000000ef2200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed92b0_0 .net *"_s13", 1 0, L_0000000000ef2200;  1 drivers
L_0000000000ef2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed9ad0_0 .net/2u *"_s14", 31 0, L_0000000000ef2248;  1 drivers
v0000000000ed86d0_0 .net *"_s18", 31 0, L_0000000000ef00d0;  1 drivers
L_0000000000ef2290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed9030_0 .net *"_s21", 26 0, L_0000000000ef2290;  1 drivers
L_0000000000ef22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8770_0 .net/2u *"_s22", 31 0, L_0000000000ef22d8;  1 drivers
v0000000000ed8810_0 .net *"_s24", 0 0, L_0000000000ef0cb0;  1 drivers
v0000000000ed8c70_0 .net *"_s26", 31 0, L_0000000000ef0530;  1 drivers
v0000000000ed8a90_0 .net *"_s28", 6 0, L_0000000000ef02b0;  1 drivers
L_0000000000ef2170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8bd0_0 .net *"_s3", 26 0, L_0000000000ef2170;  1 drivers
L_0000000000ef2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ed88b0_0 .net *"_s31", 1 0, L_0000000000ef2320;  1 drivers
L_0000000000ef2368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed9710_0 .net/2u *"_s32", 31 0, L_0000000000ef2368;  1 drivers
L_0000000000ef21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ed8950_0 .net/2u *"_s4", 31 0, L_0000000000ef21b8;  1 drivers
v0000000000ed9670_0 .net *"_s6", 0 0, L_0000000000ef0b70;  1 drivers
v0000000000ed8d10_0 .net *"_s8", 31 0, L_0000000000ef0c10;  1 drivers
v0000000000ed9e90_0 .net "clk", 0 0, v0000000000ef1930_0;  alias, 1 drivers
v0000000000ed90d0_0 .net "ra1", 4 0, L_0000000000ef1890;  1 drivers
v0000000000ed9170_0 .net "ra2", 4 0, L_0000000000ef1570;  1 drivers
v0000000000ed9210_0 .net "rd1", 31 0, L_0000000000ef14d0;  alias, 1 drivers
v0000000000ed9850_0 .net "rd2", 31 0, L_0000000000ef0170;  alias, 1 drivers
v0000000000ed9cb0 .array "rf", 0 31, 31 0;
v0000000000ed8090_0 .net "wa3", 4 0, L_0000000000ef0210;  alias, 1 drivers
v0000000000ed98f0_0 .net "wd3", 31 0, L_0000000000ef0670;  alias, 1 drivers
v0000000000ed9990_0 .net "we3", 0 0, L_0000000000ef1390;  alias, 1 drivers
L_0000000000ef17f0 .concat [ 5 27 0 0], L_0000000000ef1890, L_0000000000ef2170;
L_0000000000ef0b70 .cmp/ne 32, L_0000000000ef17f0, L_0000000000ef21b8;
L_0000000000ef0c10 .array/port v0000000000ed9cb0, L_0000000000ef0710;
L_0000000000ef0710 .concat [ 5 2 0 0], L_0000000000ef1890, L_0000000000ef2200;
L_0000000000ef14d0 .functor MUXZ 32, L_0000000000ef2248, L_0000000000ef0c10, L_0000000000ef0b70, C4<>;
L_0000000000ef00d0 .concat [ 5 27 0 0], L_0000000000ef1570, L_0000000000ef2290;
L_0000000000ef0cb0 .cmp/ne 32, L_0000000000ef00d0, L_0000000000ef22d8;
L_0000000000ef0530 .array/port v0000000000ed9cb0, L_0000000000ef02b0;
L_0000000000ef02b0 .concat [ 5 2 0 0], L_0000000000ef1570, L_0000000000ef2320;
L_0000000000ef0170 .functor MUXZ 32, L_0000000000ef2368, L_0000000000ef0530, L_0000000000ef0cb0, C4<>;
S_0000000000ed76c0 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000000ed9a30_0 .net *"_s1", 0 0, L_0000000000ef07b0;  1 drivers
v0000000000ed8130_0 .net *"_s2", 15 0, L_0000000000ef0850;  1 drivers
v0000000000ed81d0_0 .net "a", 15 0, L_0000000000ef0d50;  1 drivers
v0000000000ed8270_0 .net "y", 31 0, L_0000000000ef0a30;  alias, 1 drivers
L_0000000000ef07b0 .part L_0000000000ef0d50, 15, 1;
LS_0000000000ef0850_0_0 .concat [ 1 1 1 1], L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0;
LS_0000000000ef0850_0_4 .concat [ 1 1 1 1], L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0;
LS_0000000000ef0850_0_8 .concat [ 1 1 1 1], L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0;
LS_0000000000ef0850_0_12 .concat [ 1 1 1 1], L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0, L_0000000000ef07b0;
L_0000000000ef0850 .concat [ 4 4 4 4], LS_0000000000ef0850_0_0, LS_0000000000ef0850_0_4, LS_0000000000ef0850_0_8, LS_0000000000ef0850_0_12;
L_0000000000ef0a30 .concat [ 16 16 0 0], L_0000000000ef0d50, L_0000000000ef0850;
S_0000000000ed7850 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000e76400 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ed8310_0 .net "d0", 31 0, L_0000000000ef0170;  alias, 1 drivers
v0000000000ed83b0_0 .net "d1", 31 0, L_0000000000ef0a30;  alias, 1 drivers
v0000000000ed8450_0 .net "s", 0 0, L_0000000000ef0f30;  alias, 1 drivers
v0000000000ed84f0_0 .net "y", 31 0, L_0000000000f4f2a0;  alias, 1 drivers
L_0000000000f4f2a0 .functor MUXZ 32, L_0000000000ef0170, L_0000000000ef0a30, L_0000000000ef0f30, C4<>;
S_0000000000ed79e0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000000e54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0000000000e76100 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0000000000edbdd0_0 .net "d0", 4 0, L_0000000000ef03f0;  1 drivers
v0000000000edb970_0 .net "d1", 4 0, L_0000000000ef0490;  1 drivers
v0000000000edccd0_0 .net "s", 0 0, L_0000000000ef1070;  alias, 1 drivers
v0000000000edceb0_0 .net "y", 4 0, L_0000000000ef0210;  alias, 1 drivers
L_0000000000ef0210 .functor MUXZ 5, L_0000000000ef03f0, L_0000000000ef0490, L_0000000000ef1070, C4<>;
    .scope S_0000000000e7e0f0;
T_0 ;
    %wait E_0000000000e749c0;
    %load/vec4 v0000000000e6de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000e6dc30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000e6dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000e6e130_0;
    %assign/vec4 v0000000000e6dc30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000e54c80;
T_1 ;
    %wait E_0000000000e74cc0;
    %load/vec4 v0000000000ed5110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 34, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 323, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0000000000ed6d30_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000e562e0;
T_2 ;
    %wait E_0000000000e75140;
    %load/vec4 v0000000000e6f170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0000000000ed52f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000e6f350_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000ed73a0;
T_3 ;
    %wait E_0000000000e761c0;
    %load/vec4 v0000000000ed8e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ed8630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000ed97b0_0;
    %assign/vec4 v0000000000ed8630_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000ed7530;
T_4 ;
    %wait E_0000000000e75000;
    %load/vec4 v0000000000ed9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000ed98f0_0;
    %load/vec4 v0000000000ed8090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ed9cb0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000e4a620;
T_5 ;
    %wait E_0000000000e75180;
    %load/vec4 v0000000000ed54d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0000000000ed5ed0_0;
    %load/vec4 v0000000000ed51b0_0;
    %add;
    %store/vec4 v0000000000ed5c50_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000000000ed5ed0_0;
    %load/vec4 v0000000000ed51b0_0;
    %add;
    %store/vec4 v0000000000ed5c50_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000000000ed5ed0_0;
    %load/vec4 v0000000000ed51b0_0;
    %sub;
    %store/vec4 v0000000000ed5c50_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000000000ed5ed0_0;
    %load/vec4 v0000000000ed51b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0000000000ed5c50_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000e45f90;
T_6 ;
    %wait E_0000000000e75180;
    %load/vec4 v0000000000ed6f10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000000000ed6e70_0;
    %load/vec4 v0000000000ed5430_0;
    %and;
    %store/vec4 v0000000000ed63d0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000000000ed6e70_0;
    %load/vec4 v0000000000ed5430_0;
    %or;
    %store/vec4 v0000000000ed63d0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000000000ed6e70_0;
    %load/vec4 v0000000000ed5430_0;
    %xor;
    %store/vec4 v0000000000ed63d0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000000000ed6e70_0;
    %load/vec4 v0000000000ed5430_0;
    %or;
    %inv;
    %store/vec4 v0000000000ed63d0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000e4a490;
T_7 ;
    %wait E_0000000000e74940;
    %load/vec4 v0000000000ed6470_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0000000000ed61f0_0;
    %store/vec4 v0000000000ed5250_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000ed5610_0;
    %store/vec4 v0000000000ed5250_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ed5250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ed6a10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ed6a10_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000e4c8e0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile2.dat", v0000000000e6e630 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000e501c0;
T_9 ;
    %wait E_0000000000e75000;
    %load/vec4 v0000000000e6e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000e6e450_0;
    %load/vec4 v0000000000e6e310_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000e6e270, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000e7e5a0;
T_10 ;
    %vpi_call 3 15 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 3 16 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ef12f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ef12f0_0, 0;
    %end;
    .thread T_10;
    .scope S_0000000000e7e5a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ef1930_0, 0;
    %delay 5, 0;
    %load/vec4 v0000000000ef1930_0;
    %inv;
    %store/vec4 v0000000000ef1930_0, 0, 1;
    %vpi_call 3 24 "$monitor", "Clk: %h, reset: %h, pc: %h, instr: %h, writedata: %h, memwrite: %h, readdata: %h, dataadr: %h", v0000000000ef1930_0, v0000000000ef12f0_0, v0000000000ef0df0_0, v0000000000ef0ad0_0, v0000000000ef1610_0, v0000000000ef1750_0, v0000000000ef1ed0_0, v0000000000ef1250_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000e7e5a0;
T_12 ;
    %wait E_0000000000e750c0;
    %load/vec4 v0000000000ef1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000ef1250_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000000ef1610_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 32 "$display" {0 0 0};
    %vpi_call 3 33 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000000ef1250_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 37 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
