- ğŸ‘‹ Hi, Iâ€™m @Sidsahu4
- ğŸ‘€ Iâ€™m interested in VLSI, SoC and ASIC design
- ğŸŒ± Iâ€™m currently learning Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on relatable projects and repositories
- ğŸ“« How to reach me https://www.linkedin.com/in/siddharth-sahu-9765501a5/

<!---
Sidsahu4/Sidsahu4 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->

