-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Wed May  8 21:08:15 2019
-- Host        : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.sim/sim_1/synth/func/xsim/tb_neuron_func_synth.vhd
-- Design      : neuronio
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a12ticsg325-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity addsubfsm_v6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \addsub_out_reg[21]_0\ : out STD_LOGIC;
    \addsub_out_reg[21]_1\ : out STD_LOGIC;
    \addsub_out_reg[21]_2\ : out STD_LOGIC;
    \addsub_out_reg[24]_0\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man_reg[18]_0\ : out STD_LOGIC;
    \res_man_reg[19]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[21]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \SDOut_reg[9]\ : out STD_LOGIC;
    \addsub_out_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[26]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \addsub_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[18]_0\ : out STD_LOGIC;
    \addsub_out_reg[18]_1\ : out STD_LOGIC;
    \addsub_out_reg[18]_2\ : out STD_LOGIC;
    \addsub_out_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[21]_4\ : out STD_LOGIC;
    \addsub_out_reg[21]_5\ : out STD_LOGIC;
    \addsub_out_reg[17]_2\ : out STD_LOGIC;
    \addsub_out_reg[17]_3\ : out STD_LOGIC;
    \addsub_out_reg[17]_4\ : out STD_LOGIC;
    \addsub_out_reg[17]_5\ : out STD_LOGIC;
    \addsub_out_reg[17]_6\ : out STD_LOGIC;
    \addsub_out_reg[17]_7\ : out STD_LOGIC;
    \addsub_out_reg[17]_8\ : out STD_LOGIC;
    \addsub_out_reg[17]_9\ : out STD_LOGIC;
    \addsub_out_reg[17]_10\ : out STD_LOGIC;
    \addsub_out_reg[17]_11\ : out STD_LOGIC;
    \addsub_out_reg[17]_12\ : out STD_LOGIC;
    \addsub_out_reg[17]_13\ : out STD_LOGIC;
    \addsub_out_reg[17]_14\ : out STD_LOGIC;
    \addsub_out_reg[17]_15\ : out STD_LOGIC;
    \addsub_out_reg[17]_16\ : out STD_LOGIC;
    \addsub_out_reg[17]_17\ : out STD_LOGIC;
    out1 : out STD_LOGIC;
    s_sign_reg_0 : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    \addsub_out_reg[1]_0\ : in STD_LOGIC;
    minusOp2_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sk : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[25]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SDOut_reg[9]_0\ : in STD_LOGIC;
    \CpiaResul_reg[19]\ : in STD_LOGIC;
    \CpiaResul_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_reg[1]\ : in STD_LOGIC;
    \addsub_out_reg[1]_1\ : in STD_LOGIC;
    \addsub_out_reg[2]_2\ : in STD_LOGIC;
    \addsub_out_reg[3]_0\ : in STD_LOGIC;
    \addsub_out_reg[4]_0\ : in STD_LOGIC;
    \addsub_out_reg[5]_0\ : in STD_LOGIC;
    \addsub_out_reg[6]_0\ : in STD_LOGIC;
    \addsub_out_reg[7]_0\ : in STD_LOGIC;
    \addsub_out_reg[8]_0\ : in STD_LOGIC;
    \addsub_out_reg[9]_0\ : in STD_LOGIC;
    \addsub_out_reg[10]_0\ : in STD_LOGIC;
    \addsub_out_reg[11]_0\ : in STD_LOGIC;
    \addsub_out_reg[12]_0\ : in STD_LOGIC;
    \addsub_out_reg[13]_0\ : in STD_LOGIC;
    \addsub_out_reg[14]_0\ : in STD_LOGIC;
    \addsub_out_reg[15]_0\ : in STD_LOGIC;
    \addsub_out_reg[16]_0\ : in STD_LOGIC;
    \addsub_out_reg[17]_18\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \addsub_out_reg[25]_2\ : in STD_LOGIC;
    \addsub_out_reg[24]_1\ : in STD_LOGIC;
    \addsub_out_reg[23]_0\ : in STD_LOGIC;
    \addsub_out_reg[21]_6\ : in STD_LOGIC;
    \addsub_out_reg[20]_0\ : in STD_LOGIC;
    \addsub_out_reg[19]_0\ : in STD_LOGIC;
    \addsub_out_reg[18]_3\ : in STD_LOGIC;
    \addsub_out_reg[0]_0\ : in STD_LOGIC;
    \addsub_out_reg[22]_0\ : in STD_LOGIC;
    \addsub_out_reg[26]_1\ : in STD_LOGIC;
    start_IBUF : in STD_LOGIC
  );
end addsubfsm_v6;

architecture STRUCTURE of addsubfsm_v6 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \SDOut[15]_i_10_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_11_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_12_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_13_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_14_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_15_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_16_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_17_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_18_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_19_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_20_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_21_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_22_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_23_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_24_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_25_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_26_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_27_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_28_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_29_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_2_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_30_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_31_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_3_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_4_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_5_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_6_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_7_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_8_n_0\ : STD_LOGIC;
  signal \SDOut[15]_i_9_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_10_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_11_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_12_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_13_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_14_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_15_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_16_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_3_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_4_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_5_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_6_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_7_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_8_n_0\ : STD_LOGIC;
  signal \SDOut[16]_i_9_n_0\ : STD_LOGIC;
  signal \State[1]_i_12_n_0\ : STD_LOGIC;
  signal \State[1]_i_13_n_0\ : STD_LOGIC;
  signal \State[1]_i_14_n_0\ : STD_LOGIC;
  signal \State[1]_i_15_n_0\ : STD_LOGIC;
  signal \State[1]_i_16_n_0\ : STD_LOGIC;
  signal \State[1]_i_17_n_0\ : STD_LOGIC;
  signal \State[1]_i_18_n_0\ : STD_LOGIC;
  signal \State[1]_i_7_n_0\ : STD_LOGIC;
  signal addsub_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \addsub_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_7_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_10_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_11_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_12_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_13__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_14_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_15_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_16_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_17_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_18_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_19__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_20_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_21_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_22_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_23_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_24_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_25_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_26_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_27_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_8_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_9_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_10_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_11_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_12_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \addsub_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[26]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^out1\ : STD_LOGIC;
  signal \^res_man_reg[18]_0\ : STD_LOGIC;
  signal \^res_man_reg[19]_0\ : STD_LOGIC;
  signal \res_man_reg_n_0_[2]\ : STD_LOGIC;
  signal s_sign : STD_LOGIC;
  signal update : STD_LOGIC;
  signal \NLW_addsub_out_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CpiaResul[24]_i_3\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "output:100,waiting:001,addsub:010";
  attribute SOFT_HLUTNM of \MntResul[18]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SDOut[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SDOut[10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SDOut[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SDOut[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SDOut[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SDOut[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SDOut[15]_i_10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SDOut[15]_i_20\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SDOut[15]_i_22\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SDOut[15]_i_25\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SDOut[15]_i_26\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SDOut[15]_i_29\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SDOut[15]_i_30\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SDOut[15]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SDOut[15]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SDOut[16]_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SDOut[16]_i_13\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SDOut[16]_i_15\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SDOut[16]_i_16\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SDOut[16]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SDOut[16]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SDOut[16]_i_9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SDOut[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SDOut[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SDOut[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SDOut[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SDOut[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SDOut[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SDOut[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SDOut[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \State[1]_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \State[1]_i_16\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \State[1]_i_17\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \State[1]_i_18\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addsub_out[10]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_17\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_18\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_19__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_27\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_8\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addsub_out[1]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \addsub_out[2]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \addsub_out[3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addsub_out[4]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addsub_out[5]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_4\ : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[25]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \res_man[15]_i_12__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \res_man[15]_i_23__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \res_man[7]_i_18\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \res_man[7]_i_20\ : label is "soft_lutpair1";
begin
  Q(18 downto 0) <= \^q\(18 downto 0);
  \addsub_out_reg[26]_0\(25 downto 0) <= \^addsub_out_reg[26]_0\(25 downto 0);
  out1 <= \^out1\;
  \res_man_reg[18]_0\ <= \^res_man_reg[18]_0\;
  \res_man_reg[19]_0\ <= \^res_man_reg[19]_0\;
\CpiaResul[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \State[1]_i_7_n_0\,
      I1 => \CpiaResul_reg[19]\,
      I2 => \CpiaResul_reg[19]_0\(0),
      O => \addsub_out_reg[18]_0\
    );
\CpiaResul[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addsub_out(25),
      I1 => sk(12),
      I2 => \^addsub_out_reg[26]_0\(24),
      I3 => sk(11),
      I4 => sk(13),
      I5 => \^addsub_out_reg[26]_0\(25),
      O => \addsub_out_reg[25]_0\(0)
    );
\CpiaResul[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(17),
      I1 => sk(5),
      I2 => sk(4),
      I3 => \^addsub_out_reg[26]_0\(16),
      I4 => sk(3),
      I5 => \^addsub_out_reg[26]_0\(15),
      O => \addsub_out_reg[17]_0\(0)
    );
\CpiaResul[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(2),
      I1 => sk(2),
      I2 => sk(1),
      I3 => \^addsub_out_reg[26]_0\(1),
      I4 => sk(0),
      I5 => \^addsub_out_reg[26]_0\(0),
      O => \addsub_out_reg[2]_0\(0)
    );
\CpiaResul[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addsub_out(25),
      I1 => sk(12),
      O => \addsub_out_reg[25]_1\(0)
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^out1\,
      I1 => start_IBUF,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => start_IBUF,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => update,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => update,
      Q => \^out1\,
      R => SR(0)
    );
\MntResul[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \State[1]_i_7_n_0\,
      I1 => \CpiaResul_reg[19]\,
      O => \addsub_out_reg[18]_1\
    );
\SDOut[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C1E"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_3\
    );
\SDOut[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"89FC"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_12\
    );
\SDOut[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0BD"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_2_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_13\
    );
\SDOut[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"282E"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_2_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_14\
    );
\SDOut[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7738"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_3_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_15\
    );
\SDOut[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4773"
    )
        port map (
      I0 => \SDOut[16]_i_4_n_0\,
      I1 => \SDOut[16]_i_3_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_16\
    );
\SDOut[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_2_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_17\
    );
\SDOut[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \SDOut[15]_i_13_n_0\,
      I1 => \SDOut[15]_i_16_n_0\,
      O => \SDOut[15]_i_10_n_0\
    );
\SDOut[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(10),
      I1 => \SDOut[16]_i_9_n_0\,
      I2 => \SDOut[15]_i_18_n_0\,
      I3 => \^addsub_out_reg[26]_0\(15),
      I4 => \^addsub_out_reg[26]_0\(14),
      I5 => \^addsub_out_reg[26]_0\(13),
      O => \SDOut[15]_i_11_n_0\
    );
\SDOut[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(11),
      I1 => \^addsub_out_reg[26]_0\(12),
      I2 => \^addsub_out_reg[26]_0\(10),
      I3 => \SDOut[15]_i_19_n_0\,
      I4 => \SDOut[15]_i_20_n_0\,
      I5 => \^addsub_out_reg[26]_0\(13),
      O => \SDOut[15]_i_12_n_0\
    );
\SDOut[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115111511155555"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(15),
      I1 => \^addsub_out_reg[26]_0\(14),
      I2 => \^addsub_out_reg[26]_0\(13),
      I3 => \^addsub_out_reg[26]_0\(12),
      I4 => \SDOut[15]_i_21_n_0\,
      I5 => \SDOut[15]_i_22_n_0\,
      O => \SDOut[15]_i_13_n_0\
    );
\SDOut[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(8),
      I1 => \SDOut[15]_i_23_n_0\,
      I2 => \SDOut[15]_i_24_n_0\,
      I3 => \^addsub_out_reg[26]_0\(13),
      I4 => \^addsub_out_reg[26]_0\(12),
      I5 => \^addsub_out_reg[26]_0\(11),
      O => \SDOut[15]_i_14_n_0\
    );
\SDOut[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088888888"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(16),
      I1 => \^addsub_out_reg[26]_0\(15),
      I2 => \^addsub_out_reg[26]_0\(14),
      I3 => \^addsub_out_reg[26]_0\(13),
      I4 => \^addsub_out_reg[26]_0\(12),
      I5 => \SDOut[15]_i_25_n_0\,
      O => \SDOut[15]_i_15_n_0\
    );
\SDOut[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888888888888"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(16),
      I1 => \SDOut[15]_i_26_n_0\,
      I2 => \SDOut[15]_i_19_n_0\,
      I3 => \^addsub_out_reg[26]_0\(10),
      I4 => \^addsub_out_reg[26]_0\(12),
      I5 => \^addsub_out_reg[26]_0\(11),
      O => \SDOut[15]_i_16_n_0\
    );
\SDOut[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(6),
      I1 => \^addsub_out_reg[26]_0\(7),
      I2 => \^addsub_out_reg[26]_0\(8),
      I3 => \SDOut[15]_i_27_n_0\,
      I4 => \SDOut[15]_i_23_n_0\,
      I5 => \^addsub_out_reg[26]_0\(11),
      O => \SDOut[15]_i_17_n_0\
    );
\SDOut[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(1),
      I1 => \^addsub_out_reg[26]_0\(2),
      I2 => \^addsub_out_reg[26]_0\(3),
      I3 => \State[1]_i_18_n_0\,
      I4 => \^addsub_out_reg[26]_0\(7),
      I5 => \SDOut[16]_i_13_n_0\,
      O => \SDOut[15]_i_18_n_0\
    );
\SDOut[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(5),
      I1 => \^addsub_out_reg[26]_0\(6),
      I2 => \^addsub_out_reg[26]_0\(4),
      I3 => \State[1]_i_17_n_0\,
      I4 => \State[1]_i_15_n_0\,
      I5 => \^addsub_out_reg[26]_0\(9),
      O => \SDOut[15]_i_19_n_0\
    );
\SDOut[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE00E0"
    )
        port map (
      I0 => \SDOut[15]_i_4_n_0\,
      I1 => \SDOut[15]_i_5_n_0\,
      I2 => \SDOut[15]_i_6_n_0\,
      I3 => \SDOut[15]_i_7_n_0\,
      I4 => \^addsub_out_reg[26]_0\(17),
      O => \SDOut[15]_i_2_n_0\
    );
\SDOut[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(15),
      I1 => \^addsub_out_reg[26]_0\(14),
      O => \SDOut[15]_i_20_n_0\
    );
\SDOut[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA000000000000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(7),
      I1 => \^addsub_out_reg[26]_0\(5),
      I2 => \^addsub_out_reg[26]_0\(6),
      I3 => \SDOut[15]_i_28_n_0\,
      I4 => \^addsub_out_reg[26]_0\(8),
      I5 => \^addsub_out_reg[26]_0\(10),
      O => \SDOut[15]_i_21_n_0\
    );
\SDOut[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(9),
      I1 => \^addsub_out_reg[26]_0\(10),
      I2 => \^addsub_out_reg[26]_0\(11),
      I3 => \^addsub_out_reg[26]_0\(13),
      O => \SDOut[15]_i_22_n_0\
    );
\SDOut[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(10),
      I1 => \^addsub_out_reg[26]_0\(9),
      O => \SDOut[15]_i_23_n_0\
    );
\SDOut[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(2),
      I1 => \SDOut[15]_i_29_n_0\,
      I2 => \^addsub_out_reg[26]_0\(0),
      I3 => \^addsub_out_reg[26]_0\(1),
      I4 => \^addsub_out_reg[26]_0\(7),
      I5 => \SDOut[15]_i_30_n_0\,
      O => \SDOut[15]_i_24_n_0\
    );
\SDOut[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \SDOut[15]_i_31_n_0\,
      I1 => \^addsub_out_reg[26]_0\(11),
      I2 => \^addsub_out_reg[26]_0\(10),
      I3 => \^addsub_out_reg[26]_0\(9),
      O => \SDOut[15]_i_25_n_0\
    );
\SDOut[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(13),
      I1 => \^addsub_out_reg[26]_0\(14),
      I2 => \^addsub_out_reg[26]_0\(15),
      O => \SDOut[15]_i_26_n_0\
    );
\SDOut[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(0),
      I1 => \^addsub_out_reg[26]_0\(1),
      I2 => \^addsub_out_reg[26]_0\(2),
      I3 => \^addsub_out_reg[26]_0\(4),
      I4 => \^addsub_out_reg[26]_0\(3),
      I5 => \^addsub_out_reg[26]_0\(5),
      O => \SDOut[15]_i_27_n_0\
    );
\SDOut[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E000F0000000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(0),
      I1 => \^addsub_out_reg[26]_0\(1),
      I2 => \^addsub_out_reg[26]_0\(6),
      I3 => \^addsub_out_reg[26]_0\(4),
      I4 => \^addsub_out_reg[26]_0\(3),
      I5 => \^addsub_out_reg[26]_0\(2),
      O => \SDOut[15]_i_28_n_0\
    );
\SDOut[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(4),
      I1 => \^addsub_out_reg[26]_0\(3),
      O => \SDOut[15]_i_29_n_0\
    );
\SDOut[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \SDOut[15]_i_5_n_0\,
      I1 => \SDOut[15]_i_8_n_0\,
      I2 => \SDOut[16]_i_3_n_0\,
      I3 => \SDOut[15]_i_9_n_0\,
      I4 => \SDOut[16]_i_6_n_0\,
      I5 => \SDOut[15]_i_10_n_0\,
      O => \SDOut[15]_i_3_n_0\
    );
\SDOut[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(6),
      I1 => \^addsub_out_reg[26]_0\(5),
      O => \SDOut[15]_i_30_n_0\
    );
\SDOut[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(4),
      I1 => \^addsub_out_reg[26]_0\(3),
      I2 => \^addsub_out_reg[26]_0\(5),
      I3 => \^addsub_out_reg[26]_0\(8),
      I4 => \^addsub_out_reg[26]_0\(7),
      I5 => \^addsub_out_reg[26]_0\(6),
      O => \SDOut[15]_i_31_n_0\
    );
\SDOut[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554445455545554"
    )
        port map (
      I0 => \SDOut[15]_i_9_n_0\,
      I1 => \SDOut[16]_i_7_n_0\,
      I2 => \SDOut[15]_i_11_n_0\,
      I3 => \^addsub_out_reg[26]_0\(16),
      I4 => \SDOut[15]_i_12_n_0\,
      I5 => \SDOut[15]_i_13_n_0\,
      O => \SDOut[15]_i_4_n_0\
    );
\SDOut[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \SDOut[15]_i_14_n_0\,
      I1 => \^addsub_out_reg[26]_0\(14),
      I2 => \^addsub_out_reg[26]_0\(16),
      I3 => \^addsub_out_reg[26]_0\(15),
      I4 => \^addsub_out_reg[26]_0\(17),
      O => \SDOut[15]_i_5_n_0\
    );
\SDOut[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \SDOut[15]_i_13_n_0\,
      I1 => \SDOut[15]_i_15_n_0\,
      I2 => \SDOut[15]_i_16_n_0\,
      I3 => \SDOut[15]_i_9_n_0\,
      I4 => \SDOut[16]_i_6_n_0\,
      O => \SDOut[15]_i_6_n_0\
    );
\SDOut[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(17),
      I1 => \SDOut[15]_i_9_n_0\,
      I2 => \SDOut[16]_i_7_n_0\,
      I3 => \State[1]_i_12_n_0\,
      I4 => \SDOut[15]_i_14_n_0\,
      I5 => \SDOut[16]_i_5_n_0\,
      O => \SDOut[15]_i_7_n_0\
    );
\SDOut[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \SDOut[16]_i_7_n_0\,
      I1 => \SDOut[15]_i_16_n_0\,
      O => \SDOut[15]_i_8_n_0\
    );
\SDOut[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(16),
      I1 => \^addsub_out_reg[26]_0\(15),
      I2 => \^addsub_out_reg[26]_0\(13),
      I3 => \^addsub_out_reg[26]_0\(14),
      I4 => \^addsub_out_reg[26]_0\(12),
      I5 => \SDOut[15]_i_17_n_0\,
      O => \SDOut[15]_i_9_n_0\
    );
\SDOut[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(8),
      I1 => \^addsub_out_reg[26]_0\(9),
      I2 => \^addsub_out_reg[26]_0\(7),
      I3 => \SDOut[16]_i_14_n_0\,
      I4 => \SDOut[16]_i_9_n_0\,
      I5 => \^addsub_out_reg[26]_0\(10),
      O => \SDOut[16]_i_10_n_0\
    );
\SDOut[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1FFF"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(5),
      I1 => \^addsub_out_reg[26]_0\(6),
      I2 => \^addsub_out_reg[26]_0\(7),
      I3 => \^addsub_out_reg[26]_0\(9),
      I4 => \SDOut[16]_i_15_n_0\,
      I5 => \SDOut[16]_i_16_n_0\,
      O => \SDOut[16]_i_11_n_0\
    );
\SDOut[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(1),
      I1 => \^addsub_out_reg[26]_0\(0),
      I2 => \^addsub_out_reg[26]_0\(4),
      I3 => \^addsub_out_reg[26]_0\(3),
      I4 => \^addsub_out_reg[26]_0\(2),
      O => \SDOut[16]_i_12_n_0\
    );
\SDOut[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(9),
      I1 => \^addsub_out_reg[26]_0\(8),
      O => \SDOut[16]_i_13_n_0\
    );
\SDOut[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(6),
      I1 => \^addsub_out_reg[26]_0\(5),
      I2 => \^addsub_out_reg[26]_0\(4),
      I3 => \^addsub_out_reg[26]_0\(3),
      I4 => \^addsub_out_reg[26]_0\(2),
      I5 => \^addsub_out_reg[26]_0\(1),
      O => \SDOut[16]_i_14_n_0\
    );
\SDOut[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000037"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(2),
      I1 => \^addsub_out_reg[26]_0\(3),
      I2 => \^addsub_out_reg[26]_0\(1),
      I3 => \^addsub_out_reg[26]_0\(6),
      I4 => \^addsub_out_reg[26]_0\(4),
      O => \SDOut[16]_i_15_n_0\
    );
\SDOut[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(8),
      I1 => \^addsub_out_reg[26]_0\(9),
      I2 => \^addsub_out_reg[26]_0\(10),
      I3 => \^addsub_out_reg[26]_0\(12),
      O => \SDOut[16]_i_16_n_0\
    );
\SDOut[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      O => \addsub_out_reg[17]_2\
    );
\SDOut[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(17),
      I1 => \SDOut[16]_i_5_n_0\,
      O => \SDOut[16]_i_3_n_0\
    );
\SDOut[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \SDOut[16]_i_6_n_0\,
      I1 => \SDOut[16]_i_3_n_0\,
      I2 => \SDOut[16]_i_7_n_0\,
      I3 => \^addsub_out_reg[26]_0\(17),
      O => \SDOut[16]_i_4_n_0\
    );
\SDOut[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \SDOut[16]_i_8_n_0\,
      I1 => \^addsub_out_reg[26]_0\(13),
      I2 => \SDOut[16]_i_9_n_0\,
      I3 => \^addsub_out_reg[26]_0\(15),
      I4 => \^addsub_out_reg[26]_0\(16),
      I5 => \^addsub_out_reg[26]_0\(14),
      O => \SDOut[16]_i_5_n_0\
    );
\SDOut[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(16),
      I1 => \^addsub_out_reg[26]_0\(17),
      I2 => \^addsub_out_reg[26]_0\(13),
      I3 => \^addsub_out_reg[26]_0\(14),
      I4 => \^addsub_out_reg[26]_0\(15),
      I5 => \SDOut[16]_i_10_n_0\,
      O => \SDOut[16]_i_6_n_0\
    );
\SDOut[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000045550000FFFF"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(14),
      I1 => \SDOut[16]_i_11_n_0\,
      I2 => \SDOut[16]_i_9_n_0\,
      I3 => \^addsub_out_reg[26]_0\(13),
      I4 => \^addsub_out_reg[26]_0\(16),
      I5 => \^addsub_out_reg[26]_0\(15),
      O => \SDOut[16]_i_7_n_0\
    );
\SDOut[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(7),
      I1 => \^addsub_out_reg[26]_0\(5),
      I2 => \^addsub_out_reg[26]_0\(6),
      I3 => \SDOut[16]_i_12_n_0\,
      I4 => \^addsub_out_reg[26]_0\(10),
      I5 => \SDOut[16]_i_13_n_0\,
      O => \SDOut[16]_i_8_n_0\
    );
\SDOut[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(12),
      I1 => \^addsub_out_reg[26]_0\(11),
      O => \SDOut[16]_i_9_n_0\
    );
\SDOut[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"62FD"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_2_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_4\
    );
\SDOut[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF8"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_3_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_5\
    );
\SDOut[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48CF"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_6\
    );
\SDOut[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"239D"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_7\
    );
\SDOut[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C578"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_3_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_8\
    );
\SDOut[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1772"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[15]_i_2_n_0\,
      I2 => \SDOut[16]_i_4_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_9\
    );
\SDOut[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB5C"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[15]_i_2_n_0\,
      O => \addsub_out_reg[17]_10\
    );
\SDOut[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"117C"
    )
        port map (
      I0 => \SDOut[16]_i_3_n_0\,
      I1 => \SDOut[16]_i_4_n_0\,
      I2 => \SDOut[15]_i_2_n_0\,
      I3 => \SDOut[15]_i_3_n_0\,
      O => \addsub_out_reg[17]_11\
    );
\SDOut[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAC303AAAA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \SDOut[15]_i_2_n_0\,
      I2 => \SDOut[15]_i_3_n_0\,
      I3 => \SDOut[16]_i_4_n_0\,
      I4 => \SDOut_reg[9]_0\,
      I5 => \SDOut[16]_i_3_n_0\,
      O => \SDOut_reg[9]\
    );
\State[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(2),
      I1 => sk(2),
      I2 => sk(1),
      I3 => \^addsub_out_reg[26]_0\(1),
      I4 => sk(0),
      I5 => \^addsub_out_reg[26]_0\(0),
      O => \addsub_out_reg[2]_1\(0)
    );
\State[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(14),
      I1 => \^addsub_out_reg[26]_0\(15),
      I2 => \^addsub_out_reg[26]_0\(16),
      I3 => \^addsub_out_reg[26]_0\(17),
      O => \State[1]_i_12_n_0\
    );
\State[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addsub_out(25),
      I1 => \^addsub_out_reg[26]_0\(24),
      I2 => \^addsub_out_reg[26]_0\(25),
      I3 => \^addsub_out_reg[26]_0\(21),
      I4 => \^addsub_out_reg[26]_0\(22),
      I5 => \^addsub_out_reg[26]_0\(23),
      O => \State[1]_i_13_n_0\
    );
\State[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(9),
      I1 => \^addsub_out_reg[26]_0\(10),
      I2 => \State[1]_i_15_n_0\,
      I3 => \State[1]_i_16_n_0\,
      I4 => \State[1]_i_17_n_0\,
      I5 => \State[1]_i_18_n_0\,
      O => \State[1]_i_14_n_0\
    );
\State[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(8),
      I1 => \^addsub_out_reg[26]_0\(7),
      O => \State[1]_i_15_n_0\
    );
\State[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(13),
      I1 => \^addsub_out_reg[26]_0\(11),
      I2 => \^addsub_out_reg[26]_0\(12),
      O => \State[1]_i_16_n_0\
    );
\State[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(2),
      I1 => \^addsub_out_reg[26]_0\(3),
      I2 => \^addsub_out_reg[26]_0\(1),
      I3 => \^addsub_out_reg[26]_0\(0),
      O => \State[1]_i_17_n_0\
    );
\State[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(4),
      I1 => \^addsub_out_reg[26]_0\(5),
      I2 => \^addsub_out_reg[26]_0\(6),
      O => \State[1]_i_18_n_0\
    );
\State[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State[1]_i_7_n_0\,
      I1 => \State_reg[1]\,
      O => \addsub_out_reg[18]_2\
    );
\State[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(17),
      I1 => sk(5),
      I2 => sk(4),
      I3 => \^addsub_out_reg[26]_0\(16),
      I4 => sk(3),
      I5 => \^addsub_out_reg[26]_0\(15),
      O => \addsub_out_reg[17]_1\(0)
    );
\State[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \State[1]_i_12_n_0\,
      I1 => \^addsub_out_reg[26]_0\(18),
      I2 => \^addsub_out_reg[26]_0\(19),
      I3 => \^addsub_out_reg[26]_0\(20),
      I4 => \State[1]_i_13_n_0\,
      I5 => \State[1]_i_14_n_0\,
      O => \State[1]_i_7_n_0\
    );
\addsub_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[10]_0\,
      I1 => \addsub_out[10]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[10]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[11]_i_3_n_0\,
      O => \addsub_out[10]_i_1_n_0\
    );
\addsub_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \addsub_out[12]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \^q\(6),
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \^q\(2),
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[10]_i_3_n_0\
    );
\addsub_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(9),
      I2 => \^q\(17),
      O => \addsub_out[10]_i_4_n_0\
    );
\addsub_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \addsub_out[17]_i_18_n_0\,
      I1 => \addsub_out[17]_i_21_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \addsub_out[17]_i_22_n_0\,
      O => \addsub_out[10]_i_5_n_0\
    );
\addsub_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[11]_0\,
      I1 => \addsub_out[11]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[11]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[12]_i_3_n_0\,
      O => \addsub_out[11]_i_1_n_0\
    );
\addsub_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[13]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[11]_i_5_n_0\,
      O => \addsub_out[11]_i_3_n_0\
    );
\addsub_out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(10),
      I2 => \^q\(17),
      O => \addsub_out[11]_i_4_n_0\
    );
\addsub_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \^q\(3),
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[11]_i_5_n_0\
    );
\addsub_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[12]_0\,
      I1 => \addsub_out[12]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[12]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[13]_i_4_n_0\,
      O => \addsub_out[12]_i_1_n_0\
    );
\addsub_out[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[14]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[12]_i_5_n_0\,
      O => \addsub_out[12]_i_3_n_0\
    );
\addsub_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(11),
      I2 => \^q\(17),
      O => \addsub_out[12]_i_4_n_0\
    );
\addsub_out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(1),
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \^q\(4),
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[12]_i_5_n_0\
    );
\addsub_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[13]_0\,
      I1 => \addsub_out[14]_i_3_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[13]_i_3_n_0\,
      I4 => \addsub_out[17]_i_5_n_0\,
      I5 => \addsub_out[13]_i_4_n_0\,
      O => \addsub_out[13]_i_1_n_0\
    );
\addsub_out[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(12),
      I2 => \^q\(17),
      O => \addsub_out[13]_i_3_n_0\
    );
\addsub_out[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[15]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[13]_i_5_n_0\,
      O => \addsub_out[13]_i_4_n_0\
    );
\addsub_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \res_man_reg_n_0_[2]\,
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \^q\(5),
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[13]_i_5_n_0\
    );
\addsub_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[14]_0\,
      I1 => \addsub_out[14]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[14]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[15]_i_3_n_0\,
      O => \addsub_out[14]_i_1_n_0\
    );
\addsub_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[16]_i_6_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[14]_i_5_n_0\,
      O => \addsub_out[14]_i_3_n_0\
    );
\addsub_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(13),
      I2 => \^q\(17),
      O => \addsub_out[14]_i_4_n_0\
    );
\addsub_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(2),
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(6),
      I4 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[14]_i_5_n_0\
    );
\addsub_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[15]_0\,
      I1 => \addsub_out[15]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[15]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[16]_i_5_n_0\,
      O => \addsub_out[15]_i_1_n_0\
    );
\addsub_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[17]_i_11_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[15]_i_5_n_0\,
      O => \addsub_out[15]_i_3_n_0\
    );
\addsub_out[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(14),
      I2 => \^q\(17),
      O => \addsub_out[15]_i_4_n_0\
    );
\addsub_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0EFEFAFA0E0E0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(3),
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(7),
      I4 => \addsub_out[10]_i_5_n_0\,
      I5 => \addsub_out[15]_i_6_n_0\,
      O => \addsub_out[15]_i_5_n_0\
    );
\addsub_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \addsub_out[17]_i_22_n_0\,
      I2 => \addsub_out[17]_i_21_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \addsub_out[15]_i_6_n_0\
    );
\addsub_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBAAAABABB"
    )
        port map (
      I0 => \addsub_out_reg[16]_0\,
      I1 => \addsub_out[16]_i_3_n_0\,
      I2 => \addsub_out[17]_i_4_n_0\,
      I3 => \^res_man_reg[18]_0\,
      I4 => \addsub_out[17]_i_5_n_0\,
      I5 => \addsub_out[16]_i_5_n_0\,
      O => \addsub_out[16]_i_1_n_0\
    );
\addsub_out[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(15),
      I2 => \^q\(17),
      O => \addsub_out[16]_i_3_n_0\
    );
\addsub_out[16]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444404"
    )
        port map (
      I0 => \^q\(17),
      I1 => \addsub_out[17]_i_12_n_0\,
      I2 => \^q\(1),
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \addsub_out[17]_i_13__2_n_0\,
      I5 => \addsub_out[17]_i_14_n_0\,
      O => \^res_man_reg[18]_0\
    );
\addsub_out[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[17]_i_15_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[16]_i_6_n_0\,
      O => \addsub_out[16]_i_5_n_0\
    );
\addsub_out[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0EFEFAFA0E0E0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(8),
      I4 => \addsub_out[10]_i_5_n_0\,
      I5 => \addsub_out[16]_i_7_n_0\,
      O => \addsub_out[16]_i_6_n_0\
    );
\addsub_out[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \addsub_out[17]_i_22_n_0\,
      I2 => \addsub_out[17]_i_21_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \addsub_out[16]_i_7_n_0\
    );
\addsub_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABB"
    )
        port map (
      I0 => \addsub_out_reg[17]_18\,
      I1 => \addsub_out[17]_i_3_n_0\,
      I2 => \addsub_out[17]_i_4_n_0\,
      I3 => \addsub_out[17]_i_5_n_0\,
      I4 => \addsub_out[17]_i_6_n_0\,
      O => \addsub_out[17]_i_1_n_0\
    );
\addsub_out[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \addsub_out[17]_i_23_n_0\,
      I1 => \^q\(8),
      I2 => \addsub_out[17]_i_18_n_0\,
      I3 => \^q\(9),
      I4 => \addsub_out[17]_i_24_n_0\,
      O => \addsub_out[17]_i_10_n_0\
    );
\addsub_out[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0EFEFAFA0E0E0"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(5),
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(9),
      I4 => \addsub_out[10]_i_5_n_0\,
      I5 => \addsub_out[17]_i_25_n_0\,
      O => \addsub_out[17]_i_11_n_0\
    );
\addsub_out[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \addsub_out[17]_i_26_n_0\,
      I1 => \^q\(9),
      I2 => \addsub_out[17]_i_18_n_0\,
      I3 => \^q\(8),
      O => \addsub_out[17]_i_12_n_0\
    );
\addsub_out[17]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \addsub_out[17]_i_21_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \addsub_out[17]_i_13__2_n_0\
    );
\addsub_out[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0F0000FF04"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \addsub_out[17]_i_21_n_0\,
      I5 => \^q\(4),
      O => \addsub_out[17]_i_14_n_0\
    );
\addsub_out[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444FF50"
    )
        port map (
      I0 => \addsub_out[17]_i_7_n_0\,
      I1 => \^q\(10),
      I2 => \^q\(2),
      I3 => \^q\(6),
      I4 => \addsub_out[10]_i_5_n_0\,
      I5 => \^q\(14),
      O => \addsub_out[17]_i_15_n_0\
    );
\addsub_out[17]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \addsub_out[5]_i_5_n_0\,
      I2 => \^q\(16),
      I3 => \addsub_out[10]_i_5_n_0\,
      I4 => \^q\(8),
      O => \addsub_out[17]_i_16_n_0\
    );
\addsub_out[17]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(12),
      I1 => \addsub_out[10]_i_5_n_0\,
      I2 => \^q\(4),
      O => \addsub_out[17]_i_17_n_0\
    );
\addsub_out[17]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \addsub_out[17]_i_27_n_0\,
      O => \addsub_out[17]_i_18_n_0\
    );
\addsub_out[17]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(14),
      I2 => \^q\(15),
      O => \addsub_out[17]_i_19__1_n_0\
    );
\addsub_out[17]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \addsub_out[17]_i_20_n_0\
    );
\addsub_out[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \addsub_out[17]_i_27_n_0\,
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \addsub_out[17]_i_21_n_0\
    );
\addsub_out[17]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \addsub_out[17]_i_22_n_0\
    );
\addsub_out[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFE0EFE0EFE0E0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \addsub_out[17]_i_27_n_0\,
      I3 => \^q\(16),
      I4 => \^q\(14),
      I5 => \^q\(15),
      O => \addsub_out[17]_i_23_n_0\
    );
\addsub_out[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101110111010101"
    )
        port map (
      I0 => \addsub_out[17]_i_21_n_0\,
      I1 => \^q\(6),
      I2 => \addsub_out[17]_i_20_n_0\,
      I3 => \addsub_out[17]_i_22_n_0\,
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \^q\(1),
      O => \addsub_out[17]_i_24_n_0\
    );
\addsub_out[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \addsub_out[17]_i_22_n_0\,
      I2 => \addsub_out[17]_i_21_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \addsub_out[17]_i_25_n_0\
    );
\addsub_out[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CE00CF00CE00CE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(15),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(12),
      I5 => \^q\(11),
      O => \addsub_out[17]_i_26_n_0\
    );
\addsub_out[17]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(16),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(13),
      O => \addsub_out[17]_i_27_n_0\
    );
\addsub_out[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(16),
      I2 => \^q\(17),
      O => \addsub_out[17]_i_3_n_0\
    );
\addsub_out[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4F00"
    )
        port map (
      I0 => \addsub_out[17]_i_7_n_0\,
      I1 => \addsub_out[17]_i_8_n_0\,
      I2 => \addsub_out[17]_i_9_n_0\,
      I3 => \addsub_out[17]_i_10_n_0\,
      I4 => \addsub_out[17]_i_11_n_0\,
      O => \addsub_out[17]_i_4_n_0\
    );
\addsub_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF555D"
    )
        port map (
      I0 => \addsub_out[17]_i_12_n_0\,
      I1 => \^q\(1),
      I2 => \res_man_reg_n_0_[2]\,
      I3 => \addsub_out[17]_i_13__2_n_0\,
      I4 => \addsub_out[17]_i_14_n_0\,
      I5 => \^q\(17),
      O => \addsub_out[17]_i_5_n_0\
    );
\addsub_out[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0D00000000"
    )
        port map (
      I0 => \addsub_out[17]_i_15_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[17]_i_16_n_0\,
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \addsub_out[17]_i_17_n_0\,
      I5 => \^res_man_reg[18]_0\,
      O => \addsub_out[17]_i_6_n_0\
    );
\addsub_out[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDDF0DDFFDD00"
    )
        port map (
      I0 => \addsub_out[17]_i_18_n_0\,
      I1 => \addsub_out[17]_i_19__1_n_0\,
      I2 => \addsub_out[17]_i_20_n_0\,
      I3 => \addsub_out[17]_i_21_n_0\,
      I4 => \^q\(6),
      I5 => \addsub_out[17]_i_22_n_0\,
      O => \addsub_out[17]_i_7_n_0\
    );
\addsub_out[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(11),
      I1 => \addsub_out[10]_i_5_n_0\,
      I2 => \^q\(3),
      O => \addsub_out[17]_i_8_n_0\
    );
\addsub_out[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001D1D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \addsub_out[17]_i_13__2_n_0\,
      I2 => \^q\(15),
      I3 => \addsub_out[10]_i_5_n_0\,
      I4 => \^q\(7),
      O => \addsub_out[17]_i_9_n_0\
    );
\addsub_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
        port map (
      I0 => \addsub_out_reg[1]_1\,
      I1 => sk(1),
      I2 => \^res_man_reg[19]_0\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \addsub_out[1]_i_3_n_0\,
      I5 => \^res_man_reg[18]_0\,
      O => \addsub_out[1]_i_1_n_0\
    );
\addsub_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
        port map (
      I0 => \addsub_out[17]_i_10_n_0\,
      I1 => \addsub_out[1]_i_4_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \^q\(17),
      I4 => \^q\(1),
      I5 => \addsub_out_reg[1]_0\,
      O => \addsub_out[1]_i_3_n_0\
    );
\addsub_out[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \addsub_out[17]_i_7_n_0\,
      I1 => \^q\(0),
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[1]_i_4_n_0\
    );
\addsub_out[21]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4BB"
    )
        port map (
      I0 => sk(8),
      I1 => \addsub_out_reg[25]_i_2_0\(0),
      I2 => \^q\(17),
      I3 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out_reg[21]_3\(2)
    );
\addsub_out[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => sk(7),
      I1 => \addsub_out_reg[25]_i_2_0\(0),
      I2 => \^q\(17),
      I3 => \addsub_out[17]_i_7_n_0\,
      O => \addsub_out_reg[21]_3\(1)
    );
\addsub_out[21]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4BB"
    )
        port map (
      I0 => sk(6),
      I1 => \addsub_out_reg[25]_i_2_0\(0),
      I2 => \^q\(17),
      I3 => \addsub_out[17]_i_10_n_0\,
      O => \addsub_out_reg[21]_3\(0)
    );
\addsub_out[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => p_2_out(0)
    );
\addsub_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \^addsub_out_reg[26]_0\(22),
      I1 => \addsub_out_reg[22]_0\,
      I2 => update,
      I3 => SR(0),
      O => \addsub_out[22]_i_1_n_0\
    );
\addsub_out[25]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(17),
      I1 => sk(11),
      I2 => \addsub_out_reg[25]_i_2_0\(0),
      O => \addsub_out[25]_i_10_n_0\
    );
\addsub_out[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(17),
      I1 => sk(10),
      I2 => \addsub_out_reg[25]_i_2_0\(0),
      O => \addsub_out[25]_i_11_n_0\
    );
\addsub_out[25]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB4"
    )
        port map (
      I0 => sk(9),
      I1 => \addsub_out_reg[25]_i_2_0\(0),
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \^q\(17),
      O => \addsub_out[25]_i_12_n_0\
    );
\addsub_out[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      I1 => sk(13),
      O => \^res_man_reg[19]_0\
    );
\addsub_out[25]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => \addsub_out[25]_i_7_n_0\
    );
\addsub_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000070FF00007000"
    )
        port map (
      I0 => \addsub_out_reg[26]_1\,
      I1 => sk(13),
      I2 => s_sign,
      I3 => update,
      I4 => SR(0),
      I5 => \^addsub_out_reg[26]_0\(25),
      O => \addsub_out[26]_i_1_n_0\
    );
\addsub_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => \addsub_out_reg[2]_2\,
      I1 => \addsub_out[2]_i_3_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[3]_i_4_n_0\,
      O => \addsub_out[2]_i_1_n_0\
    );
\addsub_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
        port map (
      I0 => \addsub_out[17]_i_10_n_0\,
      I1 => \addsub_out[2]_i_4_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \^q\(17),
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \addsub_out_reg[1]_0\,
      O => \addsub_out[2]_i_3_n_0\
    );
\addsub_out[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \addsub_out[17]_i_7_n_0\,
      I1 => \^q\(1),
      I2 => \addsub_out[5]_i_5_n_0\,
      I3 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[2]_i_4_n_0\
    );
\addsub_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[3]_0\,
      I1 => \addsub_out[4]_i_3_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[3]_i_3_n_0\,
      I4 => \addsub_out[17]_i_5_n_0\,
      I5 => \addsub_out[3]_i_4_n_0\,
      O => \addsub_out[3]_i_1_n_0\
    );
\addsub_out[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \^q\(17),
      O => \addsub_out[3]_i_3_n_0\
    );
\addsub_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(0),
      I4 => \addsub_out[5]_i_5_n_0\,
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[3]_i_4_n_0\
    );
\addsub_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[4]_0\,
      I1 => \addsub_out[4]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[4]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[5]_i_3_n_0\,
      O => \addsub_out[4]_i_1_n_0\
    );
\addsub_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080B08000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \^q\(1),
      I4 => \addsub_out[5]_i_5_n_0\,
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[4]_i_3_n_0\
    );
\addsub_out[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(3),
      I2 => \^q\(17),
      O => \addsub_out[4]_i_4_n_0\
    );
\addsub_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[5]_0\,
      I1 => \addsub_out[5]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[5]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[6]_i_3_n_0\,
      O => \addsub_out[5]_i_1_n_0\
    );
\addsub_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B88888888888"
    )
        port map (
      I0 => \addsub_out[7]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[17]_i_7_n_0\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \addsub_out[5]_i_5_n_0\,
      I5 => \addsub_out[10]_i_5_n_0\,
      O => \addsub_out[5]_i_3_n_0\
    );
\addsub_out[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(4),
      I2 => \^q\(17),
      O => \addsub_out[5]_i_4_n_0\
    );
\addsub_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(6),
      I3 => \addsub_out[17]_i_21_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \addsub_out[5]_i_5_n_0\
    );
\addsub_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[6]_0\,
      I1 => \addsub_out[6]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[6]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[7]_i_3_n_0\,
      O => \addsub_out[6]_i_1_n_0\
    );
\addsub_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC000C0A0C000C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \addsub_out[6]_i_5_n_0\,
      I2 => \addsub_out[17]_i_10_n_0\,
      I3 => \addsub_out[17]_i_7_n_0\,
      I4 => \addsub_out[10]_i_5_n_0\,
      I5 => \^q\(2),
      O => \addsub_out[6]_i_3_n_0\
    );
\addsub_out[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(5),
      I2 => \^q\(17),
      O => \addsub_out[6]_i_4_n_0\
    );
\addsub_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addsub_out[10]_i_5_n_0\,
      I1 => \addsub_out[5]_i_5_n_0\,
      I2 => \^q\(1),
      O => \addsub_out[6]_i_5_n_0\
    );
\addsub_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[7]_0\,
      I1 => \addsub_out[7]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[7]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[8]_i_3_n_0\,
      O => \addsub_out[7]_i_1_n_0\
    );
\addsub_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[9]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[7]_i_5_n_0\,
      O => \addsub_out[7]_i_3_n_0\
    );
\addsub_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(6),
      I2 => \^q\(17),
      O => \addsub_out[7]_i_4_n_0\
    );
\addsub_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B08080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \addsub_out[17]_i_7_n_0\,
      I2 => \addsub_out[10]_i_5_n_0\,
      I3 => \addsub_out[5]_i_5_n_0\,
      I4 => \^q\(0),
      O => \addsub_out[7]_i_5_n_0\
    );
\addsub_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[8]_0\,
      I1 => \addsub_out[8]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[8]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[9]_i_3_n_0\,
      O => \addsub_out[8]_i_1_n_0\
    );
\addsub_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \addsub_out[17]_i_7_n_0\,
      I2 => \^q\(2),
      I3 => \addsub_out[10]_i_5_n_0\,
      I4 => \addsub_out[17]_i_10_n_0\,
      I5 => \addsub_out[8]_i_5_n_0\,
      O => \addsub_out[8]_i_3_n_0\
    );
\addsub_out[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(7),
      I2 => \^q\(17),
      O => \addsub_out[8]_i_4_n_0\
    );
\addsub_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B08080"
    )
        port map (
      I0 => \^q\(4),
      I1 => \addsub_out[17]_i_7_n_0\,
      I2 => \addsub_out[10]_i_5_n_0\,
      I3 => \addsub_out[5]_i_5_n_0\,
      I4 => \^q\(1),
      O => \addsub_out[8]_i_5_n_0\
    );
\addsub_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out_reg[9]_0\,
      I1 => \addsub_out[9]_i_3_n_0\,
      I2 => \addsub_out[17]_i_5_n_0\,
      I3 => \addsub_out[9]_i_4_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[10]_i_3_n_0\,
      O => \addsub_out[9]_i_1_n_0\
    );
\addsub_out[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[11]_i_5_n_0\,
      I1 => \addsub_out[17]_i_10_n_0\,
      I2 => \addsub_out[9]_i_5_n_0\,
      O => \addsub_out[9]_i_3_n_0\
    );
\addsub_out[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^q\(8),
      I2 => \^q\(17),
      O => \addsub_out[9]_i_4_n_0\
    );
\addsub_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B08080"
    )
        port map (
      I0 => \^q\(5),
      I1 => \addsub_out[17]_i_7_n_0\,
      I2 => \addsub_out[10]_i_5_n_0\,
      I3 => \addsub_out[5]_i_5_n_0\,
      I4 => \res_man_reg_n_0_[2]\,
      O => \addsub_out[9]_i_5_n_0\
    );
\addsub_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[0]_0\,
      Q => \^addsub_out_reg[26]_0\(0),
      R => SR(0)
    );
\addsub_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[10]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(10),
      R => SR(0)
    );
\addsub_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[11]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(11),
      R => SR(0)
    );
\addsub_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[12]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(12),
      R => SR(0)
    );
\addsub_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[13]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(13),
      R => SR(0)
    );
\addsub_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[14]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(14),
      R => SR(0)
    );
\addsub_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[15]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(15),
      R => SR(0)
    );
\addsub_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[16]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(16),
      R => SR(0)
    );
\addsub_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[17]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(17),
      R => SR(0)
    );
\addsub_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[18]_3\,
      Q => \^addsub_out_reg[26]_0\(18),
      R => SR(0)
    );
\addsub_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[19]_0\,
      Q => \^addsub_out_reg[26]_0\(19),
      R => SR(0)
    );
\addsub_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[1]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(1),
      R => SR(0)
    );
\addsub_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[20]_0\,
      Q => \^addsub_out_reg[26]_0\(20),
      R => SR(0)
    );
\addsub_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[21]_6\,
      Q => \^addsub_out_reg[26]_0\(21),
      R => SR(0)
    );
\addsub_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \addsub_out[22]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(22),
      R => '0'
    );
\addsub_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[23]_0\,
      Q => \^addsub_out_reg[26]_0\(23),
      R => SR(0)
    );
\addsub_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[24]_1\,
      Q => \^addsub_out_reg[26]_0\(24),
      R => SR(0)
    );
\addsub_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[25]_2\,
      Q => addsub_out(25),
      R => SR(0)
    );
\addsub_out_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_addsub_out_reg[25]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \addsub_out_reg[25]_i_2_n_1\,
      CO(1) => \addsub_out_reg[25]_i_2_n_2\,
      CO(0) => \addsub_out_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(17),
      DI(1) => \addsub_out[25]_i_7_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => S(0),
      S(2) => \addsub_out[25]_i_10_n_0\,
      S(1) => \addsub_out[25]_i_11_n_0\,
      S(0) => \addsub_out[25]_i_12_n_0\
    );
\addsub_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \addsub_out[26]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(25),
      R => '0'
    );
\addsub_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[2]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(2),
      R => SR(0)
    );
\addsub_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[3]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(3),
      R => SR(0)
    );
\addsub_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[4]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(4),
      R => SR(0)
    );
\addsub_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[5]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(5),
      R => SR(0)
    );
\addsub_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[6]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(6),
      R => SR(0)
    );
\addsub_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[7]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(7),
      R => SR(0)
    );
\addsub_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[8]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(8),
      R => SR(0)
    );
\addsub_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[9]_i_1_n_0\,
      Q => \^addsub_out_reg[26]_0\(9),
      R => SR(0)
    );
\res_man[15]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => minusOp2_out(3),
      I1 => minusOp2_out(4),
      I2 => minusOp2_out(2),
      O => \addsub_out_reg[21]_4\
    );
\res_man[15]_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => minusOp2_out(3),
      I1 => minusOp2_out(4),
      I2 => minusOp2_out(2),
      O => \addsub_out_reg[21]_5\
    );
\res_man[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minusOp2_out(2),
      I1 => minusOp2_out(4),
      O => \addsub_out_reg[21]_2\
    );
\res_man[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out(7),
      I1 => minusOp2_out(6),
      I2 => minusOp2_out(5),
      O => \addsub_out_reg[24]_0\
    );
\res_man[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFE"
    )
        port map (
      I0 => minusOp2_out(1),
      I1 => minusOp2_out(3),
      I2 => minusOp2_out(4),
      I3 => minusOp2_out(2),
      O => \addsub_out_reg[21]_1\
    );
\res_man[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF6C"
    )
        port map (
      I0 => minusOp2_out(0),
      I1 => minusOp2_out(1),
      I2 => minusOp2_out(2),
      I3 => minusOp2_out(4),
      I4 => minusOp2_out(3),
      O => \addsub_out_reg[21]_0\
    );
\res_man_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\res_man_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(10),
      Q => \^q\(9),
      R => SR(0)
    );
\res_man_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(11),
      Q => \^q\(10),
      R => SR(0)
    );
\res_man_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(12),
      Q => \^q\(11),
      R => SR(0)
    );
\res_man_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(13),
      Q => \^q\(12),
      R => SR(0)
    );
\res_man_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(14),
      Q => \^q\(13),
      R => SR(0)
    );
\res_man_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(15),
      Q => \^q\(14),
      R => SR(0)
    );
\res_man_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(16),
      Q => \^q\(15),
      R => SR(0)
    );
\res_man_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(17),
      Q => \^q\(16),
      R => SR(0)
    );
\res_man_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(18),
      Q => \^q\(17),
      R => SR(0)
    );
\res_man_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(19),
      Q => \^q\(18),
      R => SR(0)
    );
\res_man_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\res_man_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(2),
      Q => \res_man_reg_n_0_[2]\,
      R => SR(0)
    );
\res_man_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(3),
      Q => \^q\(2),
      R => SR(0)
    );
\res_man_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(4),
      Q => \^q\(3),
      R => SR(0)
    );
\res_man_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(5),
      Q => \^q\(4),
      R => SR(0)
    );
\res_man_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(6),
      Q => \^q\(5),
      R => SR(0)
    );
\res_man_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(7),
      Q => \^q\(6),
      R => SR(0)
    );
\res_man_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(8),
      Q => \^q\(7),
      R => SR(0)
    );
\res_man_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => D(9),
      Q => \^q\(8),
      R => SR(0)
    );
s_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_sign_reg_0,
      Q => s_sign,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity addsubfsm_v6_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \res_man_reg[1]_0\ : out STD_LOGIC;
    \res_man_reg[19]_0\ : out STD_LOGIC;
    \x_ul[25]\ : out STD_LOGIC;
    \res_man_reg[19]_i_37__1\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man_reg[7]_0\ : out STD_LOGIC;
    \res_man_reg[6]_0\ : out STD_LOGIC;
    \res_man_reg[6]_1\ : out STD_LOGIC;
    \res_man_reg[18]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[21]\ : out STD_LOGIC;
    \res_man_reg[19]_i_37__1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    out1 : out STD_LOGIC;
    s_sign_reg_0 : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    x_ul_IBUF : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[0]_1\ : in STD_LOGIC;
    \addsub_out_reg[0]_2\ : in STD_LOGIC;
    minusOp2_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    minusOp0_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \addsub_out_reg[23]_0\ : in STD_LOGIC;
    \addsub_out_reg[22]_0\ : in STD_LOGIC;
    \addsub_out_reg[21]_0\ : in STD_LOGIC;
    \addsub_out_reg[20]_0\ : in STD_LOGIC;
    \addsub_out_reg[19]_0\ : in STD_LOGIC;
    \addsub_out_reg[25]_0\ : in STD_LOGIC;
    \addsub_out_reg[24]_0\ : in STD_LOGIC;
    \addsub_out_reg[18]_0\ : in STD_LOGIC;
    \addsub_out_reg[26]_0\ : in STD_LOGIC;
    oper : in STD_LOGIC;
    ready_mul : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of addsubfsm_v6_0 : entity is "addsubfsm_v6";
end addsubfsm_v6_0;

architecture STRUCTURE of addsubfsm_v6_0 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addsub_out[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_11__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_12__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_14__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_15__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_16__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_17__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_18__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_19__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_20__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_21__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_22__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_23__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_24__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_25__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_26__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_27__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_28__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_29__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_30_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_4__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_5__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_6__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_7__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_9__2_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \^out1\ : STD_LOGIC;
  signal outadd_3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \res_man[19]_i_32__2_n_0\ : STD_LOGIC;
  signal \^res_man_reg[18]_0\ : STD_LOGIC;
  signal \^res_man_reg[1]_0\ : STD_LOGIC;
  signal \^res_man_reg[6]_0\ : STD_LOGIC;
  signal \^res_man_reg[6]_1\ : STD_LOGIC;
  signal \^res_man_reg[7]_0\ : STD_LOGIC;
  signal \res_man_reg_n_0_[0]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[10]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[11]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[12]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[13]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[14]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[15]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[16]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[1]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[2]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[3]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[4]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[5]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[6]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[7]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[8]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[9]\ : STD_LOGIC;
  signal s_sign : STD_LOGIC;
  signal \saida[17]_i_2_n_0\ : STD_LOGIC;
  signal update : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "output:100,waiting:001,addsub:010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addsub_out[0]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_3__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_3__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_3__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_3__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_4__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_3__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_4__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_3__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_4__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_11__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_15__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_16__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_19__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_21__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_26__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_29__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_30\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_3__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_9__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addsub_out[2]_i_4__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addsub_out[3]_i_3__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addsub_out[4]_i_4__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addsub_out[5]_i_3__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_4__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_5__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_3__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_4__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_4__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_5__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_4__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_5__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \saida[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \saida[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \saida[20]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \saida[21]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \saida[22]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \saida[23]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \saida[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \saida[9]_i_1\ : label is "soft_lutpair37";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  out1 <= \^out1\;
  \res_man_reg[18]_0\ <= \^res_man_reg[18]_0\;
  \res_man_reg[1]_0\ <= \^res_man_reg[1]_0\;
  \res_man_reg[6]_0\ <= \^res_man_reg[6]_0\;
  \res_man_reg[6]_1\ <= \^res_man_reg[6]_1\;
  \res_man_reg[7]_0\ <= \^res_man_reg[7]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^out1\,
      I1 => ready_mul,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => ready_mul,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => update,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => update,
      Q => \^out1\,
      R => SR(0)
    );
\addsub_out[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \addsub_out[0]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => \res_man_reg_n_0_[0]\,
      I3 => \addsub_out_reg[0]_2\,
      O => \addsub_out[0]_i_1__1_n_0\
    );
\addsub_out[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(0),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[0]_i_2__1_n_0\
    );
\addsub_out[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[10]_i_2__1_n_0\,
      I1 => \addsub_out[10]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[10]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[11]_i_4__1_n_0\,
      O => \addsub_out[10]_i_1__1_n_0\
    );
\addsub_out[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(10),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[10]_i_2__1_n_0\
    );
\addsub_out[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \addsub_out[10]_i_5__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \^res_man_reg[6]_1\,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => \^res_man_reg[7]_0\,
      O => \addsub_out[10]_i_3__1_n_0\
    );
\addsub_out[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \^q\(0),
      O => \addsub_out[10]_i_4__1_n_0\
    );
\addsub_out[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[9]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \addsub_out[16]_i_7__1_n_0\,
      O => \addsub_out[10]_i_5__1_n_0\
    );
\addsub_out[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[11]_i_2__1_n_0\,
      I1 => \addsub_out[12]_i_4__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[11]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[11]_i_4__1_n_0\,
      O => \addsub_out[11]_i_1__1_n_0\
    );
\addsub_out[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(11),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[11]_i_2__1_n_0\
    );
\addsub_out[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \^q\(0),
      O => \addsub_out[11]_i_3__1_n_0\
    );
\addsub_out[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \addsub_out[13]_i_6_n_0\,
      I4 => \^res_man_reg[1]_0\,
      I5 => \addsub_out[11]_i_5__1_n_0\,
      O => \addsub_out[11]_i_4__1_n_0\
    );
\addsub_out[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[8]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \addsub_out[15]_i_6__1_n_0\,
      O => \addsub_out[11]_i_5__1_n_0\
    );
\addsub_out[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[12]_i_2__1_n_0\,
      I1 => \addsub_out[13]_i_4__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[12]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[12]_i_4__1_n_0\,
      O => \addsub_out[12]_i_1__1_n_0\
    );
\addsub_out[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(12),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[12]_i_2__1_n_0\
    );
\addsub_out[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => \^q\(0),
      O => \addsub_out[12]_i_3__1_n_0\
    );
\addsub_out[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \addsub_out[14]_i_5__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \res_man_reg_n_0_[5]\,
      I3 => \^res_man_reg[7]_0\,
      I4 => \^res_man_reg[6]_1\,
      I5 => \addsub_out[12]_i_5__1_n_0\,
      O => \addsub_out[12]_i_4__1_n_0\
    );
\addsub_out[12]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[17]_i_18__1_n_0\,
      I2 => \res_man_reg_n_0_[1]\,
      I3 => \^res_man_reg[6]_0\,
      O => \addsub_out[12]_i_5__1_n_0\
    );
\addsub_out[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[13]_i_2__1_n_0\,
      I1 => \addsub_out[14]_i_3__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[13]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[13]_i_4__1_n_0\,
      O => \addsub_out[13]_i_1__1_n_0\
    );
\addsub_out[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(13),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[13]_i_2__1_n_0\
    );
\addsub_out[13]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[13]\,
      I2 => \^q\(0),
      O => \addsub_out[13]_i_3__1_n_0\
    );
\addsub_out[13]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \addsub_out[15]_i_5__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \res_man_reg_n_0_[6]\,
      I3 => \^res_man_reg[7]_0\,
      I4 => \^res_man_reg[6]_1\,
      I5 => \addsub_out[13]_i_6_n_0\,
      O => \addsub_out[13]_i_4__1_n_0\
    );
\addsub_out[13]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777774"
    )
        port map (
      I0 => \addsub_out[17]_i_26__0_n_0\,
      I1 => \addsub_out[17]_i_23__1_n_0\,
      I2 => \addsub_out[17]_i_20__1_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \^res_man_reg[7]_0\
    );
\addsub_out[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \addsub_out[17]_i_18__1_n_0\,
      I2 => \res_man_reg_n_0_[2]\,
      I3 => \^res_man_reg[6]_0\,
      O => \addsub_out[13]_i_6_n_0\
    );
\addsub_out[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[14]_i_2__1_n_0\,
      I1 => \addsub_out[14]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[14]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[15]_i_3__1_n_0\,
      O => \addsub_out[14]_i_1__1_n_0\
    );
\addsub_out[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[15]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(14),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[14]_i_2__1_n_0\
    );
\addsub_out[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[16]_i_6__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \addsub_out[14]_i_5__1_n_0\,
      O => \addsub_out[14]_i_3__1_n_0\
    );
\addsub_out[14]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[14]\,
      I2 => \^q\(0),
      O => \addsub_out[14]_i_4__1_n_0\
    );
\addsub_out[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[11]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \res_man_reg_n_0_[3]\,
      O => \addsub_out[14]_i_5__1_n_0\
    );
\addsub_out[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[15]_i_2__1_n_0\,
      I1 => \addsub_out[15]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[15]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[16]_i_3__1_n_0\,
      O => \addsub_out[15]_i_1__1_n_0\
    );
\addsub_out[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[16]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(15),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[15]_i_2__1_n_0\
    );
\addsub_out[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[17]_i_17__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \addsub_out[15]_i_5__1_n_0\,
      O => \addsub_out[15]_i_3__1_n_0\
    );
\addsub_out[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => \^q\(0),
      O => \addsub_out[15]_i_4__1_n_0\
    );
\addsub_out[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \addsub_out[15]_i_6__1_n_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \res_man_reg_n_0_[4]\,
      O => \addsub_out[15]_i_5__1_n_0\
    );
\addsub_out[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \addsub_out[17]_i_20__1_n_0\,
      I2 => \addsub_out[17]_i_23__1_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[15]_i_6__1_n_0\
    );
\addsub_out[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[16]_i_2__1_n_0\,
      I1 => \addsub_out[16]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[16]_i_4__0_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[17]_i_6__2_n_0\,
      O => \addsub_out[16]_i_1__1_n_0\
    );
\addsub_out[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(16),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[16]_i_2__1_n_0\
    );
\addsub_out[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[17]_i_7__2_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \addsub_out[16]_i_6__1_n_0\,
      O => \addsub_out[16]_i_3__1_n_0\
    );
\addsub_out[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => \^q\(0),
      O => \addsub_out[16]_i_4__0_n_0\
    );
\addsub_out[16]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044044444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \addsub_out[17]_i_12__2_n_0\,
      I2 => \res_man_reg_n_0_[1]\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \^res_man_reg[6]_0\,
      I5 => \addsub_out[17]_i_14__1_n_0\,
      O => \^res_man_reg[18]_0\
    );
\addsub_out[16]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[16]_i_7__1_n_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[13]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[16]_i_6__1_n_0\
    );
\addsub_out[16]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \addsub_out[17]_i_20__1_n_0\,
      I2 => \addsub_out[17]_i_23__1_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[16]_i_7__1_n_0\
    );
\addsub_out[17]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000F000E"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => \addsub_out[17]_i_23__1_n_0\,
      I4 => \addsub_out[17]_i_20__1_n_0\,
      I5 => \addsub_out[17]_i_24__1_n_0\,
      O => \^res_man_reg[6]_1\
    );
\addsub_out[17]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => \addsub_out[17]_i_18__1_n_0\,
      I2 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[17]_i_11__2_n_0\
    );
\addsub_out[17]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0BB"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \res_man_reg_n_0_[9]\,
      I2 => \addsub_out[17]_i_25__1_n_0\,
      I3 => \addsub_out[17]_i_26__0_n_0\,
      O => \addsub_out[17]_i_12__2_n_0\
    );
\addsub_out[17]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => \addsub_out[17]_i_23__1_n_0\,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => \res_man_reg_n_0_[4]\,
      O => \^res_man_reg[6]_0\
    );
\addsub_out[17]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F0F0F04"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \addsub_out[17]_i_23__1_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_14__1_n_0\
    );
\addsub_out[17]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \addsub_out[17]_i_18__1_n_0\,
      I2 => \res_man_reg_n_0_[4]\,
      O => \addsub_out[17]_i_15__0_n_0\
    );
\addsub_out[17]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \^res_man_reg[6]_0\,
      I2 => \res_man_reg_n_0_[16]\,
      I3 => \addsub_out[17]_i_18__1_n_0\,
      I4 => \res_man_reg_n_0_[8]\,
      O => \addsub_out[17]_i_16__1_n_0\
    );
\addsub_out[17]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0CFC0"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \addsub_out[17]_i_27__1_n_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[14]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_17__1_n_0\
    );
\addsub_out[17]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \addsub_out[17]_i_26__0_n_0\,
      I1 => \addsub_out[17]_i_23__1_n_0\,
      I2 => \res_man_reg_n_0_[6]\,
      I3 => \res_man_reg_n_0_[5]\,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => \addsub_out[17]_i_20__1_n_0\,
      O => \addsub_out[17]_i_18__1_n_0\
    );
\addsub_out[17]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addsub_out[17]_i_23__1_n_0\,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => \res_man_reg_n_0_[5]\,
      I3 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_19__0_n_0\
    );
\addsub_out[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABAAAB"
    )
        port map (
      I0 => \addsub_out[17]_i_2__2_n_0\,
      I1 => \addsub_out[17]_i_3__2_n_0\,
      I2 => \addsub_out[17]_i_4__2_n_0\,
      I3 => \addsub_out[17]_i_5__2_n_0\,
      I4 => \addsub_out[17]_i_6__2_n_0\,
      O => \addsub_out[17]_i_1__2_n_0\
    );
\addsub_out[17]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      O => \addsub_out[17]_i_20__1_n_0\
    );
\addsub_out[17]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \addsub_out[17]_i_23__1_n_0\,
      O => \addsub_out[17]_i_21__1_n_0\
    );
\addsub_out[17]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \addsub_out[17]_i_28__0_n_0\,
      I2 => \res_man_reg_n_0_[9]\,
      I3 => \addsub_out[17]_i_26__0_n_0\,
      I4 => \res_man_reg_n_0_[10]\,
      O => \addsub_out[17]_i_22__1_n_0\
    );
\addsub_out[17]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \addsub_out[17]_i_29__0_n_0\,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => \res_man_reg_n_0_[11]\,
      I5 => \res_man_reg_n_0_[9]\,
      O => \addsub_out[17]_i_23__1_n_0\
    );
\addsub_out[17]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => \res_man_reg_n_0_[14]\,
      I2 => \res_man_reg_n_0_[12]\,
      I3 => \res_man_reg_n_0_[11]\,
      I4 => \addsub_out[17]_i_30_n_0\,
      O => \addsub_out[17]_i_24__1_n_0\
    );
\addsub_out[17]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CE00CF00CE00CE"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[13]\,
      I5 => \res_man_reg_n_0_[12]\,
      O => \addsub_out[17]_i_25__1_n_0\
    );
\addsub_out[17]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => \addsub_out[17]_i_29__0_n_0\,
      O => \addsub_out[17]_i_26__0_n_0\
    );
\addsub_out[17]_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \addsub_out[17]_i_20__1_n_0\,
      I2 => \addsub_out[17]_i_23__1_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_27__1_n_0\
    );
\addsub_out[17]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFE0EFE0EFE0E0"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \addsub_out[17]_i_29__0_n_0\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[15]\,
      I5 => \res_man_reg_n_0_[16]\,
      O => \addsub_out[17]_i_28__0_n_0\
    );
\addsub_out[17]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => p_0_in,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => \res_man_reg_n_0_[16]\,
      I4 => \res_man_reg_n_0_[14]\,
      O => \addsub_out[17]_i_29__0_n_0\
    );
\addsub_out[17]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(17),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[17]_i_2__2_n_0\
    );
\addsub_out[17]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => \res_man_reg_n_0_[16]\,
      O => \addsub_out[17]_i_30_n_0\
    );
\addsub_out[17]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => p_0_in,
      I2 => \^q\(0),
      O => \addsub_out[17]_i_3__2_n_0\
    );
\addsub_out[17]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D00000000"
    )
        port map (
      I0 => \addsub_out[17]_i_7__2_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \addsub_out[17]_i_9__2_n_0\,
      I3 => \^res_man_reg[6]_1\,
      I4 => \addsub_out[17]_i_11__2_n_0\,
      I5 => \^res_man_reg[18]_0\,
      O => \addsub_out[17]_i_4__2_n_0\
    );
\addsub_out[17]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5D55"
    )
        port map (
      I0 => \addsub_out[17]_i_12__2_n_0\,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \res_man_reg_n_0_[2]\,
      I3 => \^res_man_reg[6]_0\,
      I4 => \addsub_out[17]_i_14__1_n_0\,
      I5 => \^q\(0),
      O => \addsub_out[17]_i_5__2_n_0\
    );
\addsub_out[17]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8F00"
    )
        port map (
      I0 => \^res_man_reg[6]_1\,
      I1 => \addsub_out[17]_i_15__0_n_0\,
      I2 => \addsub_out[17]_i_16__1_n_0\,
      I3 => \^res_man_reg[1]_0\,
      I4 => \addsub_out[17]_i_17__1_n_0\,
      O => \addsub_out[17]_i_6__2_n_0\
    );
\addsub_out[17]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[15]\,
      I4 => \addsub_out[17]_i_18__1_n_0\,
      I5 => \res_man_reg_n_0_[7]\,
      O => \addsub_out[17]_i_7__2_n_0\
    );
\addsub_out[17]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200FEF"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \res_man_reg_n_0_[2]\,
      I2 => \addsub_out[17]_i_19__0_n_0\,
      I3 => \addsub_out[17]_i_20__1_n_0\,
      I4 => \addsub_out[17]_i_21__1_n_0\,
      I5 => \addsub_out[17]_i_22__1_n_0\,
      O => \^res_man_reg[1]_0\
    );
\addsub_out[17]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \res_man_reg_n_0_[1]\,
      I3 => \^res_man_reg[6]_0\,
      I4 => p_0_in,
      O => \addsub_out[17]_i_9__2_n_0\
    );
\addsub_out[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBAB"
    )
        port map (
      I0 => \addsub_out[1]_i_2__1_n_0\,
      I1 => \^res_man_reg[18]_0\,
      I2 => \^q\(0),
      I3 => \res_man_reg_n_0_[1]\,
      I4 => \addsub_out_reg[0]_2\,
      I5 => \addsub_out[1]_i_4__0_n_0\,
      O => \addsub_out[1]_i_1__1_n_0\
    );
\addsub_out[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(1),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[1]_i_2__1_n_0\
    );
\addsub_out[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \addsub_out[17]_i_5__2_n_0\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \res_man_reg_n_0_[0]\,
      I3 => \^res_man_reg[6]_0\,
      I4 => \^res_man_reg[6]_1\,
      I5 => \^res_man_reg[1]_0\,
      O => \addsub_out[1]_i_4__0_n_0\
    );
\addsub_out[21]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_2_out(0)
    );
\addsub_out[23]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => DI(0)
    );
\addsub_out[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(1),
      I1 => x_ul_IBUF(26),
      I2 => \addsub_out_reg[0]_0\(0),
      O => \res_man_reg[19]_0\
    );
\addsub_out[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000070FF00007000"
    )
        port map (
      I0 => \addsub_out_reg[26]_0\,
      I1 => oper,
      I2 => s_sign,
      I3 => update,
      I4 => SR(0),
      I5 => outadd_3(26),
      O => \addsub_out[26]_i_1__2_n_0\
    );
\addsub_out[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => \addsub_out[2]_i_2__1_n_0\,
      I1 => \addsub_out[2]_i_3__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[3]_i_4__1_n_0\,
      O => \addsub_out[2]_i_1__1_n_0\
    );
\addsub_out[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(2),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[2]_i_2__1_n_0\
    );
\addsub_out[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
        port map (
      I0 => \^res_man_reg[1]_0\,
      I1 => \addsub_out[2]_i_4__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \^q\(0),
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \addsub_out_reg[0]_2\,
      O => \addsub_out[2]_i_3__1_n_0\
    );
\addsub_out[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^res_man_reg[7]_0\,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \^res_man_reg[6]_0\,
      I3 => \^res_man_reg[6]_1\,
      O => \addsub_out[2]_i_4__1_n_0\
    );
\addsub_out[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[3]_i_2__1_n_0\,
      I1 => \addsub_out[4]_i_3__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[3]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[3]_i_4__1_n_0\,
      O => \addsub_out[3]_i_1__1_n_0\
    );
\addsub_out[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(3),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[3]_i_2__1_n_0\
    );
\addsub_out[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \^q\(0),
      O => \addsub_out[3]_i_3__1_n_0\
    );
\addsub_out[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \^res_man_reg[7]_0\,
      I3 => \res_man_reg_n_0_[0]\,
      I4 => \^res_man_reg[6]_0\,
      I5 => \^res_man_reg[6]_1\,
      O => \addsub_out[3]_i_4__1_n_0\
    );
\addsub_out[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[4]_i_2__1_n_0\,
      I1 => \addsub_out[4]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[4]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[5]_i_4__1_n_0\,
      O => \addsub_out[4]_i_1__1_n_0\
    );
\addsub_out[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(4),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[4]_i_2__1_n_0\
    );
\addsub_out[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080B08"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \^res_man_reg[7]_0\,
      I3 => \res_man_reg_n_0_[1]\,
      I4 => \^res_man_reg[6]_0\,
      I5 => \^res_man_reg[6]_1\,
      O => \addsub_out[4]_i_3__1_n_0\
    );
\addsub_out[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \^q\(0),
      O => \addsub_out[4]_i_4__1_n_0\
    );
\addsub_out[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[5]_i_2__1_n_0\,
      I1 => \addsub_out[6]_i_3__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[5]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[5]_i_4__1_n_0\,
      O => \addsub_out[5]_i_1__1_n_0\
    );
\addsub_out[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(5),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[5]_i_2__1_n_0\
    );
\addsub_out[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \^q\(0),
      O => \addsub_out[5]_i_3__1_n_0\
    );
\addsub_out[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \addsub_out[7]_i_5__1_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \^res_man_reg[7]_0\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \^res_man_reg[6]_0\,
      I5 => \^res_man_reg[6]_1\,
      O => \addsub_out[5]_i_4__1_n_0\
    );
\addsub_out[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[6]_i_2__1_n_0\,
      I1 => \addsub_out[6]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[6]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[7]_i_4__1_n_0\,
      O => \addsub_out[6]_i_1__1_n_0\
    );
\addsub_out[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(6),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[6]_i_2__1_n_0\
    );
\addsub_out[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A000CF00C0"
    )
        port map (
      I0 => \addsub_out[6]_i_5__1_n_0\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \^res_man_reg[1]_0\,
      I3 => \^res_man_reg[7]_0\,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => \^res_man_reg[6]_1\,
      O => \addsub_out[6]_i_3__1_n_0\
    );
\addsub_out[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[6]\,
      I2 => \^q\(0),
      O => \addsub_out[6]_i_4__1_n_0\
    );
\addsub_out[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^res_man_reg[6]_0\,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \^res_man_reg[7]_0\,
      O => \addsub_out[6]_i_5__1_n_0\
    );
\addsub_out[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[7]_i_2__1_n_0\,
      I1 => \addsub_out[8]_i_3__1_n_0\,
      I2 => \^res_man_reg[18]_0\,
      I3 => \addsub_out[7]_i_3__1_n_0\,
      I4 => \addsub_out[17]_i_5__2_n_0\,
      I5 => \addsub_out[7]_i_4__1_n_0\,
      O => \addsub_out[7]_i_1__1_n_0\
    );
\addsub_out[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(7),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[7]_i_2__1_n_0\
    );
\addsub_out[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => \^q\(0),
      O => \addsub_out[7]_i_3__1_n_0\
    );
\addsub_out[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[9]_i_6_n_0\,
      I1 => \^res_man_reg[1]_0\,
      I2 => \addsub_out[7]_i_5__1_n_0\,
      O => \addsub_out[7]_i_4__1_n_0\
    );
\addsub_out[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \^res_man_reg[6]_0\,
      I1 => \res_man_reg_n_0_[0]\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[4]\,
      I4 => \^res_man_reg[7]_0\,
      O => \addsub_out[7]_i_5__1_n_0\
    );
\addsub_out[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[8]_i_2__1_n_0\,
      I1 => \addsub_out[8]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[8]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[9]_i_3__1_n_0\,
      O => \addsub_out[8]_i_1__1_n_0\
    );
\addsub_out[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(8),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[8]_i_2__1_n_0\
    );
\addsub_out[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \^res_man_reg[6]_1\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => \^res_man_reg[7]_0\,
      I4 => \^res_man_reg[1]_0\,
      I5 => \addsub_out[8]_i_5__1_n_0\,
      O => \addsub_out[8]_i_3__1_n_0\
    );
\addsub_out[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[8]\,
      I2 => \^q\(0),
      O => \addsub_out[8]_i_4__1_n_0\
    );
\addsub_out[8]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \^res_man_reg[6]_0\,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[5]\,
      I4 => \^res_man_reg[7]_0\,
      O => \addsub_out[8]_i_5__1_n_0\
    );
\addsub_out[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[9]_i_2__1_n_0\,
      I1 => \addsub_out[9]_i_3__1_n_0\,
      I2 => \addsub_out[17]_i_5__2_n_0\,
      I3 => \addsub_out[9]_i_4__1_n_0\,
      I4 => \^res_man_reg[18]_0\,
      I5 => \addsub_out[10]_i_3__1_n_0\,
      O => \addsub_out[9]_i_1__1_n_0\
    );
\addsub_out[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFB800880088008"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \^q\(1),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]_0\(0),
      I4 => x_ul_IBUF(9),
      I5 => \addsub_out_reg[0]_1\,
      O => \addsub_out[9]_i_2__1_n_0\
    );
\addsub_out[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \^res_man_reg[7]_0\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \addsub_out[9]_i_5__1_n_0\,
      I4 => \^res_man_reg[1]_0\,
      I5 => \addsub_out[9]_i_6_n_0\,
      O => \addsub_out[9]_i_3__1_n_0\
    );
\addsub_out[9]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_2\,
      I1 => \res_man_reg_n_0_[9]\,
      I2 => \^q\(0),
      O => \addsub_out[9]_i_4__1_n_0\
    );
\addsub_out[9]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \addsub_out[17]_i_18__1_n_0\,
      I2 => \res_man_reg_n_0_[0]\,
      I3 => \^res_man_reg[6]_0\,
      O => \addsub_out[9]_i_5__1_n_0\
    );
\addsub_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \^res_man_reg[6]_0\,
      I1 => \res_man_reg_n_0_[2]\,
      I2 => \^res_man_reg[6]_1\,
      I3 => \res_man_reg_n_0_[6]\,
      I4 => \^res_man_reg[7]_0\,
      O => \addsub_out[9]_i_6_n_0\
    );
\addsub_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[0]_i_1__1_n_0\,
      Q => outadd_3(0),
      R => SR(0)
    );
\addsub_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[10]_i_1__1_n_0\,
      Q => outadd_3(10),
      R => SR(0)
    );
\addsub_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[11]_i_1__1_n_0\,
      Q => outadd_3(11),
      R => SR(0)
    );
\addsub_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[12]_i_1__1_n_0\,
      Q => outadd_3(12),
      R => SR(0)
    );
\addsub_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[13]_i_1__1_n_0\,
      Q => outadd_3(13),
      R => SR(0)
    );
\addsub_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[14]_i_1__1_n_0\,
      Q => outadd_3(14),
      R => SR(0)
    );
\addsub_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[15]_i_1__1_n_0\,
      Q => outadd_3(15),
      R => SR(0)
    );
\addsub_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[16]_i_1__1_n_0\,
      Q => outadd_3(16),
      R => SR(0)
    );
\addsub_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[17]_i_1__2_n_0\,
      Q => outadd_3(17),
      R => SR(0)
    );
\addsub_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[18]_0\,
      Q => outadd_3(18),
      R => SR(0)
    );
\addsub_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[19]_0\,
      Q => outadd_3(19),
      R => SR(0)
    );
\addsub_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[1]_i_1__1_n_0\,
      Q => outadd_3(1),
      R => SR(0)
    );
\addsub_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[20]_0\,
      Q => outadd_3(20),
      R => SR(0)
    );
\addsub_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[21]_0\,
      Q => outadd_3(21),
      R => SR(0)
    );
\addsub_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[22]_0\,
      Q => outadd_3(22),
      R => SR(0)
    );
\addsub_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[23]_0\,
      Q => outadd_3(23),
      R => SR(0)
    );
\addsub_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[24]_0\,
      Q => outadd_3(24),
      R => SR(0)
    );
\addsub_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out_reg[25]_0\,
      Q => outadd_3(25),
      R => SR(0)
    );
\addsub_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \addsub_out[26]_i_1__2_n_0\,
      Q => outadd_3(26),
      R => '0'
    );
\addsub_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[2]_i_1__1_n_0\,
      Q => outadd_3(2),
      R => SR(0)
    );
\addsub_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[3]_i_1__1_n_0\,
      Q => outadd_3(3),
      R => SR(0)
    );
\addsub_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[4]_i_1__1_n_0\,
      Q => outadd_3(4),
      R => SR(0)
    );
\addsub_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[5]_i_1__1_n_0\,
      Q => outadd_3(5),
      R => SR(0)
    );
\addsub_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[6]_i_1__1_n_0\,
      Q => outadd_3(6),
      R => SR(0)
    );
\addsub_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[7]_i_1__1_n_0\,
      Q => outadd_3(7),
      R => SR(0)
    );
\addsub_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[8]_i_1__1_n_0\,
      Q => outadd_3(8),
      R => SR(0)
    );
\addsub_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[9]_i_1__1_n_0\,
      Q => outadd_3(9),
      R => SR(0)
    );
\res_man[19]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => x_ul_IBUF(20),
      I2 => x_ul_IBUF(23),
      I3 => x_ul_IBUF(19),
      I4 => \res_man[19]_i_32__2_n_0\,
      O => \x_ul[25]\
    );
\res_man[19]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out(5),
      I1 => minusOp2_out(4),
      I2 => minusOp2_out(3),
      O => \res_man_reg[19]_i_37__1\
    );
\res_man[19]_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp0_out(0),
      I1 => minusOp0_out(1),
      I2 => minusOp0_out(2),
      O => \mul_out_reg[21]\
    );
\res_man[19]_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out(0),
      I1 => minusOp2_out(1),
      I2 => minusOp2_out(2),
      O => \res_man_reg[19]_i_37__1_0\
    );
\res_man[19]_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ul_IBUF(22),
      I2 => x_ul_IBUF(24),
      I3 => x_ul_IBUF(18),
      O => \res_man[19]_i_32__2_n_0\
    );
\res_man_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(0),
      Q => \res_man_reg_n_0_[0]\,
      R => SR(0)
    );
\res_man_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(10),
      Q => \res_man_reg_n_0_[10]\,
      R => SR(0)
    );
\res_man_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(11),
      Q => \res_man_reg_n_0_[11]\,
      R => SR(0)
    );
\res_man_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(12),
      Q => \res_man_reg_n_0_[12]\,
      R => SR(0)
    );
\res_man_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(13),
      Q => \res_man_reg_n_0_[13]\,
      R => SR(0)
    );
\res_man_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(14),
      Q => \res_man_reg_n_0_[14]\,
      R => SR(0)
    );
\res_man_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(15),
      Q => \res_man_reg_n_0_[15]\,
      R => SR(0)
    );
\res_man_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(16),
      Q => \res_man_reg_n_0_[16]\,
      R => SR(0)
    );
\res_man_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(17),
      Q => p_0_in,
      R => SR(0)
    );
\res_man_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(18),
      Q => \^q\(0),
      R => SR(0)
    );
\res_man_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(19),
      Q => \^q\(1),
      R => SR(0)
    );
\res_man_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(1),
      Q => \res_man_reg_n_0_[1]\,
      R => SR(0)
    );
\res_man_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(2),
      Q => \res_man_reg_n_0_[2]\,
      R => SR(0)
    );
\res_man_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(3),
      Q => \res_man_reg_n_0_[3]\,
      R => SR(0)
    );
\res_man_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(4),
      Q => \res_man_reg_n_0_[4]\,
      R => SR(0)
    );
\res_man_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(5),
      Q => \res_man_reg_n_0_[5]\,
      R => SR(0)
    );
\res_man_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(6),
      Q => \res_man_reg_n_0_[6]\,
      R => SR(0)
    );
\res_man_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(7),
      Q => \res_man_reg_n_0_[7]\,
      R => SR(0)
    );
\res_man_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(8),
      Q => \res_man_reg_n_0_[8]\,
      R => SR(0)
    );
\res_man_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_1\(9),
      Q => \res_man_reg_n_0_[9]\,
      R => SR(0)
    );
s_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_sign_reg_0,
      Q => s_sign,
      R => '0'
    );
\saida[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(0),
      O => D(0)
    );
\saida[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(10),
      I4 => outadd_3(26),
      O => D(10)
    );
\saida[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(11),
      I4 => outadd_3(26),
      O => D(11)
    );
\saida[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(12),
      I4 => outadd_3(26),
      O => D(12)
    );
\saida[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(13),
      I4 => outadd_3(26),
      O => D(13)
    );
\saida[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(14),
      I4 => outadd_3(26),
      O => D(14)
    );
\saida[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(15),
      I4 => outadd_3(26),
      O => D(15)
    );
\saida[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(16),
      I4 => outadd_3(26),
      O => D(16)
    );
\saida[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(17),
      I4 => outadd_3(26),
      O => D(17)
    );
\saida[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => outadd_3(22),
      I1 => outadd_3(21),
      I2 => outadd_3(18),
      I3 => outadd_3(19),
      I4 => outadd_3(20),
      I5 => outadd_3(23),
      O => \saida[17]_i_2_n_0\
    );
\saida[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(18),
      I2 => outadd_3(26),
      O => D(18)
    );
\saida[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(19),
      I2 => outadd_3(26),
      O => D(19)
    );
\saida[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(1),
      O => D(1)
    );
\saida[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(20),
      I2 => outadd_3(26),
      O => D(20)
    );
\saida[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(21),
      I2 => outadd_3(26),
      O => D(21)
    );
\saida[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(22),
      I2 => outadd_3(26),
      O => D(22)
    );
\saida[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(23),
      I2 => outadd_3(26),
      O => D(23)
    );
\saida[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => outadd_3(25),
      I1 => outadd_3(24),
      I2 => outadd_3(26),
      O => D(24)
    );
\saida[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(2),
      O => D(2)
    );
\saida[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(3),
      O => D(3)
    );
\saida[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(4),
      O => D(4)
    );
\saida[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(5),
      O => D(5)
    );
\saida[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(6),
      O => D(6)
    );
\saida[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(7),
      O => D(7)
    );
\saida[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(26),
      I4 => outadd_3(8),
      O => D(8)
    );
\saida[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => outadd_3(24),
      I1 => \saida[17]_i_2_n_0\,
      I2 => outadd_3(25),
      I3 => outadd_3(9),
      I4 => outadd_3(26),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity addsubfsm_v6_2 is
  port (
    sk : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[24]_0\ : out STD_LOGIC;
    \addsub_out_reg[22]_0\ : out STD_LOGIC;
    \addsub_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[24]_1\ : out STD_LOGIC;
    minusOp2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addsub_out_reg[26]_0\ : out STD_LOGIC;
    \addsub_out_reg[26]_1\ : out STD_LOGIC;
    \addsub_out_reg[26]_2\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[20]_0\ : out STD_LOGIC;
    \res_man_reg[12]_0\ : out STD_LOGIC;
    \addsub_out_reg[26]_3\ : out STD_LOGIC;
    \res_man_reg[3]_0\ : out STD_LOGIC;
    \res_man_reg[4]_0\ : out STD_LOGIC;
    \res_man_reg[5]_0\ : out STD_LOGIC;
    \res_man_reg[6]_0\ : out STD_LOGIC;
    \res_man_reg[7]_0\ : out STD_LOGIC;
    \res_man_reg[8]_0\ : out STD_LOGIC;
    \res_man_reg[9]_0\ : out STD_LOGIC;
    \res_man_reg[10]_0\ : out STD_LOGIC;
    \res_man_reg[11]_0\ : out STD_LOGIC;
    \res_man_reg[13]_0\ : out STD_LOGIC;
    \res_man_reg[14]_0\ : out STD_LOGIC;
    \res_man_reg[15]_0\ : out STD_LOGIC;
    \res_man_reg[16]_0\ : out STD_LOGIC;
    \res_man_reg[17]_0\ : out STD_LOGIC;
    \res_man_reg[18]_0\ : out STD_LOGIC;
    \addsub_out_reg[26]_4\ : out STD_LOGIC;
    \res_man_reg[19]_0\ : out STD_LOGIC;
    \addsub_out_reg[23]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[26]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addsub_out_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[12]_0\ : out STD_LOGIC;
    \addsub_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[12]_1\ : out STD_LOGIC;
    \addsub_out_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[18]\ : out STD_LOGIC;
    \addsub_out_reg[24]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v_add_exp1 : out STD_LOGIC;
    \addsub_out_reg[21]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[25]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[20]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \res_man_reg[19]_1\ : out STD_LOGIC;
    \res_man_reg[18]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \res_man_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[12]\ : out STD_LOGIC;
    \addsub_out_reg[24]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_out_reg[14]\ : out STD_LOGIC;
    \addsub_out_reg[24]_4\ : out STD_LOGIC;
    \mul_out_reg[13]\ : out STD_LOGIC;
    \mul_out_reg[14]_0\ : out STD_LOGIC;
    \mul_out_reg[15]\ : out STD_LOGIC;
    \mul_out_reg[16]\ : out STD_LOGIC;
    \mul_out_reg[17]\ : out STD_LOGIC;
    \addsub_out_reg[26]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[18]_0\ : out STD_LOGIC;
    \mul_out_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[18]_1\ : out STD_LOGIC;
    \addsub_out_reg[25]_2\ : out STD_LOGIC;
    \addsub_out_reg[23]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[12]_2\ : out STD_LOGIC;
    \addsub_out_reg[16]_0\ : out STD_LOGIC;
    \addsub_out_reg[11]_0\ : out STD_LOGIC;
    \addsub_out_reg[13]_0\ : out STD_LOGIC;
    \addsub_out_reg[13]_1\ : out STD_LOGIC;
    \addsub_out_reg[12]_3\ : out STD_LOGIC;
    \addsub_out_reg[12]_4\ : out STD_LOGIC;
    \addsub_out_reg[17]_2\ : out STD_LOGIC;
    \addsub_out_reg[10]_0\ : out STD_LOGIC;
    \addsub_out_reg[15]_0\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \addsub_out_reg[25]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[25]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[26]_7\ : out STD_LOGIC;
    \res_man_reg[18]_2\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    out0 : out STD_LOGIC;
    s_sign_reg_0 : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[24]_5\ : in STD_LOGIC;
    \res_man_reg[15]_1\ : in STD_LOGIC;
    \res_man_reg[19]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \res_man[7]_i_3_0\ : in STD_LOGIC;
    \res_man[7]_i_2_0\ : in STD_LOGIC;
    \res_man[19]_i_2_0\ : in STD_LOGIC;
    \res_man[15]_i_4_0\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[21]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[21]_i_2_0\ : in STD_LOGIC;
    \CpiaResul_reg[26]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \CpiaResul_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[19]_0\ : in STD_LOGIC;
    \CpiaResul_reg[25]\ : in STD_LOGIC;
    \State_reg[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[25]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[25]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul[24]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp3_in : in STD_LOGIC;
    \mul_out_reg[25]_i_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mul_out_reg[25]_0\ : in STD_LOGIC;
    \mul_out_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out[25]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[24]_6\ : in STD_LOGIC;
    \addsub_out_reg[24]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[26]_8\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[0]_0\ : in STD_LOGIC;
    \addsub_out_reg[26]_9\ : in STD_LOGIC;
    \addsub_out_reg[1]_0\ : in STD_LOGIC;
    \res_man[11]_i_11__0\ : in STD_LOGIC;
    \res_man_reg[19]_4\ : in STD_LOGIC;
    \res_man[19]_i_6__0\ : in STD_LOGIC;
    \res_man[3]_i_19__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \res_man[15]_i_17__0_0\ : in STD_LOGIC;
    \res_man[11]_i_11__0_0\ : in STD_LOGIC;
    \s_sign_reg_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_sign_reg_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_sign_reg_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_sign_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man[11]_i_11__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \res_man[3]_i_30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[23]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[23]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man_reg[19]_5\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \addsub_out_reg[23]_6\ : in STD_LOGIC;
    \addsub_out_reg[22]_1\ : in STD_LOGIC;
    \addsub_out_reg[21]_3\ : in STD_LOGIC;
    \addsub_out_reg[20]_2\ : in STD_LOGIC;
    \addsub_out_reg[19]_0\ : in STD_LOGIC;
    \addsub_out_reg[25]_5\ : in STD_LOGIC;
    \addsub_out_reg[18]_2\ : in STD_LOGIC;
    ready_mul : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of addsubfsm_v6_2 : entity is "addsubfsm_v6";
end addsubfsm_v6_2;

architecture STRUCTURE of addsubfsm_v6_2 is
  signal \^b\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \CpiaResul[21]_i_3_n_0\ : STD_LOGIC;
  signal \CpiaResul[21]_i_4_n_0\ : STD_LOGIC;
  signal \CpiaResul[21]_i_5_n_0\ : STD_LOGIC;
  signal \CpiaResul[21]_i_6_n_0\ : STD_LOGIC;
  signal \CpiaResul[21]_i_7_n_0\ : STD_LOGIC;
  signal \CpiaResul[22]_i_2_n_0\ : STD_LOGIC;
  signal \CpiaResul[24]_i_2_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_13_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_14_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_16_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_17_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_18_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_19_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_3_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_6_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_7_n_0\ : STD_LOGIC;
  signal \CpiaResul[25]_i_8_n_0\ : STD_LOGIC;
  signal \CpiaResul_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \CpiaResul_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \CpiaResul_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \CpiaResul_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_10_n_1\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_10_n_2\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_10_n_3\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_12_n_1\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_12_n_2\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_12_n_3\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \CpiaResul_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \MntResul[18]_i_10_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_11_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_12_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_7_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_8_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_9_n_0\ : STD_LOGIC;
  signal \State[1]_i_10_n_0\ : STD_LOGIC;
  signal \State[1]_i_6_n_0\ : STD_LOGIC;
  signal \State[1]_i_8_n_0\ : STD_LOGIC;
  signal \State[1]_i_9_n_0\ : STD_LOGIC;
  signal \State_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \State_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \State_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \State_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \State_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \add0/comp_ab\ : STD_LOGIC;
  signal \add0/minusOp0_out\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \add0/p_1_in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \add0/s_exp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \add0/s_res_exp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \addsub_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_13_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_8__2_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \addsub_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_13_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_9_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_11_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_13_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_15_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_16_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_21_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_22_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_23_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_24_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_7_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_14_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_16_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_17_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_18_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_19_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_20_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_21_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_22_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_5__2_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \^addsub_out_reg[12]_0\ : STD_LOGIC;
  signal \^addsub_out_reg[12]_1\ : STD_LOGIC;
  signal \^addsub_out_reg[12]_4\ : STD_LOGIC;
  signal \^addsub_out_reg[13]_1\ : STD_LOGIC;
  signal \^addsub_out_reg[18]_0\ : STD_LOGIC;
  signal \^addsub_out_reg[18]_1\ : STD_LOGIC;
  signal \^addsub_out_reg[21]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addsub_out_reg[21]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \addsub_out_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[22]_0\ : STD_LOGIC;
  signal \^addsub_out_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addsub_out_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[24]_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^addsub_out_reg[24]_4\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addsub_out_reg[25]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \addsub_out_reg[25]_i_13_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_13_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_15_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_15_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_15_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[25]_i_15_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[26]_0\ : STD_LOGIC;
  signal \^addsub_out_reg[26]_3\ : STD_LOGIC;
  signal \div0/Expoente\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^minusop2_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal minusOp2_out_0 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \mul_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_12_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_13_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_14_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_25_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_9_n_0\ : STD_LOGIC;
  signal \^mul_out_reg[14]\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \^mul_out_reg[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mul_out_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3_n_1\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_7_n_7\ : STD_LOGIC;
  signal multOp_i_100_n_0 : STD_LOGIC;
  signal multOp_i_101_n_0 : STD_LOGIC;
  signal multOp_i_18_n_0 : STD_LOGIC;
  signal multOp_i_19_n_0 : STD_LOGIC;
  signal multOp_i_21_n_0 : STD_LOGIC;
  signal multOp_i_22_n_0 : STD_LOGIC;
  signal multOp_i_23_n_0 : STD_LOGIC;
  signal multOp_i_24_n_0 : STD_LOGIC;
  signal multOp_i_25_n_0 : STD_LOGIC;
  signal multOp_i_26_n_0 : STD_LOGIC;
  signal multOp_i_27_n_0 : STD_LOGIC;
  signal multOp_i_28_n_0 : STD_LOGIC;
  signal multOp_i_29_n_0 : STD_LOGIC;
  signal multOp_i_30_n_0 : STD_LOGIC;
  signal multOp_i_31_n_0 : STD_LOGIC;
  signal multOp_i_32_n_0 : STD_LOGIC;
  signal multOp_i_33_n_0 : STD_LOGIC;
  signal multOp_i_34_n_0 : STD_LOGIC;
  signal multOp_i_35_n_0 : STD_LOGIC;
  signal multOp_i_36_n_0 : STD_LOGIC;
  signal multOp_i_37_n_0 : STD_LOGIC;
  signal multOp_i_38_n_0 : STD_LOGIC;
  signal multOp_i_39_n_0 : STD_LOGIC;
  signal multOp_i_40_n_0 : STD_LOGIC;
  signal multOp_i_41_n_0 : STD_LOGIC;
  signal multOp_i_42_n_0 : STD_LOGIC;
  signal multOp_i_43_n_0 : STD_LOGIC;
  signal multOp_i_44_n_0 : STD_LOGIC;
  signal multOp_i_45_n_0 : STD_LOGIC;
  signal multOp_i_46_n_0 : STD_LOGIC;
  signal multOp_i_47_n_0 : STD_LOGIC;
  signal multOp_i_48_n_0 : STD_LOGIC;
  signal multOp_i_49_n_0 : STD_LOGIC;
  signal multOp_i_50_n_0 : STD_LOGIC;
  signal multOp_i_51_n_0 : STD_LOGIC;
  signal multOp_i_52_n_0 : STD_LOGIC;
  signal multOp_i_53_n_0 : STD_LOGIC;
  signal multOp_i_54_n_0 : STD_LOGIC;
  signal multOp_i_55_n_0 : STD_LOGIC;
  signal multOp_i_56_n_0 : STD_LOGIC;
  signal multOp_i_57_n_0 : STD_LOGIC;
  signal multOp_i_58_n_0 : STD_LOGIC;
  signal multOp_i_59_n_0 : STD_LOGIC;
  signal multOp_i_60_n_0 : STD_LOGIC;
  signal multOp_i_61_n_0 : STD_LOGIC;
  signal multOp_i_62_n_0 : STD_LOGIC;
  signal multOp_i_63_n_0 : STD_LOGIC;
  signal multOp_i_64_n_0 : STD_LOGIC;
  signal multOp_i_67_n_0 : STD_LOGIC;
  signal multOp_i_68_n_0 : STD_LOGIC;
  signal multOp_i_70_n_0 : STD_LOGIC;
  signal multOp_i_71_n_0 : STD_LOGIC;
  signal multOp_i_72_n_0 : STD_LOGIC;
  signal multOp_i_73_n_0 : STD_LOGIC;
  signal multOp_i_74_n_0 : STD_LOGIC;
  signal multOp_i_75_n_0 : STD_LOGIC;
  signal multOp_i_76_n_0 : STD_LOGIC;
  signal multOp_i_77_n_0 : STD_LOGIC;
  signal multOp_i_78_n_0 : STD_LOGIC;
  signal multOp_i_79_n_0 : STD_LOGIC;
  signal multOp_i_80_n_0 : STD_LOGIC;
  signal multOp_i_81_n_0 : STD_LOGIC;
  signal multOp_i_82_n_0 : STD_LOGIC;
  signal multOp_i_83_n_0 : STD_LOGIC;
  signal multOp_i_84_n_0 : STD_LOGIC;
  signal multOp_i_85_n_0 : STD_LOGIC;
  signal multOp_i_86_n_0 : STD_LOGIC;
  signal multOp_i_87_n_0 : STD_LOGIC;
  signal multOp_i_88_n_0 : STD_LOGIC;
  signal multOp_i_89_n_0 : STD_LOGIC;
  signal multOp_i_90_n_0 : STD_LOGIC;
  signal multOp_i_91_n_0 : STD_LOGIC;
  signal multOp_i_92_n_0 : STD_LOGIC;
  signal multOp_i_93_n_0 : STD_LOGIC;
  signal multOp_i_94_n_0 : STD_LOGIC;
  signal multOp_i_95_n_0 : STD_LOGIC;
  signal multOp_i_96_n_0 : STD_LOGIC;
  signal multOp_i_97_n_0 : STD_LOGIC;
  signal multOp_i_98_n_0 : STD_LOGIC;
  signal multOp_i_99_n_0 : STD_LOGIC;
  signal \^out0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \res_man[11]_i_10_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_11_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_12_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_13_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_14_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_15_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_16_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_17_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_18_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_19_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_20_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_21_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_22_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_23_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_24_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_25_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_6_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_7_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_8_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_9_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_10_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_13_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_14_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_15_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_16_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_17_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_18_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_19_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_20_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_21_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_22_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_23_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_24_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_25_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_26_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_27_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_6_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_7_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_8_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_9_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_10_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_11__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_14_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_15_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_16_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_17__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_17_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_18__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_18_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_20__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_23__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_24_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_25__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_25_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_27_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_28_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_29_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_30__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_30_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_31__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_31_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_32__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_32_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_33_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_34_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_35_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_36_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_43_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_5_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_6_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_7_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_8_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_9_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_10_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_11_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_12_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_13_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_14_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_15_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_16_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_17_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_18_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_19_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_20_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_21_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_22_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_23_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_24_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_25_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_26_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_27__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_27_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_28_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_31_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_32_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_35_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_37_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_6_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_7_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_8_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_9_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_10_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_11_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_12_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_13_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_14_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_15_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_16_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_17_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_19_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_21_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_22_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_23_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_24_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_25_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_26__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_26_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_27_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_28__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_28_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_29_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_30_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_31_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_34_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_35_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_6_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_7_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_8_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_9_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \^res_man_reg[19]_1\ : STD_LOGIC;
  signal \^res_man_reg[19]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \res_man_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_21_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_21_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_21_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_21_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_22_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_26_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_26_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_26_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37_n_3\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \res_man_reg_n_0_[0]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[10]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[11]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[12]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[13]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[14]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[15]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[16]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[1]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[2]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[3]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[4]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[5]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[6]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[7]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[8]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[9]\ : STD_LOGIC;
  signal s_res_exp : STD_LOGIC_VECTOR ( 6 to 6 );
  signal s_sign : STD_LOGIC;
  signal \s_sign_i_10__0_n_0\ : STD_LOGIC;
  signal s_sign_i_10_n_0 : STD_LOGIC;
  signal s_sign_i_11_n_0 : STD_LOGIC;
  signal s_sign_i_12_n_0 : STD_LOGIC;
  signal s_sign_i_14_n_0 : STD_LOGIC;
  signal s_sign_i_15_n_0 : STD_LOGIC;
  signal \s_sign_i_16__0_n_0\ : STD_LOGIC;
  signal s_sign_i_16_n_0 : STD_LOGIC;
  signal \s_sign_i_17__2_n_0\ : STD_LOGIC;
  signal s_sign_i_17_n_0 : STD_LOGIC;
  signal \s_sign_i_18__0_n_0\ : STD_LOGIC;
  signal s_sign_i_18_n_0 : STD_LOGIC;
  signal \s_sign_i_19__0_n_0\ : STD_LOGIC;
  signal s_sign_i_19_n_0 : STD_LOGIC;
  signal \s_sign_i_20__2_n_0\ : STD_LOGIC;
  signal s_sign_i_21_n_0 : STD_LOGIC;
  signal s_sign_i_22_n_0 : STD_LOGIC;
  signal s_sign_i_23_n_0 : STD_LOGIC;
  signal \s_sign_i_24__0_n_0\ : STD_LOGIC;
  signal s_sign_i_24_n_0 : STD_LOGIC;
  signal \s_sign_i_25__2_n_0\ : STD_LOGIC;
  signal s_sign_i_25_n_0 : STD_LOGIC;
  signal \s_sign_i_26__2_n_0\ : STD_LOGIC;
  signal s_sign_i_26_n_0 : STD_LOGIC;
  signal \s_sign_i_27__2_n_0\ : STD_LOGIC;
  signal s_sign_i_27_n_0 : STD_LOGIC;
  signal \s_sign_i_4__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_5__0_n_0\ : STD_LOGIC;
  signal s_sign_i_5_n_0 : STD_LOGIC;
  signal \s_sign_i_7__0_n_0\ : STD_LOGIC;
  signal s_sign_i_7_n_0 : STD_LOGIC;
  signal \s_sign_i_8__2_n_0\ : STD_LOGIC;
  signal s_sign_i_8_n_0 : STD_LOGIC;
  signal \s_sign_i_9__0_n_0\ : STD_LOGIC;
  signal s_sign_i_9_n_0 : STD_LOGIC;
  signal s_sign_reg_i_13_n_0 : STD_LOGIC;
  signal s_sign_reg_i_13_n_1 : STD_LOGIC;
  signal s_sign_reg_i_13_n_2 : STD_LOGIC;
  signal s_sign_reg_i_13_n_3 : STD_LOGIC;
  signal s_sign_reg_i_15_n_0 : STD_LOGIC;
  signal s_sign_reg_i_15_n_1 : STD_LOGIC;
  signal s_sign_reg_i_15_n_2 : STD_LOGIC;
  signal s_sign_reg_i_15_n_3 : STD_LOGIC;
  signal \s_sign_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_3__0_n_3\ : STD_LOGIC;
  signal s_sign_reg_i_3_n_0 : STD_LOGIC;
  signal s_sign_reg_i_3_n_1 : STD_LOGIC;
  signal s_sign_reg_i_3_n_2 : STD_LOGIC;
  signal s_sign_reg_i_3_n_3 : STD_LOGIC;
  signal \s_sign_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_6__0_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_6__0_n_3\ : STD_LOGIC;
  signal s_sign_reg_i_6_n_0 : STD_LOGIC;
  signal s_sign_reg_i_6_n_1 : STD_LOGIC;
  signal s_sign_reg_i_6_n_2 : STD_LOGIC;
  signal s_sign_reg_i_6_n_3 : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal \^sk\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \state[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \^state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \^state[1]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_CpiaResul_reg[25]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CpiaResul_reg[25]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CpiaResul_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CpiaResul_reg[25]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CpiaResul_reg[25]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_State_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_State_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_State_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addsub_out_reg[23]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addsub_out_reg[23]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addsub_out_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[25]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addsub_out_reg[25]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[25]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_res_man_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_res_man_reg[19]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_man_reg[19]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_sign_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_sign_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_sign_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_s_sign_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_sign_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_sign_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_sign_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CpiaResul[21]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \CpiaResul[22]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \CpiaResul[23]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \CpiaResul[24]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \CpiaResul[26]_i_2\ : label is "soft_lutpair179";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "output:100,waiting:001,addsub:010";
  attribute SOFT_HLUTNM of \MntResul[18]_i_10\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \MntResul[18]_i_11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \MntResul[18]_i_8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addsub_out[0]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_10__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_11__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_3__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_6__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_9__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \addsub_out[1]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \addsub_out[20]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \addsub_out[22]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \addsub_out[22]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_20\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_18\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_6\ : label is "soft_lutpair155";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[21]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[23]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_out[25]_i_25\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mul_out[25]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of multOp_i_20 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of multOp_i_21 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of multOp_i_23 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of multOp_i_25 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of multOp_i_26 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of multOp_i_28 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of multOp_i_29 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of multOp_i_31 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of multOp_i_32 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of multOp_i_34 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of multOp_i_35 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of multOp_i_37 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of multOp_i_38 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of multOp_i_40 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of multOp_i_43 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of multOp_i_44 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of multOp_i_47 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of multOp_i_49 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of multOp_i_50 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of multOp_i_53 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of multOp_i_56 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of multOp_i_59 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of multOp_i_61 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of multOp_i_66 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of multOp_i_74 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of multOp_i_87 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of multOp_i_88 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of multOp_i_89 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of multOp_i_90 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of multOp_i_91 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of multOp_i_94 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of multOp_i_99 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \res_man[11]_i_18\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \res_man[11]_i_19\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \res_man[11]_i_20\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \res_man[11]_i_21\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \res_man[11]_i_23\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \res_man[15]_i_11__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \res_man[15]_i_22\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \res_man[19]_i_11__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \res_man[19]_i_14\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \res_man[19]_i_17__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \res_man[19]_i_18\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \res_man[19]_i_18__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \res_man[19]_i_20__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \res_man[19]_i_23__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \res_man[19]_i_24\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \res_man[19]_i_25__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \res_man[19]_i_26\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \res_man[19]_i_29\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \res_man[19]_i_30__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \res_man[19]_i_31__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \res_man[19]_i_32__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \res_man[3]_i_26\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \res_man[3]_i_27\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \res_man[3]_i_35\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \res_man[3]_i_37\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \res_man[7]_i_12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \res_man[7]_i_18__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \res_man[7]_i_19\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \res_man[7]_i_20__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \res_man[7]_i_21\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \res_man[7]_i_26\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \res_man[7]_i_28\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \res_man[7]_i_30\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \res_man[7]_i_31\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \res_man[7]_i_34\ : label is "soft_lutpair133";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_sign_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \state[1]_i_10__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \state[1]_i_7__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \state[1]_i_8__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \state[1]_i_9_RnM\ : label is "soft_lutpair149";
begin
  B(16 downto 0) <= \^b\(16 downto 0);
  \addsub_out_reg[12]_0\ <= \^addsub_out_reg[12]_0\;
  \addsub_out_reg[12]_1\ <= \^addsub_out_reg[12]_1\;
  \addsub_out_reg[12]_4\ <= \^addsub_out_reg[12]_4\;
  \addsub_out_reg[13]_1\ <= \^addsub_out_reg[13]_1\;
  \addsub_out_reg[18]_0\ <= \^addsub_out_reg[18]_0\;
  \addsub_out_reg[18]_1\ <= \^addsub_out_reg[18]_1\;
  \addsub_out_reg[21]_0\(0) <= \^addsub_out_reg[21]_0\(0);
  \addsub_out_reg[21]_1\(3 downto 0) <= \^addsub_out_reg[21]_1\(3 downto 0);
  \addsub_out_reg[22]_0\ <= \^addsub_out_reg[22]_0\;
  \addsub_out_reg[23]_0\(0) <= \^addsub_out_reg[23]_0\(0);
  \addsub_out_reg[24]_3\(4 downto 0) <= \^addsub_out_reg[24]_3\(4 downto 0);
  \addsub_out_reg[24]_4\ <= \^addsub_out_reg[24]_4\;
  \addsub_out_reg[25]_0\(0) <= \^addsub_out_reg[25]_0\(0);
  \addsub_out_reg[25]_1\(3 downto 0) <= \^addsub_out_reg[25]_1\(3 downto 0);
  \addsub_out_reg[26]_0\ <= \^addsub_out_reg[26]_0\;
  \addsub_out_reg[26]_3\ <= \^addsub_out_reg[26]_3\;
  minusOp2_out(7 downto 0) <= \^minusop2_out\(7 downto 0);
  \mul_out_reg[14]\ <= \^mul_out_reg[14]\;
  \mul_out_reg[25]\(0) <= \^mul_out_reg[25]\(0);
  out0 <= \^out0\;
  p_2_out(1 downto 0) <= \^p_2_out\(1 downto 0);
  \res_man_reg[19]_1\ <= \^res_man_reg[19]_1\;
  \res_man_reg[19]_2\(0) <= \^res_man_reg[19]_2\(0);
  sk(26 downto 0) <= \^sk\(26 downto 0);
\CpiaResul[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \div0/Expoente\(1),
      I1 => \CpiaResul_reg[19]\(0),
      I2 => \^addsub_out_reg[21]_0\(0),
      I3 => \CpiaResul_reg[26]_0\(0),
      I4 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(0)
    );
\CpiaResul[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \div0/Expoente\(2),
      I1 => \div0/Expoente\(1),
      I2 => \^addsub_out_reg[21]_0\(0),
      I3 => \CpiaResul_reg[19]\(0),
      I4 => \CpiaResul_reg[26]_0\(0),
      I5 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(1)
    );
\CpiaResul[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \div0/Expoente\(3),
      I1 => \div0/Expoente\(2),
      I2 => \CpiaResul[21]_i_3_n_0\,
      I3 => \div0/Expoente\(1),
      I4 => \CpiaResul_reg[26]_0\(0),
      I5 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(2)
    );
\CpiaResul[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addsub_out_reg[21]_0\(0),
      I1 => \CpiaResul_reg[19]\(0),
      O => \CpiaResul[21]_i_3_n_0\
    );
\CpiaResul[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \CpiaResul_reg[26]\(15),
      O => \CpiaResul[21]_i_4_n_0\
    );
\CpiaResul[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(20),
      I1 => \CpiaResul_reg[26]\(14),
      O => \CpiaResul[21]_i_5_n_0\
    );
\CpiaResul[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \CpiaResul_reg[26]\(13),
      O => \CpiaResul[21]_i_6_n_0\
    );
\CpiaResul[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \CpiaResul_reg[26]\(12),
      O => \CpiaResul[21]_i_7_n_0\
    );
\CpiaResul[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \div0/Expoente\(4),
      I1 => \CpiaResul[22]_i_2_n_0\,
      I2 => \CpiaResul_reg[26]_0\(0),
      I3 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(3)
    );
\CpiaResul[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \div0/Expoente\(2),
      I1 => \CpiaResul_reg[19]\(0),
      I2 => \^addsub_out_reg[21]_0\(0),
      I3 => \div0/Expoente\(1),
      I4 => \div0/Expoente\(3),
      O => \CpiaResul[22]_i_2_n_0\
    );
\CpiaResul[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \div0/Expoente\(5),
      I1 => \CpiaResul[24]_i_2_n_0\,
      I2 => \CpiaResul_reg[26]_0\(0),
      I3 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(4)
    );
\CpiaResul[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \div0/Expoente\(6),
      I1 => \div0/Expoente\(5),
      I2 => \CpiaResul[24]_i_2_n_0\,
      I3 => \CpiaResul_reg[26]_0\(0),
      I4 => \CpiaResul_reg[19]_0\,
      O => \addsub_out_reg[26]_5\(5)
    );
\CpiaResul[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \div0/Expoente\(3),
      I1 => \div0/Expoente\(1),
      I2 => \^addsub_out_reg[21]_0\(0),
      I3 => \CpiaResul_reg[19]\(0),
      I4 => \div0/Expoente\(2),
      I5 => \div0/Expoente\(4),
      O => \CpiaResul[24]_i_2_n_0\
    );
\CpiaResul[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFF9A009AFF9AFF"
    )
        port map (
      I0 => \div0/Expoente\(7),
      I1 => \div0/Expoente\(6),
      I2 => \CpiaResul[25]_i_3_n_0\,
      I3 => \CpiaResul_reg[26]_0\(0),
      I4 => \CpiaResul_reg[25]\,
      I5 => \^addsub_out_reg[12]_0\,
      O => \addsub_out_reg[26]_5\(6)
    );
\CpiaResul[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \CpiaResul_reg[26]\(16),
      I2 => \CpiaResul_reg[26]\(17),
      I3 => \^sk\(23),
      I4 => \CpiaResul_reg[26]\(15),
      I5 => \^sk\(21),
      O => \CpiaResul[25]_i_13_n_0\
    );
\CpiaResul[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \CpiaResul_reg[26]\(13),
      I2 => \CpiaResul_reg[26]\(14),
      I3 => \^sk\(20),
      I4 => \CpiaResul_reg[26]\(12),
      I5 => \^sk\(18),
      O => \CpiaResul[25]_i_14_n_0\
    );
\CpiaResul[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \CpiaResul_reg[26]\(10),
      I2 => \^sk\(14),
      I3 => \CpiaResul_reg[26]\(11),
      I4 => \^sk\(12),
      I5 => \CpiaResul_reg[26]\(9),
      O => \CpiaResul[25]_i_16_n_0\
    );
\CpiaResul[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \CpiaResul_reg[26]\(8),
      I2 => \^sk\(10),
      I3 => \CpiaResul_reg[26]\(7),
      I4 => \^sk\(9),
      I5 => \CpiaResul_reg[26]\(6),
      O => \CpiaResul[25]_i_17_n_0\
    );
\CpiaResul[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(7),
      I1 => \CpiaResul_reg[26]\(4),
      I2 => \^sk\(6),
      I3 => \CpiaResul_reg[26]\(3),
      I4 => \CpiaResul_reg[26]\(5),
      I5 => \^sk\(8),
      O => \CpiaResul[25]_i_18_n_0\
    );
\CpiaResul[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(5),
      I1 => \CpiaResul_reg[26]\(2),
      I2 => \^sk\(4),
      I3 => \CpiaResul_reg[26]\(1),
      I4 => \^sk\(3),
      I5 => \CpiaResul_reg[26]\(0),
      O => \CpiaResul[25]_i_19_n_0\
    );
\CpiaResul[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \div0/Expoente\(4),
      I1 => \div0/Expoente\(2),
      I2 => \CpiaResul[21]_i_3_n_0\,
      I3 => \div0/Expoente\(1),
      I4 => \div0/Expoente\(3),
      I5 => \div0/Expoente\(5),
      O => \CpiaResul[25]_i_3_n_0\
    );
\CpiaResul[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^addsub_out_reg[25]_0\(0),
      I1 => \^addsub_out_reg[12]_1\,
      O => \^addsub_out_reg[12]_0\
    );
\CpiaResul[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \CpiaResul_reg[26]\(18),
      O => \CpiaResul[25]_i_6_n_0\
    );
\CpiaResul[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \CpiaResul_reg[26]\(17),
      O => \CpiaResul[25]_i_7_n_0\
    );
\CpiaResul[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \CpiaResul_reg[26]\(16),
      O => \CpiaResul[25]_i_8_n_0\
    );
\CpiaResul[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^sk\(26),
      I1 => \CpiaResul_reg[26]\(19),
      I2 => \CpiaResul_reg[26]_0\(0),
      O => \addsub_out_reg[26]_5\(7)
    );
\CpiaResul_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CpiaResul_reg[21]_i_2_n_0\,
      CO(2) => \CpiaResul_reg[21]_i_2_n_1\,
      CO(1) => \CpiaResul_reg[21]_i_2_n_2\,
      CO(0) => \CpiaResul_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^sk\(21 downto 18),
      O(3 downto 1) => \div0/Expoente\(3 downto 1),
      O(0) => \^addsub_out_reg[21]_0\(0),
      S(3) => \CpiaResul[21]_i_4_n_0\,
      S(2) => \CpiaResul[21]_i_5_n_0\,
      S(1) => \CpiaResul[21]_i_6_n_0\,
      S(0) => \CpiaResul[21]_i_7_n_0\
    );
\CpiaResul_reg[25]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \CpiaResul_reg[25]_i_12_n_0\,
      CO(3) => \CpiaResul_reg[25]_i_10_n_0\,
      CO(2) => \CpiaResul_reg[25]_i_10_n_1\,
      CO(1) => \CpiaResul_reg[25]_i_10_n_2\,
      CO(0) => \CpiaResul_reg[25]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CpiaResul_reg[25]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \CpiaResul[25]_i_13_n_0\,
      S(2) => \CpiaResul[25]_i_14_n_0\,
      S(1) => \CpiaResul_reg[25]_i_9_0\(0),
      S(0) => \CpiaResul[25]_i_16_n_0\
    );
\CpiaResul_reg[25]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CpiaResul_reg[25]_i_12_n_0\,
      CO(2) => \CpiaResul_reg[25]_i_12_n_1\,
      CO(1) => \CpiaResul_reg[25]_i_12_n_2\,
      CO(0) => \CpiaResul_reg[25]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CpiaResul_reg[25]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \CpiaResul[25]_i_17_n_0\,
      S(2) => \CpiaResul[25]_i_18_n_0\,
      S(1) => \CpiaResul[25]_i_19_n_0\,
      S(0) => \CpiaResul_reg[25]_i_10_0\(0)
    );
\CpiaResul_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \CpiaResul_reg[21]_i_2_n_0\,
      CO(3) => \NLW_CpiaResul_reg[25]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \CpiaResul_reg[25]_i_2_n_1\,
      CO(1) => \CpiaResul_reg[25]_i_2_n_2\,
      CO(0) => \CpiaResul_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^sk\(24 downto 22),
      O(3 downto 0) => \div0/Expoente\(7 downto 4),
      S(3) => \CpiaResul_reg[25]_0\(0),
      S(2) => \CpiaResul[25]_i_6_n_0\,
      S(1) => \CpiaResul[25]_i_7_n_0\,
      S(0) => \CpiaResul[25]_i_8_n_0\
    );
\CpiaResul_reg[25]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \CpiaResul_reg[25]_i_10_n_0\,
      CO(3 downto 1) => \NLW_CpiaResul_reg[25]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^addsub_out_reg[25]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CpiaResul_reg[25]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \CpiaResul[24]_i_3\(0)
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => ready_mul,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => ready_mul,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^out0\,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \^out0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => SR(0)
    );
\MntResul[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sk\(9),
      I1 => \^sk\(16),
      I2 => \^sk\(10),
      I3 => \^sk\(26),
      O => \MntResul[18]_i_10_n_0\
    );
\MntResul[18]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \^sk\(20),
      I2 => \^sk\(0),
      I3 => \^sk\(25),
      O => \MntResul[18]_i_11_n_0\
    );
\MntResul[18]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sk\(4),
      I1 => \^sk\(24),
      I2 => \^sk\(5),
      I3 => \^sk\(11),
      O => \MntResul[18]_i_12_n_0\
    );
\MntResul[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \MntResul[18]_i_7_n_0\,
      I1 => \^sk\(12),
      I2 => \^sk\(6),
      I3 => \^sk\(18),
      I4 => \MntResul[18]_i_8_n_0\,
      I5 => \MntResul[18]_i_9_n_0\,
      O => \^addsub_out_reg[12]_1\
    );
\MntResul[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(2),
      I2 => \^sk\(8),
      I3 => \^sk\(3),
      I4 => \MntResul[18]_i_10_n_0\,
      O => \MntResul[18]_i_7_n_0\
    );
\MntResul[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \^sk\(14),
      I2 => \^sk\(7),
      I3 => \^sk\(1),
      I4 => \MntResul[18]_i_11_n_0\,
      O => \MntResul[18]_i_8_n_0\
    );
\MntResul[18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \^sk\(21),
      I2 => \^sk\(19),
      I3 => \^sk\(17),
      I4 => \MntResul[18]_i_12_n_0\,
      O => \MntResul[18]_i_9_n_0\
    );
\State[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(5),
      I1 => \CpiaResul_reg[26]\(2),
      I2 => \^sk\(4),
      I3 => \CpiaResul_reg[26]\(1),
      I4 => \^sk\(3),
      I5 => \CpiaResul_reg[26]\(0),
      O => \State[1]_i_10_n_0\
    );
\State[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \CpiaResul_reg[26]\(10),
      I2 => \^sk\(14),
      I3 => \CpiaResul_reg[26]\(11),
      I4 => \^sk\(12),
      I5 => \CpiaResul_reg[26]\(9),
      O => \State[1]_i_6_n_0\
    );
\State[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \CpiaResul_reg[26]\(8),
      I2 => \^sk\(10),
      I3 => \CpiaResul_reg[26]\(7),
      I4 => \^sk\(9),
      I5 => \CpiaResul_reg[26]\(6),
      O => \State[1]_i_8_n_0\
    );
\State[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(7),
      I1 => \CpiaResul_reg[26]\(4),
      I2 => \^sk\(6),
      I3 => \CpiaResul_reg[26]\(3),
      I4 => \CpiaResul_reg[26]\(5),
      I5 => \^sk\(8),
      O => \State[1]_i_9_n_0\
    );
\State_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \State_reg[1]_i_4_n_0\,
      CO(3 downto 2) => \NLW_State_reg[1]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addsub_out_reg[17]_0\(0),
      CO(0) => \State_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_State_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \State_reg[1]\(0),
      S(0) => \State[1]_i_6_n_0\
    );
\State_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \State_reg[1]_i_4_n_0\,
      CO(2) => \State_reg[1]_i_4_n_1\,
      CO(1) => \State_reg[1]_i_4_n_2\,
      CO(0) => \State_reg[1]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_State_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \State[1]_i_8_n_0\,
      S(2) => \State[1]_i_9_n_0\,
      S(1) => \State[1]_i_10_n_0\,
      S(0) => \State_reg[1]_i_2_0\(0)
    );
\addsub_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \addsub_out[0]_i_2_n_0\,
      I1 => Q(17),
      I2 => Q(0),
      I3 => \^addsub_out_reg[26]_0\,
      O => \res_man_reg[18]_2\
    );
\addsub_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(1),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(0),
      I4 => \^addsub_out_reg[26]_3\,
      O => \addsub_out[0]_i_2_n_0\
    );
\addsub_out[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^addsub_out_reg[22]_0\,
      I1 => \^sk\(26),
      I2 => Q(18),
      O => \^addsub_out_reg[26]_0\
    );
\addsub_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(10),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(10),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[11]_0\
    );
\addsub_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(11),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^addsub_out_reg[26]_3\,
      I4 => \^sk\(11),
      O => \res_man_reg[12]_0\
    );
\addsub_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(12),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(12),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[13]_0\
    );
\addsub_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(13),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(13),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[14]_0\
    );
\addsub_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(14),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(14),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[15]_0\
    );
\addsub_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(15),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(15),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[16]_0\
    );
\addsub_out[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(16),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[17]_0\
    );
\addsub_out[17]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => multOp_i_85_n_0,
      I2 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[17]_i_10__0_n_0\
    );
\addsub_out[17]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => p_0_in,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => \res_man_reg_n_0_[16]\,
      I4 => \res_man_reg_n_0_[14]\,
      O => \addsub_out[17]_i_11__0_n_0\
    );
\addsub_out[17]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[17]_i_13_n_0\,
      I2 => \addsub_out[17]_i_11__0_n_0\,
      I3 => \res_man_reg_n_0_[10]\,
      I4 => \res_man_reg_n_0_[8]\,
      I5 => \res_man_reg_n_0_[7]\,
      O => \addsub_out[17]_i_12__0_n_0\
    );
\addsub_out[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \res_man_reg_n_0_[11]\,
      O => \addsub_out[17]_i_13_n_0\
    );
\addsub_out[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABABABBBA"
    )
        port map (
      I0 => \addsub_out[17]_i_2__0_n_0\,
      I1 => \addsub_out[17]_i_3__0_n_0\,
      I2 => sel00,
      I3 => multOp_i_19_n_0,
      I4 => \addsub_out[17]_i_4__0_n_0\,
      I5 => \addsub_out[17]_i_5__0_n_0\,
      O => \addsub_out[17]_i_1__0_n_0\
    );
\addsub_out[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(17),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[18]_0\
    );
\addsub_out[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => sel00,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(17),
      I5 => \addsub_out_reg[1]_0\,
      O => \addsub_out[17]_i_2__0_n_0\
    );
\addsub_out[17]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => p_0_in,
      I2 => sel00,
      O => \addsub_out[17]_i_3__0_n_0\
    );
\addsub_out[17]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD31"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[17]_i_6__0_n_0\,
      I2 => \res_man_reg_n_0_[10]\,
      I3 => \addsub_out[17]_i_7__0_n_0\,
      I4 => multOp_i_76_n_0,
      I5 => \addsub_out[17]_i_8__2_n_0\,
      O => \addsub_out[17]_i_4__0_n_0\
    );
\addsub_out[17]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE2E2"
    )
        port map (
      I0 => \addsub_out[17]_i_9__0_n_0\,
      I1 => multOp_i_73_n_0,
      I2 => \addsub_out[17]_i_10__0_n_0\,
      I3 => multOp_i_79_n_0,
      I4 => multOp_i_71_n_0,
      O => \addsub_out[17]_i_5__0_n_0\
    );
\addsub_out[17]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => \addsub_out[17]_i_11__0_n_0\,
      O => \addsub_out[17]_i_6__0_n_0\
    );
\addsub_out[17]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CE00CF00CE00CE"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[13]\,
      I5 => \res_man_reg_n_0_[12]\,
      O => \addsub_out[17]_i_7__0_n_0\
    );
\addsub_out[17]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \res_man_reg_n_0_[6]\,
      I2 => \res_man_reg_n_0_[5]\,
      I3 => \addsub_out[17]_i_12__0_n_0\,
      I4 => multOp_i_96_n_0,
      I5 => \res_man_reg_n_0_[1]\,
      O => \addsub_out[17]_i_8__2_n_0\
    );
\addsub_out[17]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => multOp_i_75_n_0,
      I2 => p_0_in,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[9]\,
      O => \addsub_out[17]_i_9__0_n_0\
    );
\addsub_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404E404E4F4E404E"
    )
        port map (
      I0 => \^addsub_out_reg[22]_0\,
      I1 => \add0/s_res_exp\(0),
      I2 => \^sk\(26),
      I3 => Q(18),
      I4 => \^addsub_out_reg[23]_0\(0),
      I5 => \^sk\(18),
      O => \addsub_out_reg[26]_1\
    );
\addsub_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2E202E202E2F2E"
    )
        port map (
      I0 => \add0/s_res_exp\(1),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \^sk\(26),
      I3 => Q(18),
      I4 => \addsub_out[19]_i_2_n_0\,
      I5 => \add0/s_exp\(0),
      O => \addsub_out_reg[26]_2\
    );
\addsub_out[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(19),
      O => \addsub_out[19]_i_2_n_0\
    );
\addsub_out[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \^addsub_out_reg[23]_0\(0),
      O => \add0/s_exp\(0)
    );
\addsub_out[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addsub_out_reg[22]_0\,
      I1 => \^sk\(26),
      O => \^addsub_out_reg[26]_3\
    );
\addsub_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F2F2F2F202F2"
    )
        port map (
      I0 => \add0/s_res_exp\(2),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \addsub_out_reg[24]_5\,
      I3 => \^addsub_out_reg[23]_0\(0),
      I4 => \addsub_out[20]_i_2_n_0\,
      I5 => \^sk\(20),
      O => \addsub_out_reg[20]_0\
    );
\addsub_out[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \^sk\(18),
      O => \addsub_out[20]_i_2_n_0\
    );
\addsub_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2E202E202E2F2E"
    )
        port map (
      I0 => \add0/s_res_exp\(3),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \^sk\(26),
      I3 => Q(18),
      I4 => \addsub_out[21]_i_3_n_0\,
      I5 => \addsub_out[21]_i_4_n_0\,
      O => \addsub_out_reg[26]_4\
    );
\addsub_out[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(21),
      I1 => \addsub_out_reg[24]_7\(0),
      I2 => \^sk\(21),
      I3 => sel00,
      I4 => multOp_i_85_n_0,
      O => \mul_out_reg[21]\(2)
    );
\addsub_out[21]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(20),
      I1 => \addsub_out_reg[24]_7\(0),
      I2 => \^sk\(20),
      I3 => multOp_i_73_n_0,
      I4 => sel00,
      O => \mul_out_reg[21]\(1)
    );
\addsub_out[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(19),
      I1 => \addsub_out_reg[24]_7\(0),
      I2 => \^sk\(19),
      I3 => multOp_i_71_n_0,
      I4 => sel00,
      O => \mul_out_reg[21]\(0)
    );
\addsub_out[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(18),
      I2 => \addsub_out_reg[21]_i_2_0\,
      O => \addsub_out[21]_i_13_n_0\
    );
\addsub_out[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \^sk\(19),
      I2 => \^sk\(20),
      I3 => \^addsub_out_reg[23]_0\(0),
      O => \addsub_out[21]_i_3_n_0\
    );
\addsub_out[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(21),
      O => \addsub_out[21]_i_4_n_0\
    );
\addsub_out[21]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel00,
      O => \^p_2_out\(1)
    );
\addsub_out[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^addsub_out_reg[23]_0\(0),
      O => \add0/s_exp\(3)
    );
\addsub_out[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(20),
      O => \add0/s_exp\(2)
    );
\addsub_out[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \^addsub_out_reg[23]_0\(0),
      O => \add0/s_exp\(1)
    );
\addsub_out[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \^addsub_out_reg[23]_0\(0),
      O => \addsub_out[21]_i_9_n_0\
    );
\addsub_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009FFF9F009F0090"
    )
        port map (
      I0 => \addsub_out[22]_i_3_n_0\,
      I1 => \addsub_out[22]_i_4_n_0\,
      I2 => Q(18),
      I3 => \^sk\(26),
      I4 => \^addsub_out_reg[22]_0\,
      I5 => O(0),
      O => \res_man_reg[19]_0\
    );
\addsub_out[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(22),
      O => \addsub_out[22]_i_3_n_0\
    );
\addsub_out[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^addsub_out_reg[23]_0\(0),
      I2 => \^sk\(20),
      I3 => \^sk\(19),
      I4 => \^sk\(18),
      O => \addsub_out[22]_i_4_n_0\
    );
\addsub_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F202F202F202"
    )
        port map (
      I0 => O(1),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \addsub_out_reg[24]_5\,
      I3 => \addsub_out[23]_i_2_n_0\,
      I4 => \^addsub_out_reg[23]_0\(0),
      I5 => \^sk\(23),
      O => \addsub_out_reg[23]_1\
    );
\addsub_out[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sel00,
      I1 => \addsub_out_reg[26]_8\(24),
      I2 => \addsub_out_reg[24]_7\(0),
      I3 => \^sk\(24),
      O => \addsub_out[23]_i_11_n_0\
    );
\addsub_out[23]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sel00,
      I1 => \addsub_out_reg[26]_8\(23),
      I2 => \addsub_out_reg[24]_7\(0),
      I3 => \^sk\(23),
      O => \addsub_out[23]_i_12__1_n_0\
    );
\addsub_out[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(22),
      I1 => \addsub_out_reg[24]_7\(0),
      I2 => \^sk\(22),
      I3 => multOp_i_75_n_0,
      I4 => sel00,
      O => \addsub_out[23]_i_13_n_0\
    );
\addsub_out[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(16),
      I1 => \addsub_out_reg[26]_8\(16),
      I2 => \^sk\(17),
      I3 => \addsub_out_reg[26]_8\(17),
      I4 => \addsub_out_reg[26]_8\(15),
      I5 => \^sk\(15),
      O => \addsub_out[23]_i_15_n_0\
    );
\addsub_out[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \addsub_out_reg[26]_8\(12),
      I2 => \^sk\(13),
      I3 => \addsub_out_reg[26]_8\(13),
      I4 => \addsub_out_reg[26]_8\(14),
      I5 => \^sk\(14),
      O => \addsub_out[23]_i_16_n_0\
    );
\addsub_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \^sk\(19),
      I2 => \^sk\(20),
      I3 => \^sk\(21),
      I4 => \^sk\(22),
      I5 => \^addsub_out_reg[23]_0\(0),
      O => \addsub_out[23]_i_2_n_0\
    );
\addsub_out[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \addsub_out_reg[26]_8\(25),
      I2 => \addsub_out_reg[26]_8\(24),
      I3 => \^sk\(24),
      O => \addsub_out_reg[25]_2\
    );
\addsub_out[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(10),
      I1 => \addsub_out_reg[26]_8\(10),
      I2 => \^sk\(11),
      I3 => \addsub_out_reg[26]_8\(11),
      I4 => \addsub_out_reg[26]_8\(9),
      I5 => \^sk\(9),
      O => \addsub_out[23]_i_21_n_0\
    );
\addsub_out[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(6),
      I1 => \addsub_out_reg[26]_8\(6),
      I2 => \^sk\(7),
      I3 => \addsub_out_reg[26]_8\(7),
      I4 => \addsub_out_reg[26]_8\(8),
      I5 => \^sk\(8),
      O => \addsub_out[23]_i_22_n_0\
    );
\addsub_out[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(4),
      I1 => \addsub_out_reg[26]_8\(4),
      I2 => \^sk\(5),
      I3 => \addsub_out_reg[26]_8\(5),
      I4 => \addsub_out_reg[26]_8\(3),
      I5 => \^sk\(3),
      O => \addsub_out[23]_i_23_n_0\
    );
\addsub_out[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^sk\(0),
      I1 => \addsub_out_reg[26]_8\(0),
      I2 => \^sk\(1),
      I3 => \addsub_out_reg[26]_8\(1),
      I4 => \addsub_out_reg[26]_8\(2),
      I5 => \^sk\(2),
      O => \addsub_out[23]_i_24_n_0\
    );
\addsub_out[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel00,
      O => \addsub_out[23]_i_8_n_0\
    );
\addsub_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2F202F202F202"
    )
        port map (
      I0 => O(2),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \addsub_out_reg[24]_5\,
      I3 => \addsub_out[25]_i_5__2_n_0\,
      I4 => \^addsub_out_reg[23]_0\(0),
      I5 => \^sk\(24),
      O => \addsub_out_reg[24]_0\
    );
\addsub_out[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD11D1D1DD1D1D1"
    )
        port map (
      I0 => \addsub_out[24]_i_2_n_0\,
      I1 => \^res_man_reg[19]_1\,
      I2 => \addsub_out_reg[24]_6\,
      I3 => \^sk\(24),
      I4 => \addsub_out_reg[24]_7\(0),
      I5 => \addsub_out_reg[26]_8\(24),
      O => \addsub_out[24]_i_1__0_n_0\
    );
\addsub_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F53535F5"
    )
        port map (
      I0 => s_res_exp(6),
      I1 => \^sk\(24),
      I2 => \addsub_out_reg[26]_9\,
      I3 => \^sk\(26),
      I4 => \addsub_out_reg[26]_8\(26),
      O => \addsub_out[24]_i_2_n_0\
    );
\addsub_out[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \^sk\(24),
      O => \addsub_out[24]_i_3_n_0\
    );
\addsub_out[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^sk\(20),
      O => \addsub_out[24]_i_4_n_0\
    );
\addsub_out[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \^sk\(25),
      O => \addsub_out[24]_i_5_n_0\
    );
\addsub_out[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \addsub_out_reg[26]_8\(23),
      I2 => \^sk\(22),
      I3 => \addsub_out_reg[26]_8\(22),
      O => \addsub_out_reg[23]_2\(2)
    );
\addsub_out[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(23),
      O => \addsub_out[24]_i_6_n_0\
    );
\addsub_out[24]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \addsub_out_reg[26]_8\(21),
      I2 => \^sk\(20),
      I3 => \addsub_out_reg[26]_8\(20),
      O => \addsub_out_reg[23]_2\(1)
    );
\addsub_out[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^sk\(20),
      O => \addsub_out[24]_i_7_n_0\
    );
\addsub_out[24]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \addsub_out_reg[26]_8\(19),
      I2 => \^sk\(18),
      I3 => \addsub_out_reg[26]_8\(18),
      O => \addsub_out_reg[23]_2\(0)
    );
\addsub_out[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \addsub_out_reg[26]_8\(25),
      I2 => \addsub_out_reg[26]_8\(24),
      I3 => \^sk\(24),
      O => \addsub_out_reg[25]_3\(0)
    );
\addsub_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F202020202F2F2F2"
    )
        port map (
      I0 => O(3),
      I1 => \^addsub_out_reg[22]_0\,
      I2 => \addsub_out_reg[24]_5\,
      I3 => \addsub_out[25]_i_5__2_n_0\,
      I4 => \^sk\(24),
      I5 => \addsub_out[25]_i_6_n_0\,
      O => \addsub_out_reg[24]_1\
    );
\addsub_out[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(23),
      I2 => \addsub_out[25]_i_18_n_0\,
      I3 => \addsub_out[20]_i_2_n_0\,
      I4 => \^sk\(21),
      I5 => \^sk\(20),
      O => \addsub_out[25]_i_14_n_0\
    );
\addsub_out[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \^sk\(16),
      I2 => \^sk\(15),
      O => \addsub_out[25]_i_16_n_0\
    );
\addsub_out[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \^sk\(13),
      I2 => \^sk\(14),
      O => \addsub_out[25]_i_17_n_0\
    );
\addsub_out[25]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \^sk\(25),
      O => \addsub_out[25]_i_18_n_0\
    );
\addsub_out[25]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \^sk\(10),
      I2 => \^sk\(9),
      O => \addsub_out[25]_i_19_n_0\
    );
\addsub_out[25]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sk\(6),
      I1 => \^sk\(7),
      I2 => \^sk\(8),
      O => \addsub_out[25]_i_20_n_0\
    );
\addsub_out[25]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sk\(5),
      I1 => \^sk\(4),
      I2 => \^sk\(3),
      O => \addsub_out[25]_i_21_n_0\
    );
\addsub_out[25]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sk\(1),
      I1 => \^sk\(0),
      I2 => \^sk\(2),
      O => \addsub_out[25]_i_22_n_0\
    );
\addsub_out[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addsub_out_reg[25]_i_13_n_2\,
      I1 => \addsub_out[25]_i_14_n_0\,
      O => \^addsub_out_reg[22]_0\
    );
\addsub_out[25]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(21),
      I2 => \^sk\(20),
      I3 => \addsub_out[20]_i_2_n_0\,
      I4 => \^sk\(23),
      I5 => \^addsub_out_reg[23]_0\(0),
      O => \addsub_out[25]_i_5__2_n_0\
    );
\addsub_out[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \^sk\(25),
      O => \addsub_out[25]_i_6_n_0\
    );
\addsub_out[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^addsub_out_reg[23]_0\(0),
      O => DI(0)
    );
\addsub_out[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \^sk\(24),
      I2 => \^addsub_out_reg[23]_0\(0),
      O => S(0)
    );
\addsub_out[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000070FF0000D000"
    )
        port map (
      I0 => \addsub_out_reg[26]_9\,
      I1 => \addsub_out_reg[26]_8\(26),
      I2 => s_sign,
      I3 => \^out0\,
      I4 => SR(0),
      I5 => \^sk\(26),
      O => \addsub_out[26]_i_1__0_n_0\
    );
\addsub_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(2),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(2),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[3]_0\
    );
\addsub_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(3),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(3),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[4]_0\
    );
\addsub_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(4),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(4),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[5]_0\
    );
\addsub_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(5),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(5),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[6]_0\
    );
\addsub_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(6),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(6),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[7]_0\
    );
\addsub_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(7),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(7),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[8]_0\
    );
\addsub_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(8),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(8),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[9]_0\
    );
\addsub_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => Q(9),
      I1 => Q(18),
      I2 => \^sk\(26),
      I3 => \^sk\(9),
      I4 => \^addsub_out_reg[26]_3\,
      O => \res_man_reg[10]_0\
    );
\addsub_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(0),
      Q => \^sk\(0),
      R => SR(0)
    );
\addsub_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(10),
      Q => \^sk\(10),
      R => SR(0)
    );
\addsub_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(11),
      Q => \^sk\(11),
      R => SR(0)
    );
\addsub_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(12),
      Q => \^sk\(12),
      R => SR(0)
    );
\addsub_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(13),
      Q => \^sk\(13),
      R => SR(0)
    );
\addsub_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(14),
      Q => \^sk\(14),
      R => SR(0)
    );
\addsub_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(15),
      Q => \^sk\(15),
      R => SR(0)
    );
\addsub_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(16),
      Q => \^sk\(16),
      R => SR(0)
    );
\addsub_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out[17]_i_1__0_n_0\,
      Q => \^sk\(17),
      R => SR(0)
    );
\addsub_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[18]_2\,
      Q => \^sk\(18),
      R => SR(0)
    );
\addsub_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[19]_0\,
      Q => \^sk\(19),
      R => SR(0)
    );
\addsub_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(1),
      Q => \^sk\(1),
      R => SR(0)
    );
\addsub_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[20]_2\,
      Q => \^sk\(20),
      R => SR(0)
    );
\addsub_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[21]_3\,
      Q => \^sk\(21),
      R => SR(0)
    );
\addsub_out_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \addsub_out_reg[21]_i_2_n_1\,
      CO(1) => \addsub_out_reg[21]_i_2_n_2\,
      CO(0) => \addsub_out_reg[21]_i_2_n_3\,
      CYINIT => p_2_out_0(0),
      DI(3 downto 1) => \add0/s_exp\(3 downto 1),
      DI(0) => \addsub_out[21]_i_9_n_0\,
      O(3 downto 0) => \add0/s_res_exp\(3 downto 0),
      S(3 downto 1) => \addsub_out_reg[21]_2\(2 downto 0),
      S(0) => \addsub_out[21]_i_13_n_0\
    );
\addsub_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[22]_1\,
      Q => \^sk\(22),
      R => SR(0)
    );
\addsub_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[23]_6\,
      Q => \^sk\(23),
      R => SR(0)
    );
\addsub_out_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[23]_i_14_n_0\,
      CO(2) => \addsub_out_reg[23]_i_14_n_1\,
      CO(1) => \addsub_out_reg[23]_i_14_n_2\,
      CO(0) => \addsub_out_reg[23]_i_14_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[23]_i_21_n_0\,
      S(2) => \addsub_out[23]_i_22_n_0\,
      S(1) => \addsub_out[23]_i_23_n_0\,
      S(0) => \addsub_out[23]_i_24_n_0\
    );
\addsub_out_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[23]_3\(0),
      CO(3) => \NLW_addsub_out_reg[23]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \addsub_out_reg[23]_i_4_n_1\,
      CO(1) => \addsub_out_reg[23]_i_4_n_2\,
      CO(0) => \addsub_out_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sel00,
      DI(1) => \addsub_out[23]_i_8_n_0\,
      DI(0) => \addsub_out_reg[23]_4\(0),
      O(3) => \res_man_reg[18]_1\(2),
      O(2) => s_res_exp(6),
      O(1 downto 0) => \res_man_reg[18]_1\(1 downto 0),
      S(3) => \addsub_out_reg[23]_5\(0),
      S(2) => \addsub_out[23]_i_11_n_0\,
      S(1) => \addsub_out[23]_i_12__1_n_0\,
      S(0) => \addsub_out[23]_i_13_n_0\
    );
\addsub_out_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[23]_i_14_n_0\,
      CO(3 downto 2) => \NLW_addsub_out_reg[23]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addsub_out_reg[16]_1\(0),
      CO(0) => \addsub_out_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addsub_out[23]_i_15_n_0\,
      S(0) => \addsub_out[23]_i_16_n_0\
    );
\addsub_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out[24]_i_1__0_n_0\,
      Q => \^sk\(24),
      R => SR(0)
    );
\addsub_out_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_addsub_out_reg[24]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^addsub_out_reg[23]_0\(0),
      CO(1) => \addsub_out_reg[24]_i_2_n_2\,
      CO(0) => \addsub_out_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \addsub_out[24]_i_3_n_0\,
      DI(1) => \^sk\(23),
      DI(0) => \addsub_out[24]_i_4_n_0\,
      O(3 downto 0) => \NLW_addsub_out_reg[24]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \addsub_out[24]_i_5_n_0\,
      S(1) => \addsub_out[24]_i_6_n_0\,
      S(0) => \addsub_out[24]_i_7_n_0\
    );
\addsub_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \addsub_out_reg[25]_5\,
      Q => \^sk\(25),
      R => SR(0)
    );
\addsub_out_reg[25]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[25]_i_15_n_0\,
      CO(3 downto 2) => \NLW_addsub_out_reg[25]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addsub_out_reg[25]_i_13_n_2\,
      CO(0) => \addsub_out_reg[25]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[25]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addsub_out[25]_i_16_n_0\,
      S(0) => \addsub_out[25]_i_17_n_0\
    );
\addsub_out_reg[25]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[25]_i_15_n_0\,
      CO(2) => \addsub_out_reg[25]_i_15_n_1\,
      CO(1) => \addsub_out_reg[25]_i_15_n_2\,
      CO(0) => \addsub_out_reg[25]_i_15_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[25]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[25]_i_19_n_0\,
      S(2) => \addsub_out[25]_i_20_n_0\,
      S(1) => \addsub_out[25]_i_21_n_0\,
      S(0) => \addsub_out[25]_i_22_n_0\
    );
\addsub_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \addsub_out[26]_i_1__0_n_0\,
      Q => \^sk\(26),
      R => '0'
    );
\addsub_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(2),
      Q => \^sk\(2),
      R => SR(0)
    );
\addsub_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(3),
      Q => \^sk\(3),
      R => SR(0)
    );
\addsub_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(4),
      Q => \^sk\(4),
      R => SR(0)
    );
\addsub_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(5),
      Q => \^sk\(5),
      R => SR(0)
    );
\addsub_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(6),
      Q => \^sk\(6),
      R => SR(0)
    );
\addsub_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(7),
      Q => \^sk\(7),
      R => SR(0)
    );
\addsub_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(8),
      Q => \^sk\(8),
      R => SR(0)
    );
\addsub_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^out0\,
      D => \^b\(9),
      Q => \^sk\(9),
      R => SR(0)
    );
\mul_out[21]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \mul_out_reg[25]_i_4\(1),
      O => \addsub_out_reg[20]_1\(0)
    );
\mul_out[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \mul_out_reg[25]_i_4\(4),
      O => \mul_out[21]_i_4_n_0\
    );
\mul_out[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(20),
      I1 => \mul_out_reg[25]_i_4\(3),
      O => \mul_out[21]_i_5_n_0\
    );
\mul_out[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \mul_out_reg[25]_i_4\(2),
      O => \mul_out[21]_i_6_n_0\
    );
\mul_out[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \mul_out_reg[25]_i_4\(1),
      O => \mul_out[21]_i_7_n_0\
    );
\mul_out[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sk\(20),
      I1 => \mul_out_reg[25]_i_4\(3),
      I2 => \mul_out_reg[25]_i_4\(4),
      I3 => \^sk\(21),
      O => \addsub_out_reg[20]_1\(1)
    );
\mul_out[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^addsub_out_reg[25]_1\(3),
      I1 => \^addsub_out_reg[25]_1\(2),
      I2 => \^addsub_out_reg[25]_1\(1),
      I3 => \^addsub_out_reg[25]_1\(0),
      O => \mul_out[25]_i_10_n_0\
    );
\mul_out[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \mul_out_reg[25]_i_4\(7),
      O => \mul_out[25]_i_12_n_0\
    );
\mul_out[25]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \mul_out_reg[25]_i_4\(6),
      O => \mul_out[25]_i_13_n_0\
    );
\mul_out[25]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \mul_out_reg[25]_i_4\(5),
      O => \mul_out[25]_i_14_n_0\
    );
\mul_out[25]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \mul_out_reg[25]_i_4\(7),
      I2 => \mul_out_reg[25]_i_4\(8),
      I3 => \^sk\(25),
      O => \addsub_out_reg[24]_2\(3)
    );
\mul_out[25]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \mul_out_reg[25]_i_4\(6),
      I2 => \mul_out_reg[25]_i_4\(7),
      I3 => \^sk\(24),
      O => \addsub_out_reg[24]_2\(2)
    );
\mul_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \mul_out_reg[25]_0\,
      I1 => \mul_out_reg[25]_i_7_n_7\,
      I2 => \mul_out[25]_i_8_n_0\,
      I3 => \mul_out[25]_i_9_n_0\,
      I4 => \mul_out[25]_i_10_n_0\,
      O => v_add_exp1
    );
\mul_out[25]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \mul_out_reg[25]_i_4\(5),
      I2 => \mul_out_reg[25]_i_4\(6),
      I3 => \^sk\(23),
      O => \addsub_out_reg[24]_2\(1)
    );
\mul_out[25]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \mul_out_reg[25]_i_4\(4),
      I2 => \mul_out_reg[25]_i_4\(5),
      I3 => \^sk\(22),
      O => \addsub_out_reg[24]_2\(0)
    );
\mul_out[25]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \^sk\(18),
      I2 => \^sk\(21),
      I3 => \^sk\(20),
      O => \mul_out[25]_i_25_n_0\
    );
\mul_out[25]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \mul_out_reg[25]_i_4\(0),
      O => \addsub_out_reg[17]_1\(0)
    );
\mul_out[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(23),
      I2 => \^sk\(24),
      I3 => \^sk\(25),
      I4 => \mul_out[25]_i_25_n_0\,
      O => \mul_out[25]_i_8_n_0\
    );
\mul_out[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^addsub_out_reg[21]_1\(1),
      I1 => \^addsub_out_reg[21]_1\(0),
      I2 => \^addsub_out_reg[21]_1\(3),
      I3 => \^addsub_out_reg[21]_1\(2),
      O => \mul_out[25]_i_9_n_0\
    );
\mul_out_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[21]_i_2_n_0\,
      CO(2) => \mul_out_reg[21]_i_2_n_1\,
      CO(1) => \mul_out_reg[21]_i_2_n_2\,
      CO(0) => \mul_out_reg[21]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^sk\(21 downto 18),
      O(3 downto 0) => \^addsub_out_reg[21]_1\(3 downto 0),
      S(3) => \mul_out[21]_i_4_n_0\,
      S(2) => \mul_out[21]_i_5_n_0\,
      S(1) => \mul_out[21]_i_6_n_0\,
      S(0) => \mul_out[21]_i_7_n_0\
    );
\mul_out_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[21]_i_2_n_0\,
      CO(3) => \mul_out_reg[25]_i_3_n_0\,
      CO(2) => \mul_out_reg[25]_i_3_n_1\,
      CO(1) => \mul_out_reg[25]_i_3_n_2\,
      CO(0) => \mul_out_reg[25]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^sk\(25 downto 22),
      O(3 downto 0) => \^addsub_out_reg[25]_1\(3 downto 0),
      S(3) => \mul_out_reg[25]_1\(0),
      S(2) => \mul_out[25]_i_12_n_0\,
      S(1) => \mul_out[25]_i_13_n_0\,
      S(0) => \mul_out[25]_i_14_n_0\
    );
\mul_out_reg[25]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[25]_i_3_n_0\,
      CO(3 downto 0) => \NLW_mul_out_reg[25]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_out_reg[25]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \mul_out_reg[25]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \mul_out[25]_i_2_0\(0)
    );
multOp_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_12__0_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => multOp_i_100_n_0
    );
multOp_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_12__0_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => multOp_i_101_n_0
    );
\multOp_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_48_n_0,
      I1 => multOp_i_49_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_50_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_46_n_0,
      O => \^b\(7)
    );
\multOp_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_51_n_0,
      I1 => multOp_i_52_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_53_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_49_n_0,
      O => \^b\(6)
    );
\multOp_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_54_n_0,
      I1 => multOp_i_55_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_56_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_52_n_0,
      O => \^b\(5)
    );
\multOp_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_57_n_0,
      I1 => multOp_i_58_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_59_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_55_n_0,
      O => \^b\(4)
    );
\multOp_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_60_n_0,
      I1 => multOp_i_58_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_61_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_62_n_0,
      O => \^b\(3)
    );
\multOp_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => multOp_i_63_n_0,
      I1 => multOp_i_64_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_62_n_0,
      O => \^b\(2)
    );
\multOp_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
        port map (
      I0 => \addsub_out_reg[1]_0\,
      I1 => \^sk\(1),
      I2 => \^res_man_reg[19]_1\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => multOp_i_67_n_0,
      I5 => \^p_2_out\(0),
      O => \^b\(1)
    );
\multOp_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => multOp_i_68_n_0,
      I1 => sel00,
      I2 => \res_man_reg_n_0_[0]\,
      I3 => \addsub_out_reg[0]_0\,
      O => \^b\(0)
    );
multOp_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => p_0_in,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(16),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_18_n_0
    );
multOp_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => multOp_i_70_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_72_n_0,
      I3 => multOp_i_73_n_0,
      I4 => multOp_i_74_n_0,
      O => multOp_i_19_n_0
    );
\multOp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_18_n_0,
      I1 => multOp_i_19_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_21_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_23_n_0,
      O => \^b\(16)
    );
multOp_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addsub_out[17]_i_4__0_n_0\,
      I1 => sel00,
      O => \^p_2_out\(0)
    );
multOp_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => sel00,
      O => multOp_i_21_n_0
    );
multOp_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004055555555"
    )
        port map (
      I0 => sel00,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => multOp_i_75_n_0,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => multOp_i_76_n_0,
      I5 => multOp_i_77_n_0,
      O => multOp_i_22_n_0
    );
multOp_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => multOp_i_78_n_0,
      I1 => multOp_i_79_n_0,
      I2 => multOp_i_71_n_0,
      O => multOp_i_23_n_0
    );
multOp_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[16]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(15),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_24_n_0
    );
multOp_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => sel00,
      O => multOp_i_25_n_0
    );
multOp_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_80_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_70_n_0,
      O => multOp_i_26_n_0
    );
multOp_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[15]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(14),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_27_n_0
    );
multOp_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[14]\,
      I2 => sel00,
      O => multOp_i_28_n_0
    );
multOp_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_81_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_78_n_0,
      O => multOp_i_29_n_0
    );
\multOp_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_24_n_0,
      I1 => multOp_i_23_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_25_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_26_n_0,
      O => \^b\(15)
    );
multOp_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(13),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_30_n_0
    );
multOp_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_82_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_80_n_0,
      O => multOp_i_31_n_0
    );
multOp_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[13]\,
      I2 => sel00,
      O => multOp_i_32_n_0
    );
multOp_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(12),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_33_n_0
    );
multOp_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => sel00,
      O => multOp_i_34_n_0
    );
multOp_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_83_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_81_n_0,
      O => multOp_i_35_n_0
    );
multOp_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(11),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_36_n_0
    );
multOp_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_84_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_82_n_0,
      O => multOp_i_37_n_0
    );
multOp_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => sel00,
      O => multOp_i_38_n_0
    );
multOp_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(10),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_39_n_0
    );
\multOp_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_27_n_0,
      I1 => multOp_i_26_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_28_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_29_n_0,
      O => \^b\(14)
    );
multOp_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => sel00,
      O => multOp_i_40_n_0
    );
multOp_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => multOp_i_73_n_0,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => multOp_i_85_n_0,
      I4 => multOp_i_71_n_0,
      I5 => multOp_i_83_n_0,
      O => multOp_i_41_n_0
    );
multOp_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(9),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_42_n_0
    );
multOp_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_86_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_84_n_0,
      O => multOp_i_43_n_0
    );
multOp_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[9]\,
      I2 => sel00,
      O => multOp_i_44_n_0
    );
multOp_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(8),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_45_n_0
    );
multOp_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => multOp_i_87_n_0,
      I1 => multOp_i_71_n_0,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => multOp_i_73_n_0,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => multOp_i_85_n_0,
      O => multOp_i_46_n_0
    );
multOp_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[8]\,
      I2 => sel00,
      O => multOp_i_47_n_0
    );
multOp_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(7),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_48_n_0
    );
multOp_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => multOp_i_88_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_86_n_0,
      O => multOp_i_49_n_0
    );
\multOp_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_30_n_0,
      I1 => multOp_i_31_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_32_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_29_n_0,
      O => \^b\(13)
    );
multOp_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => sel00,
      O => multOp_i_50_n_0
    );
multOp_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(6),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_51_n_0
    );
multOp_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830003000"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_89_n_0,
      I3 => multOp_i_73_n_0,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => multOp_i_85_n_0,
      O => multOp_i_52_n_0
    );
multOp_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[6]\,
      I2 => sel00,
      O => multOp_i_53_n_0
    );
multOp_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(5),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_54_n_0
    );
multOp_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => multOp_i_75_n_0,
      I2 => multOp_i_85_n_0,
      I3 => multOp_i_73_n_0,
      I4 => multOp_i_71_n_0,
      I5 => multOp_i_88_n_0,
      O => multOp_i_55_n_0
    );
multOp_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => sel00,
      O => multOp_i_56_n_0
    );
multOp_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(4),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_57_n_0
    );
multOp_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F002000"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => multOp_i_75_n_0,
      I2 => multOp_i_71_n_0,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => multOp_i_73_n_0,
      O => multOp_i_58_n_0
    );
multOp_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => sel00,
      O => multOp_i_59_n_0
    );
\multOp_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_33_n_0,
      I1 => multOp_i_31_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_34_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_35_n_0,
      O => \^b\(12)
    );
multOp_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(3),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_60_n_0
    );
multOp_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out_reg[0]_0\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => sel00,
      O => multOp_i_61_n_0
    );
multOp_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => multOp_i_71_n_0,
      I2 => \res_man_reg_n_0_[2]\,
      I3 => multOp_i_75_n_0,
      I4 => multOp_i_85_n_0,
      I5 => multOp_i_73_n_0,
      O => multOp_i_62_n_0
    );
multOp_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(2),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_63_n_0
    );
multOp_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => multOp_i_90_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_22_n_0,
      I3 => sel00,
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \addsub_out_reg[0]_0\,
      O => multOp_i_64_n_0
    );
multOp_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^res_man_reg[19]_2\(0),
      I1 => \^sk\(26),
      I2 => \addsub_out_reg[26]_8\(26),
      O => \^res_man_reg[19]_1\
    );
multOp_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => multOp_i_91_n_0,
      I1 => multOp_i_71_n_0,
      I2 => multOp_i_22_n_0,
      I3 => sel00,
      I4 => \res_man_reg_n_0_[1]\,
      I5 => \addsub_out_reg[0]_0\,
      O => multOp_i_67_n_0
    );
multOp_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \^res_man_reg[19]_2\(0),
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^sk\(0),
      I5 => \addsub_out_reg[1]_0\,
      O => multOp_i_68_n_0
    );
\multOp_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_36_n_0,
      I1 => multOp_i_37_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_38_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_35_n_0,
      O => \^b\(11)
    );
multOp_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0CFC0"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => multOp_i_92_n_0,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[14]\,
      I4 => multOp_i_85_n_0,
      I5 => \res_man_reg_n_0_[6]\,
      O => multOp_i_70_n_0
    );
multOp_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0B00FF0B0B"
    )
        port map (
      I0 => multOp_i_93_n_0,
      I1 => multOp_i_94_n_0,
      I2 => multOp_i_95_n_0,
      I3 => \res_man_reg_n_0_[1]\,
      I4 => multOp_i_75_n_0,
      I5 => \res_man_reg_n_0_[2]\,
      O => multOp_i_71_n_0
    );
multOp_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => multOp_i_75_n_0,
      I2 => \res_man_reg_n_0_[16]\,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[8]\,
      O => multOp_i_72_n_0
    );
multOp_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"130013FF13001300"
    )
        port map (
      I0 => multOp_i_96_n_0,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => multOp_i_97_n_0,
      I3 => multOp_i_98_n_0,
      I4 => multOp_i_99_n_0,
      I5 => \addsub_out[17]_i_6__0_n_0\,
      O => multOp_i_73_n_0
    );
multOp_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => multOp_i_85_n_0,
      I2 => \res_man_reg_n_0_[4]\,
      O => multOp_i_74_n_0
    );
multOp_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => multOp_i_98_n_0,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => \res_man_reg_n_0_[4]\,
      O => multOp_i_75_n_0
    );
multOp_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000F00FF000400"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \res_man_reg_n_0_[6]\,
      I3 => multOp_i_98_n_0,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => \res_man_reg_n_0_[5]\,
      O => multOp_i_76_n_0
    );
multOp_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \addsub_out[17]_i_7__0_n_0\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \addsub_out[17]_i_6__0_n_0\,
      I3 => \res_man_reg_n_0_[9]\,
      O => multOp_i_77_n_0
    );
multOp_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0CFC0"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => multOp_i_100_n_0,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[13]\,
      I4 => multOp_i_85_n_0,
      I5 => \res_man_reg_n_0_[5]\,
      O => multOp_i_78_n_0
    );
multOp_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F1010505F101F"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[15]\,
      I4 => multOp_i_85_n_0,
      I5 => \res_man_reg_n_0_[7]\,
      O => multOp_i_79_n_0
    );
\multOp_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_39_n_0,
      I1 => multOp_i_37_n_0,
      I2 => \^p_2_out\(0),
      I3 => multOp_i_40_n_0,
      I4 => multOp_i_22_n_0,
      I5 => multOp_i_41_n_0,
      O => \^b\(10)
    );
multOp_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => multOp_i_101_n_0,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => multOp_i_85_n_0,
      I5 => \res_man_reg_n_0_[4]\,
      O => multOp_i_80_n_0
    );
multOp_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFCC"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => multOp_i_85_n_0,
      I3 => \res_man_reg_n_0_[3]\,
      I4 => multOp_i_73_n_0,
      O => multOp_i_81_n_0
    );
multOp_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => multOp_i_73_n_0,
      I2 => \res_man_reg_n_0_[10]\,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[2]\,
      I5 => multOp_i_75_n_0,
      O => multOp_i_82_n_0
    );
multOp_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => multOp_i_73_n_0,
      I2 => \res_man_reg_n_0_[9]\,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[1]\,
      I5 => multOp_i_75_n_0,
      O => multOp_i_83_n_0
    );
multOp_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => multOp_i_73_n_0,
      I2 => \res_man_reg_n_0_[8]\,
      I3 => multOp_i_85_n_0,
      I4 => \res_man_reg_n_0_[0]\,
      I5 => multOp_i_75_n_0,
      O => multOp_i_84_n_0
    );
multOp_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => multOp_i_96_n_0,
      I4 => multOp_i_98_n_0,
      I5 => \addsub_out[17]_i_6__0_n_0\,
      O => multOp_i_85_n_0
    );
multOp_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => multOp_i_75_n_0,
      I1 => \res_man_reg_n_0_[2]\,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[6]\,
      I4 => multOp_i_85_n_0,
      O => multOp_i_86_n_0
    );
multOp_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => multOp_i_75_n_0,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[5]\,
      I4 => multOp_i_85_n_0,
      O => multOp_i_87_n_0
    );
multOp_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => multOp_i_75_n_0,
      I1 => \res_man_reg_n_0_[0]\,
      I2 => multOp_i_73_n_0,
      I3 => \res_man_reg_n_0_[4]\,
      I4 => multOp_i_85_n_0,
      O => multOp_i_88_n_0
    );
multOp_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => multOp_i_85_n_0,
      I1 => multOp_i_75_n_0,
      I2 => \res_man_reg_n_0_[1]\,
      O => multOp_i_89_n_0
    );
\multOp_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_42_n_0,
      I1 => multOp_i_43_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_44_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_41_n_0,
      O => \^b\(9)
    );
multOp_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => multOp_i_75_n_0,
      I2 => multOp_i_85_n_0,
      I3 => multOp_i_73_n_0,
      O => multOp_i_90_n_0
    );
multOp_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => multOp_i_75_n_0,
      I2 => multOp_i_85_n_0,
      I3 => multOp_i_73_n_0,
      O => multOp_i_91_n_0
    );
multOp_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_12__0_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => multOp_i_92_n_0
    );
multOp_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFE0EFE0EFE0E0"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \addsub_out[17]_i_11__0_n_0\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[15]\,
      I5 => \res_man_reg_n_0_[16]\,
      O => multOp_i_93_n_0
    );
multOp_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \res_man_reg_n_0_[12]\,
      I3 => \addsub_out[17]_i_11__0_n_0\,
      I4 => \res_man_reg_n_0_[10]\,
      O => multOp_i_94_n_0
    );
multOp_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEF0000"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \res_man_reg_n_0_[4]\,
      I4 => multOp_i_98_n_0,
      I5 => \res_man_reg_n_0_[7]\,
      O => multOp_i_95_n_0
    );
multOp_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      O => multOp_i_96_n_0
    );
multOp_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      O => multOp_i_97_n_0
    );
multOp_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \addsub_out[17]_i_11__0_n_0\,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => \res_man_reg_n_0_[11]\,
      I5 => \res_man_reg_n_0_[9]\,
      O => multOp_i_98_n_0
    );
multOp_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => \res_man_reg_n_0_[16]\,
      O => multOp_i_99_n_0
    );
\multOp_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => multOp_i_45_n_0,
      I1 => multOp_i_46_n_0,
      I2 => multOp_i_22_n_0,
      I3 => multOp_i_47_n_0,
      I4 => \^p_2_out\(0),
      I5 => multOp_i_43_n_0,
      O => \^b\(8)
    );
\res_man[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFDFFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(2),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(3),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[11]_i_10_n_0\
    );
\res_man[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(11),
      I2 => \res_man[15]_i_25_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[11]_i_18_n_0\,
      O => \res_man[11]_i_11_n_0\
    );
\res_man[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAA22AAAAAAAA"
    )
        port map (
      I0 => \res_man[19]_i_18_n_0\,
      I1 => \res_man_reg[19]_3\,
      I2 => \^minusop2_out\(3),
      I3 => \^minusop2_out\(1),
      I4 => \^minusop2_out\(0),
      I5 => \res_man[19]_i_2_0\,
      O => \res_man[11]_i_12_n_0\
    );
\res_man[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(10),
      I2 => \res_man[11]_i_18_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[11]_i_19_n_0\,
      O => \res_man[11]_i_13_n_0\
    );
\res_man[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFDF7"
    )
        port map (
      I0 => \res_man[15]_i_11__2_n_0\,
      I1 => \^minusop2_out\(0),
      I2 => \^minusop2_out\(1),
      I3 => \^minusop2_out\(2),
      I4 => \^minusop2_out\(4),
      I5 => \^minusop2_out\(3),
      O => \res_man[11]_i_14_n_0\
    );
\res_man[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(9),
      I2 => \res_man[11]_i_19_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[11]_i_20_n_0\,
      O => \res_man[11]_i_15_n_0\
    );
\res_man[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(8),
      I2 => \res_man[11]_i_20_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[11]_i_21_n_0\,
      O => \res_man[11]_i_16_n_0\
    );
\res_man[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200000A0000"
    )
        port map (
      I0 => \res_man[15]_i_11__2_n_0\,
      I1 => \^minusop2_out\(3),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(2),
      I4 => \^minusop2_out\(1),
      I5 => \^minusop2_out\(0),
      O => \res_man[11]_i_17_n_0\
    );
\res_man[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_22_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[15]_i_26_n_0\,
      O => \res_man[11]_i_18_n_0\
    );
\res_man[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_23_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[15]_i_27_n_0\,
      O => \res_man[11]_i_19_n_0\
    );
\res_man[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[11]_i_10_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[11]_i_11_n_0\,
      O => \add0/p_1_in\(11)
    );
\res_man[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_24_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[11]_i_22_n_0\,
      O => \res_man[11]_i_20_n_0\
    );
\res_man[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_25_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[11]_i_23_n_0\,
      O => \res_man[11]_i_21_n_0\
    );
\res_man[11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \add0/minusOp0_out\(2),
      I2 => \add0/minusOp0_out\(3),
      I3 => \add0/minusOp0_out\(4),
      I4 => \^sk\(11),
      O => \res_man[11]_i_22_n_0\
    );
\res_man[11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003B0038"
    )
        port map (
      I0 => \^sk\(14),
      I1 => \add0/minusOp0_out\(2),
      I2 => \add0/minusOp0_out\(3),
      I3 => \add0/minusOp0_out\(4),
      I4 => \^sk\(10),
      O => \res_man[11]_i_23_n_0\
    );
\res_man[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(17),
      I3 => \add0/minusOp0_out\(3),
      I4 => \^sk\(9),
      I5 => \add0/minusOp0_out\(4),
      O => \res_man[11]_i_24_n_0\
    );
\res_man[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(16),
      I3 => \add0/minusOp0_out\(3),
      I4 => \^sk\(8),
      I5 => \add0/minusOp0_out\(4),
      O => \res_man[11]_i_25_n_0\
    );
\res_man[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[11]_i_12_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[11]_i_13_n_0\,
      O => \add0/p_1_in\(10)
    );
\res_man[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \res_man[3]_i_19__0_0\(1),
      I2 => \^sk\(17),
      I3 => \res_man[3]_i_19__0_0\(2),
      I4 => \^sk\(9),
      I5 => \res_man[3]_i_19__0_0\(3),
      O => \^addsub_out_reg[13]_1\
    );
\res_man[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \res_man[3]_i_19__0_0\(1),
      I2 => \^sk\(16),
      I3 => \res_man[3]_i_19__0_0\(2),
      I4 => \^sk\(8),
      I5 => \res_man[3]_i_19__0_0\(3),
      O => \^addsub_out_reg[12]_4\
    );
\res_man[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[11]_i_14_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[11]_i_15_n_0\,
      O => \add0/p_1_in\(9)
    );
\res_man[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CCC"
    )
        port map (
      I0 => \res_man[11]_i_16_n_0\,
      I1 => \res_man[11]_i_17_n_0\,
      I2 => \^sk\(26),
      I3 => \add0/comp_ab\,
      O => \add0/p_1_in\(8)
    );
\res_man[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[11]_i_11_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[11]_i_10_n_0\,
      O => \res_man[11]_i_6_n_0\
    );
\res_man[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[11]_i_13_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[11]_i_12_n_0\,
      O => \res_man[11]_i_7_n_0\
    );
\res_man[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[11]_i_15_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[11]_i_14_n_0\,
      O => \res_man[11]_i_8_n_0\
    );
\res_man[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \res_man[11]_i_16_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[11]_i_17_n_0\,
      O => \res_man[11]_i_9_n_0\
    );
\res_man[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB000BBBBBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(15),
      I2 => \res_man[15]_i_20_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_28_n_0\,
      I5 => \res_man[19]_i_25_n_0\,
      O => \res_man[15]_i_10_n_0\
    );
\res_man[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[11]_i_11__0\,
      I1 => \addsub_out_reg[26]_8\(15),
      I2 => \res_man[19]_i_30__0_n_0\,
      I3 => \^addsub_out_reg[24]_3\(0),
      I4 => \res_man[15]_i_19__0_n_0\,
      I5 => \^addsub_out_reg[24]_4\,
      O => \mul_out_reg[15]\
    );
\res_man[15]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \res_man[19]_i_18_n_0\,
      I1 => \^minusop2_out\(5),
      I2 => \^minusop2_out\(6),
      I3 => \^minusop2_out\(7),
      O => \res_man[15]_i_11__2_n_0\
    );
\res_man[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0BBB0BBBBBBB0B"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(14),
      I2 => \res_man[19]_i_25_n_0\,
      I3 => \res_man[15]_i_20_n_0\,
      I4 => \^sk\(18),
      I5 => \res_man[15]_i_21_n_0\,
      O => \res_man[15]_i_13_n_0\
    );
\res_man[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[11]_i_11__0\,
      I1 => \addsub_out_reg[26]_8\(14),
      I2 => \res_man[15]_i_19__0_n_0\,
      I3 => \^addsub_out_reg[24]_3\(0),
      I4 => \res_man[15]_i_21__0_n_0\,
      I5 => \^addsub_out_reg[24]_4\,
      O => \mul_out_reg[14]_0\
    );
\res_man[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^minusop2_out\(3),
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(2),
      I3 => \^minusop2_out\(1),
      I4 => \res_man[15]_i_22_n_0\,
      O => \res_man[15]_i_14_n_0\
    );
\res_man[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => \res_man[19]_i_8_n_0\,
      I1 => \res_man[19]_i_2_0\,
      I2 => \res_man[15]_i_4_0\,
      I3 => \^minusop2_out\(1),
      I4 => \^minusop2_out\(0),
      O => \res_man[15]_i_15_n_0\
    );
\res_man[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[11]_i_11__0\,
      I1 => \addsub_out_reg[26]_8\(13),
      I2 => \res_man[15]_i_21__0_n_0\,
      I3 => \^addsub_out_reg[24]_3\(0),
      I4 => \res_man[15]_i_23_n_0\,
      I5 => \^addsub_out_reg[24]_4\,
      O => \mul_out_reg[13]\
    );
\res_man[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0BBBBBBB0BBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(13),
      I2 => \res_man[19]_i_25_n_0\,
      I3 => \res_man[15]_i_21_n_0\,
      I4 => \^sk\(18),
      I5 => \res_man[15]_i_24_n_0\,
      O => \res_man[15]_i_16_n_0\
    );
\res_man[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFF7FFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(2),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(3),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[15]_i_17_n_0\
    );
\res_man[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[11]_i_11__0\,
      I1 => \addsub_out_reg[26]_8\(12),
      I2 => \res_man[15]_i_23_n_0\,
      I3 => \^addsub_out_reg[24]_3\(0),
      I4 => \^mul_out_reg[14]\,
      I5 => \^addsub_out_reg[24]_4\,
      O => \mul_out_reg[12]\
    );
\res_man[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(12),
      I2 => \res_man[15]_i_24_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[15]_i_25_n_0\,
      O => \res_man[15]_i_18_n_0\
    );
\res_man[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \res_man[15]_i_11__2_n_0\,
      I1 => \^minusop2_out\(2),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(3),
      I4 => \^minusop2_out\(1),
      I5 => \^minusop2_out\(0),
      O => \res_man[15]_i_19_n_0\
    );
\res_man[15]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(4),
      I1 => \^addsub_out_reg[24]_3\(3),
      I2 => \^addsub_out_reg[24]_3\(2),
      I3 => \addsub_out_reg[26]_8\(15),
      I4 => \^addsub_out_reg[24]_3\(1),
      I5 => \addsub_out_reg[26]_8\(17),
      O => \res_man[15]_i_19__0_n_0\
    );
\res_man[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000055555555"
    )
        port map (
      I0 => \res_man[15]_i_10_n_0\,
      I1 => \res_man[15]_i_11__2_n_0\,
      I2 => \res_man_reg[15]_1\,
      I3 => \^minusop2_out\(1),
      I4 => \^minusop2_out\(0),
      I5 => \res_man[19]_i_14_n_0\,
      O => \add0/p_1_in\(15)
    );
\res_man[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \add0/minusOp0_out\(4),
      I1 => \add0/minusOp0_out\(3),
      I2 => \add0/minusOp0_out\(2),
      I3 => \^sk\(17),
      I4 => \^sk\(19),
      I5 => \^sk\(15),
      O => \res_man[15]_i_20_n_0\
    );
\res_man[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC000000B8"
    )
        port map (
      I0 => \^sk\(14),
      I1 => \^sk\(19),
      I2 => \^sk\(16),
      I3 => \add0/minusOp0_out\(4),
      I4 => \add0/minusOp0_out\(3),
      I5 => \add0/minusOp0_out\(2),
      O => \res_man[15]_i_21_n_0\
    );
\res_man[15]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(14),
      I1 => \^addsub_out_reg[24]_3\(1),
      I2 => \^addsub_out_reg[24]_3\(4),
      I3 => \^addsub_out_reg[24]_3\(3),
      I4 => \^addsub_out_reg[24]_3\(2),
      I5 => \addsub_out_reg[26]_8\(16),
      O => \res_man[15]_i_21__0_n_0\
    );
\res_man[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^minusop2_out\(7),
      I1 => \^minusop2_out\(6),
      I2 => \^minusop2_out\(5),
      I3 => \res_man[19]_i_18_n_0\,
      I4 => \^minusop2_out\(0),
      O => \res_man[15]_i_22_n_0\
    );
\res_man[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(2),
      I1 => \^addsub_out_reg[24]_3\(3),
      I2 => \addsub_out_reg[26]_8\(15),
      I3 => \^addsub_out_reg[24]_3\(4),
      I4 => \^addsub_out_reg[24]_3\(1),
      I5 => \res_man[15]_i_17__0_0\,
      O => \res_man[15]_i_23_n_0\
    );
\res_man[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \res_man[15]_i_26_n_0\,
      I1 => \^sk\(19),
      I2 => \add0/minusOp0_out\(3),
      I3 => \^sk\(15),
      I4 => \add0/minusOp0_out\(4),
      I5 => \add0/minusOp0_out\(2),
      O => \res_man[15]_i_24_n_0\
    );
\res_man[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888B888B8888"
    )
        port map (
      I0 => \res_man[15]_i_27_n_0\,
      I1 => \^sk\(19),
      I2 => \add0/minusOp0_out\(3),
      I3 => \add0/minusOp0_out\(4),
      I4 => \add0/minusOp0_out\(2),
      I5 => \^sk\(14),
      O => \res_man[15]_i_25_n_0\
    );
\res_man[15]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEF0000EEEFFFFF"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(3),
      I1 => \^addsub_out_reg[24]_3\(4),
      I2 => \^addsub_out_reg[24]_3\(2),
      I3 => \addsub_out_reg[26]_8\(14),
      I4 => \^addsub_out_reg[24]_3\(1),
      I5 => \res_man[11]_i_11__0_0\,
      O => \^mul_out_reg[14]\
    );
\res_man[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(13),
      I3 => \add0/minusOp0_out\(3),
      I4 => \add0/minusOp0_out\(4),
      O => \res_man[15]_i_26_n_0\
    );
\res_man[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \^sk\(16),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(12),
      I3 => \add0/minusOp0_out\(3),
      I4 => \add0/minusOp0_out\(4),
      O => \res_man[15]_i_27_n_0\
    );
\res_man[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CCC"
    )
        port map (
      I0 => \res_man[15]_i_13_n_0\,
      I1 => \res_man[15]_i_14_n_0\,
      I2 => \^sk\(26),
      I3 => \add0/comp_ab\,
      O => \add0/p_1_in\(14)
    );
\res_man[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[15]_i_15_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[15]_i_16_n_0\,
      O => \add0/p_1_in\(13)
    );
\res_man[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[15]_i_17_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[15]_i_18_n_0\,
      O => \add0/p_1_in\(12)
    );
\res_man[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \res_man[15]_i_10_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[15]_i_19_n_0\,
      O => \res_man[15]_i_6_n_0\
    );
\res_man[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \res_man[15]_i_13_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[15]_i_14_n_0\,
      O => \res_man[15]_i_7_n_0\
    );
\res_man[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[15]_i_16_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[15]_i_15_n_0\,
      O => \res_man[15]_i_8_n_0\
    );
\res_man[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[15]_i_18_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[15]_i_17_n_0\,
      O => \res_man[15]_i_9_n_0\
    );
\res_man[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFF0000EFFFEFFF"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \res_man[19]_i_24_n_0\,
      I2 => \^sk\(19),
      I3 => \res_man[19]_i_25_n_0\,
      I4 => \res_man[19]_i_20__2_n_0\,
      I5 => \^sk\(17),
      O => \res_man[19]_i_10_n_0\
    );
\res_man[19]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^minusop2_out\(7),
      I1 => \^minusop2_out\(6),
      I2 => \^minusop2_out\(5),
      I3 => \res_man[19]_i_18_n_0\,
      I4 => \^minusop2_out\(0),
      O => \res_man[19]_i_11__2_n_0\
    );
\res_man[19]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(0),
      I1 => \res_man[19]_i_25__0_n_0\,
      I2 => \^addsub_out_reg[24]_3\(1),
      I3 => \^addsub_out_reg[24]_4\,
      I4 => \res_man[11]_i_11__0\,
      I5 => \addsub_out_reg[26]_8\(17),
      O => \mul_out_reg[17]\
    );
\res_man[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sk\(26),
      I1 => \add0/comp_ab\,
      O => \res_man[19]_i_14_n_0\
    );
\res_man[19]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[11]_i_11__0\,
      I1 => \addsub_out_reg[26]_8\(16),
      I2 => \res_man[19]_i_30__0_n_0\,
      I3 => \res_man[19]_i_31__0_n_0\,
      I4 => \^addsub_out_reg[24]_3\(0),
      I5 => \^addsub_out_reg[24]_4\,
      O => \mul_out_reg[16]\
    );
\res_man[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B000BBBBBBBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(16),
      I2 => \res_man[19]_i_28_n_0\,
      I3 => \res_man[19]_i_29_n_0\,
      I4 => \^sk\(18),
      I5 => \res_man[19]_i_25_n_0\,
      O => \res_man[19]_i_15_n_0\
    );
\res_man[19]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sk\(18),
      I1 => \^sk\(24),
      I2 => \^sk\(25),
      I3 => \^sk\(23),
      I4 => \res_man[19]_i_32__0_n_0\,
      O => \^addsub_out_reg[18]_1\
    );
\res_man[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \res_man[15]_i_11__2_n_0\,
      I1 => \^minusop2_out\(2),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(3),
      I4 => \^minusop2_out\(1),
      I5 => \^minusop2_out\(0),
      O => \res_man[19]_i_16_n_0\
    );
\res_man[19]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \res_man[19]_i_11__2_n_0\,
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(2),
      I3 => \^minusop2_out\(1),
      I4 => \^minusop2_out\(3),
      O => \res_man[19]_i_17_n_0\
    );
\res_man[19]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out_0(7),
      I1 => minusOp2_out_0(6),
      I2 => minusOp2_out_0(5),
      O => \res_man[19]_i_17__0_n_0\
    );
\res_man[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \addsub_out[25]_i_14_n_0\,
      O => \res_man[19]_i_18_n_0\
    );
\res_man[19]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(4),
      I1 => \^addsub_out_reg[24]_3\(3),
      I2 => \^addsub_out_reg[24]_3\(2),
      I3 => \^addsub_out_reg[24]_3\(1),
      O => \res_man[19]_i_18__0_n_0\
    );
\res_man[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[19]_i_8_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[19]_i_9_n_0\,
      O => \add0/p_1_in\(18)
    );
\res_man[19]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addsub_out_reg[23]_0\(0),
      I1 => \addsub_out[25]_i_14_n_0\,
      O => \res_man[19]_i_20__2_n_0\
    );
\res_man[19]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \add0/minusOp0_out\(4),
      I1 => \add0/minusOp0_out\(3),
      I2 => \add0/minusOp0_out\(2),
      I3 => \^sk\(19),
      O => \res_man[19]_i_23__2_n_0\
    );
\res_man[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \add0/minusOp0_out\(2),
      I1 => \add0/minusOp0_out\(3),
      I2 => \add0/minusOp0_out\(4),
      O => \res_man[19]_i_24_n_0\
    );
\res_man[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \add0/minusOp0_out\(5),
      I1 => \add0/minusOp0_out\(6),
      I2 => \add0/minusOp0_out\(7),
      I3 => \res_man[19]_i_20__2_n_0\,
      O => \res_man[19]_i_25_n_0\
    );
\res_man[19]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(2),
      I1 => \^addsub_out_reg[24]_3\(3),
      I2 => \^addsub_out_reg[24]_3\(4),
      O => \res_man[19]_i_25__0_n_0\
    );
\res_man[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => minusOp2_out_0(5),
      I1 => minusOp2_out_0(6),
      I2 => minusOp2_out_0(7),
      I3 => \res_man[11]_i_11__0\,
      O => \^addsub_out_reg[24]_4\
    );
\res_man[19]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(20),
      O => \res_man[19]_i_27_n_0\
    );
\res_man[19]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFE"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \add0/minusOp0_out\(2),
      I2 => \add0/minusOp0_out\(3),
      I3 => \add0/minusOp0_out\(4),
      I4 => \^sk\(16),
      O => \res_man[19]_i_28_n_0\
    );
\res_man[19]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \^sk\(19),
      I2 => \add0/minusOp0_out\(2),
      I3 => \add0/minusOp0_out\(3),
      I4 => \add0/minusOp0_out\(4),
      O => \res_man[19]_i_29_n_0\
    );
\res_man[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C55C5555"
    )
        port map (
      I0 => \^addsub_out_reg[18]_0\,
      I1 => \res_man_reg[19]_4\,
      I2 => \^sk\(26),
      I3 => \addsub_out_reg[26]_8\(26),
      I4 => \^mul_out_reg[25]\(0),
      O => \addsub_out_reg[26]_6\(0)
    );
\res_man[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C055555555"
    )
        port map (
      I0 => \res_man[19]_i_10_n_0\,
      I1 => \res_man[19]_i_11__2_n_0\,
      I2 => \res_man_reg[19]_3\,
      I3 => \^minusop2_out\(1),
      I4 => \^minusop2_out\(3),
      I5 => \res_man[19]_i_14_n_0\,
      O => \add0/p_1_in\(17)
    );
\res_man[19]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(23),
      O => \res_man[19]_i_30_n_0\
    );
\res_man[19]_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => \^addsub_out_reg[24]_3\(1),
      I1 => \^addsub_out_reg[24]_3\(2),
      I2 => \^addsub_out_reg[24]_3\(3),
      I3 => \^addsub_out_reg[24]_3\(4),
      I4 => \addsub_out_reg[26]_8\(16),
      O => \res_man[19]_i_30__0_n_0\
    );
\res_man[19]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(20),
      O => \res_man[19]_i_31_n_0\
    );
\res_man[19]_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \addsub_out_reg[26]_8\(17),
      I1 => \^addsub_out_reg[24]_3\(1),
      I2 => \^addsub_out_reg[24]_3\(2),
      I3 => \^addsub_out_reg[24]_3\(3),
      I4 => \^addsub_out_reg[24]_3\(4),
      O => \res_man[19]_i_31__0_n_0\
    );
\res_man[19]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(25),
      O => \res_man[19]_i_32_n_0\
    );
\res_man[19]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \^sk\(20),
      I2 => \^sk\(21),
      I3 => \^sk\(22),
      O => \res_man[19]_i_32__0_n_0\
    );
\res_man[19]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(24),
      O => \res_man[19]_i_33_n_0\
    );
\res_man[19]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(25),
      O => \res_man[19]_i_34_n_0\
    );
\res_man[19]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(24),
      O => \res_man[19]_i_35_n_0\
    );
\res_man[19]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(23),
      O => \res_man[19]_i_36_n_0\
    );
\res_man[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CCC"
    )
        port map (
      I0 => \res_man[19]_i_15_n_0\,
      I1 => \res_man[19]_i_16_n_0\,
      I2 => \^sk\(26),
      I3 => \add0/comp_ab\,
      O => \add0/p_1_in\(16)
    );
\res_man[19]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \addsub_out_reg[26]_8\(25),
      O => \res_man[19]_i_43_n_0\
    );
\res_man[19]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \addsub_out_reg[26]_8\(25),
      O => \addsub_out_reg[25]_4\(0)
    );
\res_man[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[19]_i_9_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[19]_i_8_n_0\,
      O => \res_man[19]_i_5_n_0\
    );
\res_man[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \res_man[19]_i_10_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[19]_i_17_n_0\,
      O => \res_man[19]_i_6_n_0\
    );
\res_man[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \res_man[19]_i_15_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[19]_i_16_n_0\,
      O => \res_man[19]_i_7_n_0\
    );
\res_man[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \res_man[19]_i_18_n_0\,
      I1 => \^minusop2_out\(0),
      I2 => \^minusop2_out\(1),
      I3 => \res_man_reg[19]_3\,
      I4 => \res_man[19]_i_2_0\,
      I5 => \^minusop2_out\(3),
      O => \res_man[19]_i_8_n_0\
    );
\res_man[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(18),
      I2 => \add0/minusOp0_out\(5),
      I3 => \add0/minusOp0_out\(6),
      I4 => \add0/minusOp0_out\(7),
      I5 => \res_man[19]_i_23__2_n_0\,
      O => \res_man[19]_i_9_n_0\
    );
\res_man[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747474747474"
    )
        port map (
      I0 => \^addsub_out_reg[18]_1\,
      I1 => \res_man[19]_i_6__0\,
      I2 => \addsub_out_reg[24]_7\(0),
      I3 => \^addsub_out_reg[24]_3\(0),
      I4 => \res_man[19]_i_17__0_n_0\,
      I5 => \res_man[19]_i_18__0_n_0\,
      O => \^addsub_out_reg[18]_0\
    );
\res_man[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFFFFFFEFFDFFFF"
    )
        port map (
      I0 => \^minusop2_out\(2),
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(3),
      I3 => \^minusop2_out\(1),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[3]_i_10_n_0\
    );
\res_man[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(3),
      I2 => \res_man[7]_i_23_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[3]_i_18_n_0\,
      O => \res_man[3]_i_11_n_0\
    );
\res_man[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF7FFFFFEEBFFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(3),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(2),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[3]_i_12_n_0\
    );
\res_man[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00BBBB0BBBBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(2),
      I2 => \res_man[3]_i_19_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[3]_i_18_n_0\,
      O => \res_man[3]_i_13_n_0\
    );
\res_man[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEBFFFFEFDFFFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(2),
      I3 => \^minusop2_out\(3),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[3]_i_14_n_0\
    );
\res_man[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(1),
      I2 => \res_man[3]_i_19_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[3]_i_20_n_0\,
      O => \res_man[3]_i_15_n_0\
    );
\res_man[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFDFFFFFFDD7FFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(2),
      I3 => \^minusop2_out\(3),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[3]_i_16_n_0\
    );
\res_man[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000BBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(0),
      I2 => \^sk\(18),
      I3 => \res_man[3]_i_21_n_0\,
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[3]_i_20_n_0\,
      O => \res_man[3]_i_17_n_0\
    );
\res_man[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_22_n_0\,
      I1 => \res_man[3]_i_23_n_0\,
      I2 => \^sk\(19),
      I3 => \res_man[7]_i_26_n_0\,
      I4 => \add0/minusOp0_out\(2),
      I5 => \res_man[7]_i_27_n_0\,
      O => \res_man[3]_i_18_n_0\
    );
\res_man[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_24_n_0\,
      I1 => \res_man[3]_i_25_n_0\,
      I2 => \^sk\(19),
      I3 => \res_man[7]_i_28_n_0\,
      I4 => \add0/minusOp0_out\(2),
      I5 => \res_man[7]_i_29_n_0\,
      O => \res_man[3]_i_19_n_0\
    );
\res_man[3]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_30_n_0\,
      I1 => \res_man[7]_i_31_n_0\,
      I2 => \res_man[3]_i_19__0_0\(0),
      I3 => \res_man[3]_i_27__0_n_0\,
      I4 => \res_man[3]_i_19__0_0\(1),
      I5 => \res_man[3]_i_28_n_0\,
      O => \addsub_out_reg[17]_2\
    );
\res_man[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[3]_i_10_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[3]_i_11_n_0\,
      O => \add0/p_1_in\(3)
    );
\res_man[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_27_n_0\,
      I1 => \res_man[3]_i_26_n_0\,
      I2 => \^sk\(19),
      I3 => \res_man[3]_i_22_n_0\,
      I4 => \add0/minusOp0_out\(2),
      I5 => \res_man[3]_i_23_n_0\,
      O => \res_man[3]_i_20_n_0\
    );
\res_man[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \res_man[7]_i_29_n_0\,
      I1 => \res_man[3]_i_27_n_0\,
      I2 => \^sk\(19),
      I3 => \res_man[3]_i_24_n_0\,
      I4 => \add0/minusOp0_out\(2),
      I5 => \res_man[3]_i_25_n_0\,
      O => \res_man[3]_i_21_n_0\
    );
\res_man[3]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_34_n_0\,
      I1 => \res_man[7]_i_35_n_0\,
      I2 => \res_man[3]_i_19__0_0\(0),
      I3 => \res_man[3]_i_31_n_0\,
      I4 => \res_man[3]_i_19__0_0\(1),
      I5 => \res_man[3]_i_32_n_0\,
      O => \addsub_out_reg[16]_0\
    );
\res_man[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(7),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[3]_i_22_n_0\
    );
\res_man[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(3),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[3]_i_23_n_0\
    );
\res_man[3]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_27__0_n_0\,
      I1 => \res_man[3]_i_28_n_0\,
      I2 => \res_man[3]_i_19__0_0\(0),
      I3 => \res_man[7]_i_31_n_0\,
      I4 => \res_man[3]_i_19__0_0\(1),
      I5 => \res_man[3]_i_35_n_0\,
      O => \addsub_out_reg[15]_0\
    );
\res_man[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(14),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(6),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[3]_i_24_n_0\
    );
\res_man[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => \^sk\(2),
      I1 => \^sk\(10),
      I2 => \add0/minusOp0_out\(4),
      I3 => \add0/minusOp0_out\(3),
      O => \res_man[3]_i_25_n_0\
    );
\res_man[3]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_35_n_0\,
      I1 => \res_man[3]_i_37_n_0\,
      I2 => \res_man[3]_i_19__0_0\(0),
      I3 => \res_man[3]_i_31_n_0\,
      I4 => \res_man[3]_i_19__0_0\(1),
      I5 => \res_man[3]_i_32_n_0\,
      O => \addsub_out_reg[12]_2\
    );
\res_man[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^sk\(9),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(17),
      I3 => \add0/minusOp0_out\(4),
      I4 => \^sk\(1),
      O => \res_man[3]_i_26_n_0\
    );
\res_man[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^sk\(8),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(16),
      I3 => \add0/minusOp0_out\(4),
      I4 => \^sk\(0),
      O => \res_man[3]_i_27_n_0\
    );
\res_man[3]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(7),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[3]_i_27__0_n_0\
    );
\res_man[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(3),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[3]_i_28_n_0\
    );
\res_man[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[3]_i_12_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[3]_i_13_n_0\,
      O => \add0/p_1_in\(2)
    );
\res_man[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(14),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(6),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[3]_i_31_n_0\
    );
\res_man[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => \^sk\(2),
      I1 => \^sk\(10),
      I2 => \res_man[3]_i_19__0_0\(3),
      I3 => \res_man[3]_i_19__0_0\(2),
      O => \res_man[3]_i_32_n_0\
    );
\res_man[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^sk\(9),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(17),
      I3 => \res_man[3]_i_19__0_0\(3),
      I4 => \^sk\(1),
      O => \res_man[3]_i_35_n_0\
    );
\res_man[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^sk\(8),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(16),
      I3 => \res_man[3]_i_19__0_0\(3),
      I4 => \^sk\(0),
      O => \res_man[3]_i_37_n_0\
    );
\res_man[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[3]_i_14_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[3]_i_15_n_0\,
      O => \add0/p_1_in\(1)
    );
\res_man[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[3]_i_16_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[3]_i_17_n_0\,
      O => \add0/p_1_in\(0)
    );
\res_man[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[3]_i_11_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[3]_i_10_n_0\,
      O => \res_man[3]_i_6_n_0\
    );
\res_man[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[3]_i_13_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[3]_i_12_n_0\,
      O => \res_man[3]_i_7_n_0\
    );
\res_man[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[3]_i_15_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[3]_i_14_n_0\,
      O => \res_man[3]_i_8_n_0\
    );
\res_man[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[3]_i_17_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[3]_i_16_n_0\,
      O => \res_man[3]_i_9_n_0\
    );
\res_man[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2A00AAAAAAAA"
    )
        port map (
      I0 => \res_man[19]_i_18_n_0\,
      I1 => \^minusop2_out\(1),
      I2 => \res_man_reg[19]_3\,
      I3 => \^minusop2_out\(0),
      I4 => \res_man[7]_i_2_0\,
      I5 => \res_man[19]_i_2_0\,
      O => \res_man[7]_i_10_n_0\
    );
\res_man[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(7),
      I2 => \res_man[11]_i_21_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[7]_i_19_n_0\,
      O => \res_man[7]_i_11_n_0\
    );
\res_man[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \res_man[19]_i_18_n_0\,
      I1 => \res_man[7]_i_3_0\,
      I2 => \^minusop2_out\(7),
      I3 => \^minusop2_out\(6),
      I4 => \^minusop2_out\(5),
      O => \res_man[7]_i_12_n_0\
    );
\res_man[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(6),
      I2 => \res_man[7]_i_19_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[7]_i_21_n_0\,
      O => \res_man[7]_i_13_n_0\
    );
\res_man[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFFFFFEFDFFFF"
    )
        port map (
      I0 => \^minusop2_out\(1),
      I1 => \^minusop2_out\(2),
      I2 => \^minusop2_out\(4),
      I3 => \^minusop2_out\(3),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[7]_i_14_n_0\
    );
\res_man[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(5),
      I2 => \res_man[7]_i_21_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[7]_i_22_n_0\,
      O => \res_man[7]_i_15_n_0\
    );
\res_man[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFFFFDCFFFFFF"
    )
        port map (
      I0 => \^minusop2_out\(2),
      I1 => \^minusop2_out\(4),
      I2 => \^minusop2_out\(3),
      I3 => \^minusop2_out\(1),
      I4 => \res_man[15]_i_11__2_n_0\,
      I5 => \^minusop2_out\(0),
      O => \res_man[7]_i_16_n_0\
    );
\res_man[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BBBBBBB0BBBBB"
    )
        port map (
      I0 => \res_man[19]_i_20__2_n_0\,
      I1 => \^sk\(4),
      I2 => \res_man[7]_i_22_n_0\,
      I3 => \^sk\(18),
      I4 => \res_man[19]_i_25_n_0\,
      I5 => \res_man[7]_i_23_n_0\,
      O => \res_man[7]_i_17_n_0\
    );
\res_man[7]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addsub_out_reg[13]_1\,
      I1 => \res_man[3]_i_19__0_0\(0),
      I2 => \res_man[7]_i_26__0_n_0\,
      O => \addsub_out_reg[13]_0\
    );
\res_man[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[7]_i_24_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[11]_i_24_n_0\,
      O => \res_man[7]_i_19_n_0\
    );
\res_man[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[7]_i_10_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[7]_i_11_n_0\,
      O => \add0/p_1_in\(7)
    );
\res_man[7]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addsub_out_reg[12]_4\,
      I1 => \res_man[3]_i_19__0_0\(0),
      I2 => \res_man[7]_i_28__0_n_0\,
      O => \addsub_out_reg[12]_3\
    );
\res_man[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[7]_i_25_n_0\,
      I1 => \^sk\(19),
      I2 => \res_man[11]_i_25_n_0\,
      O => \res_man[7]_i_21_n_0\
    );
\res_man[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man[7]_i_26_n_0\,
      I1 => \add0/minusOp0_out\(2),
      I2 => \res_man[7]_i_27_n_0\,
      I3 => \^sk\(19),
      I4 => \res_man[7]_i_24_n_0\,
      O => \res_man[7]_i_22_n_0\
    );
\res_man[7]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_26__0_n_0\,
      I1 => \res_man[3]_i_19__0_0\(0),
      I2 => \res_man[7]_i_30_n_0\,
      I3 => \res_man[3]_i_19__0_0\(1),
      I4 => \res_man[7]_i_31_n_0\,
      O => \addsub_out_reg[11]_0\
    );
\res_man[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man[7]_i_28_n_0\,
      I1 => \add0/minusOp0_out\(2),
      I2 => \res_man[7]_i_29_n_0\,
      I3 => \^sk\(19),
      I4 => \res_man[7]_i_25_n_0\,
      O => \res_man[7]_i_23_n_0\
    );
\res_man[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(15),
      I3 => \add0/minusOp0_out\(3),
      I4 => \^sk\(7),
      I5 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_24_n_0\
    );
\res_man[7]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_28__0_n_0\,
      I1 => \res_man[3]_i_19__0_0\(0),
      I2 => \res_man[7]_i_34_n_0\,
      I3 => \res_man[3]_i_19__0_0\(1),
      I4 => \res_man[7]_i_35_n_0\,
      O => \addsub_out_reg[10]_0\
    );
\res_man[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \^sk\(10),
      I1 => \add0/minusOp0_out\(2),
      I2 => \^sk\(14),
      I3 => \add0/minusOp0_out\(3),
      I4 => \^sk\(6),
      I5 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_25_n_0\
    );
\res_man[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(9),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_26_n_0\
    );
\res_man[7]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \res_man[3]_i_19__0_0\(1),
      I2 => \^sk\(15),
      I3 => \res_man[3]_i_19__0_0\(2),
      I4 => \^sk\(7),
      I5 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_26__0_n_0\
    );
\res_man[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(5),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_27_n_0\
    );
\res_man[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(16),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(8),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_28_n_0\
    );
\res_man[7]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \^sk\(10),
      I1 => \res_man[3]_i_19__0_0\(1),
      I2 => \^sk\(14),
      I3 => \res_man[3]_i_19__0_0\(2),
      I4 => \^sk\(6),
      I5 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_28__0_n_0\
    );
\res_man[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \add0/minusOp0_out\(3),
      I2 => \^sk\(4),
      I3 => \add0/minusOp0_out\(4),
      O => \res_man[7]_i_29_n_0\
    );
\res_man[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[7]_i_12_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[7]_i_13_n_0\,
      O => \add0/p_1_in\(6)
    );
\res_man[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(9),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_30_n_0\
    );
\res_man[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(5),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_31_n_0\
    );
\res_man[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(16),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(8),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_34_n_0\
    );
\res_man[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \res_man[3]_i_19__0_0\(2),
      I2 => \^sk\(4),
      I3 => \res_man[3]_i_19__0_0\(3),
      O => \res_man[7]_i_35_n_0\
    );
\res_man[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[7]_i_14_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[7]_i_15_n_0\,
      O => \add0/p_1_in\(5)
    );
\res_man[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \res_man[7]_i_16_n_0\,
      I1 => \^sk\(26),
      I2 => \add0/comp_ab\,
      I3 => \res_man[7]_i_17_n_0\,
      O => \add0/p_1_in\(4)
    );
\res_man[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[7]_i_11_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[7]_i_10_n_0\,
      O => \res_man[7]_i_6_n_0\
    );
\res_man[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[7]_i_13_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[7]_i_12_n_0\,
      O => \res_man[7]_i_7_n_0\
    );
\res_man[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[7]_i_15_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[7]_i_14_n_0\,
      O => \res_man[7]_i_8_n_0\
    );
\res_man[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \res_man[7]_i_17_n_0\,
      I1 => \^sk\(26),
      I2 => \res_man[7]_i_16_n_0\,
      O => \res_man[7]_i_9_n_0\
    );
\res_man_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(0),
      Q => \res_man_reg_n_0_[0]\,
      R => SR(0)
    );
\res_man_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(10),
      Q => \res_man_reg_n_0_[10]\,
      R => SR(0)
    );
\res_man_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(11),
      Q => \res_man_reg_n_0_[11]\,
      R => SR(0)
    );
\res_man_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[7]_i_1_n_0\,
      CO(3) => \res_man_reg[11]_i_1_n_0\,
      CO(2) => \res_man_reg[11]_i_1_n_1\,
      CO(1) => \res_man_reg[11]_i_1_n_2\,
      CO(0) => \res_man_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add0/p_1_in\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \res_man[11]_i_6_n_0\,
      S(2) => \res_man[11]_i_7_n_0\,
      S(1) => \res_man[11]_i_8_n_0\,
      S(0) => \res_man[11]_i_9_n_0\
    );
\res_man_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(12),
      Q => \res_man_reg_n_0_[12]\,
      R => SR(0)
    );
\res_man_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(13),
      Q => \res_man_reg_n_0_[13]\,
      R => SR(0)
    );
\res_man_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(14),
      Q => \res_man_reg_n_0_[14]\,
      R => SR(0)
    );
\res_man_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(15),
      Q => \res_man_reg_n_0_[15]\,
      R => SR(0)
    );
\res_man_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[11]_i_1_n_0\,
      CO(3) => \res_man_reg[15]_i_1_n_0\,
      CO(2) => \res_man_reg[15]_i_1_n_1\,
      CO(1) => \res_man_reg[15]_i_1_n_2\,
      CO(0) => \res_man_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add0/p_1_in\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \res_man[15]_i_6_n_0\,
      S(2) => \res_man[15]_i_7_n_0\,
      S(1) => \res_man[15]_i_8_n_0\,
      S(0) => \res_man[15]_i_9_n_0\
    );
\res_man_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(16),
      Q => \res_man_reg_n_0_[16]\,
      R => SR(0)
    );
\res_man_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(17),
      Q => p_0_in,
      R => SR(0)
    );
\res_man_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(18),
      Q => sel00,
      R => SR(0)
    );
\res_man_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(19),
      Q => \^res_man_reg[19]_2\(0),
      R => SR(0)
    );
\res_man_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[15]_i_1_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_1_n_1\,
      CO(1) => \res_man_reg[19]_i_1_n_2\,
      CO(0) => \res_man_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add0/p_1_in\(18 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \^sk\(26),
      S(2) => \res_man[19]_i_5_n_0\,
      S(1) => \res_man[19]_i_6_n_0\,
      S(0) => \res_man[19]_i_7_n_0\
    );
\res_man_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_13_n_0\,
      CO(2) => \res_man_reg[19]_i_13_n_1\,
      CO(1) => \res_man_reg[19]_i_13_n_2\,
      CO(0) => \res_man_reg[19]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^sk\(21 downto 18),
      O(3 downto 0) => \^minusop2_out\(3 downto 0),
      S(3) => \^sk\(21),
      S(2) => \res_man[19]_i_27_n_0\,
      S(1 downto 0) => \^sk\(19 downto 18)
    );
\res_man_reg[19]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_16_n_0\,
      CO(2) => \res_man_reg[19]_i_16_n_1\,
      CO(1) => \res_man_reg[19]_i_16_n_2\,
      CO(0) => \res_man_reg[19]_i_16_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^sk\(21 downto 18),
      O(3 downto 0) => \^addsub_out_reg[24]_3\(3 downto 0),
      S(3 downto 0) => \res_man[11]_i_11__0_1\(3 downto 0)
    );
\res_man_reg[19]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_21_n_0\,
      CO(2) => \res_man_reg[19]_i_21_n_1\,
      CO(1) => \res_man_reg[19]_i_21_n_2\,
      CO(0) => \res_man_reg[19]_i_21_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0110",
      O(3 downto 0) => \add0/minusOp0_out\(5 downto 2),
      S(3) => \res_man[19]_i_30_n_0\,
      S(2 downto 1) => \^sk\(22 downto 21),
      S(0) => \res_man[19]_i_31_n_0\
    );
\res_man_reg[19]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_21_n_0\,
      CO(3 downto 1) => \NLW_res_man_reg[19]_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \res_man_reg[19]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_res_man_reg[19]_i_22_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \add0/minusOp0_out\(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \res_man[19]_i_32_n_0\,
      S(0) => \res_man[19]_i_33_n_0\
    );
\res_man_reg[19]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_13_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_26_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_26_n_1\,
      CO(1) => \res_man_reg[19]_i_26_n_2\,
      CO(0) => \res_man_reg[19]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^sk\(24 downto 22),
      O(3 downto 0) => \^minusop2_out\(7 downto 4),
      S(3) => \res_man[19]_i_34_n_0\,
      S(2) => \res_man[19]_i_35_n_0\,
      S(1) => \res_man[19]_i_36_n_0\,
      S(0) => \^sk\(22)
    );
\res_man_reg[19]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_16_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_37_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_37_n_1\,
      CO(1) => \res_man_reg[19]_i_37_n_2\,
      CO(0) => \res_man_reg[19]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^sk\(24 downto 22),
      O(3 downto 1) => minusOp2_out_0(7 downto 5),
      O(0) => \^addsub_out_reg[24]_3\(4),
      S(3) => \res_man[19]_i_43_n_0\,
      S(2 downto 0) => \res_man[3]_i_30\(2 downto 0)
    );
\res_man_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(1),
      Q => \res_man_reg_n_0_[1]\,
      R => SR(0)
    );
\res_man_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(2),
      Q => \res_man_reg_n_0_[2]\,
      R => SR(0)
    );
\res_man_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(3),
      Q => \res_man_reg_n_0_[3]\,
      R => SR(0)
    );
\res_man_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[3]_i_1_n_0\,
      CO(2) => \res_man_reg[3]_i_1_n_1\,
      CO(1) => \res_man_reg[3]_i_1_n_2\,
      CO(0) => \res_man_reg[3]_i_1_n_3\,
      CYINIT => \^sk\(26),
      DI(3 downto 0) => \add0/p_1_in\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \res_man[3]_i_6_n_0\,
      S(2) => \res_man[3]_i_7_n_0\,
      S(1) => \res_man[3]_i_8_n_0\,
      S(0) => \res_man[3]_i_9_n_0\
    );
\res_man_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(4),
      Q => \res_man_reg_n_0_[4]\,
      R => SR(0)
    );
\res_man_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(5),
      Q => \res_man_reg_n_0_[5]\,
      R => SR(0)
    );
\res_man_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(6),
      Q => \res_man_reg_n_0_[6]\,
      R => SR(0)
    );
\res_man_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(7),
      Q => \res_man_reg_n_0_[7]\,
      R => SR(0)
    );
\res_man_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[3]_i_1_n_0\,
      CO(3) => \res_man_reg[7]_i_1_n_0\,
      CO(2) => \res_man_reg[7]_i_1_n_1\,
      CO(1) => \res_man_reg[7]_i_1_n_2\,
      CO(0) => \res_man_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add0/p_1_in\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \res_man[7]_i_6_n_0\,
      S(2) => \res_man[7]_i_7_n_0\,
      S(1) => \res_man[7]_i_8_n_0\,
      S(0) => \res_man[7]_i_9_n_0\
    );
\res_man_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(8),
      Q => \res_man_reg_n_0_[8]\,
      R => SR(0)
    );
\res_man_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \res_man_reg[19]_5\(9),
      Q => \res_man_reg_n_0_[9]\,
      R => SR(0)
    );
s_sign_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^sk\(20),
      O => s_sign_i_10_n_0
    );
\s_sign_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \addsub_out_reg[26]_8\(17),
      I2 => \^sk\(16),
      I3 => \addsub_out_reg[26]_8\(16),
      O => \s_sign_i_10__0_n_0\
    );
s_sign_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \^sk\(18),
      O => s_sign_i_11_n_0
    );
s_sign_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(16),
      I1 => \^sk\(17),
      O => s_sign_i_12_n_0
    );
s_sign_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \^sk\(14),
      O => s_sign_i_14_n_0
    );
s_sign_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \^sk\(12),
      O => s_sign_i_15_n_0
    );
s_sign_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(9),
      I1 => \^sk\(8),
      O => s_sign_i_16_n_0
    );
\s_sign_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \addsub_out_reg[26]_8\(15),
      I2 => \^sk\(14),
      I3 => \addsub_out_reg[26]_8\(14),
      O => \s_sign_i_16__0_n_0\
    );
s_sign_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \addsub_out_reg[26]_8\(13),
      I2 => \^sk\(12),
      I3 => \addsub_out_reg[26]_8\(12),
      O => s_sign_i_17_n_0
    );
\s_sign_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(14),
      I1 => \^sk\(15),
      O => \s_sign_i_17__2_n_0\
    );
s_sign_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(13),
      I1 => \^sk\(12),
      O => s_sign_i_18_n_0
    );
\s_sign_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(11),
      I1 => \addsub_out_reg[26]_8\(11),
      I2 => \^sk\(10),
      I3 => \addsub_out_reg[26]_8\(10),
      O => \s_sign_i_18__0_n_0\
    );
s_sign_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(10),
      I1 => \^sk\(11),
      O => s_sign_i_19_n_0
    );
\s_sign_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(9),
      I1 => \addsub_out_reg[26]_8\(9),
      I2 => \^sk\(8),
      I3 => \addsub_out_reg[26]_8\(8),
      O => \s_sign_i_19__0_n_0\
    );
\s_sign_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => SR(0),
      I1 => \add0/comp_ab\,
      I2 => \^sk\(26),
      O => \addsub_out_reg[26]_7\
    );
\s_sign_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(8),
      I1 => \^sk\(9),
      O => \s_sign_i_20__2_n_0\
    );
s_sign_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(5),
      I1 => \^sk\(4),
      O => s_sign_i_21_n_0
    );
s_sign_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(3),
      I1 => \^sk\(2),
      O => s_sign_i_22_n_0
    );
s_sign_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(1),
      I1 => \^sk\(0),
      O => s_sign_i_23_n_0
    );
s_sign_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(7),
      I1 => \^sk\(6),
      O => s_sign_i_24_n_0
    );
\s_sign_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(7),
      I1 => \addsub_out_reg[26]_8\(7),
      I2 => \^sk\(6),
      I3 => \addsub_out_reg[26]_8\(6),
      O => \s_sign_i_24__0_n_0\
    );
s_sign_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(5),
      I1 => \addsub_out_reg[26]_8\(5),
      I2 => \^sk\(4),
      I3 => \addsub_out_reg[26]_8\(4),
      O => s_sign_i_25_n_0
    );
\s_sign_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(4),
      I1 => \^sk\(5),
      O => \s_sign_i_25__2_n_0\
    );
s_sign_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(3),
      I1 => \addsub_out_reg[26]_8\(3),
      I2 => \^sk\(2),
      I3 => \addsub_out_reg[26]_8\(2),
      O => s_sign_i_26_n_0
    );
\s_sign_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(2),
      I1 => \^sk\(3),
      O => \s_sign_i_26__2_n_0\
    );
s_sign_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^sk\(1),
      I1 => \addsub_out_reg[26]_8\(1),
      I2 => \addsub_out_reg[26]_8\(0),
      I3 => \^sk\(0),
      O => s_sign_i_27_n_0
    );
\s_sign_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(0),
      I1 => \^sk\(1),
      O => \s_sign_i_27__2_n_0\
    );
\s_sign_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \^sk\(24),
      O => \s_sign_i_4__2_n_0\
    );
s_sign_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(24),
      I1 => \^sk\(25),
      O => s_sign_i_5_n_0
    );
\s_sign_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \addsub_out_reg[26]_8\(25),
      I2 => \addsub_out_reg[26]_8\(24),
      I3 => \^sk\(24),
      O => \s_sign_i_5__0_n_0\
    );
s_sign_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \^sk\(20),
      O => s_sign_i_7_n_0
    );
\s_sign_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(23),
      I1 => \addsub_out_reg[26]_8\(23),
      I2 => \^sk\(22),
      I3 => \addsub_out_reg[26]_8\(22),
      O => \s_sign_i_7__0_n_0\
    );
s_sign_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(21),
      I1 => \addsub_out_reg[26]_8\(21),
      I2 => \^sk\(20),
      I3 => \addsub_out_reg[26]_8\(20),
      O => s_sign_i_8_n_0
    );
\s_sign_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(17),
      I1 => \^sk\(16),
      O => \s_sign_i_8__2_n_0\
    );
s_sign_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sk\(22),
      I1 => \^sk\(23),
      O => s_sign_i_9_n_0
    );
\s_sign_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sk\(19),
      I1 => \addsub_out_reg[26]_8\(19),
      I2 => \^sk\(18),
      I3 => \addsub_out_reg[26]_8\(18),
      O => \s_sign_i_9__0_n_0\
    );
s_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_sign_reg_0,
      Q => s_sign,
      R => '0'
    );
s_sign_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_sign_reg_i_13_n_0,
      CO(2) => s_sign_reg_i_13_n_1,
      CO(1) => s_sign_reg_i_13_n_2,
      CO(0) => s_sign_reg_i_13_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => s_sign_i_21_n_0,
      DI(1) => s_sign_i_22_n_0,
      DI(0) => s_sign_i_23_n_0,
      O(3 downto 0) => NLW_s_sign_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => s_sign_i_24_n_0,
      S(2) => \s_sign_i_25__2_n_0\,
      S(1) => \s_sign_i_26__2_n_0\,
      S(0) => \s_sign_i_27__2_n_0\
    );
s_sign_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_sign_reg_i_15_n_0,
      CO(2) => s_sign_reg_i_15_n_1,
      CO(1) => s_sign_reg_i_15_n_2,
      CO(0) => s_sign_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => \s_sign_i_24__0_n_0\,
      DI(2) => s_sign_i_25_n_0,
      DI(1) => s_sign_i_26_n_0,
      DI(0) => s_sign_i_27_n_0,
      O(3 downto 0) => NLW_s_sign_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \s_sign_reg_i_6__0_0\(3 downto 0)
    );
s_sign_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => s_sign_reg_i_3_n_0,
      CO(3 downto 1) => NLW_s_sign_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \add0/comp_ab\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \s_sign_i_4__2_n_0\,
      O(3 downto 0) => NLW_s_sign_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => s_sign_i_5_n_0
    );
\s_sign_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_3__0_n_0\,
      CO(3 downto 1) => \NLW_s_sign_reg_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^mul_out_reg[25]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s_sign_reg_1(0),
      O(3 downto 0) => \NLW_s_sign_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \s_sign_i_5__0_n_0\
    );
s_sign_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => s_sign_reg_i_6_n_0,
      CO(3) => s_sign_reg_i_3_n_0,
      CO(2) => s_sign_reg_i_3_n_1,
      CO(1) => s_sign_reg_i_3_n_2,
      CO(0) => s_sign_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => \^sk\(23),
      DI(2) => s_sign_i_7_n_0,
      DI(1) => '0',
      DI(0) => \s_sign_i_8__2_n_0\,
      O(3 downto 0) => NLW_s_sign_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => s_sign_i_9_n_0,
      S(2) => s_sign_i_10_n_0,
      S(1) => s_sign_i_11_n_0,
      S(0) => s_sign_i_12_n_0
    );
\s_sign_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_6__0_n_0\,
      CO(3) => \s_sign_reg_i_3__0_n_0\,
      CO(2) => \s_sign_reg_i_3__0_n_1\,
      CO(1) => \s_sign_reg_i_3__0_n_2\,
      CO(0) => \s_sign_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_7__0_n_0\,
      DI(2) => s_sign_i_8_n_0,
      DI(1) => \s_sign_i_9__0_n_0\,
      DI(0) => \s_sign_i_10__0_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_sign_reg_i_2__0_0\(3 downto 0)
    );
s_sign_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => s_sign_reg_i_13_n_0,
      CO(3) => s_sign_reg_i_6_n_0,
      CO(2) => s_sign_reg_i_6_n_1,
      CO(1) => s_sign_reg_i_6_n_2,
      CO(0) => s_sign_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => s_sign_i_14_n_0,
      DI(2) => s_sign_i_15_n_0,
      DI(1) => \^sk\(11),
      DI(0) => s_sign_i_16_n_0,
      O(3 downto 0) => NLW_s_sign_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => \s_sign_i_17__2_n_0\,
      S(2) => s_sign_i_18_n_0,
      S(1) => s_sign_i_19_n_0,
      S(0) => \s_sign_i_20__2_n_0\
    );
\s_sign_reg_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => s_sign_reg_i_15_n_0,
      CO(3) => \s_sign_reg_i_6__0_n_0\,
      CO(2) => \s_sign_reg_i_6__0_n_1\,
      CO(1) => \s_sign_reg_i_6__0_n_2\,
      CO(0) => \s_sign_reg_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_16__0_n_0\,
      DI(2) => s_sign_i_17_n_0,
      DI(1) => \s_sign_i_18__0_n_0\,
      DI(0) => \s_sign_i_19__0_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_sign_reg_i_3__0_0\(3 downto 0)
    );
\state[1]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(8),
      I1 => \^sk\(9),
      O => \state[1]_i_10__0_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => eqOp3_in,
      I1 => \state[1]_i_3_n_0\,
      I2 => \state[1]_i_4_n_0\,
      I3 => \state[1]_i_5_n_0\,
      O => \CpiaResul_reg[18]\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^state[1]_i_6_n_0\,
      I1 => \^sk\(21),
      I2 => \^sk\(20),
      I3 => \^sk\(19),
      I4 => \^sk\(18),
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^sk\(2),
      I1 => \^sk\(3),
      I2 => \state[1]_i_7__0_n_0\,
      I3 => \state[1]_i_8__0_n_0\,
      I4 => \^sk\(6),
      I5 => \^sk\(7),
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^sk\(12),
      I1 => \^sk\(13),
      I2 => \^state[1]_i_9_n_0\,
      I3 => \state[1]_i_10__0_n_0\,
      I4 => \^sk\(10),
      I5 => \^sk\(11),
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6_RnM\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sk\(25),
      I1 => \^sk\(24),
      I2 => \^sk\(23),
      I3 => \^sk\(22),
      I4 => \^sk\(16),
      I5 => \^sk\(17),
      O => \^state[1]_i_6_n_0\
    );
\state[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(0),
      I1 => \^sk\(1),
      O => \state[1]_i_7__0_n_0\
    );
\state[1]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sk\(4),
      I1 => \^sk\(5),
      O => \state[1]_i_8__0_n_0\
    );
\state[1]_i_9_RnM\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sk\(15),
      I1 => \^sk\(14),
      O => \^state[1]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity addsubfsm_v6_3 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    outsub_1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[25]_1\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[17]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addsub_out_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_IBUF_BUFG : in STD_LOGIC;
    x_ul_IBUF : in STD_LOGIC_VECTOR ( 26 downto 0 );
    x_ir_IBUF : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_sign_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[25]_i_3__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_out[25]_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out[17]_i_8__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_out_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_div : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of addsubfsm_v6_3 : entity is "addsubfsm_v6";
end addsubfsm_v6_3;

architecture STRUCTURE of addsubfsm_v6_3 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \addsub_out[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_10_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_8_n_0\ : STD_LOGIC;
  signal \addsub_out[16]_i_9_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_10__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_11__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_12__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_13__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_14__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_15__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_16__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_17__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_18__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_19_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_20__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_21__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_22__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_23__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_24__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_25__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_26__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_27__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_28_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_29_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_6__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_7__1_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \addsub_out[17]_i_9__1_n_0\ : STD_LOGIC;
  signal \addsub_out[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_11__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_12__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_13__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_14_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_19__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_11__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_7__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_4__1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__0_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__0_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__0_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__0_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__0_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__0_n_3\ : STD_LOGIC;
  signal minusOp0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal minusOp2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mul_out[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_13__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_14__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_15__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_21__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_26_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_27__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_23_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_23_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7__0_n_3\ : STD_LOGIC;
  signal \^outsub_1\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rdysub_1 : STD_LOGIC;
  signal \res_man[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_12__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_13__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_14__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_15__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_16__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_17__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_18__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_19__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_20__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_21__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_22__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_23__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_24__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_25__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_26__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_27__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_28__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_29__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_30__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_31__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_32__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_33__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_19__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_20__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_21__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_22__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_24__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_25__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_26__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_27__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_10__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_12__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_14__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_15__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_17__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_18__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_20__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_21__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_22__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_23__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_24__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_25__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_26__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_27__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_28__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_29__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_30__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_31__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_32__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_33__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_34__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_35__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_36__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_38__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_39__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_40__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_41__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_43__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_44__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_45__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_46__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_47__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_48__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_49__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_50__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_9__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_14__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_15__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_16__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_17__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_18__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_19__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_20__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_21__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_22__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_23__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_24__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_25__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_26__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_27__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_28__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_29__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_30__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_31__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_32__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_33__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_34__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_35__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_36__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_37__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_38__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_19__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_20__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_21__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_22__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_23__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_24__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_25__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_26__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_27__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_28__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_29__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_30__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_31__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_32__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_33__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_34__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_35__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_36__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_37__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \res_man_reg_n_0_[0]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[10]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[11]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[12]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[13]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[14]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[15]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[16]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[1]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[2]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[3]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[4]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[5]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[6]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[7]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[8]\ : STD_LOGIC;
  signal \res_man_reg_n_0_[9]\ : STD_LOGIC;
  signal s_exp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_res_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_res_man : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_sign : STD_LOGIC;
  signal \s_sign_i_1__2_n_0\ : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal \state[1]_i_12_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__0_n_0\ : STD_LOGIC;
  signal update : STD_LOGIC;
  signal \NLW_addsub_out_reg[23]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addsub_out_reg[24]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_out_reg[25]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_out_reg[25]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_37__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_42__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "output:100,waiting:001,addsub:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "output:100,waiting:001,addsub:010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addsub_out[0]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \addsub_out[0]_i_3__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \addsub_out[10]_i_3__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_3__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_4__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_3__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_4__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_3__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_4__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_3__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_4__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_3__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_4__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_3__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_6__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_11__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_12__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_16__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_17__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_21__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_26__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_27__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_29\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_3__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \addsub_out[18]_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_2__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \addsub_out[1]_i_3__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_4__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_19__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_22__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_3__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_6\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_3__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_5__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \addsub_out[2]_i_4__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addsub_out[3]_i_3__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \addsub_out[4]_i_4__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \addsub_out[5]_i_4__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_4__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_5__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_3__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_4__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_5__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_4__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_5__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_3__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_4__0\ : label is "soft_lutpair206";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[21]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \res_man[11]_i_18__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \res_man[11]_i_19__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \res_man[11]_i_20__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \res_man[11]_i_21__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \res_man[11]_i_22__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \res_man[11]_i_23__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \res_man[11]_i_24__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \res_man[11]_i_25__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \res_man[11]_i_28__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \res_man[15]_i_29__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \res_man[19]_i_17__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \res_man[19]_i_18__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \res_man[19]_i_20__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \res_man[19]_i_21__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \res_man[19]_i_22__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \res_man[19]_i_23__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \res_man[19]_i_24__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \res_man[19]_i_25__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \res_man[19]_i_26__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \res_man[19]_i_27__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \res_man[19]_i_28__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \res_man[19]_i_31__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \res_man[3]_i_35__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \res_man[3]_i_36__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \res_man[3]_i_37__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \res_man[3]_i_38__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \res_man[7]_i_18__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \res_man[7]_i_19__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \res_man[7]_i_20__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \res_man[7]_i_21__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \res_man[7]_i_30__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \res_man[7]_i_32__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \res_man[7]_i_34__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \res_man[7]_i_36__0\ : label is "soft_lutpair192";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair188";
begin
  CO(0) <= \^co\(0);
  outsub_1(26 downto 0) <= \^outsub_1\(26 downto 0);
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rdysub_1,
      I1 => ready_div,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => ready_div,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => update,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => update,
      Q => rdysub_1,
      R => SR(0)
    );
\addsub_out[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \addsub_out[0]_i_2__0_n_0\,
      I1 => sel00,
      I2 => \res_man_reg_n_0_[0]\,
      I3 => \addsub_out[0]_i_3__0_n_0\,
      O => \addsub_out[0]_i_1__0_n_0\
    );
\addsub_out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(0),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[0]_i_2__0_n_0\
    );
\addsub_out[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
        port map (
      I0 => \addsub_out[23]_i_4_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => x_ir_IBUF(26),
      I3 => p_0_in15_in,
      O => \addsub_out[0]_i_3__0_n_0\
    );
\addsub_out[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[10]_i_2__0_n_0\,
      I1 => \addsub_out[11]_i_3__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[10]_i_3__0_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[10]_i_4__0_n_0\,
      O => \addsub_out[10]_i_1__0_n_0\
    );
\addsub_out[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(10),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[10]_i_2__0_n_0\
    );
\addsub_out[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => sel00,
      O => \addsub_out[10]_i_3__0_n_0\
    );
\addsub_out[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \addsub_out[17]_i_10__1_n_0\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \addsub_out[17]_i_8__0_n_0\,
      I5 => \addsub_out[12]_i_5__0_n_0\,
      O => \addsub_out[10]_i_4__0_n_0\
    );
\addsub_out[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[7]\,
      I3 => \addsub_out[17]_i_23__0_n_0\,
      I4 => \addsub_out[17]_i_25__0_n_0\,
      I5 => \addsub_out[17]_i_12__1_n_0\,
      O => \addsub_out[10]_i_5__0_n_0\
    );
\addsub_out[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[11]_i_2__0_n_0\,
      I1 => \addsub_out[11]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[11]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[12]_i_4__0_n_0\,
      O => \addsub_out[11]_i_1__0_n_0\
    );
\addsub_out[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(11),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[11]_i_2__0_n_0\
    );
\addsub_out[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[11]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[13]_i_5__0_n_0\,
      O => \addsub_out[11]_i_3__0_n_0\
    );
\addsub_out[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => sel00,
      O => \addsub_out[11]_i_4__0_n_0\
    );
\addsub_out[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \addsub_out[17]_i_10__1_n_0\,
      I2 => \res_man_reg_n_0_[8]\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[0]\,
      I5 => \addsub_out[16]_i_7__0_n_0\,
      O => \addsub_out[11]_i_5__0_n_0\
    );
\addsub_out[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[12]_i_2__0_n_0\,
      I1 => \addsub_out[13]_i_3__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[12]_i_3__0_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[12]_i_4__0_n_0\,
      O => \addsub_out[12]_i_1__0_n_0\
    );
\addsub_out[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(12),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[12]_i_2__0_n_0\
    );
\addsub_out[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => sel00,
      O => \addsub_out[12]_i_3__0_n_0\
    );
\addsub_out[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[12]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[14]_i_5__0_n_0\,
      O => \addsub_out[12]_i_4__0_n_0\
    );
\addsub_out[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => \addsub_out[17]_i_10__1_n_0\,
      I2 => \res_man_reg_n_0_[9]\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[1]\,
      I5 => \addsub_out[16]_i_7__0_n_0\,
      O => \addsub_out[12]_i_5__0_n_0\
    );
\addsub_out[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[13]_i_2__0_n_0\,
      I1 => \addsub_out[13]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[13]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[14]_i_4__0_n_0\,
      O => \addsub_out[13]_i_1__0_n_0\
    );
\addsub_out[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(13),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[13]_i_2__0_n_0\
    );
\addsub_out[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[13]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[15]_i_5__0_n_0\,
      O => \addsub_out[13]_i_3__0_n_0\
    );
\addsub_out[13]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[13]\,
      I2 => sel00,
      O => \addsub_out[13]_i_4__0_n_0\
    );
\addsub_out[13]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \addsub_out[17]_i_10__1_n_0\,
      I2 => \res_man_reg_n_0_[10]\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \addsub_out[16]_i_7__0_n_0\,
      O => \addsub_out[13]_i_5__0_n_0\
    );
\addsub_out[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[14]_i_2__0_n_0\,
      I1 => \addsub_out[15]_i_4__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[14]_i_3__0_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[14]_i_4__0_n_0\,
      O => \addsub_out[14]_i_1__0_n_0\
    );
\addsub_out[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[15]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(14),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[14]_i_2__0_n_0\
    );
\addsub_out[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[14]\,
      I2 => sel00,
      O => \addsub_out[14]_i_3__0_n_0\
    );
\addsub_out[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[14]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[16]_i_9_n_0\,
      O => \addsub_out[14]_i_4__0_n_0\
    );
\addsub_out[14]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFCC"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \addsub_out[10]_i_5__0_n_0\,
      I3 => \res_man_reg_n_0_[3]\,
      I4 => \addsub_out[17]_i_10__1_n_0\,
      O => \addsub_out[14]_i_5__0_n_0\
    );
\addsub_out[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[15]_i_2__0_n_0\,
      I1 => \addsub_out[16]_i_6__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[15]_i_3__0_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[15]_i_4__0_n_0\,
      O => \addsub_out[15]_i_1__0_n_0\
    );
\addsub_out[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[16]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(15),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[15]_i_2__0_n_0\
    );
\addsub_out[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => sel00,
      O => \addsub_out[15]_i_3__0_n_0\
    );
\addsub_out[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[15]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[17]_i_7__1_n_0\,
      O => \addsub_out[15]_i_4__0_n_0\
    );
\addsub_out[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \addsub_out[15]_i_6__0_n_0\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      I5 => \res_man_reg_n_0_[4]\,
      O => \addsub_out[15]_i_5__0_n_0\
    );
\addsub_out[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_28_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[15]_i_6__0_n_0\
    );
\addsub_out[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_28_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[16]_i_10_n_0\
    );
\addsub_out[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[16]_i_2__0_n_0\,
      I1 => \addsub_out[17]_i_4__1_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[16]_i_4_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[16]_i_6__0_n_0\,
      O => \addsub_out[16]_i_1__0_n_0\
    );
\addsub_out[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(16),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[16]_i_2__0_n_0\
    );
\addsub_out[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addsub_out[17]_i_5__1_n_0\,
      I1 => sel00,
      O => p_2_out(0)
    );
\addsub_out[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => sel00,
      O => \addsub_out[16]_i_4_n_0\
    );
\addsub_out[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004055555555"
    )
        port map (
      I0 => sel00,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \addsub_out[16]_i_7__0_n_0\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \addsub_out[17]_i_14__0_n_0\,
      I5 => \addsub_out[16]_i_8_n_0\,
      O => \addsub_out[16]_i_5__0_n_0\
    );
\addsub_out[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \addsub_out[16]_i_9_n_0\,
      I1 => \addsub_out[17]_i_18__0_n_0\,
      I2 => \addsub_out[17]_i_8__0_n_0\,
      O => \addsub_out[16]_i_6__0_n_0\
    );
\addsub_out[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \addsub_out[17]_i_25__0_n_0\,
      I3 => \res_man_reg_n_0_[7]\,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => \res_man_reg_n_0_[4]\,
      O => \addsub_out[16]_i_7__0_n_0\
    );
\addsub_out[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \addsub_out[17]_i_13__0_n_0\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \addsub_out[17]_i_12__1_n_0\,
      I3 => \res_man_reg_n_0_[9]\,
      O => \addsub_out[16]_i_8_n_0\
    );
\addsub_out[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0CFC0"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[16]_i_10_n_0\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[13]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      I5 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[16]_i_9_n_0\
    );
\addsub_out[17]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"130013FF13001300"
    )
        port map (
      I0 => \addsub_out[17]_i_23__0_n_0\,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => \addsub_out[17]_i_24__0_n_0\,
      I3 => \addsub_out[17]_i_25__0_n_0\,
      I4 => \addsub_out[17]_i_26__1_n_0\,
      I5 => \addsub_out[17]_i_12__1_n_0\,
      O => \addsub_out[17]_i_10__1_n_0\
    );
\addsub_out[17]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \addsub_out[10]_i_5__0_n_0\,
      I2 => \res_man_reg_n_0_[4]\,
      O => \addsub_out[17]_i_11__1_n_0\
    );
\addsub_out[17]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[12]\,
      I2 => \addsub_out[17]_i_27__0_n_0\,
      O => \addsub_out[17]_i_12__1_n_0\
    );
\addsub_out[17]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CE00CF00CE00CE"
    )
        port map (
      I0 => \res_man_reg_n_0_[14]\,
      I1 => \res_man_reg_n_0_[16]\,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[13]\,
      I5 => \res_man_reg_n_0_[12]\,
      O => \addsub_out[17]_i_13__0_n_0\
    );
\addsub_out[17]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000F00FF000400"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \res_man_reg_n_0_[6]\,
      I3 => \addsub_out[17]_i_25__0_n_0\,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[17]_i_14__0_n_0\
    );
\addsub_out[17]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \res_man_reg_n_0_[6]\,
      I2 => \res_man_reg_n_0_[5]\,
      I3 => \addsub_out[17]_i_28_n_0\,
      I4 => \addsub_out[17]_i_23__0_n_0\,
      I5 => \res_man_reg_n_0_[1]\,
      O => \addsub_out[17]_i_15__1_n_0\
    );
\addsub_out[17]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => p_0_in,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[9]\,
      O => \addsub_out[17]_i_16__0_n_0\
    );
\addsub_out[17]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => \addsub_out[10]_i_5__0_n_0\,
      I2 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[17]_i_17__0_n_0\
    );
\addsub_out[17]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F1010505F101F"
    )
        port map (
      I0 => \res_man_reg_n_0_[11]\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[15]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      I5 => \res_man_reg_n_0_[7]\,
      O => \addsub_out[17]_i_18__0_n_0\
    );
\addsub_out[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_28_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_19_n_0\
    );
\addsub_out[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABABABBBA"
    )
        port map (
      I0 => \addsub_out[17]_i_2__1_n_0\,
      I1 => \addsub_out[17]_i_3__1_n_0\,
      I2 => sel00,
      I3 => \addsub_out[17]_i_4__1_n_0\,
      I4 => \addsub_out[17]_i_5__1_n_0\,
      I5 => \addsub_out[17]_i_6__1_n_0\,
      O => \addsub_out[17]_i_1__1_n_0\
    );
\addsub_out[17]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFE0EFE0EFE0E0"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \addsub_out[17]_i_27__0_n_0\,
      I3 => p_0_in,
      I4 => \res_man_reg_n_0_[15]\,
      I5 => \res_man_reg_n_0_[16]\,
      O => \addsub_out[17]_i_20__0_n_0\
    );
\addsub_out[17]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \res_man_reg_n_0_[11]\,
      I2 => \res_man_reg_n_0_[12]\,
      I3 => \addsub_out[17]_i_27__0_n_0\,
      I4 => \res_man_reg_n_0_[10]\,
      O => \addsub_out[17]_i_21__0_n_0\
    );
\addsub_out[17]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEF0000"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \res_man_reg_n_0_[4]\,
      I4 => \addsub_out[17]_i_25__0_n_0\,
      I5 => \res_man_reg_n_0_[7]\,
      O => \addsub_out[17]_i_22__0_n_0\
    );
\addsub_out[17]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => \res_man_reg_n_0_[3]\,
      O => \addsub_out[17]_i_23__0_n_0\
    );
\addsub_out[17]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => \res_man_reg_n_0_[5]\,
      O => \addsub_out[17]_i_24__0_n_0\
    );
\addsub_out[17]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => \res_man_reg_n_0_[10]\,
      I2 => \addsub_out[17]_i_27__0_n_0\,
      I3 => \res_man_reg_n_0_[12]\,
      I4 => \res_man_reg_n_0_[11]\,
      I5 => \res_man_reg_n_0_[9]\,
      O => \addsub_out[17]_i_25__0_n_0\
    );
\addsub_out[17]_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in,
      I1 => \res_man_reg_n_0_[15]\,
      I2 => \res_man_reg_n_0_[16]\,
      O => \addsub_out[17]_i_26__1_n_0\
    );
\addsub_out[17]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \res_man_reg_n_0_[13]\,
      I1 => p_0_in,
      I2 => \res_man_reg_n_0_[15]\,
      I3 => \res_man_reg_n_0_[16]\,
      I4 => \res_man_reg_n_0_[14]\,
      O => \addsub_out[17]_i_27__0_n_0\
    );
\addsub_out[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[17]_i_29_n_0\,
      I2 => \addsub_out[17]_i_27__0_n_0\,
      I3 => \res_man_reg_n_0_[10]\,
      I4 => \res_man_reg_n_0_[8]\,
      I5 => \res_man_reg_n_0_[7]\,
      O => \addsub_out[17]_i_28_n_0\
    );
\addsub_out[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \res_man_reg_n_0_[12]\,
      I1 => \res_man_reg_n_0_[11]\,
      O => \addsub_out[17]_i_29_n_0\
    );
\addsub_out[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => sel00,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(17),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[17]_i_2__1_n_0\
    );
\addsub_out[17]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => p_0_in,
      I2 => sel00,
      O => \addsub_out[17]_i_3__1_n_0\
    );
\addsub_out[17]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \addsub_out[17]_i_7__1_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[17]_i_9__1_n_0\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      I4 => \addsub_out[17]_i_11__1_n_0\,
      O => \addsub_out[17]_i_4__1_n_0\
    );
\addsub_out[17]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD31"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => \addsub_out[17]_i_12__1_n_0\,
      I2 => \res_man_reg_n_0_[10]\,
      I3 => \addsub_out[17]_i_13__0_n_0\,
      I4 => \addsub_out[17]_i_14__0_n_0\,
      I5 => \addsub_out[17]_i_15__1_n_0\,
      O => \addsub_out[17]_i_5__1_n_0\
    );
\addsub_out[17]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE2E2"
    )
        port map (
      I0 => \addsub_out[17]_i_16__0_n_0\,
      I1 => \addsub_out[17]_i_10__1_n_0\,
      I2 => \addsub_out[17]_i_17__0_n_0\,
      I3 => \addsub_out[17]_i_18__0_n_0\,
      I4 => \addsub_out[17]_i_8__0_n_0\,
      O => \addsub_out[17]_i_6__1_n_0\
    );
\addsub_out[17]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0CFC0"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => \addsub_out[17]_i_19_n_0\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[14]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      I5 => \res_man_reg_n_0_[6]\,
      O => \addsub_out[17]_i_7__1_n_0\
    );
\addsub_out[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0B00FF0B0B"
    )
        port map (
      I0 => \addsub_out[17]_i_20__0_n_0\,
      I1 => \addsub_out[17]_i_21__0_n_0\,
      I2 => \addsub_out[17]_i_22__0_n_0\,
      I3 => \res_man_reg_n_0_[1]\,
      I4 => \addsub_out[16]_i_7__0_n_0\,
      I5 => \res_man_reg_n_0_[2]\,
      O => \addsub_out[17]_i_8__0_n_0\
    );
\addsub_out[17]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \res_man_reg_n_0_[16]\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[8]\,
      O => \addsub_out[17]_i_9__1_n_0\
    );
\addsub_out[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F222FFFFF222"
    )
        port map (
      I0 => s_res_exp(0),
      I1 => \addsub_out[23]_i_4_n_0\,
      I2 => \addsub_out[23]_i_6_n_0\,
      I3 => x_ir_IBUF(18),
      I4 => \addsub_out[23]_i_3__0_n_0\,
      I5 => s_exp(0),
      O => \addsub_out[18]_i_1__1_n_0\
    );
\addsub_out[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(18),
      I1 => \^co\(0),
      I2 => x_ul_IBUF(18),
      O => s_exp(0)
    );
\addsub_out[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[19]_i_2__1_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => x_ir_IBUF(19),
      I3 => \addsub_out[23]_i_6_n_0\,
      I4 => \addsub_out[23]_i_4_n_0\,
      I5 => s_res_exp(1),
      O => \addsub_out[19]_i_1__1_n_0\
    );
\addsub_out[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => x_ir_IBUF(18),
      I2 => x_ul_IBUF(19),
      I3 => \^co\(0),
      I4 => x_ir_IBUF(19),
      O => \addsub_out[19]_i_2__1_n_0\
    );
\addsub_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
        port map (
      I0 => \addsub_out[23]_i_6_n_0\,
      I1 => x_ir_IBUF(1),
      I2 => \addsub_out[23]_i_3__0_n_0\,
      I3 => \res_man_reg_n_0_[2]\,
      I4 => \addsub_out[1]_i_2__0_n_0\,
      I5 => p_2_out(0),
      O => \addsub_out[1]_i_1__0_n_0\
    );
\addsub_out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => \addsub_out[1]_i_3__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => sel00,
      I4 => \res_man_reg_n_0_[1]\,
      I5 => \addsub_out[0]_i_3__0_n_0\,
      O => \addsub_out[1]_i_2__0_n_0\
    );
\addsub_out[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \addsub_out[10]_i_5__0_n_0\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      O => \addsub_out[1]_i_3__0_n_0\
    );
\addsub_out[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[20]_i_2__1_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => x_ir_IBUF(20),
      I3 => \addsub_out[23]_i_6_n_0\,
      I4 => \addsub_out[23]_i_4_n_0\,
      I5 => s_res_exp(2),
      O => \addsub_out[20]_i_1__1_n_0\
    );
\addsub_out[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => x_ir_IBUF(20),
      I2 => x_ir_IBUF(19),
      I3 => \^co\(0),
      I4 => x_ul_IBUF(19),
      I5 => s_exp(0),
      O => \addsub_out[20]_i_2__1_n_0\
    );
\addsub_out[21]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => \^co\(0),
      I2 => x_ir_IBUF(21),
      I3 => sel00,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[21]_i_10__0_n_0\
    );
\addsub_out[21]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => \^co\(0),
      I2 => x_ir_IBUF(20),
      I3 => \addsub_out[17]_i_10__1_n_0\,
      I4 => sel00,
      O => \addsub_out[21]_i_11__1_n_0\
    );
\addsub_out[21]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => \^co\(0),
      I2 => x_ir_IBUF(19),
      I3 => \addsub_out[17]_i_8__0_n_0\,
      I4 => sel00,
      O => \addsub_out[21]_i_12__0_n_0\
    );
\addsub_out[21]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => \^co\(0),
      I2 => x_ir_IBUF(18),
      I3 => p_2_out(0),
      O => \addsub_out[21]_i_13__1_n_0\
    );
\addsub_out[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[21]_i_2__0_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => x_ir_IBUF(21),
      I3 => \addsub_out[23]_i_6_n_0\,
      I4 => \addsub_out[23]_i_4_n_0\,
      I5 => s_res_exp(3),
      O => \addsub_out[21]_i_1__1_n_0\
    );
\addsub_out[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      I2 => \addsub_out[21]_i_4__1_n_0\,
      I3 => x_ir_IBUF(20),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(20),
      O => \addsub_out[21]_i_2__0_n_0\
    );
\addsub_out[21]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => x_ir_IBUF(18),
      I2 => x_ul_IBUF(19),
      I3 => \^co\(0),
      I4 => x_ir_IBUF(19),
      O => \addsub_out[21]_i_4__1_n_0\
    );
\addsub_out[21]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel00,
      O => p_2_out(5)
    );
\addsub_out[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[22]_i_2__1_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => \addsub_out[23]_i_4_n_0\,
      I3 => s_res_exp(4),
      I4 => x_ir_IBUF(22),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[22]_i_1__1_n_0\
    );
\addsub_out[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => x_ul_IBUF(22),
      I1 => x_ir_IBUF(22),
      I2 => \addsub_out[22]_i_3__1_n_0\,
      I3 => x_ir_IBUF(21),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(21),
      O => \addsub_out[22]_i_2__1_n_0\
    );
\addsub_out[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => x_ir_IBUF(20),
      I2 => x_ir_IBUF(19),
      I3 => \^co\(0),
      I4 => x_ul_IBUF(19),
      I5 => s_exp(0),
      O => \addsub_out[22]_i_3__1_n_0\
    );
\addsub_out[23]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel00,
      O => \addsub_out[23]_i_10__0_n_0\
    );
\addsub_out[23]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sel00,
      I1 => x_ul_IBUF(24),
      I2 => \^co\(0),
      I3 => x_ir_IBUF(24),
      O => \addsub_out[23]_i_13__0_n_0\
    );
\addsub_out[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sel00,
      I1 => x_ul_IBUF(23),
      I2 => \^co\(0),
      I3 => x_ir_IBUF(23),
      O => \addsub_out[23]_i_14_n_0\
    );
\addsub_out[23]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => x_ul_IBUF(22),
      I1 => \^co\(0),
      I2 => x_ir_IBUF(22),
      I3 => \addsub_out[16]_i_7__0_n_0\,
      I4 => sel00,
      O => \addsub_out[23]_i_15__0_n_0\
    );
\addsub_out[23]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => x_ir_IBUF(19),
      I2 => x_ul_IBUF(18),
      I3 => x_ir_IBUF(18),
      O => \addsub_out[23]_i_19__0_n_0\
    );
\addsub_out[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[23]_i_2__1_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => \addsub_out[23]_i_4_n_0\,
      I3 => s_res_exp(5),
      I4 => x_ir_IBUF(23),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[23]_i_1__1_n_0\
    );
\addsub_out[23]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      I2 => x_ul_IBUF(22),
      I3 => x_ir_IBUF(22),
      O => \addsub_out[23]_i_20__0_n_0\
    );
\addsub_out[23]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      I2 => x_ul_IBUF(20),
      I3 => x_ir_IBUF(20),
      O => \addsub_out[23]_i_21__0_n_0\
    );
\addsub_out[23]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => x_ul_IBUF(25),
      I2 => x_ul_IBUF(24),
      I3 => x_ir_IBUF(24),
      O => \addsub_out[23]_i_22__0_n_0\
    );
\addsub_out[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      I2 => \addsub_out[23]_i_7__0_n_0\,
      I3 => x_ir_IBUF(22),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(22),
      O => \addsub_out[23]_i_2__1_n_0\
    );
\addsub_out[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_0_in15_in,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      O => \addsub_out[23]_i_3__0_n_0\
    );
\addsub_out[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addsub_out_reg[23]_1\(0),
      I1 => \addsub_out[23]_i_9__0_n_0\,
      O => \addsub_out[23]_i_4_n_0\
    );
\addsub_out[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addsub_out[23]_i_4_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      O => \addsub_out[23]_i_6_n_0\
    );
\addsub_out[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      I2 => \addsub_out[21]_i_4__1_n_0\,
      I3 => x_ir_IBUF(20),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(20),
      O => \addsub_out[23]_i_7__0_n_0\
    );
\addsub_out[23]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \addsub_out[23]_i_19__0_n_0\,
      I1 => \addsub_out[23]_i_20__0_n_0\,
      I2 => \addsub_out[23]_i_21__0_n_0\,
      I3 => \addsub_out[23]_i_22__0_n_0\,
      O => \addsub_out[23]_i_9__0_n_0\
    );
\addsub_out[24]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      I2 => x_ul_IBUF(20),
      I3 => x_ir_IBUF(20),
      O => \addsub_out[24]_i_10__0_n_0\
    );
\addsub_out[24]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => x_ir_IBUF(19),
      I2 => x_ul_IBUF(18),
      I3 => x_ir_IBUF(18),
      O => \addsub_out[24]_i_11__0_n_0\
    );
\addsub_out[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD11D1D1DD1D1D1"
    )
        port map (
      I0 => \addsub_out[24]_i_2__0_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => \addsub_out[25]_i_4__1_n_0\,
      I3 => x_ir_IBUF(24),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(24),
      O => \addsub_out[24]_i_1__1_n_0\
    );
\addsub_out[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F53535F5"
    )
        port map (
      I0 => s_res_exp(6),
      I1 => x_ir_IBUF(24),
      I2 => \addsub_out[23]_i_4_n_0\,
      I3 => x_ir_IBUF(26),
      I4 => x_ul_IBUF(26),
      O => \addsub_out[24]_i_2__0_n_0\
    );
\addsub_out[24]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => x_ir_IBUF(25),
      I2 => x_ir_IBUF(24),
      I3 => x_ul_IBUF(24),
      O => \addsub_out[24]_i_4__1_n_0\
    );
\addsub_out[24]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(23),
      I1 => x_ul_IBUF(23),
      I2 => x_ir_IBUF(22),
      I3 => x_ul_IBUF(22),
      O => \addsub_out[24]_i_5__1_n_0\
    );
\addsub_out[24]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(21),
      I1 => x_ul_IBUF(21),
      I2 => x_ir_IBUF(20),
      I3 => x_ul_IBUF(20),
      O => \addsub_out[24]_i_6__1_n_0\
    );
\addsub_out[24]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(19),
      I1 => x_ul_IBUF(19),
      I2 => x_ir_IBUF(18),
      I3 => x_ul_IBUF(18),
      O => \addsub_out[24]_i_7__1_n_0\
    );
\addsub_out[24]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => x_ul_IBUF(25),
      I2 => x_ul_IBUF(24),
      I3 => x_ir_IBUF(24),
      O => \addsub_out[24]_i_8__0_n_0\
    );
\addsub_out[24]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      I2 => x_ul_IBUF(22),
      I3 => x_ir_IBUF(22),
      O => \addsub_out[24]_i_9__0_n_0\
    );
\addsub_out[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DD1D11"
    )
        port map (
      I0 => \addsub_out[25]_i_2__0_n_0\,
      I1 => \addsub_out[23]_i_3__0_n_0\,
      I2 => \addsub_out[25]_i_3__1_n_0\,
      I3 => \addsub_out[25]_i_4__1_n_0\,
      I4 => \addsub_out[25]_i_5__0_n_0\,
      O => \addsub_out[25]_i_1__1_n_0\
    );
\addsub_out[25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D11DDDDD"
    )
        port map (
      I0 => s_res_exp(7),
      I1 => \addsub_out[23]_i_4_n_0\,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(25),
      O => \addsub_out[25]_i_2__0_n_0\
    );
\addsub_out[25]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_ir_IBUF(24),
      I1 => \^co\(0),
      I2 => x_ul_IBUF(24),
      O => \addsub_out[25]_i_3__1_n_0\
    );
\addsub_out[25]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      I2 => \addsub_out[23]_i_7__0_n_0\,
      I3 => x_ir_IBUF(22),
      I4 => \^co\(0),
      I5 => x_ul_IBUF(22),
      O => \addsub_out[25]_i_4__1_n_0\
    );
\addsub_out[25]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => \^co\(0),
      I2 => x_ul_IBUF(25),
      O => \addsub_out[25]_i_5__0_n_0\
    );
\addsub_out[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000070FF00007000"
    )
        port map (
      I0 => \addsub_out[23]_i_4_n_0\,
      I1 => \res_man[3]_i_2__2_n_0\,
      I2 => s_sign,
      I3 => update,
      I4 => SR(0),
      I5 => \^outsub_1\(26),
      O => \addsub_out[26]_i_1__1_n_0\
    );
\addsub_out[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => \addsub_out[2]_i_2__0_n_0\,
      I1 => \addsub_out[2]_i_3__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[3]_i_4__0_n_0\,
      O => \addsub_out[2]_i_1__0_n_0\
    );
\addsub_out[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(2),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[2]_i_2__0_n_0\
    );
\addsub_out[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => \addsub_out[2]_i_4__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => sel00,
      I4 => \res_man_reg_n_0_[2]\,
      I5 => \addsub_out[0]_i_3__0_n_0\,
      O => \addsub_out[2]_i_3__0_n_0\
    );
\addsub_out[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \addsub_out[10]_i_5__0_n_0\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      O => \addsub_out[2]_i_4__0_n_0\
    );
\addsub_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[3]_i_2__0_n_0\,
      I1 => \addsub_out[4]_i_3__0_n_0\,
      I2 => p_2_out(0),
      I3 => \addsub_out[3]_i_3__0_n_0\,
      I4 => \addsub_out[16]_i_5__0_n_0\,
      I5 => \addsub_out[3]_i_4__0_n_0\,
      O => \addsub_out[3]_i_1__0_n_0\
    );
\addsub_out[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[4]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(3),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[3]_i_2__0_n_0\
    );
\addsub_out[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[3]\,
      I2 => sel00,
      O => \addsub_out[3]_i_3__0_n_0\
    );
\addsub_out[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \res_man_reg_n_0_[0]\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \res_man_reg_n_0_[2]\,
      I3 => \addsub_out[16]_i_7__0_n_0\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      I5 => \addsub_out[17]_i_10__1_n_0\,
      O => \addsub_out[3]_i_4__0_n_0\
    );
\addsub_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[4]_i_2__0_n_0\,
      I1 => \addsub_out[4]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[4]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[5]_i_3__0_n_0\,
      O => \addsub_out[4]_i_1__0_n_0\
    );
\addsub_out[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[5]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(4),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[4]_i_2__0_n_0\
    );
\addsub_out[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F002000"
    )
        port map (
      I0 => \res_man_reg_n_0_[1]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \addsub_out[17]_i_8__0_n_0\,
      I3 => \addsub_out[10]_i_5__0_n_0\,
      I4 => \res_man_reg_n_0_[3]\,
      I5 => \addsub_out[17]_i_10__1_n_0\,
      O => \addsub_out[4]_i_3__0_n_0\
    );
\addsub_out[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[4]\,
      I2 => sel00,
      O => \addsub_out[4]_i_4__0_n_0\
    );
\addsub_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[5]_i_2__0_n_0\,
      I1 => \addsub_out[5]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[5]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[6]_i_3__0_n_0\,
      O => \addsub_out[5]_i_1__0_n_0\
    );
\addsub_out[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[6]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(5),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[5]_i_2__0_n_0\
    );
\addsub_out[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \res_man_reg_n_0_[2]\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \addsub_out[10]_i_5__0_n_0\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      I4 => \addsub_out[17]_i_8__0_n_0\,
      I5 => \addsub_out[7]_i_5__0_n_0\,
      O => \addsub_out[5]_i_3__0_n_0\
    );
\addsub_out[5]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[5]\,
      I2 => sel00,
      O => \addsub_out[5]_i_4__0_n_0\
    );
\addsub_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[6]_i_2__0_n_0\,
      I1 => \addsub_out[6]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[6]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[7]_i_3__0_n_0\,
      O => \addsub_out[6]_i_1__0_n_0\
    );
\addsub_out[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[7]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(6),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[6]_i_2__0_n_0\
    );
\addsub_out[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830003000"
    )
        port map (
      I0 => \res_man_reg_n_0_[3]\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[6]_i_5__0_n_0\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      I4 => \res_man_reg_n_0_[5]\,
      I5 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[6]_i_3__0_n_0\
    );
\addsub_out[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[6]\,
      I2 => sel00,
      O => \addsub_out[6]_i_4__0_n_0\
    );
\addsub_out[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addsub_out[10]_i_5__0_n_0\,
      I1 => \addsub_out[16]_i_7__0_n_0\,
      I2 => \res_man_reg_n_0_[1]\,
      O => \addsub_out[6]_i_5__0_n_0\
    );
\addsub_out[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[7]_i_2__0_n_0\,
      I1 => \addsub_out[7]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[7]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[8]_i_3__0_n_0\,
      O => \addsub_out[7]_i_1__0_n_0\
    );
\addsub_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[8]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(7),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[7]_i_2__0_n_0\
    );
\addsub_out[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[7]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[9]_i_5__0_n_0\,
      O => \addsub_out[7]_i_3__0_n_0\
    );
\addsub_out[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[7]\,
      I2 => sel00,
      O => \addsub_out[7]_i_4__0_n_0\
    );
\addsub_out[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \addsub_out[16]_i_7__0_n_0\,
      I1 => \res_man_reg_n_0_[0]\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[4]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[7]_i_5__0_n_0\
    );
\addsub_out[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[8]_i_2__0_n_0\,
      I1 => \addsub_out[8]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[8]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[9]_i_3__0_n_0\,
      O => \addsub_out[8]_i_1__0_n_0\
    );
\addsub_out[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[9]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(8),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[8]_i_2__0_n_0\
    );
\addsub_out[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \addsub_out[8]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \res_man_reg_n_0_[3]\,
      I3 => \addsub_out[17]_i_10__1_n_0\,
      I4 => \res_man_reg_n_0_[7]\,
      I5 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[8]_i_3__0_n_0\
    );
\addsub_out[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[8]\,
      I2 => sel00,
      O => \addsub_out[8]_i_4__0_n_0\
    );
\addsub_out[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \addsub_out[16]_i_7__0_n_0\,
      I1 => \res_man_reg_n_0_[1]\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[5]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[8]_i_5__0_n_0\
    );
\addsub_out[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAAAAAEF"
    )
        port map (
      I0 => \addsub_out[9]_i_2__0_n_0\,
      I1 => \addsub_out[9]_i_3__0_n_0\,
      I2 => \addsub_out[16]_i_5__0_n_0\,
      I3 => \addsub_out[9]_i_4__0_n_0\,
      I4 => p_2_out(0),
      I5 => \addsub_out[10]_i_4__0_n_0\,
      O => \addsub_out[9]_i_1__0_n_0\
    );
\addsub_out[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF088008800880"
    )
        port map (
      I0 => \res_man_reg_n_0_[10]\,
      I1 => p_0_in15_in,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => x_ir_IBUF(9),
      I5 => \addsub_out[23]_i_6_n_0\,
      O => \addsub_out[9]_i_2__0_n_0\
    );
\addsub_out[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addsub_out[9]_i_5__0_n_0\,
      I1 => \addsub_out[17]_i_8__0_n_0\,
      I2 => \addsub_out[11]_i_5__0_n_0\,
      O => \addsub_out[9]_i_3__0_n_0\
    );
\addsub_out[9]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \addsub_out[0]_i_3__0_n_0\,
      I1 => \res_man_reg_n_0_[9]\,
      I2 => sel00,
      O => \addsub_out[9]_i_4__0_n_0\
    );
\addsub_out[9]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \addsub_out[16]_i_7__0_n_0\,
      I1 => \res_man_reg_n_0_[2]\,
      I2 => \addsub_out[17]_i_10__1_n_0\,
      I3 => \res_man_reg_n_0_[6]\,
      I4 => \addsub_out[10]_i_5__0_n_0\,
      O => \addsub_out[9]_i_5__0_n_0\
    );
\addsub_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[0]_i_1__0_n_0\,
      Q => \^outsub_1\(0),
      R => SR(0)
    );
\addsub_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[10]_i_1__0_n_0\,
      Q => \^outsub_1\(10),
      R => SR(0)
    );
\addsub_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[11]_i_1__0_n_0\,
      Q => \^outsub_1\(11),
      R => SR(0)
    );
\addsub_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[12]_i_1__0_n_0\,
      Q => \^outsub_1\(12),
      R => SR(0)
    );
\addsub_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[13]_i_1__0_n_0\,
      Q => \^outsub_1\(13),
      R => SR(0)
    );
\addsub_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[14]_i_1__0_n_0\,
      Q => \^outsub_1\(14),
      R => SR(0)
    );
\addsub_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[15]_i_1__0_n_0\,
      Q => \^outsub_1\(15),
      R => SR(0)
    );
\addsub_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[16]_i_1__0_n_0\,
      Q => \^outsub_1\(16),
      R => SR(0)
    );
\addsub_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[17]_i_1__1_n_0\,
      Q => \^outsub_1\(17),
      R => SR(0)
    );
\addsub_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[18]_i_1__1_n_0\,
      Q => \^outsub_1\(18),
      R => SR(0)
    );
\addsub_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[19]_i_1__1_n_0\,
      Q => \^outsub_1\(19),
      R => SR(0)
    );
\addsub_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[1]_i_1__0_n_0\,
      Q => \^outsub_1\(1),
      R => SR(0)
    );
\addsub_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[20]_i_1__1_n_0\,
      Q => \^outsub_1\(20),
      R => SR(0)
    );
\addsub_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[21]_i_1__1_n_0\,
      Q => \^outsub_1\(21),
      R => SR(0)
    );
\addsub_out_reg[21]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[21]_i_3__0_n_0\,
      CO(2) => \addsub_out_reg[21]_i_3__0_n_1\,
      CO(1) => \addsub_out_reg[21]_i_3__0_n_2\,
      CO(0) => \addsub_out_reg[21]_i_3__0_n_3\,
      CYINIT => p_2_out(5),
      DI(3 downto 1) => \addsub_out_reg[23]_0\(2 downto 0),
      DI(0) => DI(0),
      O(3 downto 0) => s_res_exp(3 downto 0),
      S(3) => \addsub_out[21]_i_10__0_n_0\,
      S(2) => \addsub_out[21]_i_11__1_n_0\,
      S(1) => \addsub_out[21]_i_12__0_n_0\,
      S(0) => \addsub_out[21]_i_13__1_n_0\
    );
\addsub_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[22]_i_1__1_n_0\,
      Q => \^outsub_1\(22),
      R => SR(0)
    );
\addsub_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[23]_i_1__1_n_0\,
      Q => \^outsub_1\(23),
      R => SR(0)
    );
\addsub_out_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[21]_i_3__0_n_0\,
      CO(3) => \NLW_addsub_out_reg[23]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \addsub_out_reg[23]_i_5_n_1\,
      CO(1) => \addsub_out_reg[23]_i_5_n_2\,
      CO(0) => \addsub_out_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sel00,
      DI(1) => \addsub_out[23]_i_10__0_n_0\,
      DI(0) => \addsub_out_reg[23]_0\(3),
      O(3 downto 0) => s_res_exp(7 downto 4),
      S(3) => S(0),
      S(2) => \addsub_out[23]_i_13__0_n_0\,
      S(1) => \addsub_out[23]_i_14_n_0\,
      S(0) => \addsub_out[23]_i_15__0_n_0\
    );
\addsub_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[24]_i_1__1_n_0\,
      Q => \^outsub_1\(24),
      R => SR(0)
    );
\addsub_out_reg[24]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \addsub_out_reg[24]_i_3__0_n_1\,
      CO(1) => \addsub_out_reg[24]_i_3__0_n_2\,
      CO(0) => \addsub_out_reg[24]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \addsub_out[24]_i_4__1_n_0\,
      DI(2) => \addsub_out[24]_i_5__1_n_0\,
      DI(1) => \addsub_out[24]_i_6__1_n_0\,
      DI(0) => \addsub_out[24]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_addsub_out_reg[24]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[24]_i_8__0_n_0\,
      S(2) => \addsub_out[24]_i_9__0_n_0\,
      S(1) => \addsub_out[24]_i_10__0_n_0\,
      S(0) => \addsub_out[24]_i_11__0_n_0\
    );
\addsub_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[25]_i_1__1_n_0\,
      Q => \^outsub_1\(25),
      R => SR(0)
    );
\addsub_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \addsub_out[26]_i_1__1_n_0\,
      Q => \^outsub_1\(26),
      R => '0'
    );
\addsub_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[2]_i_1__0_n_0\,
      Q => \^outsub_1\(2),
      R => SR(0)
    );
\addsub_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[3]_i_1__0_n_0\,
      Q => \^outsub_1\(3),
      R => SR(0)
    );
\addsub_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[4]_i_1__0_n_0\,
      Q => \^outsub_1\(4),
      R => SR(0)
    );
\addsub_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[5]_i_1__0_n_0\,
      Q => \^outsub_1\(5),
      R => SR(0)
    );
\addsub_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[6]_i_1__0_n_0\,
      Q => \^outsub_1\(6),
      R => SR(0)
    );
\addsub_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[7]_i_1__0_n_0\,
      Q => \^outsub_1\(7),
      R => SR(0)
    );
\addsub_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[8]_i_1__0_n_0\,
      Q => \^outsub_1\(8),
      R => SR(0)
    );
\addsub_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => \addsub_out[9]_i_1__0_n_0\,
      Q => \^outsub_1\(9),
      R => SR(0)
    );
\mul_out[10]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(8),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(9),
      O => \mul_out[10]_i_10__0_n_0\
    );
\mul_out[10]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(7),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(8),
      O => \mul_out[10]_i_11__0_n_0\
    );
\mul_out[10]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(10),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(11),
      O => \mul_out[10]_i_8__0_n_0\
    );
\mul_out[10]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(9),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(10),
      O => \mul_out[10]_i_9__0_n_0\
    );
\mul_out[14]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(12),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(13),
      O => \mul_out[14]_i_10__0_n_0\
    );
\mul_out[14]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(11),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(12),
      O => \mul_out[14]_i_11__0_n_0\
    );
\mul_out[14]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(14),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(15),
      O => \mul_out[14]_i_8__0_n_0\
    );
\mul_out[14]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(13),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(14),
      O => \mul_out[14]_i_9__0_n_0\
    );
\mul_out[21]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^outsub_1\(19),
      I1 => \^outsub_1\(20),
      I2 => \mul_out_reg[25]_i_3__0\(3),
      O => \mul_out[21]_i_10__0_n_0\
    );
\mul_out[21]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^outsub_1\(19),
      I1 => \mul_out_reg[25]_i_3__0\(2),
      O => \mul_out[21]_i_11__0_n_0\
    );
\mul_out[21]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outsub_1\(20),
      I1 => \mul_out_reg[25]_i_3__0\(3),
      O => \mul_out[21]_i_8__0_n_0\
    );
\mul_out[25]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outsub_1\(23),
      I1 => \mul_out_reg[25]_i_3__0\(6),
      O => \mul_out[25]_i_13__0_n_0\
    );
\mul_out[25]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outsub_1\(22),
      I1 => \mul_out_reg[25]_i_3__0\(5),
      O => \mul_out[25]_i_14__0_n_0\
    );
\mul_out[25]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outsub_1\(21),
      I1 => \mul_out_reg[25]_i_3__0\(4),
      O => \mul_out[25]_i_15__0_n_0\
    );
\mul_out[25]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^outsub_1\(19),
      I1 => \^outsub_1\(18),
      I2 => \^outsub_1\(21),
      I3 => \^outsub_1\(20),
      O => \mul_out[25]_i_21__0_n_0\
    );
\mul_out[25]_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^outsub_1\(25),
      O => \addsub_out_reg[25]_0\(0)
    );
\mul_out[25]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(16),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(17),
      O => \mul_out[25]_i_26_n_0\
    );
\mul_out[25]_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(15),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(16),
      O => \mul_out[25]_i_27__0_n_0\
    );
\mul_out[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \mul_out[25]_i_21__0_n_0\,
      I1 => \^outsub_1\(25),
      I2 => \^outsub_1\(24),
      I3 => \^outsub_1\(23),
      I4 => \^outsub_1\(22),
      I5 => \mul_out[25]_i_2__0\(0),
      O => \addsub_out_reg[25]_1\
    );
\mul_out[25]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^outsub_1\(25),
      I1 => \mul_out_reg[25]_i_3__0\(7),
      O => \addsub_out_reg[25]_2\(0)
    );
\mul_out[2]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(0),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(1),
      O => \mul_out[2]_i_10__0_n_0\
    );
\mul_out[2]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outsub_1\(0),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      O => \mul_out[2]_i_11__0_n_0\
    );
\mul_out[2]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(2),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(3),
      O => \mul_out[2]_i_8__0_n_0\
    );
\mul_out[2]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(1),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(2),
      O => \mul_out[2]_i_9__0_n_0\
    );
\mul_out[6]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(4),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(5),
      O => \mul_out[6]_i_10__0_n_0\
    );
\mul_out[6]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(3),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(4),
      O => \mul_out[6]_i_11__0_n_0\
    );
\mul_out[6]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(6),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(7),
      O => \mul_out[6]_i_8__0_n_0\
    );
\mul_out[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^outsub_1\(5),
      I1 => \mul_out_reg[25]_i_3__0\(0),
      I2 => \^outsub_1\(6),
      O => \mul_out[6]_i_9__0_n_0\
    );
\mul_out_reg[10]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[6]_i_7__0_n_0\,
      CO(3) => \mul_out_reg[10]_i_7__0_n_0\,
      CO(2) => \mul_out_reg[10]_i_7__0_n_1\,
      CO(1) => \mul_out_reg[10]_i_7__0_n_2\,
      CO(0) => \mul_out_reg[10]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^outsub_1\(10 downto 7),
      O(3 downto 0) => \addsub_out_reg[10]_0\(3 downto 0),
      S(3) => \mul_out[10]_i_8__0_n_0\,
      S(2) => \mul_out[10]_i_9__0_n_0\,
      S(1) => \mul_out[10]_i_10__0_n_0\,
      S(0) => \mul_out[10]_i_11__0_n_0\
    );
\mul_out_reg[14]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[10]_i_7__0_n_0\,
      CO(3) => \mul_out_reg[14]_i_7__0_n_0\,
      CO(2) => \mul_out_reg[14]_i_7__0_n_1\,
      CO(1) => \mul_out_reg[14]_i_7__0_n_2\,
      CO(0) => \mul_out_reg[14]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^outsub_1\(14 downto 11),
      O(3 downto 0) => \addsub_out_reg[14]_0\(3 downto 0),
      S(3) => \mul_out[14]_i_8__0_n_0\,
      S(2) => \mul_out[14]_i_9__0_n_0\,
      S(1) => \mul_out[14]_i_10__0_n_0\,
      S(0) => \mul_out[14]_i_11__0_n_0\
    );
\mul_out_reg[21]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[21]_i_3__0_n_0\,
      CO(2) => \mul_out_reg[21]_i_3__0_n_1\,
      CO(1) => \mul_out_reg[21]_i_3__0_n_2\,
      CO(0) => \mul_out_reg[21]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \mul_out[21]_i_8__0_n_0\,
      DI(2) => \^outsub_1\(19),
      DI(1 downto 0) => \mul_out_reg[25]_i_3__0\(2 downto 1),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \mul_out_reg[21]\(1),
      S(2) => \mul_out[21]_i_10__0_n_0\,
      S(1) => \mul_out[21]_i_11__0_n_0\,
      S(0) => \mul_out_reg[21]\(0)
    );
\mul_out_reg[25]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[14]_i_7__0_n_0\,
      CO(3) => \CpiaResul_reg[17]\(0),
      CO(2) => \NLW_mul_out_reg[25]_i_23_CO_UNCONNECTED\(2),
      CO(1) => \mul_out_reg[25]_i_23_n_2\,
      CO(0) => \mul_out_reg[25]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_out_reg[25]_i_3__0\(0),
      DI(1 downto 0) => \^outsub_1\(16 downto 15),
      O(3) => \NLW_mul_out_reg[25]_i_23_O_UNCONNECTED\(3),
      O(2 downto 0) => \CpiaResul_reg[17]_0\(2 downto 0),
      S(3) => '1',
      S(2) => \mul_out[17]_i_8__0\(0),
      S(1) => \mul_out[25]_i_26_n_0\,
      S(0) => \mul_out[25]_i_27__0_n_0\
    );
\mul_out_reg[25]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[21]_i_3__0_n_0\,
      CO(3) => \NLW_mul_out_reg[25]_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \mul_out_reg[25]_i_4__0_n_1\,
      CO(1) => \mul_out_reg[25]_i_4__0_n_2\,
      CO(0) => \mul_out_reg[25]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_out[25]_i_13__0_n_0\,
      DI(1) => \mul_out[25]_i_14__0_n_0\,
      DI(0) => \mul_out[25]_i_15__0_n_0\,
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => \mul_out_reg[25]\(3 downto 0)
    );
\mul_out_reg[2]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[2]_i_7__0_n_0\,
      CO(2) => \mul_out_reg[2]_i_7__0_n_1\,
      CO(1) => \mul_out_reg[2]_i_7__0_n_2\,
      CO(0) => \mul_out_reg[2]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^outsub_1\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \mul_out[2]_i_8__0_n_0\,
      S(2) => \mul_out[2]_i_9__0_n_0\,
      S(1) => \mul_out[2]_i_10__0_n_0\,
      S(0) => \mul_out[2]_i_11__0_n_0\
    );
\mul_out_reg[6]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[2]_i_7__0_n_0\,
      CO(3) => \mul_out_reg[6]_i_7__0_n_0\,
      CO(2) => \mul_out_reg[6]_i_7__0_n_1\,
      CO(1) => \mul_out_reg[6]_i_7__0_n_2\,
      CO(0) => \mul_out_reg[6]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^outsub_1\(6 downto 3),
      O(3 downto 0) => \addsub_out_reg[6]_0\(3 downto 0),
      S(3) => \mul_out[6]_i_8__0_n_0\,
      S(2) => \mul_out[6]_i_9__0_n_0\,
      S(1) => \mul_out[6]_i_10__0_n_0\,
      S(0) => \mul_out[6]_i_11__0_n_0\
    );
\res_man[11]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(11),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[15]_i_24__1_n_0\,
      I5 => \res_man[11]_i_18__1_n_0\,
      O => \res_man[11]_i_10__1_n_0\
    );
\res_man[11]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(11),
      I2 => \res_man[15]_i_25__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_19__1_n_0\,
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[11]_i_11__1_n_0\
    );
\res_man[11]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(10),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => \res_man[11]_i_18__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[11]_i_20__1_n_0\,
      O => \res_man[11]_i_12__1_n_0\
    );
\res_man[11]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444F4F4F444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(10),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => \res_man[11]_i_21__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[11]_i_19__1_n_0\,
      O => \res_man[11]_i_13__1_n_0\
    );
\res_man[11]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(9),
      I2 => \res_man[11]_i_20__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[19]_i_23__0_n_0\,
      I5 => \res_man[11]_i_22__1_n_0\,
      O => \res_man[11]_i_14__1_n_0\
    );
\res_man[11]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(9),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_21__1_n_0\,
      I5 => \res_man[11]_i_23__1_n_0\,
      O => \res_man[11]_i_15__1_n_0\
    );
\res_man[11]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(8),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[11]_i_22__1_n_0\,
      I5 => \res_man[11]_i_24__1_n_0\,
      O => \res_man[11]_i_16__1_n_0\
    );
\res_man[11]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(8),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_23__1_n_0\,
      I5 => \res_man[11]_i_25__1_n_0\,
      O => \res_man[11]_i_17__1_n_0\
    );
\res_man[11]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_26__1_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[11]_i_26__0_n_0\,
      O => \res_man[11]_i_18__1_n_0\
    );
\res_man[11]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \res_man[15]_i_27__1_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_27__0_n_0\,
      O => \res_man[11]_i_19__1_n_0\
    );
\res_man[11]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_28__0_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[11]_i_28__0_n_0\,
      O => \res_man[11]_i_20__1_n_0\
    );
\res_man[11]_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_29__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_29__0_n_0\,
      O => \res_man[11]_i_21__1_n_0\
    );
\res_man[11]_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_26__0_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[11]_i_30__0_n_0\,
      O => \res_man[11]_i_22__1_n_0\
    );
\res_man[11]_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_27__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_31__0_n_0\,
      O => \res_man[11]_i_23__1_n_0\
    );
\res_man[11]_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_28__0_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[11]_i_32__0_n_0\,
      O => \res_man[11]_i_24__1_n_0\
    );
\res_man[11]_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_29__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_33__0_n_0\,
      O => \res_man[11]_i_25__1_n_0\
    );
\res_man[11]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ir_IBUF(15),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(11),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(4),
      O => \res_man[11]_i_26__0_n_0\
    );
\res_man[11]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ul_IBUF(15),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(11),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(4),
      O => \res_man[11]_i_27__0_n_0\
    );
\res_man[11]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003B0038"
    )
        port map (
      I0 => x_ir_IBUF(14),
      I1 => minusOp0_out(2),
      I2 => minusOp0_out(3),
      I3 => minusOp0_out(4),
      I4 => x_ir_IBUF(10),
      O => \res_man[11]_i_28__0_n_0\
    );
\res_man[11]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E32"
    )
        port map (
      I0 => x_ul_IBUF(10),
      I1 => minusOp2_out(2),
      I2 => minusOp2_out(3),
      I3 => x_ul_IBUF(14),
      I4 => minusOp2_out(4),
      O => \res_man[11]_i_29__0_n_0\
    );
\res_man[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[11]_i_11__1_n_0\,
      O => p_1_in(11)
    );
\res_man[11]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ir_IBUF(13),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(17),
      I3 => minusOp0_out(3),
      I4 => x_ir_IBUF(9),
      I5 => minusOp0_out(4),
      O => \res_man[11]_i_30__0_n_0\
    );
\res_man[11]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(17),
      I3 => minusOp2_out(3),
      I4 => x_ul_IBUF(9),
      I5 => minusOp2_out(4),
      O => \res_man[11]_i_31__0_n_0\
    );
\res_man[11]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ir_IBUF(12),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(16),
      I3 => minusOp0_out(3),
      I4 => x_ir_IBUF(8),
      I5 => minusOp0_out(4),
      O => \res_man[11]_i_32__0_n_0\
    );
\res_man[11]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(12),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(16),
      I3 => minusOp2_out(3),
      I4 => x_ul_IBUF(8),
      I5 => minusOp2_out(4),
      O => \res_man[11]_i_33__0_n_0\
    );
\res_man[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_12__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[11]_i_13__1_n_0\,
      O => p_1_in(10)
    );
\res_man[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[11]_i_15__1_n_0\,
      O => p_1_in(9)
    );
\res_man[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[11]_i_17__1_n_0\,
      O => p_1_in(8)
    );
\res_man[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[11]_i_11__1_n_0\,
      O => \res_man[11]_i_6__1_n_0\
    );
\res_man[11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_12__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[11]_i_13__1_n_0\,
      O => \res_man[11]_i_7__1_n_0\
    );
\res_man[11]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[11]_i_15__1_n_0\,
      O => \res_man[11]_i_8__1_n_0\
    );
\res_man[11]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[11]_i_17__1_n_0\,
      O => \res_man[11]_i_9__1_n_0\
    );
\res_man[15]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(15),
      I2 => \res_man[19]_i_28__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[15]_i_18__1_n_0\,
      I5 => \res_man[19]_i_23__0_n_0\,
      O => \res_man[15]_i_10__1_n_0\
    );
\res_man[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(15),
      I2 => \res_man[19]_i_30__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[15]_i_19__1_n_0\,
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[15]_i_11__0_n_0\
    );
\res_man[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(14),
      I2 => \res_man[15]_i_18__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[15]_i_20__1_n_0\,
      I5 => \res_man[19]_i_23__0_n_0\,
      O => \res_man[15]_i_12__0_n_0\
    );
\res_man[15]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(14),
      I2 => \res_man[15]_i_19__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[15]_i_21__1_n_0\,
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[15]_i_13__1_n_0\
    );
\res_man[15]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(13),
      I2 => \res_man[15]_i_20__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[15]_i_22__1_n_0\,
      I5 => \res_man[19]_i_23__0_n_0\,
      O => \res_man[15]_i_14__1_n_0\
    );
\res_man[15]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(13),
      I2 => \res_man[15]_i_21__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[15]_i_23__0_n_0\,
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[15]_i_15__1_n_0\
    );
\res_man[15]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFF4F444444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(12),
      I2 => \res_man[15]_i_24__1_n_0\,
      I3 => \res_man[15]_i_22__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[19]_i_23__0_n_0\,
      O => \res_man[15]_i_16__1_n_0\
    );
\res_man[15]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(12),
      I2 => \res_man[15]_i_23__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[15]_i_25__1_n_0\,
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[15]_i_17__1_n_0\
    );
\res_man[15]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => minusOp0_out(4),
      I1 => minusOp0_out(3),
      I2 => minusOp0_out(2),
      I3 => x_ir_IBUF(15),
      I4 => minusOp0_out(1),
      I5 => x_ir_IBUF(17),
      O => \res_man[15]_i_18__1_n_0\
    );
\res_man[15]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => minusOp2_out(4),
      I1 => minusOp2_out(3),
      I2 => minusOp2_out(2),
      I3 => x_ul_IBUF(15),
      I4 => minusOp2_out(1),
      I5 => x_ul_IBUF(17),
      O => \res_man[15]_i_19__1_n_0\
    );
\res_man[15]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => x_ir_IBUF(14),
      I1 => minusOp0_out(1),
      I2 => minusOp0_out(4),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(2),
      I5 => x_ir_IBUF(16),
      O => \res_man[15]_i_20__1_n_0\
    );
\res_man[15]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => x_ul_IBUF(14),
      I1 => minusOp2_out(1),
      I2 => minusOp2_out(4),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(2),
      I5 => x_ul_IBUF(16),
      O => \res_man[15]_i_21__1_n_0\
    );
\res_man[15]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD1DDDDDDDD"
    )
        port map (
      I0 => \res_man[15]_i_26__1_n_0\,
      I1 => minusOp0_out(1),
      I2 => minusOp0_out(4),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(2),
      I5 => x_ir_IBUF(15),
      O => \res_man[15]_i_22__1_n_0\
    );
\res_man[15]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => minusOp2_out(2),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(15),
      I3 => minusOp2_out(4),
      I4 => minusOp2_out(1),
      I5 => \res_man[15]_i_27__1_n_0\,
      O => \res_man[15]_i_23__0_n_0\
    );
\res_man[15]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => minusOp0_out(3),
      I1 => minusOp0_out(4),
      I2 => minusOp0_out(2),
      I3 => x_ir_IBUF(14),
      I4 => minusOp0_out(1),
      I5 => \res_man[15]_i_28__0_n_0\,
      O => \res_man[15]_i_24__1_n_0\
    );
\res_man[15]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEF0000EEEFFFFF"
    )
        port map (
      I0 => minusOp2_out(3),
      I1 => minusOp2_out(4),
      I2 => minusOp2_out(2),
      I3 => x_ul_IBUF(14),
      I4 => minusOp2_out(1),
      I5 => \res_man[15]_i_29__0_n_0\,
      O => \res_man[15]_i_25__1_n_0\
    );
\res_man[15]_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ir_IBUF(17),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(13),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(4),
      O => \res_man[15]_i_26__1_n_0\
    );
\res_man[15]_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => minusOp2_out(2),
      I2 => minusOp2_out(3),
      I3 => minusOp2_out(4),
      I4 => x_ul_IBUF(13),
      O => \res_man[15]_i_27__1_n_0\
    );
\res_man[15]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ir_IBUF(16),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(12),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(4),
      O => \res_man[15]_i_28__0_n_0\
    );
\res_man[15]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ul_IBUF(16),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(12),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(4),
      O => \res_man[15]_i_29__0_n_0\
    );
\res_man[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[15]_i_11__0_n_0\,
      O => p_1_in(15)
    );
\res_man[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_12__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[15]_i_13__1_n_0\,
      O => p_1_in(14)
    );
\res_man[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[15]_i_15__1_n_0\,
      O => p_1_in(13)
    );
\res_man[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[15]_i_17__1_n_0\,
      O => p_1_in(12)
    );
\res_man[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[15]_i_11__0_n_0\,
      O => \res_man[15]_i_6__1_n_0\
    );
\res_man[15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_12__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[15]_i_13__1_n_0\,
      O => \res_man[15]_i_7__1_n_0\
    );
\res_man[15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[15]_i_15__1_n_0\,
      O => \res_man[15]_i_8__1_n_0\
    );
\res_man[15]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[15]_i_17__1_n_0\,
      O => \res_man[15]_i_9__1_n_0\
    );
\res_man[19]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \res_man[19]_i_15__1_n_0\,
      I1 => \addsub_out[23]_i_9__0_n_0\,
      I2 => \^co\(0),
      I3 => minusOp0_out(0),
      I4 => \res_man[19]_i_20__0_n_0\,
      I5 => \res_man[19]_i_21__0_n_0\,
      O => \res_man[19]_i_10__1_n_0\
    );
\res_man[19]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => minusOp0_out(0),
      I1 => \res_man[19]_i_22__0_n_0\,
      I2 => minusOp0_out(1),
      I3 => \res_man[19]_i_23__0_n_0\,
      I4 => \res_man[19]_i_24__1_n_0\,
      I5 => x_ir_IBUF(17),
      O => \res_man[19]_i_11__0_n_0\
    );
\res_man[19]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => minusOp2_out(0),
      I1 => \res_man[19]_i_25__1_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[19]_i_26__0_n_0\,
      I4 => \res_man[19]_i_27__1_n_0\,
      I5 => x_ul_IBUF(17),
      O => \res_man[19]_i_12__1_n_0\
    );
\res_man[19]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(16),
      I2 => \res_man[19]_i_28__1_n_0\,
      I3 => \res_man[19]_i_29__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[19]_i_23__0_n_0\,
      O => \res_man[19]_i_13__0_n_0\
    );
\res_man[19]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(16),
      I2 => \res_man[19]_i_30__1_n_0\,
      I3 => \res_man[19]_i_31__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[19]_i_26__0_n_0\,
      O => \res_man[19]_i_14__1_n_0\
    );
\res_man[19]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_ir_IBUF(18),
      I1 => x_ir_IBUF(24),
      I2 => x_ir_IBUF(25),
      I3 => x_ir_IBUF(23),
      I4 => \res_man[19]_i_32__1_n_0\,
      O => \res_man[19]_i_15__1_n_0\
    );
\res_man[19]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out(7),
      I1 => minusOp2_out(6),
      I2 => minusOp2_out(5),
      O => \res_man[19]_i_17__1_n_0\
    );
\res_man[19]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => minusOp2_out(4),
      I1 => minusOp2_out(3),
      I2 => minusOp2_out(2),
      I3 => minusOp2_out(1),
      O => \res_man[19]_i_18__1_n_0\
    );
\res_man[19]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp0_out(7),
      I1 => minusOp0_out(6),
      I2 => minusOp0_out(5),
      O => \res_man[19]_i_20__0_n_0\
    );
\res_man[19]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => minusOp0_out(4),
      I1 => minusOp0_out(3),
      I2 => minusOp0_out(2),
      I3 => minusOp0_out(1),
      O => \res_man[19]_i_21__0_n_0\
    );
\res_man[19]_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp0_out(2),
      I1 => minusOp0_out(3),
      I2 => minusOp0_out(4),
      O => \res_man[19]_i_22__0_n_0\
    );
\res_man[19]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => minusOp0_out(5),
      I1 => minusOp0_out(6),
      I2 => minusOp0_out(7),
      I3 => \res_man[19]_i_24__1_n_0\,
      O => \res_man[19]_i_23__0_n_0\
    );
\res_man[19]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      I1 => \addsub_out[23]_i_9__0_n_0\,
      O => \res_man[19]_i_24__1_n_0\
    );
\res_man[19]_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => minusOp2_out(2),
      I1 => minusOp2_out(3),
      I2 => minusOp2_out(4),
      O => \res_man[19]_i_25__1_n_0\
    );
\res_man[19]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => minusOp2_out(5),
      I1 => minusOp2_out(6),
      I2 => minusOp2_out(7),
      I3 => \res_man[19]_i_27__1_n_0\,
      O => \res_man[19]_i_26__0_n_0\
    );
\res_man[19]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => \addsub_out[23]_i_9__0_n_0\,
      O => \res_man[19]_i_27__1_n_0\
    );
\res_man[19]_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => minusOp0_out(1),
      I1 => minusOp0_out(2),
      I2 => minusOp0_out(3),
      I3 => minusOp0_out(4),
      I4 => x_ir_IBUF(16),
      O => \res_man[19]_i_28__1_n_0\
    );
\res_man[19]_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => x_ir_IBUF(17),
      I1 => minusOp0_out(1),
      I2 => minusOp0_out(2),
      I3 => minusOp0_out(3),
      I4 => minusOp0_out(4),
      O => \res_man[19]_i_29__1_n_0\
    );
\res_man[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C55C5555"
    )
        port map (
      I0 => \res_man[19]_i_9__1_n_0\,
      I1 => \res_man[19]_i_10__1_n_0\,
      I2 => x_ir_IBUF(26),
      I3 => x_ul_IBUF(26),
      I4 => s_sign_reg_0(0),
      O => p_1_in(18)
    );
\res_man[19]_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => minusOp2_out(1),
      I1 => minusOp2_out(2),
      I2 => minusOp2_out(3),
      I3 => minusOp2_out(4),
      I4 => x_ul_IBUF(16),
      O => \res_man[19]_i_30__1_n_0\
    );
\res_man[19]_i_31__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => minusOp2_out(1),
      I2 => minusOp2_out(2),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(4),
      O => \res_man[19]_i_31__1_n_0\
    );
\res_man[19]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_ir_IBUF(19),
      I1 => x_ir_IBUF(20),
      I2 => x_ir_IBUF(21),
      I3 => x_ir_IBUF(22),
      O => \res_man[19]_i_32__1_n_0\
    );
\res_man[19]_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      O => \res_man[19]_i_33__1_n_0\
    );
\res_man[19]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => x_ir_IBUF(20),
      O => \res_man[19]_i_34__1_n_0\
    );
\res_man[19]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => x_ir_IBUF(19),
      O => \res_man[19]_i_35__1_n_0\
    );
\res_man[19]_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => x_ir_IBUF(18),
      O => \res_man[19]_i_36__1_n_0\
    );
\res_man[19]_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      O => \res_man[19]_i_38__0_n_0\
    );
\res_man[19]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => x_ir_IBUF(20),
      O => \res_man[19]_i_39__0_n_0\
    );
\res_man[19]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[19]_i_11__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[19]_i_12__1_n_0\,
      O => p_1_in(17)
    );
\res_man[19]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => x_ir_IBUF(19),
      O => \res_man[19]_i_40__0_n_0\
    );
\res_man[19]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => x_ir_IBUF(18),
      O => \res_man[19]_i_41__0_n_0\
    );
\res_man[19]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => x_ul_IBUF(25),
      O => \res_man[19]_i_43__0_n_0\
    );
\res_man[19]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(24),
      I1 => x_ir_IBUF(24),
      O => \res_man[19]_i_44__0_n_0\
    );
\res_man[19]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      O => \res_man[19]_i_45__0_n_0\
    );
\res_man[19]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(22),
      I1 => x_ir_IBUF(22),
      O => \res_man[19]_i_46__0_n_0\
    );
\res_man[19]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => x_ul_IBUF(25),
      O => \res_man[19]_i_47__0_n_0\
    );
\res_man[19]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(24),
      I1 => x_ir_IBUF(24),
      O => \res_man[19]_i_48__0_n_0\
    );
\res_man[19]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      O => \res_man[19]_i_49__0_n_0\
    );
\res_man[19]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[19]_i_13__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[19]_i_14__1_n_0\,
      O => p_1_in(16)
    );
\res_man[19]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(22),
      I1 => x_ir_IBUF(22),
      O => \res_man[19]_i_50__0_n_0\
    );
\res_man[19]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(26),
      I1 => x_ir_IBUF(26),
      O => \res_man[19]_i_5__2_n_0\
    );
\res_man[19]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[19]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[19]_i_9__1_n_0\,
      O => \res_man[19]_i_6__1_n_0\
    );
\res_man[19]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[19]_i_11__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[19]_i_12__1_n_0\,
      O => \res_man[19]_i_7__1_n_0\
    );
\res_man[19]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[19]_i_13__0_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[19]_i_14__1_n_0\,
      O => \res_man[19]_i_8__1_n_0\
    );
\res_man[19]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747474747474"
    )
        port map (
      I0 => \res_man[19]_i_15__1_n_0\,
      I1 => \addsub_out[23]_i_9__0_n_0\,
      I2 => \^co\(0),
      I3 => minusOp2_out(0),
      I4 => \res_man[19]_i_17__1_n_0\,
      I5 => \res_man[19]_i_18__1_n_0\,
      O => \res_man[19]_i_9__1_n_0\
    );
\res_man[3]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_17__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[3]_i_18__1_n_0\,
      O => \res_man[3]_i_10__1_n_0\
    );
\res_man[3]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(3),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => \res_man[3]_i_19__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[7]_i_24__1_n_0\,
      O => \res_man[3]_i_11__1_n_0\
    );
\res_man[3]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(3),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => \res_man[3]_i_20__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[7]_i_25__1_n_0\,
      O => \res_man[3]_i_12__1_n_0\
    );
\res_man[3]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(2),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[3]_i_19__1_n_0\,
      I5 => \res_man[3]_i_21__1_n_0\,
      O => \res_man[3]_i_13__1_n_0\
    );
\res_man[3]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(2),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[3]_i_20__1_n_0\,
      I5 => \res_man[3]_i_22__1_n_0\,
      O => \res_man[3]_i_14__1_n_0\
    );
\res_man[3]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(1),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => \res_man[3]_i_23__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[3]_i_21__1_n_0\,
      O => \res_man[3]_i_15__1_n_0\
    );
\res_man[3]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(1),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => \res_man[3]_i_24__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[3]_i_22__1_n_0\,
      O => \res_man[3]_i_16__1_n_0\
    );
\res_man[3]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444444F4444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(0),
      I2 => minusOp0_out(0),
      I3 => \res_man[3]_i_25__1_n_0\,
      I4 => \res_man[19]_i_23__0_n_0\,
      I5 => \res_man[3]_i_23__1_n_0\,
      O => \res_man[3]_i_17__1_n_0\
    );
\res_man[3]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4FF4444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(0),
      I2 => \res_man[3]_i_24__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[19]_i_26__0_n_0\,
      I5 => \res_man[3]_i_26__1_n_0\,
      O => \res_man[3]_i_18__1_n_0\
    );
\res_man[3]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_30__0_n_0\,
      I1 => \res_man[7]_i_31__0_n_0\,
      I2 => minusOp0_out(1),
      I3 => \res_man[3]_i_27__1_n_0\,
      I4 => minusOp0_out(2),
      I5 => \res_man[3]_i_28__0_n_0\,
      O => \res_man[3]_i_19__1_n_0\
    );
\res_man[3]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_32__0_n_0\,
      I1 => \res_man[7]_i_33__0_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_29__0_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_30__0_n_0\,
      O => \res_man[3]_i_20__1_n_0\
    );
\res_man[3]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_34__0_n_0\,
      I1 => \res_man[7]_i_35__0_n_0\,
      I2 => minusOp0_out(1),
      I3 => \res_man[3]_i_31__0_n_0\,
      I4 => minusOp0_out(2),
      I5 => \res_man[3]_i_32__0_n_0\,
      O => \res_man[3]_i_21__1_n_0\
    );
\res_man[3]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_36__0_n_0\,
      I1 => \res_man[7]_i_37__0_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_33__0_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_34__0_n_0\,
      O => \res_man[3]_i_22__1_n_0\
    );
\res_man[3]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_27__1_n_0\,
      I1 => \res_man[3]_i_28__0_n_0\,
      I2 => minusOp0_out(1),
      I3 => \res_man[7]_i_31__0_n_0\,
      I4 => minusOp0_out(2),
      I5 => \res_man[3]_i_35__0_n_0\,
      O => \res_man[3]_i_23__1_n_0\
    );
\res_man[3]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_29__0_n_0\,
      I1 => \res_man[3]_i_30__0_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[7]_i_33__0_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_36__0_n_0\,
      O => \res_man[3]_i_24__1_n_0\
    );
\res_man[3]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_35__0_n_0\,
      I1 => \res_man[3]_i_37__0_n_0\,
      I2 => minusOp0_out(1),
      I3 => \res_man[3]_i_31__0_n_0\,
      I4 => minusOp0_out(2),
      I5 => \res_man[3]_i_32__0_n_0\,
      O => \res_man[3]_i_25__1_n_0\
    );
\res_man[3]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_37__0_n_0\,
      I1 => \res_man[3]_i_38__0_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_33__0_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_34__0_n_0\,
      O => \res_man[3]_i_26__1_n_0\
    );
\res_man[3]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(15),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(7),
      I3 => minusOp0_out(4),
      O => \res_man[3]_i_27__1_n_0\
    );
\res_man[3]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(11),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(3),
      I3 => minusOp0_out(4),
      O => \res_man[3]_i_28__0_n_0\
    );
\res_man[3]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(15),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(7),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_29__0_n_0\
    );
\res_man[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(26),
      I1 => x_ir_IBUF(26),
      O => \res_man[3]_i_2__2_n_0\
    );
\res_man[3]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(3),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_30__0_n_0\
    );
\res_man[3]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(14),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(6),
      I3 => minusOp0_out(4),
      O => \res_man[3]_i_31__0_n_0\
    );
\res_man[3]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => x_ir_IBUF(2),
      I1 => x_ir_IBUF(10),
      I2 => minusOp0_out(4),
      I3 => minusOp0_out(3),
      O => \res_man[3]_i_32__0_n_0\
    );
\res_man[3]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(14),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(6),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_33__0_n_0\
    );
\res_man[3]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => x_ul_IBUF(2),
      I1 => x_ul_IBUF(10),
      I2 => minusOp2_out(4),
      I3 => minusOp2_out(3),
      O => \res_man[3]_i_34__0_n_0\
    );
\res_man[3]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ir_IBUF(9),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(17),
      I3 => minusOp0_out(4),
      I4 => x_ir_IBUF(1),
      O => \res_man[3]_i_35__0_n_0\
    );
\res_man[3]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ul_IBUF(9),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(17),
      I3 => minusOp2_out(4),
      I4 => x_ul_IBUF(1),
      O => \res_man[3]_i_36__0_n_0\
    );
\res_man[3]_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ir_IBUF(8),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(16),
      I3 => minusOp0_out(4),
      I4 => x_ir_IBUF(0),
      O => \res_man[3]_i_37__0_n_0\
    );
\res_man[3]_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ul_IBUF(8),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(16),
      I3 => minusOp2_out(4),
      I4 => x_ul_IBUF(0),
      O => \res_man[3]_i_38__0_n_0\
    );
\res_man[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_11__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[3]_i_12__1_n_0\,
      O => p_1_in(3)
    );
\res_man[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_13__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[3]_i_14__1_n_0\,
      O => p_1_in(2)
    );
\res_man[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_15__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[3]_i_16__1_n_0\,
      O => p_1_in(1)
    );
\res_man[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_17__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[3]_i_18__1_n_0\,
      O => p_1_in(0)
    );
\res_man[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_11__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[3]_i_12__1_n_0\,
      O => \res_man[3]_i_7__1_n_0\
    );
\res_man[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_13__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[3]_i_14__1_n_0\,
      O => \res_man[3]_i_8__1_n_0\
    );
\res_man[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_15__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[3]_i_16__1_n_0\,
      O => \res_man[3]_i_9__1_n_0\
    );
\res_man[7]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(7),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => \res_man[7]_i_18__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[11]_i_24__1_n_0\,
      O => \res_man[7]_i_10__1_n_0\
    );
\res_man[7]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(7),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => \res_man[7]_i_19__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[11]_i_25__1_n_0\,
      O => \res_man[7]_i_11__1_n_0\
    );
\res_man[7]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(6),
      I2 => \res_man[7]_i_20__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[19]_i_23__0_n_0\,
      I5 => \res_man[7]_i_18__1_n_0\,
      O => \res_man[7]_i_12__1_n_0\
    );
\res_man[7]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(6),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[7]_i_19__1_n_0\,
      I5 => \res_man[7]_i_21__1_n_0\,
      O => \res_man[7]_i_13__1_n_0\
    );
\res_man[7]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(5),
      I2 => \res_man[19]_i_23__0_n_0\,
      I3 => \res_man[7]_i_22__1_n_0\,
      I4 => minusOp0_out(0),
      I5 => \res_man[7]_i_20__1_n_0\,
      O => \res_man[7]_i_14__1_n_0\
    );
\res_man[7]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(5),
      I2 => \res_man[19]_i_26__0_n_0\,
      I3 => \res_man[7]_i_23__1_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[7]_i_21__1_n_0\,
      O => \res_man[7]_i_15__1_n_0\
    );
\res_man[7]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_24__1_n_0\,
      I1 => x_ir_IBUF(4),
      I2 => \res_man[7]_i_24__1_n_0\,
      I3 => minusOp0_out(0),
      I4 => \res_man[19]_i_23__0_n_0\,
      I5 => \res_man[7]_i_22__1_n_0\,
      O => \res_man[7]_i_16__1_n_0\
    );
\res_man[7]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_27__1_n_0\,
      I1 => x_ul_IBUF(4),
      I2 => \res_man[7]_i_25__1_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[19]_i_26__0_n_0\,
      I5 => \res_man[7]_i_23__1_n_0\,
      O => \res_man[7]_i_17__1_n_0\
    );
\res_man[7]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_30__0_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[7]_i_26__1_n_0\,
      O => \res_man[7]_i_18__1_n_0\
    );
\res_man[7]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_31__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_27__1_n_0\,
      O => \res_man[7]_i_19__1_n_0\
    );
\res_man[7]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_32__0_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[7]_i_28__1_n_0\,
      O => \res_man[7]_i_20__1_n_0\
    );
\res_man[7]_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_33__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_29__1_n_0\,
      O => \res_man[7]_i_21__1_n_0\
    );
\res_man[7]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_26__1_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[7]_i_30__0_n_0\,
      I3 => minusOp0_out(2),
      I4 => \res_man[7]_i_31__0_n_0\,
      O => \res_man[7]_i_22__1_n_0\
    );
\res_man[7]_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_27__1_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_32__0_n_0\,
      I3 => minusOp2_out(2),
      I4 => \res_man[7]_i_33__0_n_0\,
      O => \res_man[7]_i_23__1_n_0\
    );
\res_man[7]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_28__1_n_0\,
      I1 => minusOp0_out(1),
      I2 => \res_man[7]_i_34__0_n_0\,
      I3 => minusOp0_out(2),
      I4 => \res_man[7]_i_35__0_n_0\,
      O => \res_man[7]_i_24__1_n_0\
    );
\res_man[7]_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_29__1_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_36__0_n_0\,
      I3 => minusOp2_out(2),
      I4 => \res_man[7]_i_37__0_n_0\,
      O => \res_man[7]_i_25__1_n_0\
    );
\res_man[7]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ir_IBUF(11),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(15),
      I3 => minusOp0_out(3),
      I4 => x_ir_IBUF(7),
      I5 => minusOp0_out(4),
      O => \res_man[7]_i_26__1_n_0\
    );
\res_man[7]_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(15),
      I3 => minusOp2_out(3),
      I4 => x_ul_IBUF(7),
      I5 => minusOp2_out(4),
      O => \res_man[7]_i_27__1_n_0\
    );
\res_man[7]_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => x_ir_IBUF(10),
      I1 => minusOp0_out(2),
      I2 => x_ir_IBUF(14),
      I3 => minusOp0_out(3),
      I4 => x_ir_IBUF(6),
      I5 => minusOp0_out(4),
      O => \res_man[7]_i_28__1_n_0\
    );
\res_man[7]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => x_ul_IBUF(10),
      I1 => minusOp2_out(2),
      I2 => x_ul_IBUF(14),
      I3 => minusOp2_out(3),
      I4 => x_ul_IBUF(6),
      I5 => minusOp2_out(4),
      O => \res_man[7]_i_29__1_n_0\
    );
\res_man[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[7]_i_11__1_n_0\,
      O => p_1_in(7)
    );
\res_man[7]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(17),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(9),
      I3 => minusOp0_out(4),
      O => \res_man[7]_i_30__0_n_0\
    );
\res_man[7]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(13),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(5),
      I3 => minusOp0_out(4),
      O => \res_man[7]_i_31__0_n_0\
    );
\res_man[7]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(9),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_32__0_n_0\
    );
\res_man[7]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(5),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_33__0_n_0\
    );
\res_man[7]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(16),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(8),
      I3 => minusOp0_out(4),
      O => \res_man[7]_i_34__0_n_0\
    );
\res_man[7]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ir_IBUF(12),
      I1 => minusOp0_out(3),
      I2 => x_ir_IBUF(4),
      I3 => minusOp0_out(4),
      O => \res_man[7]_i_35__0_n_0\
    );
\res_man[7]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(16),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(8),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_36__0_n_0\
    );
\res_man[7]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(12),
      I1 => minusOp2_out(3),
      I2 => x_ul_IBUF(4),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_37__0_n_0\
    );
\res_man[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_12__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[7]_i_13__1_n_0\,
      O => p_1_in(6)
    );
\res_man[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[7]_i_15__1_n_0\,
      O => p_1_in(5)
    );
\res_man[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => s_sign_reg_0(0),
      I4 => \res_man[7]_i_17__1_n_0\,
      O => p_1_in(4)
    );
\res_man[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_10__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[7]_i_11__1_n_0\,
      O => \res_man[7]_i_6__1_n_0\
    );
\res_man[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_12__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[7]_i_13__1_n_0\,
      O => \res_man[7]_i_7__1_n_0\
    );
\res_man[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_14__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[7]_i_15__1_n_0\,
      O => \res_man[7]_i_8__1_n_0\
    );
\res_man[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_16__1_n_0\,
      I1 => x_ir_IBUF(26),
      I2 => x_ul_IBUF(26),
      I3 => \res_man[7]_i_17__1_n_0\,
      O => \res_man[7]_i_9__1_n_0\
    );
\res_man_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(0),
      Q => \res_man_reg_n_0_[0]\,
      R => SR(0)
    );
\res_man_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(10),
      Q => \res_man_reg_n_0_[10]\,
      R => SR(0)
    );
\res_man_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(11),
      Q => \res_man_reg_n_0_[11]\,
      R => SR(0)
    );
\res_man_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[7]_i_1__1_n_0\,
      CO(3) => \res_man_reg[11]_i_1__1_n_0\,
      CO(2) => \res_man_reg[11]_i_1__1_n_1\,
      CO(1) => \res_man_reg[11]_i_1__1_n_2\,
      CO(0) => \res_man_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(11 downto 8),
      O(3 downto 0) => s_res_man(11 downto 8),
      S(3) => \res_man[11]_i_6__1_n_0\,
      S(2) => \res_man[11]_i_7__1_n_0\,
      S(1) => \res_man[11]_i_8__1_n_0\,
      S(0) => \res_man[11]_i_9__1_n_0\
    );
\res_man_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(12),
      Q => \res_man_reg_n_0_[12]\,
      R => SR(0)
    );
\res_man_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(13),
      Q => \res_man_reg_n_0_[13]\,
      R => SR(0)
    );
\res_man_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(14),
      Q => \res_man_reg_n_0_[14]\,
      R => SR(0)
    );
\res_man_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(15),
      Q => \res_man_reg_n_0_[15]\,
      R => SR(0)
    );
\res_man_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[11]_i_1__1_n_0\,
      CO(3) => \res_man_reg[15]_i_1__1_n_0\,
      CO(2) => \res_man_reg[15]_i_1__1_n_1\,
      CO(1) => \res_man_reg[15]_i_1__1_n_2\,
      CO(0) => \res_man_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(15 downto 12),
      O(3 downto 0) => s_res_man(15 downto 12),
      S(3) => \res_man[15]_i_6__1_n_0\,
      S(2) => \res_man[15]_i_7__1_n_0\,
      S(1) => \res_man[15]_i_8__1_n_0\,
      S(0) => \res_man[15]_i_9__1_n_0\
    );
\res_man_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(16),
      Q => \res_man_reg_n_0_[16]\,
      R => SR(0)
    );
\res_man_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(17),
      Q => p_0_in,
      R => SR(0)
    );
\res_man_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(18),
      Q => sel00,
      R => SR(0)
    );
\res_man_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(19),
      Q => p_0_in15_in,
      R => SR(0)
    );
\res_man_reg[19]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_16__0_n_0\,
      CO(2) => \res_man_reg[19]_i_16__0_n_1\,
      CO(1) => \res_man_reg[19]_i_16__0_n_2\,
      CO(0) => \res_man_reg[19]_i_16__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => x_ir_IBUF(21 downto 18),
      O(3 downto 0) => minusOp2_out(3 downto 0),
      S(3) => \res_man[19]_i_33__1_n_0\,
      S(2) => \res_man[19]_i_34__1_n_0\,
      S(1) => \res_man[19]_i_35__1_n_0\,
      S(0) => \res_man[19]_i_36__1_n_0\
    );
\res_man_reg[19]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_19__0_n_0\,
      CO(2) => \res_man_reg[19]_i_19__0_n_1\,
      CO(1) => \res_man_reg[19]_i_19__0_n_2\,
      CO(0) => \res_man_reg[19]_i_19__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => x_ul_IBUF(21 downto 18),
      O(3 downto 0) => minusOp0_out(3 downto 0),
      S(3) => \res_man[19]_i_38__0_n_0\,
      S(2) => \res_man[19]_i_39__0_n_0\,
      S(1) => \res_man[19]_i_40__0_n_0\,
      S(0) => \res_man[19]_i_41__0_n_0\
    );
\res_man_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[15]_i_1__1_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_1__1_n_1\,
      CO(1) => \res_man_reg[19]_i_1__1_n_2\,
      CO(0) => \res_man_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(18 downto 16),
      O(3 downto 0) => s_res_man(19 downto 16),
      S(3) => \res_man[19]_i_5__2_n_0\,
      S(2) => \res_man[19]_i_6__1_n_0\,
      S(1) => \res_man[19]_i_7__1_n_0\,
      S(0) => \res_man[19]_i_8__1_n_0\
    );
\res_man_reg[19]_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_16__0_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_37__0_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_37__0_n_1\,
      CO(1) => \res_man_reg[19]_i_37__0_n_2\,
      CO(0) => \res_man_reg[19]_i_37__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x_ir_IBUF(24 downto 22),
      O(3 downto 0) => minusOp2_out(7 downto 4),
      S(3) => \res_man[19]_i_43__0_n_0\,
      S(2) => \res_man[19]_i_44__0_n_0\,
      S(1) => \res_man[19]_i_45__0_n_0\,
      S(0) => \res_man[19]_i_46__0_n_0\
    );
\res_man_reg[19]_i_42__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_19__0_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_42__0_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_42__0_n_1\,
      CO(1) => \res_man_reg[19]_i_42__0_n_2\,
      CO(0) => \res_man_reg[19]_i_42__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x_ul_IBUF(24 downto 22),
      O(3 downto 0) => minusOp0_out(7 downto 4),
      S(3) => \res_man[19]_i_47__0_n_0\,
      S(2) => \res_man[19]_i_48__0_n_0\,
      S(1) => \res_man[19]_i_49__0_n_0\,
      S(0) => \res_man[19]_i_50__0_n_0\
    );
\res_man_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(1),
      Q => \res_man_reg_n_0_[1]\,
      R => SR(0)
    );
\res_man_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(2),
      Q => \res_man_reg_n_0_[2]\,
      R => SR(0)
    );
\res_man_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(3),
      Q => \res_man_reg_n_0_[3]\,
      R => SR(0)
    );
\res_man_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[3]_i_1__1_n_0\,
      CO(2) => \res_man_reg[3]_i_1__1_n_1\,
      CO(1) => \res_man_reg[3]_i_1__1_n_2\,
      CO(0) => \res_man_reg[3]_i_1__1_n_3\,
      CYINIT => \res_man[3]_i_2__2_n_0\,
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3 downto 0) => s_res_man(3 downto 0),
      S(3) => \res_man[3]_i_7__1_n_0\,
      S(2) => \res_man[3]_i_8__1_n_0\,
      S(1) => \res_man[3]_i_9__1_n_0\,
      S(0) => \res_man[3]_i_10__1_n_0\
    );
\res_man_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(4),
      Q => \res_man_reg_n_0_[4]\,
      R => SR(0)
    );
\res_man_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(5),
      Q => \res_man_reg_n_0_[5]\,
      R => SR(0)
    );
\res_man_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(6),
      Q => \res_man_reg_n_0_[6]\,
      R => SR(0)
    );
\res_man_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(7),
      Q => \res_man_reg_n_0_[7]\,
      R => SR(0)
    );
\res_man_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[3]_i_1__1_n_0\,
      CO(3) => \res_man_reg[7]_i_1__1_n_0\,
      CO(2) => \res_man_reg[7]_i_1__1_n_1\,
      CO(1) => \res_man_reg[7]_i_1__1_n_2\,
      CO(0) => \res_man_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3 downto 0) => s_res_man(7 downto 4),
      S(3) => \res_man[7]_i_6__1_n_0\,
      S(2) => \res_man[7]_i_7__1_n_0\,
      S(1) => \res_man[7]_i_8__1_n_0\,
      S(0) => \res_man[7]_i_9__1_n_0\
    );
\res_man_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(8),
      Q => \res_man_reg_n_0_[8]\,
      R => SR(0)
    );
\res_man_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => s_res_man(9),
      Q => \res_man_reg_n_0_[9]\,
      R => SR(0)
    );
\s_sign_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5101"
    )
        port map (
      I0 => SR(0),
      I1 => x_ul_IBUF(26),
      I2 => s_sign_reg_0(0),
      I3 => x_ir_IBUF(26),
      O => \s_sign_i_1__2_n_0\
    );
s_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \s_sign_i_1__2_n_0\,
      Q => s_sign,
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => eqOp3_in,
      I2 => rdysub_1,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_onehot_state_reg[2]_0\(0)
    );
\state[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^outsub_1\(11),
      I1 => \^outsub_1\(10),
      I2 => \^outsub_1\(9),
      I3 => \^outsub_1\(8),
      O => \state[1]_i_12_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => eqOp3_in,
      I2 => rdysub_1,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_onehot_state_reg[2]_0\(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state[1]_i_4__0_n_0\,
      I1 => \^outsub_1\(18),
      I2 => \^outsub_1\(19),
      I3 => \^outsub_1\(20),
      I4 => \^outsub_1\(21),
      I5 => \state[1]_i_5__0_n_0\,
      O => \state[1]_i_2__0_n_0\
    );
\state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \state[1]_i_8_n_0\,
      I1 => \^outsub_1\(1),
      I2 => \^outsub_1\(0),
      I3 => \^outsub_1\(3),
      I4 => \^outsub_1\(2),
      I5 => \state[1]_i_9__0_n_0\,
      O => \state[1]_i_4__0_n_0\
    );
\state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^outsub_1\(24),
      I1 => \^outsub_1\(25),
      I2 => \^outsub_1\(23),
      I3 => \^outsub_1\(22),
      I4 => \^outsub_1\(16),
      I5 => \^outsub_1\(17),
      O => \state[1]_i_5__0_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^outsub_1\(7),
      I1 => \^outsub_1\(6),
      I2 => \^outsub_1\(5),
      I3 => \^outsub_1\(4),
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^outsub_1\(12),
      I1 => \^outsub_1\(13),
      I2 => \^outsub_1\(14),
      I3 => \^outsub_1\(15),
      I4 => \state[1]_i_12_n_0\,
      O => \state[1]_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fixMul is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \cont_reg[1]\ : out STD_LOGIC;
    \nx_state_reg[1]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \State_reg[0]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clk_IBUF_BUFG : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sk : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    multOp_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    multOp_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    cont : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multOp_carry__3_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \multOp_carry__3_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Ea_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    State : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end fixMul;

architecture STRUCTURE of fixMul is
  signal \^d\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cont_reg[1]\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \multOp__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \multOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_n_0\ : STD_LOGIC;
  signal \multOp_carry__1_n_1\ : STD_LOGIC;
  signal \multOp_carry__1_n_2\ : STD_LOGIC;
  signal \multOp_carry__1_n_3\ : STD_LOGIC;
  signal \multOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_n_0\ : STD_LOGIC;
  signal \multOp_carry__2_n_1\ : STD_LOGIC;
  signal \multOp_carry__2_n_2\ : STD_LOGIC;
  signal \multOp_carry__2_n_3\ : STD_LOGIC;
  signal \multOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \multOp_carry__3_n_1\ : STD_LOGIC;
  signal \multOp_carry__3_n_2\ : STD_LOGIC;
  signal \multOp_carry__3_n_3\ : STD_LOGIC;
  signal multOp_carry_i_1_n_0 : STD_LOGIC;
  signal multOp_carry_i_2_n_0 : STD_LOGIC;
  signal multOp_carry_i_3_n_0 : STD_LOGIC;
  signal multOp_carry_i_4_n_0 : STD_LOGIC;
  signal multOp_carry_i_5_n_0 : STD_LOGIC;
  signal multOp_carry_i_6_n_0 : STD_LOGIC;
  signal multOp_carry_i_7_n_0 : STD_LOGIC;
  signal multOp_carry_n_0 : STD_LOGIC;
  signal multOp_carry_n_1 : STD_LOGIC;
  signal multOp_carry_n_2 : STD_LOGIC;
  signal multOp_carry_n_3 : STD_LOGIC;
  signal multOp_i_10_n_0 : STD_LOGIC;
  signal multOp_i_11_n_0 : STD_LOGIC;
  signal multOp_i_12_n_0 : STD_LOGIC;
  signal multOp_i_13_n_0 : STD_LOGIC;
  signal multOp_i_14_n_0 : STD_LOGIC;
  signal multOp_i_15_n_0 : STD_LOGIC;
  signal multOp_i_16_n_0 : STD_LOGIC;
  signal multOp_i_17_n_0 : STD_LOGIC;
  signal multOp_i_1_n_0 : STD_LOGIC;
  signal multOp_i_2_n_0 : STD_LOGIC;
  signal multOp_i_3_n_0 : STD_LOGIC;
  signal multOp_i_4_n_0 : STD_LOGIC;
  signal multOp_i_5_n_0 : STD_LOGIC;
  signal multOp_i_6_n_0 : STD_LOGIC;
  signal multOp_i_7_n_0 : STD_LOGIC;
  signal multOp_i_8_n_0 : STD_LOGIC;
  signal multOp_i_9_n_0 : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal \opB_mul[12]_i_3_n_0\ : STD_LOGIC;
  signal \opB_mul[12]_i_4_n_0\ : STD_LOGIC;
  signal \opB_mul[12]_i_5_n_0\ : STD_LOGIC;
  signal \opB_mul[12]_i_6_n_0\ : STD_LOGIC;
  signal \opB_mul[16]_i_3_n_0\ : STD_LOGIC;
  signal \opB_mul[16]_i_4_n_0\ : STD_LOGIC;
  signal \opB_mul[16]_i_5_n_0\ : STD_LOGIC;
  signal \opB_mul[16]_i_6_n_0\ : STD_LOGIC;
  signal \opB_mul[18]_i_4_n_0\ : STD_LOGIC;
  signal \opB_mul[18]_i_5_n_0\ : STD_LOGIC;
  signal \opB_mul[4]_i_3_n_0\ : STD_LOGIC;
  signal \opB_mul[4]_i_4_n_0\ : STD_LOGIC;
  signal \opB_mul[4]_i_5_n_0\ : STD_LOGIC;
  signal \opB_mul[4]_i_6_n_0\ : STD_LOGIC;
  signal \opB_mul[4]_i_7_n_0\ : STD_LOGIC;
  signal \opB_mul[8]_i_3_n_0\ : STD_LOGIC;
  signal \opB_mul[8]_i_4_n_0\ : STD_LOGIC;
  signal \opB_mul[8]_i_5_n_0\ : STD_LOGIC;
  signal \opB_mul[8]_i_6_n_0\ : STD_LOGIC;
  signal \opB_mul_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \opB_mul_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \opB_mul_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \opB_mul_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \opB_mul_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \opB_mul_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \opB_mul_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \opB_mul_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \opB_mul_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \opB_mul_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \opB_mul_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \opB_mul_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \opB_mul_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \opB_mul_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \opB_mul_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \opB_mul_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \opB_mul_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal plusOp_0 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_multOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_multOp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_multOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_multOp_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_opB_mul_reg[18]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_opB_mul_reg[18]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Ea[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Ea[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Ea[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Ea[13]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Ea[14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Ea[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Ea[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Ea[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Ea[18]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Ea[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Ea[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Ea[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Ea[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Ea[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Ea[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Ea[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Ea[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Ea[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \MntResul[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \MntResul[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MntResul[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \MntResul[13]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \MntResul[14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \MntResul[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \MntResul[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \MntResul[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \MntResul[18]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \MntResul[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \MntResul[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \MntResul[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \MntResul[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \MntResul[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \MntResul[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \MntResul[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \MntResul[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \MntResul[9]_i_1\ : label is "soft_lutpair64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(18 downto 0) <= \^d\(18 downto 0);
  E(0) <= \^e\(0);
  \cont_reg[1]\ <= \^cont_reg[1]\;
\Ea[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => Q(1),
      I2 => p_1_in(9),
      O => \nx_state_reg[1]\(9)
    );
\Ea[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => Q(1),
      I2 => p_1_in(10),
      O => \nx_state_reg[1]\(10)
    );
\Ea[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => Q(1),
      I2 => p_1_in(11),
      O => \nx_state_reg[1]\(11)
    );
\Ea[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => Q(1),
      I2 => p_1_in(12),
      O => \nx_state_reg[1]\(12)
    );
\Ea[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => Q(1),
      I2 => p_1_in(13),
      O => \nx_state_reg[1]\(13)
    );
\Ea[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => Q(1),
      I2 => p_1_in(14),
      O => \nx_state_reg[1]\(14)
    );
\Ea[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => Q(1),
      I2 => p_1_in(15),
      O => \nx_state_reg[1]\(15)
    );
\Ea[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(17),
      I1 => Q(1),
      O => \nx_state_reg[1]\(16)
    );
\Ea[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in(18),
      O => \nx_state_reg[1]\(17)
    );
\Ea[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => Q(1),
      I2 => p_1_in(1),
      O => \nx_state_reg[1]\(0)
    );
\Ea[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => Q(1),
      I2 => p_1_in(2),
      O => \nx_state_reg[1]\(1)
    );
\Ea[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => Q(1),
      I2 => p_1_in(3),
      O => \nx_state_reg[1]\(2)
    );
\Ea[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => Q(1),
      I2 => p_1_in(4),
      O => \nx_state_reg[1]\(3)
    );
\Ea[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => Q(1),
      I2 => p_1_in(5),
      O => \nx_state_reg[1]\(4)
    );
\Ea[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => Q(1),
      I2 => p_1_in(6),
      O => \nx_state_reg[1]\(5)
    );
\Ea[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => Q(1),
      I2 => p_1_in(7),
      O => \nx_state_reg[1]\(6)
    );
\Ea[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => Q(1),
      I2 => p_1_in(8),
      O => \nx_state_reg[1]\(7)
    );
\Ea[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => Q(1),
      I2 => \Ea_reg[9]\(0),
      O => \nx_state_reg[1]\(8)
    );
\MntResul[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(0),
      O => \State_reg[0]\(0)
    );
\MntResul[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(10),
      O => \State_reg[0]\(10)
    );
\MntResul[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(11),
      O => \State_reg[0]\(11)
    );
\MntResul[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(12),
      O => \State_reg[0]\(12)
    );
\MntResul[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(13),
      O => \State_reg[0]\(13)
    );
\MntResul[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(14),
      O => \State_reg[0]\(14)
    );
\MntResul[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(15),
      O => \State_reg[0]\(15)
    );
\MntResul[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(16),
      O => \State_reg[0]\(16)
    );
\MntResul[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(17),
      O => \State_reg[0]\(17)
    );
\MntResul[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(18),
      I1 => State(0),
      O => \State_reg[0]\(18)
    );
\MntResul[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(1),
      O => \State_reg[0]\(1)
    );
\MntResul[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(2),
      O => \State_reg[0]\(2)
    );
\MntResul[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(3),
      O => \State_reg[0]\(3)
    );
\MntResul[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(4),
      O => \State_reg[0]\(4)
    );
\MntResul[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(5),
      O => \State_reg[0]\(5)
    );
\MntResul[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(6),
      O => \State_reg[0]\(6)
    );
\MntResul[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(7),
      O => \State_reg[0]\(7)
    );
\MntResul[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(8),
      O => \State_reg[0]\(8)
    );
\MntResul[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => State(0),
      I1 => p_0_in(9),
      O => \State_reg[0]\(9)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_81,
      I1 => \multOp__0\(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_82,
      I1 => \multOp__0\(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_83,
      I1 => \multOp__0\(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_84,
      I1 => \multOp__0\(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_77,
      I1 => \multOp__0\(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_78,
      I1 => \multOp__0\(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_79,
      I1 => \multOp__0\(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_80,
      I1 => \multOp__0\(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_73,
      I1 => \multOp__0\(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_74,
      I1 => \multOp__0\(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_75,
      I1 => \multOp__0\(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_76,
      I1 => \multOp__0\(12),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp__0\(19),
      I1 => multOp_n_69,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_70,
      I1 => \multOp__0\(18),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_71,
      I1 => \multOp__0\(17),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_72,
      I1 => \multOp__0\(16),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_85,
      I1 => \multOp__0\(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_86,
      I1 => \multOp__0\(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_87,
      I1 => \multOp__0\(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_88,
      I1 => \multOp__0\(0),
      O => \i__carry_i_4_n_0\
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 19) => B"00000000000",
      A(18 downto 0) => \^d\(18 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => multOp_i_1_n_0,
      B(15) => multOp_i_2_n_0,
      B(14) => multOp_i_3_n_0,
      B(13) => multOp_i_4_n_0,
      B(12) => multOp_i_5_n_0,
      B(11) => multOp_i_6_n_0,
      B(10) => multOp_i_7_n_0,
      B(9) => multOp_i_8_n_0,
      B(8) => multOp_i_9_n_0,
      B(7) => multOp_i_10_n_0,
      B(6) => multOp_i_11_n_0,
      B(5) => multOp_i_12_n_0,
      B(4) => multOp_i_13_n_0,
      B(3) => multOp_i_14_n_0,
      B(2) => multOp_i_15_n_0,
      B(1) => multOp_i_16_n_0,
      B(0) => multOp_i_17_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_multOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => SR(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => SR(0),
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
multOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => multOp_carry_n_0,
      CO(2) => multOp_carry_n_1,
      CO(1) => multOp_carry_n_2,
      CO(0) => multOp_carry_n_3,
      CYINIT => '0',
      DI(3) => multOp_carry_i_1_n_0,
      DI(2) => multOp_carry_i_2_n_0,
      DI(1) => multOp_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => \multOp__0\(3 downto 0),
      S(3) => multOp_carry_i_4_n_0,
      S(2) => multOp_carry_i_5_n_0,
      S(1) => multOp_carry_i_6_n_0,
      S(0) => multOp_carry_i_7_n_0
    );
\multOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => multOp_carry_n_0,
      CO(3) => \multOp_carry__0_n_0\,
      CO(2) => \multOp_carry__0_n_1\,
      CO(1) => \multOp_carry__0_n_2\,
      CO(0) => \multOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_carry__0_i_1_n_0\,
      DI(2) => \multOp_carry__0_i_2_n_0\,
      DI(1) => \multOp_carry__0_i_3_n_0\,
      DI(0) => \multOp_carry__0_i_4_n_0\,
      O(3 downto 0) => \multOp__0\(7 downto 4),
      S(3) => \multOp_carry__0_i_5_n_0\,
      S(2) => \multOp_carry__0_i_6_n_0\,
      S(1) => \multOp_carry__0_i_7_n_0\,
      S(0) => \multOp_carry__0_i_8_n_0\
    );
\multOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(7),
      O => \multOp_carry__0_i_1_n_0\
    );
\multOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(6),
      O => \multOp_carry__0_i_2_n_0\
    );
\multOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(5),
      O => \multOp_carry__0_i_3_n_0\
    );
\multOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(4),
      O => \multOp_carry__0_i_4_n_0\
    );
\multOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(7),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(6),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__0_i_5_n_0\
    );
\multOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(6),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(5),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__0_i_6_n_0\
    );
\multOp_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(5),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(4),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__0_i_7_n_0\
    );
\multOp_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(4),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(3),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__0_i_8_n_0\
    );
\multOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_carry__0_n_0\,
      CO(3) => \multOp_carry__1_n_0\,
      CO(2) => \multOp_carry__1_n_1\,
      CO(1) => \multOp_carry__1_n_2\,
      CO(0) => \multOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_carry__1_i_1_n_0\,
      DI(2) => \multOp_carry__1_i_2_n_0\,
      DI(1) => \multOp_carry__1_i_3_n_0\,
      DI(0) => \multOp_carry__1_i_4_n_0\,
      O(3 downto 0) => \multOp__0\(11 downto 8),
      S(3) => \multOp_carry__1_i_5_n_0\,
      S(2) => \multOp_carry__1_i_6_n_0\,
      S(1) => \multOp_carry__1_i_7_n_0\,
      S(0) => \multOp_carry__1_i_8_n_0\
    );
\multOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(11),
      O => \multOp_carry__1_i_1_n_0\
    );
\multOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(10),
      O => \multOp_carry__1_i_2_n_0\
    );
\multOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(9),
      O => \multOp_carry__1_i_3_n_0\
    );
\multOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(8),
      O => \multOp_carry__1_i_4_n_0\
    );
\multOp_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(11),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(10),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__1_i_5_n_0\
    );
\multOp_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(10),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(9),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__1_i_6_n_0\
    );
\multOp_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(9),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(8),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__1_i_7_n_0\
    );
\multOp_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(8),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(7),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__1_i_8_n_0\
    );
\multOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_carry__1_n_0\,
      CO(3) => \multOp_carry__2_n_0\,
      CO(2) => \multOp_carry__2_n_1\,
      CO(1) => \multOp_carry__2_n_2\,
      CO(0) => \multOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_carry__2_i_1_n_0\,
      DI(2) => \multOp_carry__2_i_2_n_0\,
      DI(1) => \multOp_carry__2_i_3_n_0\,
      DI(0) => \multOp_carry__2_i_4_n_0\,
      O(3 downto 0) => \multOp__0\(15 downto 12),
      S(3) => \multOp_carry__2_i_5_n_0\,
      S(2) => \multOp_carry__2_i_6_n_0\,
      S(1) => \multOp_carry__2_i_7_n_0\,
      S(0) => \multOp_carry__2_i_8_n_0\
    );
\multOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(15),
      O => \multOp_carry__2_i_1_n_0\
    );
\multOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(14),
      O => \multOp_carry__2_i_2_n_0\
    );
\multOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(13),
      O => \multOp_carry__2_i_3_n_0\
    );
\multOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(12),
      O => \multOp_carry__2_i_4_n_0\
    );
\multOp_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(15),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(14),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__2_i_5_n_0\
    );
\multOp_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(14),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(13),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__2_i_6_n_0\
    );
\multOp_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(13),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(12),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__2_i_7_n_0\
    );
\multOp_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(12),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(11),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__2_i_8_n_0\
    );
\multOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_carry__2_n_0\,
      CO(3) => \NLW_multOp_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \multOp_carry__3_n_1\,
      CO(1) => \multOp_carry__3_n_2\,
      CO(0) => \multOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \multOp_carry__3_i_1_n_0\,
      DI(1) => \multOp_carry__3_i_2_n_0\,
      DI(0) => \multOp_carry__3_i_3_n_0\,
      O(3 downto 0) => \multOp__0\(19 downto 16),
      S(3) => \multOp_carry__3_i_4_n_0\,
      S(2) => \multOp_carry__3_i_5_n_0\,
      S(1) => \multOp_carry__3_i_6_n_0\,
      S(0) => \multOp_carry__3_i_7_n_0\
    );
\multOp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(18),
      O => \multOp_carry__3_i_1_n_0\
    );
\multOp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(17),
      O => \multOp_carry__3_i_2_n_0\
    );
\multOp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(16),
      O => \multOp_carry__3_i_3_n_0\
    );
\multOp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(1),
      I1 => \multOp_carry__3_0\(18),
      O => \multOp_carry__3_i_4_n_0\
    );
\multOp_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(18),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(17),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__3_i_5_n_0\
    );
\multOp_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(17),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(16),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__3_i_6_n_0\
    );
\multOp_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(16),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(15),
      I3 => \multOp_carry__3_1\(1),
      O => \multOp_carry__3_i_7_n_0\
    );
multOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(3),
      O => multOp_carry_i_1_n_0
    );
multOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(2),
      O => multOp_carry_i_2_n_0
    );
multOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_1\(0),
      I1 => \multOp_carry__3_0\(1),
      O => multOp_carry_i_3_n_0
    );
multOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(3),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(2),
      I3 => \multOp_carry__3_1\(1),
      O => multOp_carry_i_4_n_0
    );
multOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(2),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_0\(1),
      I3 => \multOp_carry__3_1\(1),
      O => multOp_carry_i_5_n_0
    );
multOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \multOp_carry__3_0\(1),
      I1 => \multOp_carry__3_1\(0),
      I2 => \multOp_carry__3_1\(1),
      I3 => \multOp_carry__3_0\(0),
      O => multOp_carry_i_6_n_0
    );
multOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multOp_carry__3_0\(0),
      I1 => \multOp_carry__3_1\(0),
      O => multOp_carry_i_7_n_0
    );
multOp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(16),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(16),
      I4 => Q(1),
      I5 => multOp_1(16),
      O => multOp_i_1_n_0
    );
multOp_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(7),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(7),
      I4 => Q(1),
      I5 => multOp_1(7),
      O => multOp_i_10_n_0
    );
multOp_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(6),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(6),
      I4 => Q(1),
      I5 => multOp_1(6),
      O => multOp_i_11_n_0
    );
multOp_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(5),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(5),
      I4 => Q(1),
      I5 => multOp_1(5),
      O => multOp_i_12_n_0
    );
multOp_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(4),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(4),
      I4 => Q(1),
      I5 => multOp_1(4),
      O => multOp_i_13_n_0
    );
multOp_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(3),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(3),
      I4 => Q(1),
      I5 => multOp_1(3),
      O => multOp_i_14_n_0
    );
multOp_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(2),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(2),
      I4 => Q(1),
      I5 => multOp_1(2),
      O => multOp_i_15_n_0
    );
multOp_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(1),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(1),
      I4 => Q(1),
      I5 => multOp_1(1),
      O => multOp_i_16_n_0
    );
multOp_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(0),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(0),
      I4 => Q(1),
      I5 => multOp_1(0),
      O => multOp_i_17_n_0
    );
multOp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(15),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(15),
      I4 => Q(1),
      I5 => multOp_1(15),
      O => multOp_i_2_n_0
    );
multOp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(14),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(14),
      I4 => Q(1),
      I5 => multOp_1(14),
      O => multOp_i_3_n_0
    );
multOp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(13),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(13),
      I4 => Q(1),
      I5 => multOp_1(13),
      O => multOp_i_4_n_0
    );
multOp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(12),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(12),
      I4 => Q(1),
      I5 => multOp_1(12),
      O => multOp_i_5_n_0
    );
multOp_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(11),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(11),
      I4 => Q(1),
      I5 => multOp_1(11),
      O => multOp_i_6_n_0
    );
multOp_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(10),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(10),
      I4 => Q(1),
      I5 => multOp_1(10),
      O => multOp_i_7_n_0
    );
multOp_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(9),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(9),
      I4 => Q(1),
      I5 => multOp_1(9),
      O => multOp_i_8_n_0
    );
multOp_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(8),
      I1 => \^cont_reg[1]\,
      I2 => Q(0),
      I3 => multOp_0(8),
      I4 => Q(1),
      I5 => multOp_1(8),
      O => multOp_i_9_n_0
    );
\multOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__0/i__carry_n_0\,
      CO(2) => \multOp_inferred__0/i__carry_n_1\,
      CO(1) => \multOp_inferred__0/i__carry_n_2\,
      CO(0) => \multOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_85,
      DI(2) => multOp_n_86,
      DI(1) => multOp_n_87,
      DI(0) => multOp_n_88,
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_multOp_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\multOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry_n_0\,
      CO(3) => \multOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \multOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_81,
      DI(2) => multOp_n_82,
      DI(1) => multOp_n_83,
      DI(0) => multOp_n_84,
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\multOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \multOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \multOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_77,
      DI(2) => multOp_n_78,
      DI(1) => multOp_n_79,
      DI(0) => multOp_n_80,
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\multOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \multOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \multOp_inferred__0/i__carry__2_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_73,
      DI(2) => multOp_n_74,
      DI(1) => multOp_n_75,
      DI(0) => multOp_n_76,
      O(3 downto 0) => p_0_in(14 downto 11),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\multOp_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry__2_n_0\,
      CO(3) => \NLW_multOp_inferred__0/i__carry__3_CO_UNCONNECTED\(3),
      CO(2) => \multOp_inferred__0/i__carry__3_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__3_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => multOp_n_70,
      DI(1) => multOp_n_71,
      DI(0) => multOp_n_72,
      O(3 downto 0) => p_0_in(18 downto 15),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\opA_mul[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cont(1),
      I1 => cont(0),
      O => \^cont_reg[1]\
    );
\opB_mul[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => Q(1),
      I2 => p_1_in(0),
      O => \^d\(0)
    );
\opB_mul[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(10),
      I1 => Q(0),
      I2 => plusOp_0(10),
      I3 => Q(1),
      I4 => p_1_in(9),
      O => \^d\(10)
    );
\opB_mul[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(11),
      I1 => Q(0),
      I2 => plusOp_0(11),
      I3 => Q(1),
      I4 => p_1_in(10),
      O => \^d\(11)
    );
\opB_mul[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(12),
      I1 => Q(0),
      I2 => plusOp_0(12),
      I3 => Q(1),
      I4 => p_1_in(11),
      O => \^d\(12)
    );
\opB_mul[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \opB_mul[12]_i_3_n_0\
    );
\opB_mul[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(11),
      O => \opB_mul[12]_i_4_n_0\
    );
\opB_mul[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(10),
      O => \opB_mul[12]_i_5_n_0\
    );
\opB_mul[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => \opB_mul[12]_i_6_n_0\
    );
\opB_mul[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(13),
      I1 => Q(0),
      I2 => plusOp_0(13),
      I3 => Q(1),
      I4 => p_1_in(12),
      O => \^d\(13)
    );
\opB_mul[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(14),
      I1 => Q(0),
      I2 => plusOp_0(14),
      I3 => Q(1),
      I4 => p_1_in(13),
      O => \^d\(14)
    );
\opB_mul[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(15),
      I1 => Q(0),
      I2 => plusOp_0(15),
      I3 => Q(1),
      I4 => p_1_in(14),
      O => \^d\(15)
    );
\opB_mul[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(16),
      I1 => Q(0),
      I2 => plusOp_0(16),
      I3 => Q(1),
      I4 => p_1_in(15),
      O => \^d\(16)
    );
\opB_mul[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \opB_mul[16]_i_3_n_0\
    );
\opB_mul[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(15),
      O => \opB_mul[16]_i_4_n_0\
    );
\opB_mul[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(14),
      O => \opB_mul[16]_i_5_n_0\
    );
\opB_mul[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(13),
      O => \opB_mul[16]_i_6_n_0\
    );
\opB_mul[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => plusOp_0(17),
      I1 => Q(0),
      I2 => p_0_in(17),
      I3 => Q(1),
      O => \^d\(17)
    );
\opB_mul[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^e\(0)
    );
\opB_mul[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp_0(18),
      I1 => Q(0),
      I2 => p_0_in(18),
      I3 => Q(1),
      O => \^d\(18)
    );
\opB_mul[18]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(18),
      O => \opB_mul[18]_i_4_n_0\
    );
\opB_mul[18]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(17),
      O => \opB_mul[18]_i_5_n_0\
    );
\opB_mul[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(1),
      I1 => Q(0),
      I2 => plusOp_0(1),
      I3 => Q(1),
      I4 => p_1_in(1),
      O => \^d\(1)
    );
\opB_mul[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(2),
      I1 => Q(0),
      I2 => plusOp_0(2),
      I3 => Q(1),
      I4 => p_1_in(2),
      O => \^d\(2)
    );
\opB_mul[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(3),
      I1 => Q(0),
      I2 => plusOp_0(3),
      I3 => Q(1),
      I4 => p_1_in(3),
      O => \^d\(3)
    );
\opB_mul[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(4),
      I1 => Q(0),
      I2 => plusOp_0(4),
      I3 => Q(1),
      I4 => p_1_in(4),
      O => \^d\(4)
    );
\opB_mul[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(0),
      O => \opB_mul[4]_i_3_n_0\
    );
\opB_mul[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(4),
      O => \opB_mul[4]_i_4_n_0\
    );
\opB_mul[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(3),
      O => \opB_mul[4]_i_5_n_0\
    );
\opB_mul[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(2),
      O => \opB_mul[4]_i_6_n_0\
    );
\opB_mul[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(1),
      O => \opB_mul[4]_i_7_n_0\
    );
\opB_mul[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(5),
      I1 => Q(0),
      I2 => plusOp_0(5),
      I3 => Q(1),
      I4 => p_1_in(5),
      O => \^d\(5)
    );
\opB_mul[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(6),
      I1 => Q(0),
      I2 => plusOp_0(6),
      I3 => Q(1),
      I4 => p_1_in(6),
      O => \^d\(6)
    );
\opB_mul[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(7),
      I1 => Q(0),
      I2 => plusOp_0(7),
      I3 => Q(1),
      I4 => p_1_in(7),
      O => \^d\(7)
    );
\opB_mul[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(8),
      I1 => Q(0),
      I2 => plusOp_0(8),
      I3 => Q(1),
      I4 => p_1_in(8),
      O => \^d\(8)
    );
\opB_mul[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(8),
      O => \opB_mul[8]_i_3_n_0\
    );
\opB_mul[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(7),
      O => \opB_mul[8]_i_4_n_0\
    );
\opB_mul[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(6),
      O => \opB_mul[8]_i_5_n_0\
    );
\opB_mul[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(5),
      O => \opB_mul[8]_i_6_n_0\
    );
\opB_mul[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(9),
      I1 => Q(0),
      I2 => plusOp_0(9),
      I3 => Q(1),
      I4 => \Ea_reg[9]\(0),
      O => \^d\(9)
    );
\opB_mul_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \opB_mul_reg[8]_i_2_n_0\,
      CO(3) => \opB_mul_reg[12]_i_2_n_0\,
      CO(2) => \opB_mul_reg[12]_i_2_n_1\,
      CO(1) => \opB_mul_reg[12]_i_2_n_2\,
      CO(0) => \opB_mul_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(12 downto 9),
      S(3) => \opB_mul[12]_i_3_n_0\,
      S(2) => \opB_mul[12]_i_4_n_0\,
      S(1) => \opB_mul[12]_i_5_n_0\,
      S(0) => \opB_mul[12]_i_6_n_0\
    );
\opB_mul_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \opB_mul_reg[12]_i_2_n_0\,
      CO(3) => \opB_mul_reg[16]_i_2_n_0\,
      CO(2) => \opB_mul_reg[16]_i_2_n_1\,
      CO(1) => \opB_mul_reg[16]_i_2_n_2\,
      CO(0) => \opB_mul_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(16 downto 13),
      S(3) => \opB_mul[16]_i_3_n_0\,
      S(2) => \opB_mul[16]_i_4_n_0\,
      S(1) => \opB_mul[16]_i_5_n_0\,
      S(0) => \opB_mul[16]_i_6_n_0\
    );
\opB_mul_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \opB_mul_reg[16]_i_2_n_0\,
      CO(3 downto 1) => \NLW_opB_mul_reg[18]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \opB_mul_reg[18]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_opB_mul_reg[18]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp_0(18 downto 17),
      S(3 downto 2) => B"00",
      S(1) => \opB_mul[18]_i_4_n_0\,
      S(0) => \opB_mul[18]_i_5_n_0\
    );
\opB_mul_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \opB_mul_reg[4]_i_2_n_0\,
      CO(2) => \opB_mul_reg[4]_i_2_n_1\,
      CO(1) => \opB_mul_reg[4]_i_2_n_2\,
      CO(0) => \opB_mul_reg[4]_i_2_n_3\,
      CYINIT => \opB_mul[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(4 downto 1),
      S(3) => \opB_mul[4]_i_4_n_0\,
      S(2) => \opB_mul[4]_i_5_n_0\,
      S(1) => \opB_mul[4]_i_6_n_0\,
      S(0) => \opB_mul[4]_i_7_n_0\
    );
\opB_mul_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \opB_mul_reg[4]_i_2_n_0\,
      CO(3) => \opB_mul_reg[8]_i_2_n_0\,
      CO(2) => \opB_mul_reg[8]_i_2_n_1\,
      CO(1) => \opB_mul_reg[8]_i_2_n_2\,
      CO(0) => \opB_mul_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp_0(8 downto 5),
      S(3) => \opB_mul[8]_i_3_n_0\,
      S(2) => \opB_mul[8]_i_4_n_0\,
      S(1) => \opB_mul[8]_i_5_n_0\,
      S(0) => \opB_mul[8]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplierfsm_v2 is
  port (
    ready_mul : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_out_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[26]_1\ : out STD_LOGIC;
    \mul_out_reg[24]_0\ : out STD_LOGIC;
    \mul_out_reg[26]_2\ : out STD_LOGIC;
    \mul_out_reg[26]_3\ : out STD_LOGIC;
    \addsub_out[23]_i_9__1_0\ : out STD_LOGIC;
    \mul_out_reg[26]_4\ : out STD_LOGIC;
    \mul_out_reg[26]_5\ : out STD_LOGIC;
    \mul_out_reg[18]_0\ : out STD_LOGIC;
    \mul_out_reg[20]_0\ : out STD_LOGIC;
    \mul_out_reg[21]_0\ : out STD_LOGIC;
    \mul_out_reg[22]_0\ : out STD_LOGIC;
    \mul_out_reg[23]_0\ : out STD_LOGIC;
    \x_ul[24]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mul_out_reg[24]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_out_reg[26]_6\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    oper : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_IBUF_BUFG : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    outsub_1 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    v_add_exp1 : in STD_LOGIC;
    \mul_out_reg[26]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[6]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[10]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[14]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[17]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_ul_IBUF : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \addsub_out_reg[25]\ : in STD_LOGIC;
    \addsub_out_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \res_man[19]_i_3__2_0\ : in STD_LOGIC;
    \res_man[19]_i_3__2_1\ : in STD_LOGIC;
    \res_man[19]_i_2__2_0\ : in STD_LOGIC;
    \res_man[19]_i_2__2_1\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[21]_i_3__1_0\ : in STD_LOGIC;
    \addsub_out_reg[21]_i_3__1_1\ : in STD_LOGIC;
    \addsub_out_reg[21]_i_3__1_2\ : in STD_LOGIC;
    \addsub_out_reg[21]_i_3__1_3\ : in STD_LOGIC;
    \addsub_out_reg[23]_i_5__0_0\ : in STD_LOGIC;
    \mul_out_reg[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_out_reg[21]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end multiplierfsm_v2;

architecture STRUCTURE of multiplierfsm_v2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add3/comp_ab\ : STD_LOGIC;
  signal \add3/compe_ab\ : STD_LOGIC;
  signal \add3/minusOp0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add3/minusOp2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add3/p_1_in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \add3/s_exp\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add3/s_res_exp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addsub_out[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \addsub_out[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_10__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_11__2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_12__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_13__2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_4__2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_9__2_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_13__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_15__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_17__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_18__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_19__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_20__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_21__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_22__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_23__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_24__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_25__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_26__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \^addsub_out[23]_i_9__1_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_10__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_11__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_7__2_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_8__1_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_9__1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_3__2_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_4__2_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_5__1_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__1_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__1_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3__1_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16__0_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16__0_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16__0_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5__0_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5__0_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_5__0_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_8__0_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_8__0_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__1_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__1_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3__1_n_3\ : STD_LOGIC;
  signal \mul_out[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_20__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2__0_n_3\ : STD_LOGIC;
  signal \^mul_out_reg[24]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mul_out_reg[26]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_out_reg[26]_5\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \multOp__0\ : STD_LOGIC_VECTOR ( 36 downto 18 );
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal \^oper\ : STD_LOGIC;
  signal outmul_0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \res_man[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_11__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_12__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_13__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_14__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_15__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_16__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_17__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_18__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_19__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_20__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_21__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_22__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_23__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_24__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_25__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_26__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_27__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_28__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_29__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_30__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_31__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_32__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_33__1_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_19__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_20__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_21__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_22__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_23__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_24__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_25__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_26__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_27__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_28__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_29__1_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_10__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_11__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_12__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_13__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_14__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_18__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_20__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_21__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_23__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_24__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_26__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_27__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_28__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_29__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_30__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_31__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_33__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_34__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_35__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_36__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_38__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_39__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_40__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_41__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_43__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_44__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_45__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_46__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_47__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_48__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_49__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_50__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_6__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_7__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_8__2_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_9__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_14__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_15__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_16__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_17__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_18__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_19__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_20__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_21__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_22__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_23__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_24__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_25__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_26__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_27__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_28__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_29__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_30__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_31__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_32__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_33__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_34__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_35__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_36__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_37__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_38__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_19__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_20__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_21__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_22__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_23__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_24__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_25__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_26__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_27__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_28__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_29__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_30__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_31__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_32__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_33__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_34__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_35__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_36__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_37__1_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_16__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__1_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_37__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__1_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__1_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42__1_n_3\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal s_mul_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \s_sign_i_10__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_11__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_12__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_13__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_14__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_16__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_17__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_18__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_19__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_20__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_21__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_22__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_23__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_24__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_25__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_26__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_27__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_28__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_29__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_30__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_31__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_4__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_5__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_7__2_n_0\ : STD_LOGIC;
  signal \s_sign_i_8__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_9__2_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_15__1_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_15__1_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_15__1_n_3\ : STD_LOGIC;
  signal \s_sign_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_3__2_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \s_sign_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_6__2_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_6__2_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_6__2_n_3\ : STD_LOGIC;
  signal update : STD_LOGIC;
  signal \^x_ul[24]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addsub_out_reg[23]_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addsub_out_reg[23]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[24]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_out_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_multOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_multOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_res_man_reg[19]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_37__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_42__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_sign_reg_i_15__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_sign_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addsub_out[18]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_4__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_19__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_22__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_4__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_6__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_2__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_3__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_5__1\ : label is "soft_lutpair96";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[21]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[23]_i_5__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_out[0]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mul_out[10]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mul_out[11]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mul_out[12]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mul_out[13]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mul_out[14]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mul_out[15]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mul_out[16]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mul_out[17]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mul_out[17]_i_3__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mul_out[17]_i_4__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mul_out[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mul_out[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mul_out[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mul_out[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mul_out[5]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mul_out[6]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mul_out[7]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mul_out[8]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mul_out[9]_i_1__0\ : label is "soft_lutpair94";
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \res_man[11]_i_18__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \res_man[11]_i_19__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \res_man[11]_i_20__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \res_man[11]_i_21__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \res_man[11]_i_22__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \res_man[11]_i_23__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \res_man[11]_i_24__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \res_man[11]_i_25__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \res_man[19]_i_18__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \res_man[19]_i_20__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \res_man[19]_i_21__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \res_man[19]_i_23__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \res_man[19]_i_24__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \res_man[19]_i_27__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \res_man[19]_i_28__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \res_man[19]_i_31__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \res_man[3]_i_35__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \res_man[3]_i_36__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \res_man[3]_i_37__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \res_man[3]_i_38__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \res_man[7]_i_18__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \res_man[7]_i_19__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \res_man[7]_i_20__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \res_man[7]_i_21__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \res_man[7]_i_30__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \res_man[7]_i_32__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \res_man[7]_i_34__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \res_man[7]_i_36__1\ : label is "soft_lutpair86";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[15]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[19]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[3]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[7]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \addsub_out[23]_i_9__1_0\ <= \^addsub_out[23]_i_9__1_0\;
  \mul_out_reg[24]_1\(2 downto 0) <= \^mul_out_reg[24]_1\(2 downto 0);
  \mul_out_reg[26]_0\(0) <= \^mul_out_reg[26]_0\(0);
  \mul_out_reg[26]_5\ <= \^mul_out_reg[26]_5\;
  oper <= \^oper\;
  \x_ul[24]\(5 downto 0) <= \^x_ul[24]\(5 downto 0);
\addsub_out[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F222FFFFF222"
    )
        port map (
      I0 => \add3/s_res_exp\(0),
      I1 => \^addsub_out[23]_i_9__1_0\,
      I2 => \^mul_out_reg[26]_5\,
      I3 => x_ul_IBUF(18),
      I4 => \addsub_out_reg[25]\,
      I5 => \add3/s_exp\(0),
      O => \mul_out_reg[26]_4\
    );
\addsub_out[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(18),
      O => \add3/s_exp\(0)
    );
\addsub_out[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[19]_i_2__2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \^addsub_out[23]_i_9__1_0\,
      I3 => \add3/s_res_exp\(1),
      I4 => x_ul_IBUF(19),
      I5 => \^mul_out_reg[26]_5\,
      O => \mul_out_reg[18]_0\
    );
\addsub_out[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => outmul_0(18),
      I1 => x_ul_IBUF(18),
      I2 => outmul_0(19),
      I3 => \add3/compe_ab\,
      I4 => x_ul_IBUF(19),
      O => \addsub_out[19]_i_2__2_n_0\
    );
\addsub_out[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \^addsub_out[23]_i_9__1_0\,
      I1 => \^mul_out_reg[26]_0\(0),
      I2 => x_ul_IBUF(26),
      I3 => \addsub_out_reg[0]\(1),
      O => \mul_out_reg[26]_3\
    );
\addsub_out[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[20]_i_2__2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => x_ul_IBUF(20),
      I3 => \^mul_out_reg[26]_5\,
      I4 => \^addsub_out[23]_i_9__1_0\,
      I5 => \add3/s_res_exp\(2),
      O => \mul_out_reg[20]_0\
    );
\addsub_out[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => outmul_0(20),
      I1 => x_ul_IBUF(20),
      I2 => x_ul_IBUF(19),
      I3 => \add3/compe_ab\,
      I4 => outmul_0(19),
      I5 => \add3/s_exp\(0),
      O => \addsub_out[20]_i_2__2_n_0\
    );
\addsub_out[21]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => outmul_0(21),
      I1 => \add3/compe_ab\,
      I2 => x_ul_IBUF(21),
      I3 => \addsub_out_reg[21]_i_3__1_3\,
      I4 => \addsub_out_reg[0]\(0),
      O => \addsub_out[21]_i_10__1_n_0\
    );
\addsub_out[21]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => outmul_0(20),
      I1 => \add3/compe_ab\,
      I2 => x_ul_IBUF(20),
      I3 => \addsub_out_reg[21]_i_3__1_2\,
      I4 => \addsub_out_reg[0]\(0),
      O => \addsub_out[21]_i_11__2_n_0\
    );
\addsub_out[21]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => outmul_0(19),
      I1 => \add3/compe_ab\,
      I2 => x_ul_IBUF(19),
      I3 => \addsub_out_reg[0]\(0),
      I4 => \addsub_out_reg[21]_i_3__1_1\,
      O => \addsub_out[21]_i_12__1_n_0\
    );
\addsub_out[21]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => outmul_0(18),
      I1 => \add3/compe_ab\,
      I2 => x_ul_IBUF(18),
      I3 => \addsub_out_reg[21]_i_3__1_0\,
      O => \addsub_out[21]_i_13__2_n_0\
    );
\addsub_out[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[21]_i_2__1_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => x_ul_IBUF(21),
      I3 => \^mul_out_reg[26]_5\,
      I4 => \^addsub_out[23]_i_9__1_0\,
      I5 => \add3/s_res_exp\(3),
      O => \mul_out_reg[21]_0\
    );
\addsub_out[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      I2 => \addsub_out[21]_i_4__2_n_0\,
      I3 => x_ul_IBUF(20),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(20),
      O => \addsub_out[21]_i_2__1_n_0\
    );
\addsub_out[21]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => outmul_0(18),
      I1 => x_ul_IBUF(18),
      I2 => outmul_0(19),
      I3 => \add3/compe_ab\,
      I4 => x_ul_IBUF(19),
      O => \addsub_out[21]_i_4__2_n_0\
    );
\addsub_out[21]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(21),
      O => \add3/s_exp\(3)
    );
\addsub_out[21]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(20),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(20),
      O => \add3/s_exp\(2)
    );
\addsub_out[21]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(19),
      O => \add3/s_exp\(1)
    );
\addsub_out[21]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(18),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(18),
      O => \addsub_out[21]_i_9__2_n_0\
    );
\addsub_out[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[22]_i_2__2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \^addsub_out[23]_i_9__1_0\,
      I3 => \add3/s_res_exp\(4),
      I4 => x_ul_IBUF(22),
      I5 => \^mul_out_reg[26]_5\,
      O => \mul_out_reg[22]_0\
    );
\addsub_out[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => outmul_0(22),
      I1 => x_ul_IBUF(22),
      I2 => \addsub_out[22]_i_3__2_n_0\,
      I3 => x_ul_IBUF(21),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(21),
      O => \addsub_out[22]_i_2__2_n_0\
    );
\addsub_out[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => outmul_0(20),
      I1 => x_ul_IBUF(20),
      I2 => x_ul_IBUF(19),
      I3 => \add3/compe_ab\,
      I4 => outmul_0(19),
      I5 => \add3/s_exp\(0),
      O => \addsub_out[22]_i_3__2_n_0\
    );
\addsub_out[23]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(22),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(22),
      O => \add3/s_exp\(4)
    );
\addsub_out[23]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => outmul_0(24),
      I1 => x_ul_IBUF(24),
      I2 => outmul_0(25),
      I3 => \add3/compe_ab\,
      I4 => x_ul_IBUF(25),
      O => \addsub_out[23]_i_12__0_n_0\
    );
\addsub_out[23]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \addsub_out_reg[0]\(0),
      I1 => outmul_0(24),
      I2 => \add3/compe_ab\,
      I3 => x_ul_IBUF(24),
      O => \addsub_out[23]_i_13__1_n_0\
    );
\addsub_out[23]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \addsub_out_reg[0]\(0),
      I1 => outmul_0(23),
      I2 => \add3/compe_ab\,
      I3 => x_ul_IBUF(23),
      O => \addsub_out[23]_i_14__0_n_0\
    );
\addsub_out[23]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
        port map (
      I0 => outmul_0(22),
      I1 => \add3/compe_ab\,
      I2 => x_ul_IBUF(22),
      I3 => \addsub_out_reg[23]_i_5__0_0\,
      I4 => \addsub_out_reg[0]\(0),
      O => \addsub_out[23]_i_15__1_n_0\
    );
\addsub_out[23]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(16),
      I1 => outmul_0(16),
      I2 => x_ul_IBUF(17),
      I3 => outmul_0(17),
      I4 => outmul_0(15),
      I5 => x_ul_IBUF(15),
      O => \addsub_out[23]_i_17__1_n_0\
    );
\addsub_out[23]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(12),
      I1 => outmul_0(12),
      I2 => x_ul_IBUF(13),
      I3 => outmul_0(13),
      I4 => outmul_0(14),
      I5 => x_ul_IBUF(14),
      O => \addsub_out[23]_i_18__1_n_0\
    );
\addsub_out[23]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(19),
      I1 => x_ul_IBUF(19),
      I2 => outmul_0(18),
      I3 => x_ul_IBUF(18),
      O => \addsub_out[23]_i_19__1_n_0\
    );
\addsub_out[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[23]_i_2__2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \^addsub_out[23]_i_9__1_0\,
      I3 => \add3/s_res_exp\(5),
      I4 => x_ul_IBUF(23),
      I5 => \^mul_out_reg[26]_5\,
      O => \mul_out_reg[23]_0\
    );
\addsub_out[23]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      I2 => outmul_0(22),
      I3 => x_ul_IBUF(22),
      O => \addsub_out[23]_i_20__1_n_0\
    );
\addsub_out[23]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      I2 => outmul_0(20),
      I3 => x_ul_IBUF(20),
      O => \addsub_out[23]_i_21__1_n_0\
    );
\addsub_out[23]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => outmul_0(25),
      I2 => outmul_0(24),
      I3 => x_ul_IBUF(24),
      O => \addsub_out[23]_i_22__1_n_0\
    );
\addsub_out[23]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(10),
      I1 => outmul_0(10),
      I2 => x_ul_IBUF(11),
      I3 => outmul_0(11),
      I4 => outmul_0(9),
      I5 => x_ul_IBUF(9),
      O => \addsub_out[23]_i_23__1_n_0\
    );
\addsub_out[23]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(6),
      I1 => outmul_0(6),
      I2 => x_ul_IBUF(7),
      I3 => outmul_0(7),
      I4 => outmul_0(8),
      I5 => x_ul_IBUF(8),
      O => \addsub_out[23]_i_24__1_n_0\
    );
\addsub_out[23]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(4),
      I1 => outmul_0(4),
      I2 => x_ul_IBUF(5),
      I3 => outmul_0(5),
      I4 => outmul_0(3),
      I5 => x_ul_IBUF(3),
      O => \addsub_out[23]_i_25__0_n_0\
    );
\addsub_out[23]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ul_IBUF(0),
      I1 => outmul_0(0),
      I2 => x_ul_IBUF(1),
      I3 => outmul_0(1),
      I4 => outmul_0(2),
      I5 => x_ul_IBUF(2),
      O => \addsub_out[23]_i_26__0_n_0\
    );
\addsub_out[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      I2 => \addsub_out[23]_i_7__1_n_0\,
      I3 => x_ul_IBUF(22),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(22),
      O => \addsub_out[23]_i_2__2_n_0\
    );
\addsub_out[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addsub_out_reg[23]_i_8__0_n_2\,
      I1 => \addsub_out[23]_i_9__1_n_0\,
      O => \^addsub_out[23]_i_9__1_0\
    );
\addsub_out[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^addsub_out[23]_i_9__1_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      O => \^mul_out_reg[26]_5\
    );
\addsub_out[23]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      I2 => \addsub_out[21]_i_4__2_n_0\,
      I3 => x_ul_IBUF(20),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(20),
      O => \addsub_out[23]_i_7__1_n_0\
    );
\addsub_out[23]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \addsub_out[23]_i_19__1_n_0\,
      I1 => \addsub_out[23]_i_20__1_n_0\,
      I2 => \addsub_out[23]_i_21__1_n_0\,
      I3 => \addsub_out[23]_i_22__1_n_0\,
      O => \addsub_out[23]_i_9__1_n_0\
    );
\addsub_out[24]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      I2 => outmul_0(20),
      I3 => x_ul_IBUF(20),
      O => \addsub_out[24]_i_10__1_n_0\
    );
\addsub_out[24]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(19),
      I1 => x_ul_IBUF(19),
      I2 => outmul_0(18),
      I3 => x_ul_IBUF(18),
      O => \addsub_out[24]_i_11__1_n_0\
    );
\addsub_out[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD11D1D1DD1D1D1"
    )
        port map (
      I0 => \addsub_out[24]_i_2__1_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \addsub_out[25]_i_4__2_n_0\,
      I3 => x_ul_IBUF(24),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(24),
      O => \mul_out_reg[24]_0\
    );
\addsub_out[24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35F5F535"
    )
        port map (
      I0 => \add3/s_res_exp\(6),
      I1 => x_ul_IBUF(24),
      I2 => \^addsub_out[23]_i_9__1_0\,
      I3 => x_ul_IBUF(26),
      I4 => \^mul_out_reg[26]_0\(0),
      O => \addsub_out[24]_i_2__1_n_0\
    );
\addsub_out[24]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => outmul_0(25),
      I1 => x_ul_IBUF(25),
      I2 => x_ul_IBUF(24),
      I3 => outmul_0(24),
      O => \addsub_out[24]_i_4__2_n_0\
    );
\addsub_out[24]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => outmul_0(23),
      I2 => x_ul_IBUF(22),
      I3 => outmul_0(22),
      O => \addsub_out[24]_i_5__2_n_0\
    );
\addsub_out[24]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => outmul_0(21),
      I2 => x_ul_IBUF(20),
      I3 => outmul_0(20),
      O => \addsub_out[24]_i_6__2_n_0\
    );
\addsub_out[24]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => outmul_0(19),
      I2 => x_ul_IBUF(18),
      I3 => outmul_0(18),
      O => \addsub_out[24]_i_7__2_n_0\
    );
\addsub_out[24]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => outmul_0(25),
      I2 => outmul_0(24),
      I3 => x_ul_IBUF(24),
      O => \addsub_out[24]_i_8__1_n_0\
    );
\addsub_out[24]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      I2 => outmul_0(22),
      I3 => x_ul_IBUF(22),
      O => \addsub_out[24]_i_9__1_n_0\
    );
\addsub_out[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DD1D11"
    )
        port map (
      I0 => \addsub_out[25]_i_2__1_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \addsub_out[25]_i_3__2_n_0\,
      I3 => \addsub_out[25]_i_4__2_n_0\,
      I4 => \addsub_out[25]_i_5__1_n_0\,
      O => \mul_out_reg[26]_1\
    );
\addsub_out[25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD1DDDD"
    )
        port map (
      I0 => \add3/s_res_exp\(7),
      I1 => \^addsub_out[23]_i_9__1_0\,
      I2 => x_ul_IBUF(26),
      I3 => \^mul_out_reg[26]_0\(0),
      I4 => x_ul_IBUF(25),
      O => \addsub_out[25]_i_2__1_n_0\
    );
\addsub_out[25]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_ul_IBUF(24),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(24),
      O => \addsub_out[25]_i_3__2_n_0\
    );
\addsub_out[25]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      I2 => \addsub_out[23]_i_7__1_n_0\,
      I3 => x_ul_IBUF(22),
      I4 => \add3/compe_ab\,
      I5 => outmul_0(22),
      O => \addsub_out[25]_i_4__2_n_0\
    );
\addsub_out[25]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => \add3/compe_ab\,
      I2 => outmul_0(25),
      O => \addsub_out[25]_i_5__1_n_0\
    );
\addsub_out_reg[21]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[21]_i_3__1_n_0\,
      CO(2) => \addsub_out_reg[21]_i_3__1_n_1\,
      CO(1) => \addsub_out_reg[21]_i_3__1_n_2\,
      CO(0) => \addsub_out_reg[21]_i_3__1_n_3\,
      CYINIT => p_2_out(0),
      DI(3 downto 1) => \add3/s_exp\(3 downto 1),
      DI(0) => \addsub_out[21]_i_9__2_n_0\,
      O(3 downto 0) => \add3/s_res_exp\(3 downto 0),
      S(3) => \addsub_out[21]_i_10__1_n_0\,
      S(2) => \addsub_out[21]_i_11__2_n_0\,
      S(1) => \addsub_out[21]_i_12__1_n_0\,
      S(0) => \addsub_out[21]_i_13__2_n_0\
    );
\addsub_out_reg[23]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[23]_i_16__0_n_0\,
      CO(2) => \addsub_out_reg[23]_i_16__0_n_1\,
      CO(1) => \addsub_out_reg[23]_i_16__0_n_2\,
      CO(0) => \addsub_out_reg[23]_i_16__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_16__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[23]_i_23__1_n_0\,
      S(2) => \addsub_out[23]_i_24__1_n_0\,
      S(1) => \addsub_out[23]_i_25__0_n_0\,
      S(0) => \addsub_out[23]_i_26__0_n_0\
    );
\addsub_out_reg[23]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[21]_i_3__1_n_0\,
      CO(3) => \NLW_addsub_out_reg[23]_i_5__0_CO_UNCONNECTED\(3),
      CO(2) => \addsub_out_reg[23]_i_5__0_n_1\,
      CO(1) => \addsub_out_reg[23]_i_5__0_n_2\,
      CO(0) => \addsub_out_reg[23]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \addsub_out_reg[0]\(0),
      DI(1) => DI(0),
      DI(0) => \add3/s_exp\(4),
      O(3 downto 0) => \add3/s_res_exp\(7 downto 4),
      S(3) => \addsub_out[23]_i_12__0_n_0\,
      S(2) => \addsub_out[23]_i_13__1_n_0\,
      S(1) => \addsub_out[23]_i_14__0_n_0\,
      S(0) => \addsub_out[23]_i_15__1_n_0\
    );
\addsub_out_reg[23]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[23]_i_16__0_n_0\,
      CO(3 downto 2) => \NLW_addsub_out_reg[23]_i_8__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addsub_out_reg[23]_i_8__0_n_2\,
      CO(0) => \addsub_out_reg[23]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addsub_out[23]_i_17__1_n_0\,
      S(0) => \addsub_out[23]_i_18__1_n_0\
    );
\addsub_out_reg[24]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add3/compe_ab\,
      CO(2) => \addsub_out_reg[24]_i_3__1_n_1\,
      CO(1) => \addsub_out_reg[24]_i_3__1_n_2\,
      CO(0) => \addsub_out_reg[24]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \addsub_out[24]_i_4__2_n_0\,
      DI(2) => \addsub_out[24]_i_5__2_n_0\,
      DI(1) => \addsub_out[24]_i_6__2_n_0\,
      DI(0) => \addsub_out[24]_i_7__2_n_0\,
      O(3 downto 0) => \NLW_addsub_out_reg[24]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[24]_i_8__1_n_0\,
      S(2) => \addsub_out[24]_i_9__1_n_0\,
      S(1) => \addsub_out[24]_i_10__1_n_0\,
      S(0) => \addsub_out[24]_i_11__1_n_0\
    );
\mul_out[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(19),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(18),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(0)
    );
\mul_out[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(29),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(28),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(10)
    );
\mul_out[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_77,
      I1 => \mul_out_reg[10]_i_2__0_0\(3),
      O => \mul_out[10]_i_3__0_n_0\
    );
\mul_out[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_78,
      I1 => \mul_out_reg[10]_i_2__0_0\(2),
      O => \mul_out[10]_i_4__0_n_0\
    );
\mul_out[10]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_79,
      I1 => \mul_out_reg[10]_i_2__0_0\(1),
      O => \mul_out[10]_i_5__0_n_0\
    );
\mul_out[10]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_80,
      I1 => \mul_out_reg[10]_i_2__0_0\(0),
      O => \mul_out[10]_i_6__0_n_0\
    );
\mul_out[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(30),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(29),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(11)
    );
\mul_out[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(31),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(30),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(12)
    );
\mul_out[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(32),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(31),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(13)
    );
\mul_out[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(33),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(32),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(14)
    );
\mul_out[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_73,
      I1 => \mul_out_reg[14]_i_2__0_0\(3),
      O => \mul_out[14]_i_3__0_n_0\
    );
\mul_out[14]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_74,
      I1 => \mul_out_reg[14]_i_2__0_0\(2),
      O => \mul_out[14]_i_4__0_n_0\
    );
\mul_out[14]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_75,
      I1 => \mul_out_reg[14]_i_2__0_0\(1),
      O => \mul_out[14]_i_5__0_n_0\
    );
\mul_out[14]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_76,
      I1 => \mul_out_reg[14]_i_2__0_0\(0),
      O => \mul_out[14]_i_6__0_n_0\
    );
\mul_out[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(34),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(33),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(15)
    );
\mul_out[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(35),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(34),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(16)
    );
\mul_out[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(36),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(35),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(17)
    );
\mul_out[17]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => v_add_exp1,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => p_0_in,
      O => \mul_out[17]_i_3__0_n_0\
    );
\mul_out[17]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => v_add_exp1,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => p_0_in,
      O => \mul_out[17]_i_4__0_n_0\
    );
\mul_out[17]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => multOp_n_69,
      I1 => CO(0),
      O => \mul_out[17]_i_5__0_n_0\
    );
\mul_out[17]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_70,
      I1 => \mul_out_reg[17]_i_2__0_0\(2),
      O => \mul_out[17]_i_6__0_n_0\
    );
\mul_out[17]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_71,
      I1 => \mul_out_reg[17]_i_2__0_0\(1),
      O => \mul_out[17]_i_7__0_n_0\
    );
\mul_out[17]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_72,
      I1 => \mul_out_reg[17]_i_2__0_0\(0),
      O => \mul_out[17]_i_8__0_n_0\
    );
\mul_out[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(0),
      I4 => plusOp(0),
      I5 => p_0_in,
      O => s_mul_out(18)
    );
\mul_out[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(1),
      I4 => plusOp(1),
      I5 => p_0_in,
      O => s_mul_out(19)
    );
\mul_out[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(20),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(19),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(1)
    );
\mul_out[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(2),
      I4 => plusOp(2),
      I5 => p_0_in,
      O => s_mul_out(20)
    );
\mul_out[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(3),
      I4 => plusOp(3),
      I5 => p_0_in,
      O => s_mul_out(21)
    );
\mul_out[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_0\(0),
      I4 => plusOp(4),
      I5 => p_0_in,
      O => s_mul_out(22)
    );
\mul_out[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_0\(1),
      I4 => plusOp(5),
      I5 => p_0_in,
      O => s_mul_out(23)
    );
\mul_out[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_0\(2),
      I4 => plusOp(6),
      I5 => p_0_in,
      O => s_mul_out(24)
    );
\mul_out[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_0\(3),
      I4 => plusOp(7),
      I5 => p_0_in,
      O => s_mul_out(25)
    );
\mul_out[25]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_68,
      I1 => CO(0),
      O => \mul_out[25]_i_20__0_n_0\
    );
\mul_out[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => update
    );
\mul_out[26]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => outsub_1(18),
      I3 => \mul_out_reg[26]_7\(0),
      O => s_mul_out(26)
    );
\mul_out[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(21),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(20),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(2)
    );
\mul_out[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_85,
      I1 => O(3),
      O => \mul_out[2]_i_3__0_n_0\
    );
\mul_out[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_86,
      I1 => O(2),
      O => \mul_out[2]_i_4__0_n_0\
    );
\mul_out[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_87,
      I1 => O(1),
      O => \mul_out[2]_i_5__0_n_0\
    );
\mul_out[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_88,
      I1 => O(0),
      O => \mul_out[2]_i_6__0_n_0\
    );
\mul_out[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(22),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(21),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(3)
    );
\mul_out[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(23),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(22),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(4)
    );
\mul_out[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(24),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(23),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(5)
    );
\mul_out[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(25),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(24),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(6)
    );
\mul_out[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_81,
      I1 => \mul_out_reg[6]_i_2__0_0\(3),
      O => \mul_out[6]_i_3__0_n_0\
    );
\mul_out[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_82,
      I1 => \mul_out_reg[6]_i_2__0_0\(2),
      O => \mul_out[6]_i_4__0_n_0\
    );
\mul_out[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_83,
      I1 => \mul_out_reg[6]_i_2__0_0\(1),
      O => \mul_out[6]_i_5__0_n_0\
    );
\mul_out[6]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_84,
      I1 => \mul_out_reg[6]_i_2__0_0\(0),
      O => \mul_out[6]_i_6__0_n_0\
    );
\mul_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(26),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(25),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(7)
    );
\mul_out[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(27),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(26),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(8)
    );
\mul_out[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(28),
      I1 => \mul_out[17]_i_3__0_n_0\,
      I2 => \multOp__0\(27),
      I3 => \mul_out[17]_i_4__0_n_0\,
      O => s_mul_out(9)
    );
\mul_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(0),
      Q => outmul_0(0),
      R => SR(0)
    );
\mul_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(10),
      Q => outmul_0(10),
      R => SR(0)
    );
\mul_out_reg[10]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[6]_i_2__0_n_0\,
      CO(3) => \mul_out_reg[10]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[10]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[10]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[10]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_77,
      DI(2) => multOp_n_78,
      DI(1) => multOp_n_79,
      DI(0) => multOp_n_80,
      O(3 downto 0) => \multOp__0\(28 downto 25),
      S(3) => \mul_out[10]_i_3__0_n_0\,
      S(2) => \mul_out[10]_i_4__0_n_0\,
      S(1) => \mul_out[10]_i_5__0_n_0\,
      S(0) => \mul_out[10]_i_6__0_n_0\
    );
\mul_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(11),
      Q => outmul_0(11),
      R => SR(0)
    );
\mul_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(12),
      Q => outmul_0(12),
      R => SR(0)
    );
\mul_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(13),
      Q => outmul_0(13),
      R => SR(0)
    );
\mul_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(14),
      Q => outmul_0(14),
      R => SR(0)
    );
\mul_out_reg[14]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[10]_i_2__0_n_0\,
      CO(3) => \mul_out_reg[14]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[14]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[14]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[14]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_73,
      DI(2) => multOp_n_74,
      DI(1) => multOp_n_75,
      DI(0) => multOp_n_76,
      O(3 downto 0) => \multOp__0\(32 downto 29),
      S(3) => \mul_out[14]_i_3__0_n_0\,
      S(2) => \mul_out[14]_i_4__0_n_0\,
      S(1) => \mul_out[14]_i_5__0_n_0\,
      S(0) => \mul_out[14]_i_6__0_n_0\
    );
\mul_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(15),
      Q => outmul_0(15),
      R => SR(0)
    );
\mul_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(16),
      Q => outmul_0(16),
      R => SR(0)
    );
\mul_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(17),
      Q => outmul_0(17),
      R => SR(0)
    );
\mul_out_reg[17]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[14]_i_2__0_n_0\,
      CO(3) => \mul_out_reg[17]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[17]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[17]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[17]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_69,
      DI(2) => multOp_n_70,
      DI(1) => multOp_n_71,
      DI(0) => multOp_n_72,
      O(3 downto 0) => \multOp__0\(36 downto 33),
      S(3) => \mul_out[17]_i_5__0_n_0\,
      S(2) => \mul_out[17]_i_6__0_n_0\,
      S(1) => \mul_out[17]_i_7__0_n_0\,
      S(0) => \mul_out[17]_i_8__0_n_0\
    );
\mul_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(18),
      Q => outmul_0(18),
      R => SR(0)
    );
\mul_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(19),
      Q => outmul_0(19),
      R => SR(0)
    );
\mul_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(1),
      Q => outmul_0(1),
      R => SR(0)
    );
\mul_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(20),
      Q => outmul_0(20),
      R => SR(0)
    );
\mul_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(21),
      Q => outmul_0(21),
      R => SR(0)
    );
\mul_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(22),
      Q => outmul_0(22),
      R => SR(0)
    );
\mul_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(23),
      Q => outmul_0(23),
      R => SR(0)
    );
\mul_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(24),
      Q => outmul_0(24),
      R => SR(0)
    );
\mul_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(25),
      Q => outmul_0(25),
      R => SR(0)
    );
\mul_out_reg[25]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[17]_i_2__0_n_0\,
      CO(3 downto 0) => \NLW_mul_out_reg[25]_i_5__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_out_reg[25]_i_5__0_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 1) => B"000",
      S(0) => \mul_out[25]_i_20__0_n_0\
    );
\mul_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(26),
      Q => \^mul_out_reg[26]_0\(0),
      R => SR(0)
    );
\mul_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(2),
      Q => outmul_0(2),
      R => SR(0)
    );
\mul_out_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[2]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[2]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[2]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[2]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_85,
      DI(2) => multOp_n_86,
      DI(1) => multOp_n_87,
      DI(0) => multOp_n_88,
      O(3 downto 1) => \multOp__0\(20 downto 18),
      O(0) => \NLW_mul_out_reg[2]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \mul_out[2]_i_3__0_n_0\,
      S(2) => \mul_out[2]_i_4__0_n_0\,
      S(1) => \mul_out[2]_i_5__0_n_0\,
      S(0) => \mul_out[2]_i_6__0_n_0\
    );
\mul_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(3),
      Q => outmul_0(3),
      R => SR(0)
    );
\mul_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(4),
      Q => outmul_0(4),
      R => SR(0)
    );
\mul_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(5),
      Q => outmul_0(5),
      R => SR(0)
    );
\mul_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(6),
      Q => outmul_0(6),
      R => SR(0)
    );
\mul_out_reg[6]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[2]_i_2__0_n_0\,
      CO(3) => \mul_out_reg[6]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[6]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[6]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[6]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_81,
      DI(2) => multOp_n_82,
      DI(1) => multOp_n_83,
      DI(0) => multOp_n_84,
      O(3 downto 0) => \multOp__0\(24 downto 21),
      S(3) => \mul_out[6]_i_3__0_n_0\,
      S(2) => \mul_out[6]_i_4__0_n_0\,
      S(1) => \mul_out[6]_i_5__0_n_0\,
      S(0) => \mul_out[6]_i_6__0_n_0\
    );
\mul_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(7),
      Q => outmul_0(7),
      R => SR(0)
    );
\mul_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(8),
      Q => outmul_0(8),
      R => SR(0)
    );
\mul_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(9),
      Q => outmul_0(9),
      R => SR(0)
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 18) => B"000000000001",
      A(17 downto 0) => outsub_1(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => D(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_multOp_P_UNCONNECTED(47 downto 38),
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_multOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => SR(0),
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
ready_mul_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => update,
      Q => ready_mul,
      R => SR(0)
    );
\res_man[11]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(11),
      I2 => \res_man[15]_i_24__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[11]_i_18__2_n_0\,
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[11]_i_10__2_n_0\
    );
\res_man[11]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(11),
      I2 => \res_man[15]_i_25__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[11]_i_19__2_n_0\,
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[11]_i_11__2_n_0\
    );
\res_man[11]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFF4F444444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(10),
      I2 => \res_man[11]_i_20__2_n_0\,
      I3 => \res_man[11]_i_18__2_n_0\,
      I4 => \add3/minusOp0_out\(0),
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[11]_i_12__2_n_0\
    );
\res_man[11]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFF4F444444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(10),
      I2 => \res_man[11]_i_21__2_n_0\,
      I3 => \res_man[11]_i_19__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[11]_i_13__2_n_0\
    );
\res_man[11]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(9),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[11]_i_20__2_n_0\,
      I5 => \res_man[11]_i_22__2_n_0\,
      O => \res_man[11]_i_14__2_n_0\
    );
\res_man[11]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(9),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[11]_i_21__2_n_0\,
      I5 => \res_man[11]_i_23__2_n_0\,
      O => \res_man[11]_i_15__2_n_0\
    );
\res_man[11]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(8),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[11]_i_22__2_n_0\,
      I5 => \res_man[11]_i_24__2_n_0\,
      O => \res_man[11]_i_16__2_n_0\
    );
\res_man[11]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(8),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[11]_i_23__2_n_0\,
      I5 => \res_man[11]_i_25__2_n_0\,
      O => \res_man[11]_i_17__2_n_0\
    );
\res_man[11]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \res_man[15]_i_26__2_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[11]_i_26__1_n_0\,
      O => \res_man[11]_i_18__2_n_0\
    );
\res_man[11]_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \res_man[15]_i_27__2_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[11]_i_27__1_n_0\,
      O => \res_man[11]_i_19__2_n_0\
    );
\res_man[11]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_28__1_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[11]_i_28__1_n_0\,
      O => \res_man[11]_i_20__2_n_0\
    );
\res_man[11]_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_29__1_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[11]_i_29__1_n_0\,
      O => \res_man[11]_i_21__2_n_0\
    );
\res_man[11]_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_26__1_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[11]_i_30__1_n_0\,
      O => \res_man[11]_i_22__2_n_0\
    );
\res_man[11]_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_27__1_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[11]_i_31__1_n_0\,
      O => \res_man[11]_i_23__2_n_0\
    );
\res_man[11]_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_28__1_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[11]_i_32__1_n_0\,
      O => \res_man[11]_i_24__2_n_0\
    );
\res_man[11]_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_29__1_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[11]_i_33__1_n_0\,
      O => \res_man[11]_i_25__2_n_0\
    );
\res_man[11]_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ul_IBUF(15),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(11),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => \^mul_out_reg[24]_1\(2),
      O => \res_man[11]_i_26__1_n_0\
    );
\res_man[11]_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => outmul_0(15),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(11),
      I3 => \^x_ul[24]\(1),
      I4 => \^x_ul[24]\(2),
      O => \res_man[11]_i_27__1_n_0\
    );
\res_man[11]_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E32"
    )
        port map (
      I0 => x_ul_IBUF(10),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => \^mul_out_reg[24]_1\(1),
      I3 => x_ul_IBUF(14),
      I4 => \^mul_out_reg[24]_1\(2),
      O => \res_man[11]_i_28__1_n_0\
    );
\res_man[11]_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E32"
    )
        port map (
      I0 => outmul_0(10),
      I1 => \^x_ul[24]\(0),
      I2 => \^x_ul[24]\(1),
      I3 => outmul_0(14),
      I4 => \^x_ul[24]\(2),
      O => \res_man[11]_i_29__1_n_0\
    );
\res_man[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[11]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[11]_i_11__2_n_0\,
      O => \add3/p_1_in\(11)
    );
\res_man[11]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(17),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => x_ul_IBUF(9),
      I5 => \^mul_out_reg[24]_1\(2),
      O => \res_man[11]_i_30__1_n_0\
    );
\res_man[11]_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => outmul_0(13),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(17),
      I3 => \^x_ul[24]\(1),
      I4 => outmul_0(9),
      I5 => \^x_ul[24]\(2),
      O => \res_man[11]_i_31__1_n_0\
    );
\res_man[11]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(12),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(16),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => x_ul_IBUF(8),
      I5 => \^mul_out_reg[24]_1\(2),
      O => \res_man[11]_i_32__1_n_0\
    );
\res_man[11]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => outmul_0(12),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(16),
      I3 => \^x_ul[24]\(1),
      I4 => outmul_0(8),
      I5 => \^x_ul[24]\(2),
      O => \res_man[11]_i_33__1_n_0\
    );
\res_man[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[11]_i_12__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[11]_i_13__2_n_0\,
      O => \add3/p_1_in\(10)
    );
\res_man[11]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[11]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[11]_i_15__2_n_0\,
      O => \add3/p_1_in\(9)
    );
\res_man[11]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[11]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[11]_i_17__2_n_0\,
      O => \add3/p_1_in\(8)
    );
\res_man[11]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[11]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[11]_i_11__2_n_0\,
      O => \res_man[11]_i_6__2_n_0\
    );
\res_man[11]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[11]_i_12__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[11]_i_13__2_n_0\,
      O => \res_man[11]_i_7__2_n_0\
    );
\res_man[11]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[11]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[11]_i_15__2_n_0\,
      O => \res_man[11]_i_8__2_n_0\
    );
\res_man[11]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[11]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[11]_i_17__2_n_0\,
      O => \res_man[11]_i_9__2_n_0\
    );
\res_man[15]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(15),
      I2 => \res_man[19]_i_28__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[15]_i_18__2_n_0\,
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[15]_i_10__2_n_0\
    );
\res_man[15]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(15),
      I2 => \res_man[19]_i_30__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[15]_i_19__2_n_0\,
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[15]_i_11__1_n_0\
    );
\res_man[15]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(14),
      I2 => \res_man[15]_i_18__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[15]_i_20__2_n_0\,
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[15]_i_12__1_n_0\
    );
\res_man[15]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(14),
      I2 => \res_man[15]_i_19__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[15]_i_21__2_n_0\,
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[15]_i_13__2_n_0\
    );
\res_man[15]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(13),
      I2 => \res_man[15]_i_20__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[15]_i_22__2_n_0\,
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[15]_i_14__2_n_0\
    );
\res_man[15]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(13),
      I2 => \res_man[15]_i_21__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[15]_i_23__1_n_0\,
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[15]_i_15__2_n_0\
    );
\res_man[15]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(12),
      I2 => \res_man[15]_i_22__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[15]_i_24__2_n_0\,
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[15]_i_16__2_n_0\
    );
\res_man[15]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(12),
      I2 => \res_man[15]_i_23__1_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[15]_i_25__2_n_0\,
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[15]_i_17__2_n_0\
    );
\res_man[15]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \^mul_out_reg[24]_1\(2),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => \^mul_out_reg[24]_1\(0),
      I3 => x_ul_IBUF(15),
      I4 => \add3/minusOp0_out\(1),
      I5 => x_ul_IBUF(17),
      O => \res_man[15]_i_18__2_n_0\
    );
\res_man[15]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \^x_ul[24]\(2),
      I1 => \^x_ul[24]\(1),
      I2 => \^x_ul[24]\(0),
      I3 => outmul_0(15),
      I4 => \add3/minusOp2_out\(1),
      I5 => outmul_0(17),
      O => \res_man[15]_i_19__2_n_0\
    );
\res_man[15]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => x_ul_IBUF(14),
      I1 => \add3/minusOp0_out\(1),
      I2 => \^mul_out_reg[24]_1\(2),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => \^mul_out_reg[24]_1\(0),
      I5 => x_ul_IBUF(16),
      O => \res_man[15]_i_20__2_n_0\
    );
\res_man[15]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => outmul_0(14),
      I1 => \add3/minusOp2_out\(1),
      I2 => \^x_ul[24]\(2),
      I3 => \^x_ul[24]\(1),
      I4 => \^x_ul[24]\(0),
      I5 => outmul_0(16),
      O => \res_man[15]_i_21__2_n_0\
    );
\res_man[15]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \^mul_out_reg[24]_1\(0),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(15),
      I3 => \^mul_out_reg[24]_1\(2),
      I4 => \add3/minusOp0_out\(1),
      I5 => \res_man[15]_i_26__2_n_0\,
      O => \res_man[15]_i_22__2_n_0\
    );
\res_man[15]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \^x_ul[24]\(0),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(15),
      I3 => \^x_ul[24]\(2),
      I4 => \add3/minusOp2_out\(1),
      I5 => \res_man[15]_i_27__2_n_0\,
      O => \res_man[15]_i_23__1_n_0\
    );
\res_man[15]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEF0000EEEFFFFF"
    )
        port map (
      I0 => \^mul_out_reg[24]_1\(1),
      I1 => \^mul_out_reg[24]_1\(2),
      I2 => \^mul_out_reg[24]_1\(0),
      I3 => x_ul_IBUF(14),
      I4 => \add3/minusOp0_out\(1),
      I5 => \res_man[15]_i_28__1_n_0\,
      O => \res_man[15]_i_24__2_n_0\
    );
\res_man[15]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEF0000EEEFFFFF"
    )
        port map (
      I0 => \^x_ul[24]\(1),
      I1 => \^x_ul[24]\(2),
      I2 => \^x_ul[24]\(0),
      I3 => outmul_0(14),
      I4 => \add3/minusOp2_out\(1),
      I5 => \res_man[15]_i_29__1_n_0\,
      O => \res_man[15]_i_25__2_n_0\
    );
\res_man[15]_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => \^mul_out_reg[24]_1\(1),
      I3 => \^mul_out_reg[24]_1\(2),
      I4 => x_ul_IBUF(13),
      O => \res_man[15]_i_26__2_n_0\
    );
\res_man[15]_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => outmul_0(17),
      I1 => \^x_ul[24]\(0),
      I2 => \^x_ul[24]\(1),
      I3 => \^x_ul[24]\(2),
      I4 => outmul_0(13),
      O => \res_man[15]_i_27__2_n_0\
    );
\res_man[15]_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => x_ul_IBUF(16),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(12),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => \^mul_out_reg[24]_1\(2),
      O => \res_man[15]_i_28__1_n_0\
    );
\res_man[15]_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => outmul_0(16),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(12),
      I3 => \^x_ul[24]\(1),
      I4 => \^x_ul[24]\(2),
      O => \res_man[15]_i_29__1_n_0\
    );
\res_man[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[15]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[15]_i_11__1_n_0\,
      O => \add3/p_1_in\(15)
    );
\res_man[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[15]_i_12__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[15]_i_13__2_n_0\,
      O => \add3/p_1_in\(14)
    );
\res_man[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[15]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[15]_i_15__2_n_0\,
      O => \add3/p_1_in\(13)
    );
\res_man[15]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[15]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[15]_i_17__2_n_0\,
      O => \add3/p_1_in\(12)
    );
\res_man[15]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[15]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[15]_i_11__1_n_0\,
      O => \res_man[15]_i_6__2_n_0\
    );
\res_man[15]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[15]_i_12__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[15]_i_13__2_n_0\,
      O => \res_man[15]_i_7__2_n_0\
    );
\res_man[15]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[15]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[15]_i_15__2_n_0\,
      O => \res_man[15]_i_8__2_n_0\
    );
\res_man[15]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[15]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[15]_i_17__2_n_0\,
      O => \res_man[15]_i_9__2_n_0\
    );
\res_man[19]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \res_man[19]_i_2__2_0\,
      I1 => \addsub_out[23]_i_9__1_n_0\,
      I2 => \add3/compe_ab\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[19]_i_20__1_n_0\,
      I5 => \res_man[19]_i_21__1_n_0\,
      O => \res_man[19]_i_10__2_n_0\
    );
\res_man[19]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => \add3/minusOp0_out\(0),
      I1 => \res_man[19]_i_3__2_1\,
      I2 => \add3/minusOp0_out\(1),
      I3 => \res_man[19]_i_23__1_n_0\,
      I4 => \res_man[19]_i_24__2_n_0\,
      I5 => x_ul_IBUF(17),
      O => \res_man[19]_i_11__1_n_0\
    );
\res_man[19]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => \add3/minusOp2_out\(0),
      I1 => \res_man[19]_i_3__2_0\,
      I2 => \add3/minusOp2_out\(1),
      I3 => \res_man[19]_i_26__1_n_0\,
      I4 => \res_man[19]_i_27__2_n_0\,
      I5 => outmul_0(17),
      O => \res_man[19]_i_12__2_n_0\
    );
\res_man[19]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(16),
      I2 => \res_man[19]_i_28__2_n_0\,
      I3 => \res_man[19]_i_29__2_n_0\,
      I4 => \add3/minusOp0_out\(0),
      I5 => \res_man[19]_i_23__1_n_0\,
      O => \res_man[19]_i_13__1_n_0\
    );
\res_man[19]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(16),
      I2 => \res_man[19]_i_30__2_n_0\,
      I3 => \res_man[19]_i_31__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[19]_i_26__1_n_0\,
      O => \res_man[19]_i_14__2_n_0\
    );
\res_man[19]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^x_ul[24]\(2),
      I1 => \^x_ul[24]\(1),
      I2 => \^x_ul[24]\(0),
      I3 => \add3/minusOp2_out\(1),
      O => \res_man[19]_i_18__2_n_0\
    );
\res_man[19]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \add3/minusOp0_out\(7),
      I1 => \add3/minusOp0_out\(6),
      I2 => \add3/minusOp0_out\(5),
      O => \res_man[19]_i_20__1_n_0\
    );
\res_man[19]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mul_out_reg[24]_1\(2),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => \^mul_out_reg[24]_1\(0),
      I3 => \add3/minusOp0_out\(1),
      O => \res_man[19]_i_21__1_n_0\
    );
\res_man[19]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \add3/minusOp0_out\(5),
      I1 => \add3/minusOp0_out\(6),
      I2 => \add3/minusOp0_out\(7),
      I3 => \res_man[19]_i_24__2_n_0\,
      O => \res_man[19]_i_23__1_n_0\
    );
\res_man[19]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add3/compe_ab\,
      I1 => \addsub_out[23]_i_9__1_n_0\,
      O => \res_man[19]_i_24__2_n_0\
    );
\res_man[19]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^x_ul[24]\(3),
      I1 => \^x_ul[24]\(4),
      I2 => \^x_ul[24]\(5),
      I3 => \res_man[19]_i_27__2_n_0\,
      O => \res_man[19]_i_26__1_n_0\
    );
\res_man[19]_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \add3/compe_ab\,
      I1 => \addsub_out[23]_i_9__1_n_0\,
      O => \res_man[19]_i_27__2_n_0\
    );
\res_man[19]_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => \add3/minusOp0_out\(1),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => \^mul_out_reg[24]_1\(1),
      I3 => \^mul_out_reg[24]_1\(2),
      I4 => x_ul_IBUF(16),
      O => \res_man[19]_i_28__2_n_0\
    );
\res_man[19]_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => \add3/minusOp0_out\(1),
      I2 => \^mul_out_reg[24]_1\(0),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => \^mul_out_reg[24]_1\(2),
      O => \res_man[19]_i_29__2_n_0\
    );
\res_man[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CC55555"
    )
        port map (
      I0 => \res_man[19]_i_9__2_n_0\,
      I1 => \res_man[19]_i_10__2_n_0\,
      I2 => x_ul_IBUF(26),
      I3 => \^mul_out_reg[26]_0\(0),
      I4 => \add3/comp_ab\,
      O => \add3/p_1_in\(18)
    );
\res_man[19]_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => \add3/minusOp2_out\(1),
      I1 => \^x_ul[24]\(0),
      I2 => \^x_ul[24]\(1),
      I3 => \^x_ul[24]\(2),
      I4 => outmul_0(16),
      O => \res_man[19]_i_30__2_n_0\
    );
\res_man[19]_i_31__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => outmul_0(17),
      I1 => \add3/minusOp2_out\(1),
      I2 => \^x_ul[24]\(0),
      I3 => \^x_ul[24]\(1),
      I4 => \^x_ul[24]\(2),
      O => \res_man[19]_i_31__2_n_0\
    );
\res_man[19]_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      O => \res_man[19]_i_33__2_n_0\
    );
\res_man[19]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(20),
      I1 => x_ul_IBUF(20),
      O => \res_man[19]_i_34__2_n_0\
    );
\res_man[19]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(19),
      I1 => x_ul_IBUF(19),
      O => \res_man[19]_i_35__2_n_0\
    );
\res_man[19]_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(18),
      I1 => x_ul_IBUF(18),
      O => \res_man[19]_i_36__2_n_0\
    );
\res_man[19]_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      O => \res_man[19]_i_38__1_n_0\
    );
\res_man[19]_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(20),
      I1 => x_ul_IBUF(20),
      O => \res_man[19]_i_39__1_n_0\
    );
\res_man[19]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[19]_i_11__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[19]_i_12__2_n_0\,
      O => \add3/p_1_in\(17)
    );
\res_man[19]_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(19),
      I1 => x_ul_IBUF(19),
      O => \res_man[19]_i_40__1_n_0\
    );
\res_man[19]_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(18),
      I1 => x_ul_IBUF(18),
      O => \res_man[19]_i_41__1_n_0\
    );
\res_man[19]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => outmul_0(25),
      O => \res_man[19]_i_43__1_n_0\
    );
\res_man[19]_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(24),
      I1 => x_ul_IBUF(24),
      O => \res_man[19]_i_44__1_n_0\
    );
\res_man[19]_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      O => \res_man[19]_i_45__1_n_0\
    );
\res_man[19]_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(22),
      I1 => x_ul_IBUF(22),
      O => \res_man[19]_i_46__1_n_0\
    );
\res_man[19]_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => outmul_0(25),
      O => \res_man[19]_i_47__1_n_0\
    );
\res_man[19]_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(24),
      I1 => x_ul_IBUF(24),
      O => \res_man[19]_i_48__1_n_0\
    );
\res_man[19]_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      O => \res_man[19]_i_49__1_n_0\
    );
\res_man[19]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[19]_i_13__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[19]_i_14__2_n_0\,
      O => \add3/p_1_in\(16)
    );
\res_man[19]_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => outmul_0(22),
      I1 => x_ul_IBUF(22),
      O => \res_man[19]_i_50__1_n_0\
    );
\res_man[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(0),
      I1 => x_ul_IBUF(26),
      O => \res_man[19]_i_5__0_n_0\
    );
\res_man[19]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[19]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[19]_i_9__2_n_0\,
      O => \res_man[19]_i_6__2_n_0\
    );
\res_man[19]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[19]_i_11__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[19]_i_12__2_n_0\,
      O => \res_man[19]_i_7__2_n_0\
    );
\res_man[19]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[19]_i_13__1_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[19]_i_14__2_n_0\,
      O => \res_man[19]_i_8__2_n_0\
    );
\res_man[19]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747474747474"
    )
        port map (
      I0 => \res_man[19]_i_2__2_0\,
      I1 => \addsub_out[23]_i_9__1_n_0\,
      I2 => \add3/compe_ab\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[19]_i_2__2_1\,
      I5 => \res_man[19]_i_18__2_n_0\,
      O => \res_man[19]_i_9__2_n_0\
    );
\res_man[3]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[3]_i_17__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[3]_i_18__2_n_0\,
      O => \res_man[3]_i_10__2_n_0\
    );
\res_man[3]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(3),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \res_man[3]_i_19__2_n_0\,
      I4 => \add3/minusOp0_out\(0),
      I5 => \res_man[7]_i_24__2_n_0\,
      O => \res_man[3]_i_11__2_n_0\
    );
\res_man[3]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(3),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \res_man[3]_i_20__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[7]_i_25__2_n_0\,
      O => \res_man[3]_i_12__2_n_0\
    );
\res_man[3]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(2),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[3]_i_19__2_n_0\,
      I5 => \res_man[3]_i_21__2_n_0\,
      O => \res_man[3]_i_13__2_n_0\
    );
\res_man[3]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(2),
      I2 => \res_man[3]_i_22__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[19]_i_26__1_n_0\,
      I5 => \res_man[3]_i_20__2_n_0\,
      O => \res_man[3]_i_14__2_n_0\
    );
\res_man[3]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(1),
      I2 => \res_man[3]_i_21__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[19]_i_23__1_n_0\,
      I5 => \res_man[3]_i_23__2_n_0\,
      O => \res_man[3]_i_15__2_n_0\
    );
\res_man[3]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(1),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \res_man[3]_i_24__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[3]_i_22__2_n_0\,
      O => \res_man[3]_i_16__2_n_0\
    );
\res_man[3]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4F444F4"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(0),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[3]_i_23__2_n_0\,
      I5 => \res_man[3]_i_25__2_n_0\,
      O => \res_man[3]_i_17__2_n_0\
    );
\res_man[3]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4FF4444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(0),
      I2 => \res_man[3]_i_24__2_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[19]_i_26__1_n_0\,
      I5 => \res_man[3]_i_26__2_n_0\,
      O => \res_man[3]_i_18__2_n_0\
    );
\res_man[3]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_30__1_n_0\,
      I1 => \res_man[7]_i_31__1_n_0\,
      I2 => \add3/minusOp0_out\(1),
      I3 => \res_man[3]_i_27__2_n_0\,
      I4 => \^mul_out_reg[24]_1\(0),
      I5 => \res_man[3]_i_28__1_n_0\,
      O => \res_man[3]_i_19__2_n_0\
    );
\res_man[3]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_32__1_n_0\,
      I1 => \res_man[7]_i_33__1_n_0\,
      I2 => \add3/minusOp2_out\(1),
      I3 => \res_man[3]_i_29__1_n_0\,
      I4 => \^x_ul[24]\(0),
      I5 => \res_man[3]_i_30__1_n_0\,
      O => \res_man[3]_i_20__2_n_0\
    );
\res_man[3]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_34__1_n_0\,
      I1 => \res_man[7]_i_35__1_n_0\,
      I2 => \add3/minusOp0_out\(1),
      I3 => \res_man[3]_i_31__1_n_0\,
      I4 => \^mul_out_reg[24]_1\(0),
      I5 => \res_man[3]_i_32__1_n_0\,
      O => \res_man[3]_i_21__2_n_0\
    );
\res_man[3]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_36__1_n_0\,
      I1 => \res_man[7]_i_37__1_n_0\,
      I2 => \add3/minusOp2_out\(1),
      I3 => \res_man[3]_i_33__1_n_0\,
      I4 => \^x_ul[24]\(0),
      I5 => \res_man[3]_i_34__1_n_0\,
      O => \res_man[3]_i_22__2_n_0\
    );
\res_man[3]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_27__2_n_0\,
      I1 => \res_man[3]_i_28__1_n_0\,
      I2 => \add3/minusOp0_out\(1),
      I3 => \res_man[7]_i_31__1_n_0\,
      I4 => \^mul_out_reg[24]_1\(0),
      I5 => \res_man[3]_i_35__1_n_0\,
      O => \res_man[3]_i_23__2_n_0\
    );
\res_man[3]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_29__1_n_0\,
      I1 => \res_man[3]_i_30__1_n_0\,
      I2 => \add3/minusOp2_out\(1),
      I3 => \res_man[7]_i_33__1_n_0\,
      I4 => \^x_ul[24]\(0),
      I5 => \res_man[3]_i_36__1_n_0\,
      O => \res_man[3]_i_24__2_n_0\
    );
\res_man[3]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_35__1_n_0\,
      I1 => \res_man[3]_i_37__1_n_0\,
      I2 => \add3/minusOp0_out\(1),
      I3 => \res_man[3]_i_31__1_n_0\,
      I4 => \^mul_out_reg[24]_1\(0),
      I5 => \res_man[3]_i_32__1_n_0\,
      O => \res_man[3]_i_25__2_n_0\
    );
\res_man[3]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_37__1_n_0\,
      I1 => \res_man[3]_i_38__1_n_0\,
      I2 => \add3/minusOp2_out\(1),
      I3 => \res_man[3]_i_33__1_n_0\,
      I4 => \^x_ul[24]\(0),
      I5 => \res_man[3]_i_34__1_n_0\,
      O => \res_man[3]_i_26__2_n_0\
    );
\res_man[3]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(15),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(7),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[3]_i_27__2_n_0\
    );
\res_man[3]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(3),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[3]_i_28__1_n_0\
    );
\res_man[3]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(15),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(7),
      I3 => \^x_ul[24]\(2),
      O => \res_man[3]_i_29__1_n_0\
    );
\res_man[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(0),
      I1 => x_ul_IBUF(26),
      O => \^oper\
    );
\res_man[3]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(11),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(3),
      I3 => \^x_ul[24]\(2),
      O => \res_man[3]_i_30__1_n_0\
    );
\res_man[3]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(14),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(6),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[3]_i_31__1_n_0\
    );
\res_man[3]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => x_ul_IBUF(2),
      I1 => x_ul_IBUF(10),
      I2 => \^mul_out_reg[24]_1\(2),
      I3 => \^mul_out_reg[24]_1\(1),
      O => \res_man[3]_i_32__1_n_0\
    );
\res_man[3]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(14),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(6),
      I3 => \^x_ul[24]\(2),
      O => \res_man[3]_i_33__1_n_0\
    );
\res_man[3]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => outmul_0(2),
      I1 => outmul_0(10),
      I2 => \^x_ul[24]\(2),
      I3 => \^x_ul[24]\(1),
      O => \res_man[3]_i_34__1_n_0\
    );
\res_man[3]_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ul_IBUF(9),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(17),
      I3 => \^mul_out_reg[24]_1\(2),
      I4 => x_ul_IBUF(1),
      O => \res_man[3]_i_35__1_n_0\
    );
\res_man[3]_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => outmul_0(9),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(17),
      I3 => \^x_ul[24]\(2),
      I4 => outmul_0(1),
      O => \res_man[3]_i_36__1_n_0\
    );
\res_man[3]_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => x_ul_IBUF(8),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(16),
      I3 => \^mul_out_reg[24]_1\(2),
      I4 => x_ul_IBUF(0),
      O => \res_man[3]_i_37__1_n_0\
    );
\res_man[3]_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => outmul_0(8),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(16),
      I3 => \^x_ul[24]\(2),
      I4 => outmul_0(0),
      O => \res_man[3]_i_38__1_n_0\
    );
\res_man[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[3]_i_11__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[3]_i_12__2_n_0\,
      O => \add3/p_1_in\(3)
    );
\res_man[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[3]_i_13__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[3]_i_14__2_n_0\,
      O => \add3/p_1_in\(2)
    );
\res_man[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[3]_i_15__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[3]_i_16__2_n_0\,
      O => \add3/p_1_in\(1)
    );
\res_man[3]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[3]_i_17__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[3]_i_18__2_n_0\,
      O => \add3/p_1_in\(0)
    );
\res_man[3]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[3]_i_11__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[3]_i_12__2_n_0\,
      O => \res_man[3]_i_7__2_n_0\
    );
\res_man[3]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[3]_i_13__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[3]_i_14__2_n_0\,
      O => \res_man[3]_i_8__2_n_0\
    );
\res_man[3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[3]_i_15__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[3]_i_16__2_n_0\,
      O => \res_man[3]_i_9__2_n_0\
    );
\res_man[7]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(7),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \res_man[7]_i_18__2_n_0\,
      I4 => \add3/minusOp0_out\(0),
      I5 => \res_man[11]_i_24__2_n_0\,
      O => \res_man[7]_i_10__2_n_0\
    );
\res_man[7]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(7),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \res_man[7]_i_19__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[11]_i_25__2_n_0\,
      O => \res_man[7]_i_11__2_n_0\
    );
\res_man[7]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(6),
      I2 => \res_man[7]_i_20__2_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[19]_i_23__1_n_0\,
      I5 => \res_man[7]_i_18__2_n_0\,
      O => \res_man[7]_i_12__2_n_0\
    );
\res_man[7]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(6),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[7]_i_19__2_n_0\,
      I5 => \res_man[7]_i_21__2_n_0\,
      O => \res_man[7]_i_13__2_n_0\
    );
\res_man[7]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(5),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \res_man[7]_i_22__2_n_0\,
      I4 => \add3/minusOp0_out\(0),
      I5 => \res_man[7]_i_20__2_n_0\,
      O => \res_man[7]_i_14__2_n_0\
    );
\res_man[7]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(5),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \res_man[7]_i_23__2_n_0\,
      I4 => \add3/minusOp2_out\(0),
      I5 => \res_man[7]_i_21__2_n_0\,
      O => \res_man[7]_i_15__2_n_0\
    );
\res_man[7]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__2_n_0\,
      I1 => x_ul_IBUF(4),
      I2 => \res_man[19]_i_23__1_n_0\,
      I3 => \add3/minusOp0_out\(0),
      I4 => \res_man[7]_i_22__2_n_0\,
      I5 => \res_man[7]_i_24__2_n_0\,
      O => \res_man[7]_i_16__2_n_0\
    );
\res_man[7]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_27__2_n_0\,
      I1 => outmul_0(4),
      I2 => \res_man[19]_i_26__1_n_0\,
      I3 => \add3/minusOp2_out\(0),
      I4 => \res_man[7]_i_23__2_n_0\,
      I5 => \res_man[7]_i_25__2_n_0\,
      O => \res_man[7]_i_17__2_n_0\
    );
\res_man[7]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_30__1_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[7]_i_26__2_n_0\,
      O => \res_man[7]_i_18__2_n_0\
    );
\res_man[7]_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_31__1_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[7]_i_27__2_n_0\,
      O => \res_man[7]_i_19__2_n_0\
    );
\res_man[7]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_32__1_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[7]_i_28__2_n_0\,
      O => \res_man[7]_i_20__2_n_0\
    );
\res_man[7]_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_33__1_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[7]_i_29__2_n_0\,
      O => \res_man[7]_i_21__2_n_0\
    );
\res_man[7]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_26__2_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[7]_i_30__1_n_0\,
      I3 => \^mul_out_reg[24]_1\(0),
      I4 => \res_man[7]_i_31__1_n_0\,
      O => \res_man[7]_i_22__2_n_0\
    );
\res_man[7]_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_27__2_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[7]_i_32__1_n_0\,
      I3 => \^x_ul[24]\(0),
      I4 => \res_man[7]_i_33__1_n_0\,
      O => \res_man[7]_i_23__2_n_0\
    );
\res_man[7]_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_28__2_n_0\,
      I1 => \add3/minusOp0_out\(1),
      I2 => \res_man[7]_i_34__1_n_0\,
      I3 => \^mul_out_reg[24]_1\(0),
      I4 => \res_man[7]_i_35__1_n_0\,
      O => \res_man[7]_i_24__2_n_0\
    );
\res_man[7]_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_29__2_n_0\,
      I1 => \add3/minusOp2_out\(1),
      I2 => \res_man[7]_i_36__1_n_0\,
      I3 => \^x_ul[24]\(0),
      I4 => \res_man[7]_i_37__1_n_0\,
      O => \res_man[7]_i_25__2_n_0\
    );
\res_man[7]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(15),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => x_ul_IBUF(7),
      I5 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_26__2_n_0\
    );
\res_man[7]_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => outmul_0(11),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(15),
      I3 => \^x_ul[24]\(1),
      I4 => outmul_0(7),
      I5 => \^x_ul[24]\(2),
      O => \res_man[7]_i_27__2_n_0\
    );
\res_man[7]_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => x_ul_IBUF(10),
      I1 => \^mul_out_reg[24]_1\(0),
      I2 => x_ul_IBUF(14),
      I3 => \^mul_out_reg[24]_1\(1),
      I4 => x_ul_IBUF(6),
      I5 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_28__2_n_0\
    );
\res_man[7]_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => outmul_0(10),
      I1 => \^x_ul[24]\(0),
      I2 => outmul_0(14),
      I3 => \^x_ul[24]\(1),
      I4 => outmul_0(6),
      I5 => \^x_ul[24]\(2),
      O => \res_man[7]_i_29__2_n_0\
    );
\res_man[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[7]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[7]_i_11__2_n_0\,
      O => \add3/p_1_in\(7)
    );
\res_man[7]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(9),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_30__1_n_0\
    );
\res_man[7]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(5),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_31__1_n_0\
    );
\res_man[7]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(17),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(9),
      I3 => \^x_ul[24]\(2),
      O => \res_man[7]_i_32__1_n_0\
    );
\res_man[7]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(13),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(5),
      I3 => \^x_ul[24]\(2),
      O => \res_man[7]_i_33__1_n_0\
    );
\res_man[7]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(16),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(8),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_34__1_n_0\
    );
\res_man[7]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => x_ul_IBUF(12),
      I1 => \^mul_out_reg[24]_1\(1),
      I2 => x_ul_IBUF(4),
      I3 => \^mul_out_reg[24]_1\(2),
      O => \res_man[7]_i_35__1_n_0\
    );
\res_man[7]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(16),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(8),
      I3 => \^x_ul[24]\(2),
      O => \res_man[7]_i_36__1_n_0\
    );
\res_man[7]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => outmul_0(12),
      I1 => \^x_ul[24]\(1),
      I2 => outmul_0(4),
      I3 => \^x_ul[24]\(2),
      O => \res_man[7]_i_37__1_n_0\
    );
\res_man[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[7]_i_12__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[7]_i_13__2_n_0\,
      O => \add3/p_1_in\(6)
    );
\res_man[7]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[7]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[7]_i_15__2_n_0\,
      O => \add3/p_1_in\(5)
    );
\res_man[7]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF2800"
    )
        port map (
      I0 => \res_man[7]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \add3/comp_ab\,
      I4 => \res_man[7]_i_17__2_n_0\,
      O => \add3/p_1_in\(4)
    );
\res_man[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[7]_i_10__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[7]_i_11__2_n_0\,
      O => \res_man[7]_i_6__2_n_0\
    );
\res_man[7]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[7]_i_12__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[7]_i_13__2_n_0\,
      O => \res_man[7]_i_7__2_n_0\
    );
\res_man[7]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[7]_i_14__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[7]_i_15__2_n_0\,
      O => \res_man[7]_i_8__2_n_0\
    );
\res_man[7]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_man[7]_i_16__2_n_0\,
      I1 => x_ul_IBUF(26),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => \res_man[7]_i_17__2_n_0\,
      O => \res_man[7]_i_9__2_n_0\
    );
\res_man_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[7]_i_1__2_n_0\,
      CO(3) => \res_man_reg[11]_i_1__2_n_0\,
      CO(2) => \res_man_reg[11]_i_1__2_n_1\,
      CO(1) => \res_man_reg[11]_i_1__2_n_2\,
      CO(0) => \res_man_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add3/p_1_in\(11 downto 8),
      O(3 downto 0) => \mul_out_reg[26]_6\(11 downto 8),
      S(3) => \res_man[11]_i_6__2_n_0\,
      S(2) => \res_man[11]_i_7__2_n_0\,
      S(1) => \res_man[11]_i_8__2_n_0\,
      S(0) => \res_man[11]_i_9__2_n_0\
    );
\res_man_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[11]_i_1__2_n_0\,
      CO(3) => \res_man_reg[15]_i_1__2_n_0\,
      CO(2) => \res_man_reg[15]_i_1__2_n_1\,
      CO(1) => \res_man_reg[15]_i_1__2_n_2\,
      CO(0) => \res_man_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add3/p_1_in\(15 downto 12),
      O(3 downto 0) => \mul_out_reg[26]_6\(15 downto 12),
      S(3) => \res_man[15]_i_6__2_n_0\,
      S(2) => \res_man[15]_i_7__2_n_0\,
      S(1) => \res_man[15]_i_8__2_n_0\,
      S(0) => \res_man[15]_i_9__2_n_0\
    );
\res_man_reg[19]_i_16__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_16__1_n_0\,
      CO(2) => \res_man_reg[19]_i_16__1_n_1\,
      CO(1) => \res_man_reg[19]_i_16__1_n_2\,
      CO(0) => \res_man_reg[19]_i_16__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => x_ul_IBUF(21 downto 18),
      O(3 downto 2) => \^x_ul[24]\(1 downto 0),
      O(1 downto 0) => \add3/minusOp2_out\(1 downto 0),
      S(3) => \res_man[19]_i_33__2_n_0\,
      S(2) => \res_man[19]_i_34__2_n_0\,
      S(1) => \res_man[19]_i_35__2_n_0\,
      S(0) => \res_man[19]_i_36__2_n_0\
    );
\res_man_reg[19]_i_19__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_19__1_n_0\,
      CO(2) => \res_man_reg[19]_i_19__1_n_1\,
      CO(1) => \res_man_reg[19]_i_19__1_n_2\,
      CO(0) => \res_man_reg[19]_i_19__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => outmul_0(21 downto 18),
      O(3 downto 2) => \^mul_out_reg[24]_1\(1 downto 0),
      O(1 downto 0) => \add3/minusOp0_out\(1 downto 0),
      S(3) => \res_man[19]_i_38__1_n_0\,
      S(2) => \res_man[19]_i_39__1_n_0\,
      S(1) => \res_man[19]_i_40__1_n_0\,
      S(0) => \res_man[19]_i_41__1_n_0\
    );
\res_man_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[15]_i_1__2_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_1__2_n_1\,
      CO(1) => \res_man_reg[19]_i_1__2_n_2\,
      CO(0) => \res_man_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add3/p_1_in\(18 downto 16),
      O(3 downto 0) => \mul_out_reg[26]_6\(19 downto 16),
      S(3) => \res_man[19]_i_5__0_n_0\,
      S(2) => \res_man[19]_i_6__2_n_0\,
      S(1) => \res_man[19]_i_7__2_n_0\,
      S(0) => \res_man[19]_i_8__2_n_0\
    );
\res_man_reg[19]_i_37__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_16__1_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_37__1_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_37__1_n_1\,
      CO(1) => \res_man_reg[19]_i_37__1_n_2\,
      CO(0) => \res_man_reg[19]_i_37__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x_ul_IBUF(24 downto 22),
      O(3 downto 0) => \^x_ul[24]\(5 downto 2),
      S(3) => \res_man[19]_i_43__1_n_0\,
      S(2) => \res_man[19]_i_44__1_n_0\,
      S(1) => \res_man[19]_i_45__1_n_0\,
      S(0) => \res_man[19]_i_46__1_n_0\
    );
\res_man_reg[19]_i_42__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_19__1_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_42__1_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_42__1_n_1\,
      CO(1) => \res_man_reg[19]_i_42__1_n_2\,
      CO(0) => \res_man_reg[19]_i_42__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => outmul_0(24 downto 22),
      O(3 downto 1) => \add3/minusOp0_out\(7 downto 5),
      O(0) => \^mul_out_reg[24]_1\(2),
      S(3) => \res_man[19]_i_47__1_n_0\,
      S(2) => \res_man[19]_i_48__1_n_0\,
      S(1) => \res_man[19]_i_49__1_n_0\,
      S(0) => \res_man[19]_i_50__1_n_0\
    );
\res_man_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[3]_i_1__2_n_0\,
      CO(2) => \res_man_reg[3]_i_1__2_n_1\,
      CO(1) => \res_man_reg[3]_i_1__2_n_2\,
      CO(0) => \res_man_reg[3]_i_1__2_n_3\,
      CYINIT => \^oper\,
      DI(3 downto 0) => \add3/p_1_in\(3 downto 0),
      O(3 downto 0) => \mul_out_reg[26]_6\(3 downto 0),
      S(3) => \res_man[3]_i_7__2_n_0\,
      S(2) => \res_man[3]_i_8__2_n_0\,
      S(1) => \res_man[3]_i_9__2_n_0\,
      S(0) => \res_man[3]_i_10__2_n_0\
    );
\res_man_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[3]_i_1__2_n_0\,
      CO(3) => \res_man_reg[7]_i_1__2_n_0\,
      CO(2) => \res_man_reg[7]_i_1__2_n_1\,
      CO(1) => \res_man_reg[7]_i_1__2_n_2\,
      CO(0) => \res_man_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add3/p_1_in\(7 downto 4),
      O(3 downto 0) => \mul_out_reg[26]_6\(7 downto 4),
      S(3) => \res_man[7]_i_6__2_n_0\,
      S(2) => \res_man[7]_i_7__2_n_0\,
      S(1) => \res_man[7]_i_8__2_n_0\,
      S(0) => \res_man[7]_i_9__2_n_0\
    );
s_sign_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => \add3/comp_ab\,
      I1 => \^mul_out_reg[26]_0\(0),
      I2 => x_ul_IBUF(26),
      I3 => SR(0),
      O => \mul_out_reg[26]_2\
    );
\s_sign_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => outmul_0(17),
      I2 => x_ul_IBUF(16),
      I3 => outmul_0(16),
      O => \s_sign_i_10__2_n_0\
    );
\s_sign_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(23),
      I1 => x_ul_IBUF(23),
      I2 => outmul_0(22),
      I3 => x_ul_IBUF(22),
      O => \s_sign_i_11__2_n_0\
    );
\s_sign_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(21),
      I1 => x_ul_IBUF(21),
      I2 => outmul_0(20),
      I3 => x_ul_IBUF(20),
      O => \s_sign_i_12__2_n_0\
    );
\s_sign_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(19),
      I1 => x_ul_IBUF(19),
      I2 => outmul_0(18),
      I3 => x_ul_IBUF(18),
      O => \s_sign_i_13__1_n_0\
    );
\s_sign_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(17),
      I1 => x_ul_IBUF(17),
      I2 => outmul_0(16),
      I3 => x_ul_IBUF(16),
      O => \s_sign_i_14__2_n_0\
    );
\s_sign_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(15),
      I1 => outmul_0(15),
      I2 => x_ul_IBUF(14),
      I3 => outmul_0(14),
      O => \s_sign_i_16__2_n_0\
    );
\s_sign_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => outmul_0(13),
      I2 => x_ul_IBUF(12),
      I3 => outmul_0(12),
      O => \s_sign_i_17__1_n_0\
    );
\s_sign_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => outmul_0(11),
      I2 => x_ul_IBUF(10),
      I3 => outmul_0(10),
      O => \s_sign_i_18__2_n_0\
    );
\s_sign_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(9),
      I1 => outmul_0(9),
      I2 => x_ul_IBUF(8),
      I3 => outmul_0(8),
      O => \s_sign_i_19__2_n_0\
    );
\s_sign_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(14),
      I1 => x_ul_IBUF(14),
      I2 => outmul_0(15),
      I3 => x_ul_IBUF(15),
      O => \s_sign_i_20__1_n_0\
    );
\s_sign_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(13),
      I1 => x_ul_IBUF(13),
      I2 => outmul_0(12),
      I3 => x_ul_IBUF(12),
      O => \s_sign_i_21__2_n_0\
    );
\s_sign_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(11),
      I1 => x_ul_IBUF(11),
      I2 => outmul_0(10),
      I3 => x_ul_IBUF(10),
      O => \s_sign_i_22__2_n_0\
    );
\s_sign_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(8),
      I1 => x_ul_IBUF(8),
      I2 => outmul_0(9),
      I3 => x_ul_IBUF(9),
      O => \s_sign_i_23__2_n_0\
    );
\s_sign_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(7),
      I1 => outmul_0(7),
      I2 => x_ul_IBUF(6),
      I3 => outmul_0(6),
      O => \s_sign_i_24__2_n_0\
    );
\s_sign_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(5),
      I1 => outmul_0(5),
      I2 => x_ul_IBUF(4),
      I3 => outmul_0(4),
      O => \s_sign_i_25__1_n_0\
    );
\s_sign_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(3),
      I1 => outmul_0(3),
      I2 => x_ul_IBUF(2),
      I3 => outmul_0(2),
      O => \s_sign_i_26__1_n_0\
    );
\s_sign_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => x_ul_IBUF(1),
      I1 => outmul_0(1),
      I2 => outmul_0(0),
      I3 => x_ul_IBUF(0),
      O => \s_sign_i_27__1_n_0\
    );
\s_sign_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(7),
      I1 => x_ul_IBUF(7),
      I2 => outmul_0(6),
      I3 => x_ul_IBUF(6),
      O => \s_sign_i_28__1_n_0\
    );
\s_sign_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(5),
      I1 => x_ul_IBUF(5),
      I2 => outmul_0(4),
      I3 => x_ul_IBUF(4),
      O => \s_sign_i_29__1_n_0\
    );
\s_sign_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(2),
      I1 => x_ul_IBUF(2),
      I2 => outmul_0(3),
      I3 => x_ul_IBUF(3),
      O => \s_sign_i_30__1_n_0\
    );
\s_sign_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => outmul_0(1),
      I1 => x_ul_IBUF(1),
      I2 => outmul_0(0),
      I3 => x_ul_IBUF(0),
      O => \s_sign_i_31__1_n_0\
    );
\s_sign_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => outmul_0(25),
      I1 => x_ul_IBUF(25),
      I2 => x_ul_IBUF(24),
      I3 => outmul_0(24),
      O => \s_sign_i_4__1_n_0\
    );
\s_sign_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => outmul_0(25),
      I2 => outmul_0(24),
      I3 => x_ul_IBUF(24),
      O => \s_sign_i_5__2_n_0\
    );
\s_sign_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => outmul_0(23),
      I2 => x_ul_IBUF(22),
      I3 => outmul_0(22),
      O => \s_sign_i_7__2_n_0\
    );
\s_sign_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => outmul_0(21),
      I2 => x_ul_IBUF(20),
      I3 => outmul_0(20),
      O => \s_sign_i_8__1_n_0\
    );
\s_sign_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => outmul_0(19),
      I2 => x_ul_IBUF(18),
      I3 => outmul_0(18),
      O => \s_sign_i_9__2_n_0\
    );
\s_sign_reg_i_15__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_sign_reg_i_15__1_n_0\,
      CO(2) => \s_sign_reg_i_15__1_n_1\,
      CO(1) => \s_sign_reg_i_15__1_n_2\,
      CO(0) => \s_sign_reg_i_15__1_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_24__2_n_0\,
      DI(2) => \s_sign_i_25__1_n_0\,
      DI(1) => \s_sign_i_26__1_n_0\,
      DI(0) => \s_sign_i_27__1_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_15__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_28__1_n_0\,
      S(2) => \s_sign_i_29__1_n_0\,
      S(1) => \s_sign_i_30__1_n_0\,
      S(0) => \s_sign_i_31__1_n_0\
    );
\s_sign_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_3__2_n_0\,
      CO(3 downto 1) => \NLW_s_sign_reg_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add3/comp_ab\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \s_sign_i_4__1_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \s_sign_i_5__2_n_0\
    );
\s_sign_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_6__2_n_0\,
      CO(3) => \s_sign_reg_i_3__2_n_0\,
      CO(2) => \s_sign_reg_i_3__2_n_1\,
      CO(1) => \s_sign_reg_i_3__2_n_2\,
      CO(0) => \s_sign_reg_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_7__2_n_0\,
      DI(2) => \s_sign_i_8__1_n_0\,
      DI(1) => \s_sign_i_9__2_n_0\,
      DI(0) => \s_sign_i_10__2_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_11__2_n_0\,
      S(2) => \s_sign_i_12__2_n_0\,
      S(1) => \s_sign_i_13__1_n_0\,
      S(0) => \s_sign_i_14__2_n_0\
    );
\s_sign_reg_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_15__1_n_0\,
      CO(3) => \s_sign_reg_i_6__2_n_0\,
      CO(2) => \s_sign_reg_i_6__2_n_1\,
      CO(1) => \s_sign_reg_i_6__2_n_2\,
      CO(0) => \s_sign_reg_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_16__2_n_0\,
      DI(2) => \s_sign_i_17__1_n_0\,
      DI(1) => \s_sign_i_18__2_n_0\,
      DI(0) => \s_sign_i_19__2_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_6__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_20__1_n_0\,
      S(2) => \s_sign_i_21__2_n_0\,
      S(1) => \s_sign_i_22__2_n_0\,
      S(0) => \s_sign_i_23__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \state_reg[1]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \state_reg[1]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplierfsm_v2_1 is
  port (
    ready_mul : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[26]\ : out STD_LOGIC;
    \mul_out_reg[23]_0\ : out STD_LOGIC;
    \mul_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[26]_1\ : out STD_LOGIC;
    \addsub_out[23]_i_7_0\ : out STD_LOGIC;
    \addsub_out_reg[18]\ : out STD_LOGIC;
    \addsub_out_reg[26]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[19]\ : out STD_LOGIC;
    \addsub_out_reg[20]\ : out STD_LOGIC;
    \addsub_out_reg[21]\ : out STD_LOGIC;
    \addsub_out_reg[22]\ : out STD_LOGIC;
    \addsub_out_reg[23]\ : out STD_LOGIC;
    \mul_out_reg[19]_0\ : out STD_LOGIC;
    \addsub_out[23]_i_7_1\ : out STD_LOGIC;
    \mul_out_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[18]_0\ : out STD_LOGIC;
    \mul_out_reg[17]_0\ : out STD_LOGIC;
    \mul_out_reg[16]_0\ : out STD_LOGIC;
    \mul_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \res_man_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[26]_2\ : out STD_LOGIC;
    \mul_out_reg[24]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_out_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_IBUF_BUFG : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \mul_out_reg[26]_3\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ready_div : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    v_add_exp1 : in STD_LOGIC;
    sk : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \mul_out_reg[17]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[6]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[10]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[14]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_out_reg[17]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[25]\ : in STD_LOGIC;
    \addsub_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_sign_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp2_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \res_man[11]_i_2__0_0\ : in STD_LOGIC;
    \res_man[11]_i_2__0_1\ : in STD_LOGIC;
    \res_man_reg[15]\ : in STD_LOGIC;
    \res_man_reg[15]_0\ : in STD_LOGIC;
    \res_man_reg[15]_1\ : in STD_LOGIC;
    \res_man_reg[15]_2\ : in STD_LOGIC;
    \res_man_reg[19]_0\ : in STD_LOGIC;
    \res_man_reg[19]_1\ : in STD_LOGIC;
    \res_man[3]_i_6__0_0\ : in STD_LOGIC;
    \res_man[3]_i_5__0_0\ : in STD_LOGIC;
    \res_man[3]_i_4__0_0\ : in STD_LOGIC;
    \res_man[3]_i_3__0_0\ : in STD_LOGIC;
    \res_man[7]_i_5__0_0\ : in STD_LOGIC;
    \res_man[7]_i_4__0_0\ : in STD_LOGIC;
    \res_man[7]_i_3__0_0\ : in STD_LOGIC;
    \res_man[7]_i_2__0_0\ : in STD_LOGIC;
    \res_man[19]_i_2__0\ : in STD_LOGIC;
    \res_man[19]_i_9__0\ : in STD_LOGIC;
    \res_man[11]_i_16__0_0\ : in STD_LOGIC;
    \res_man[7]_i_10__0_0\ : in STD_LOGIC;
    \addsub_out_reg[24]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addsub_out_reg[24]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \res_man[3]_i_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addsub_out_reg[21]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_out_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_out_reg[21]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \res_man_reg[19]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplierfsm_v2_1 : entity is "multiplierfsm_v2";
end multiplierfsm_v2_1;

architecture STRUCTURE of multiplierfsm_v2_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addsub_out[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_13__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_17_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_18_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_19_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \^addsub_out[23]_i_7_0\ : STD_LOGIC;
  signal \^addsub_out[23]_i_7_1\ : STD_LOGIC;
  signal \addsub_out[24]_i_10_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_11_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \addsub_out[24]_i_9_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \addsub_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \^addsub_out_reg[18]_0\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[21]_i_3_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \^addsub_out_reg[26]_0\ : STD_LOGIC;
  signal \mul_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out[17]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_22_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \^mul_out_reg[16]_0\ : STD_LOGIC;
  signal \^mul_out_reg[17]_0\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \^mul_out_reg[19]_0\ : STD_LOGIC;
  signal \^mul_out_reg[23]_0\ : STD_LOGIC;
  signal \^mul_out_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_out_reg[26]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \mul_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \multOp__0\ : STD_LOGIC_VECTOR ( 36 downto 18 );
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pr_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \res_man[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_16__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_17__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_19__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_20__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_21__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_22__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_23__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_24__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_25__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_26_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_27_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_28_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_29_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_31_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_33_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \res_man[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_12_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_28_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \res_man[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_11_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_13_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_20_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_21_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_22_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_23_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_24__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_28__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_29__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_38_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_39_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_40_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_41_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_48_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_49_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_50_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \res_man[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_18__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_20__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_22__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_24__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_26__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_29_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_30_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_33_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_34_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_36_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_38_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \res_man[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_27__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_29__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_32_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_33_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_36_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_37_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \res_man[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19_n_0\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_19_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42_n_1\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42_n_2\ : STD_LOGIC;
  signal \res_man_reg[19]_i_42_n_3\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \res_man_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal s_mul_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sub0/minusOp0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub0/p_1_in\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \sub0/s_exp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub0/s_res_exp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal update : STD_LOGIC;
  signal \NLW_addsub_out_reg[24]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_out_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_multOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_multOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_res_man_reg[19]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_man_reg[19]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addsub_out[18]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_4__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_17\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_3__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_5\ : label is "soft_lutpair132";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \addsub_out_reg[21]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_out[10]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mul_out[11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mul_out[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mul_out[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mul_out[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mul_out[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mul_out[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mul_out[17]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mul_out[17]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mul_out[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mul_out[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mul_out[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mul_out[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mul_out[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mul_out[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mul_out[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mul_out[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mul_out[9]_i_1\ : label is "soft_lutpair120";
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of multOp_i_65 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \res_man[11]_i_18__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \res_man[11]_i_19__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \res_man[11]_i_20__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \res_man[11]_i_21__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \res_man[11]_i_22__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \res_man[11]_i_23__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \res_man[11]_i_24__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \res_man[11]_i_25__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \res_man[15]_i_28\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \res_man[19]_i_20\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \res_man[19]_i_21\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \res_man[19]_i_22\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \res_man[19]_i_23\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \res_man[19]_i_24__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \res_man[19]_i_27__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \res_man[19]_i_28__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \res_man[3]_i_36\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \res_man[3]_i_38\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \res_man[7]_i_19__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \res_man[7]_i_21__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \res_man[7]_i_32\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \res_man[7]_i_36\ : label is "soft_lutpair112";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \res_man_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair125";
begin
  CO(0) <= \^co\(0);
  \addsub_out[23]_i_7_0\ <= \^addsub_out[23]_i_7_0\;
  \addsub_out[23]_i_7_1\ <= \^addsub_out[23]_i_7_1\;
  \addsub_out_reg[18]_0\ <= \^addsub_out_reg[18]_0\;
  \addsub_out_reg[26]_0\ <= \^addsub_out_reg[26]_0\;
  \mul_out_reg[16]_0\ <= \^mul_out_reg[16]_0\;
  \mul_out_reg[17]_0\ <= \^mul_out_reg[17]_0\;
  \mul_out_reg[19]_0\ <= \^mul_out_reg[19]_0\;
  \mul_out_reg[23]_0\ <= \^mul_out_reg[23]_0\;
  \mul_out_reg[24]_0\(3 downto 0) <= \^mul_out_reg[24]_0\(3 downto 0);
  \mul_out_reg[26]_0\(26 downto 0) <= \^mul_out_reg[26]_0\(26 downto 0);
\addsub_out[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F222FFFFF222"
    )
        port map (
      I0 => \sub0/s_res_exp\(0),
      I1 => \^addsub_out[23]_i_7_0\,
      I2 => \^addsub_out_reg[26]_0\,
      I3 => sk(18),
      I4 => \addsub_out_reg[25]\,
      I5 => \sub0/s_exp\(0),
      O => \addsub_out_reg[18]\
    );
\addsub_out[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(18),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(18),
      O => \sub0/s_exp\(0)
    );
\addsub_out[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[19]_i_2__0_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => sk(19),
      I3 => \^addsub_out_reg[26]_0\,
      I4 => \^addsub_out[23]_i_7_0\,
      I5 => \sub0/s_res_exp\(1),
      O => \addsub_out_reg[19]\
    );
\addsub_out[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(18),
      I1 => sk(18),
      I2 => \^mul_out_reg[26]_0\(19),
      I3 => \^co\(0),
      I4 => sk(19),
      O => \addsub_out[19]_i_2__0_n_0\
    );
\addsub_out[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[20]_i_2__0_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => sk(20),
      I3 => \^addsub_out_reg[26]_0\,
      I4 => \^addsub_out[23]_i_7_0\,
      I5 => \sub0/s_res_exp\(2),
      O => \addsub_out_reg[20]\
    );
\addsub_out[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(20),
      I1 => sk(20),
      I2 => sk(19),
      I3 => \^co\(0),
      I4 => \^mul_out_reg[26]_0\(19),
      I5 => \sub0/s_exp\(0),
      O => \addsub_out[20]_i_2__0_n_0\
    );
\addsub_out[21]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(18),
      I1 => \^co\(0),
      I2 => sk(18),
      I3 => p_2_out(0),
      O => \addsub_out[21]_i_13__0_n_0\
    );
\addsub_out[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \addsub_out[21]_i_2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => sk(21),
      I3 => \^addsub_out_reg[26]_0\,
      I4 => \^addsub_out[23]_i_7_0\,
      I5 => \sub0/s_res_exp\(3),
      O => \addsub_out_reg[21]\
    );
\addsub_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      I2 => \addsub_out[21]_i_4__0_n_0\,
      I3 => sk(20),
      I4 => \^co\(0),
      I5 => \^mul_out_reg[26]_0\(20),
      O => \addsub_out[21]_i_2_n_0\
    );
\addsub_out[21]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(18),
      I1 => sk(18),
      I2 => \^mul_out_reg[26]_0\(19),
      I3 => \^co\(0),
      I4 => sk(19),
      O => \addsub_out[21]_i_4__0_n_0\
    );
\addsub_out[21]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(21),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(21),
      O => \sub0/s_exp\(3)
    );
\addsub_out[21]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(20),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(20),
      O => \sub0/s_exp\(2)
    );
\addsub_out[21]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(19),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(19),
      O => \sub0/s_exp\(1)
    );
\addsub_out[21]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(18),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(18),
      O => \addsub_out[21]_i_9__0_n_0\
    );
\addsub_out[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[22]_i_2__0_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \^addsub_out[23]_i_7_0\,
      I3 => O(0),
      I4 => sk(22),
      I5 => \^addsub_out_reg[26]_0\,
      O => \addsub_out_reg[22]\
    );
\addsub_out[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(22),
      I1 => sk(22),
      I2 => \addsub_out[22]_i_3__0_n_0\,
      I3 => sk(21),
      I4 => \^co\(0),
      I5 => \^mul_out_reg[26]_0\(21),
      O => \addsub_out[22]_i_2__0_n_0\
    );
\addsub_out[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(20),
      I1 => sk(20),
      I2 => sk(19),
      I3 => \^co\(0),
      I4 => \^mul_out_reg[26]_0\(19),
      I5 => \sub0/s_exp\(0),
      O => \addsub_out[22]_i_3__0_n_0\
    );
\addsub_out[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(24),
      I1 => sk(24),
      I2 => \^mul_out_reg[26]_0\(25),
      I3 => \^co\(0),
      I4 => sk(25),
      O => S(0)
    );
\addsub_out[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(19),
      I1 => sk(19),
      I2 => \^mul_out_reg[26]_0\(18),
      I3 => sk(18),
      O => \addsub_out[23]_i_17_n_0\
    );
\addsub_out[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      I2 => \^mul_out_reg[26]_0\(22),
      I3 => sk(22),
      O => \addsub_out[23]_i_18_n_0\
    );
\addsub_out[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      I2 => \^mul_out_reg[26]_0\(20),
      I3 => sk(20),
      O => \addsub_out[23]_i_19_n_0\
    );
\addsub_out[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B888B888B88"
    )
        port map (
      I0 => \addsub_out[23]_i_2__0_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \^addsub_out[23]_i_7_0\,
      I3 => O(1),
      I4 => sk(23),
      I5 => \^addsub_out_reg[26]_0\,
      O => \addsub_out_reg[23]\
    );
\addsub_out[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      I2 => \addsub_out[23]_i_5_n_0\,
      I3 => sk(22),
      I4 => \^co\(0),
      I5 => \^mul_out_reg[26]_0\(22),
      O => \addsub_out[23]_i_2__0_n_0\
    );
\addsub_out[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addsub_out_reg[18]_1\(0),
      I1 => \^mul_out_reg[19]_0\,
      O => \^addsub_out[23]_i_7_0\
    );
\addsub_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      I2 => \addsub_out[21]_i_4__0_n_0\,
      I3 => sk(20),
      I4 => \^co\(0),
      I5 => \^mul_out_reg[26]_0\(20),
      O => \addsub_out[23]_i_5_n_0\
    );
\addsub_out[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \addsub_out[23]_i_17_n_0\,
      I1 => \addsub_out[23]_i_18_n_0\,
      I2 => \addsub_out[23]_i_19_n_0\,
      I3 => \res_man[19]_i_9__0\,
      O => \^mul_out_reg[19]_0\
    );
\addsub_out[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(22),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(22),
      O => DI(0)
    );
\addsub_out[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      I2 => \^mul_out_reg[26]_0\(20),
      I3 => sk(20),
      O => \addsub_out[24]_i_10_n_0\
    );
\addsub_out[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(19),
      I1 => sk(19),
      I2 => \^mul_out_reg[26]_0\(18),
      I3 => sk(18),
      O => \addsub_out[24]_i_11_n_0\
    );
\addsub_out[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(25),
      I1 => sk(25),
      I2 => sk(24),
      I3 => \^mul_out_reg[26]_0\(24),
      O => \addsub_out[24]_i_4__0_n_0\
    );
\addsub_out[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      I2 => \^mul_out_reg[26]_0\(22),
      I3 => sk(22),
      O => \addsub_out[24]_i_9_n_0\
    );
\addsub_out[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1DD1D11"
    )
        port map (
      I0 => \addsub_out[25]_i_2_n_0\,
      I1 => \addsub_out_reg[25]\,
      I2 => \addsub_out[25]_i_3__0_n_0\,
      I3 => \^mul_out_reg[23]_0\,
      I4 => \addsub_out[25]_i_5_n_0\,
      O => \addsub_out_reg[26]\
    );
\addsub_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D11DDDDD"
    )
        port map (
      I0 => O(2),
      I1 => \^addsub_out[23]_i_7_0\,
      I2 => sk(26),
      I3 => \^mul_out_reg[26]_0\(26),
      I4 => sk(25),
      O => \addsub_out[25]_i_2_n_0\
    );
\addsub_out[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sk(24),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(24),
      O => \addsub_out[25]_i_3__0_n_0\
    );
\addsub_out[25]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      I2 => \addsub_out[23]_i_5_n_0\,
      I3 => sk(22),
      I4 => \^co\(0),
      I5 => \^mul_out_reg[26]_0\(22),
      O => \^mul_out_reg[23]_0\
    );
\addsub_out[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sk(25),
      I1 => \^co\(0),
      I2 => \^mul_out_reg[26]_0\(25),
      O => \addsub_out[25]_i_5_n_0\
    );
\addsub_out_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[18]\(0),
      CO(2) => \addsub_out_reg[21]_i_3_n_1\,
      CO(1) => \addsub_out_reg[21]_i_3_n_2\,
      CO(0) => \addsub_out_reg[21]_i_3_n_3\,
      CYINIT => p_2_out(1),
      DI(3 downto 1) => \sub0/s_exp\(3 downto 1),
      DI(0) => \addsub_out[21]_i_9__0_n_0\,
      O(3 downto 0) => \sub0/s_res_exp\(3 downto 0),
      S(3 downto 1) => \addsub_out_reg[21]_0\(2 downto 0),
      S(0) => \addsub_out[21]_i_13__0_n_0\
    );
\addsub_out_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \addsub_out_reg[24]_i_3_n_1\,
      CO(1) => \addsub_out_reg[24]_i_3_n_2\,
      CO(0) => \addsub_out_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \addsub_out[24]_i_4__0_n_0\,
      DI(2 downto 0) => \addsub_out_reg[24]\(2 downto 0),
      O(3 downto 0) => \NLW_addsub_out_reg[24]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out_reg[24]_0\(0),
      S(2) => \addsub_out[24]_i_9_n_0\,
      S(1) => \addsub_out[24]_i_10_n_0\,
      S(0) => \addsub_out[24]_i_11_n_0\
    );
\mul_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(19),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(18),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(0)
    );
\mul_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(29),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(28),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(10)
    );
\mul_out[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_77,
      I1 => \mul_out_reg[10]_i_2_0\(3),
      O => \mul_out[10]_i_3_n_0\
    );
\mul_out[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_78,
      I1 => \mul_out_reg[10]_i_2_0\(2),
      O => \mul_out[10]_i_4_n_0\
    );
\mul_out[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_79,
      I1 => \mul_out_reg[10]_i_2_0\(1),
      O => \mul_out[10]_i_5_n_0\
    );
\mul_out[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_80,
      I1 => \mul_out_reg[10]_i_2_0\(0),
      O => \mul_out[10]_i_6_n_0\
    );
\mul_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(30),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(29),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(11)
    );
\mul_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(31),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(30),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(12)
    );
\mul_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(32),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(31),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(13)
    );
\mul_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(33),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(32),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(14)
    );
\mul_out[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_73,
      I1 => \mul_out_reg[14]_i_2_0\(3),
      O => \mul_out[14]_i_3_n_0\
    );
\mul_out[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_74,
      I1 => \mul_out_reg[14]_i_2_0\(2),
      O => \mul_out[14]_i_4_n_0\
    );
\mul_out[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_75,
      I1 => \mul_out_reg[14]_i_2_0\(1),
      O => \mul_out[14]_i_5_n_0\
    );
\mul_out[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_76,
      I1 => \mul_out_reg[14]_i_2_0\(0),
      O => \mul_out[14]_i_6_n_0\
    );
\mul_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(34),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(33),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(15)
    );
\mul_out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(35),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(34),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(16)
    );
\mul_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(36),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(35),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(17)
    );
\mul_out[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => v_add_exp1,
      I1 => state(0),
      I2 => state(1),
      I3 => p_0_in,
      O => \mul_out[17]_i_3_n_0\
    );
\mul_out[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => v_add_exp1,
      I1 => state(0),
      I2 => state(1),
      I3 => p_0_in,
      O => \mul_out[17]_i_4_n_0\
    );
\mul_out[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => multOp_n_69,
      I1 => \mul_out_reg[17]_i_2_0\(0),
      O => \mul_out[17]_i_5_n_0\
    );
\mul_out[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_70,
      I1 => \mul_out_reg[17]_i_2_1\(2),
      O => \mul_out[17]_i_6_n_0\
    );
\mul_out[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_71,
      I1 => \mul_out_reg[17]_i_2_1\(1),
      O => \mul_out[17]_i_7_n_0\
    );
\mul_out[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_72,
      I1 => \mul_out_reg[17]_i_2_1\(0),
      O => \mul_out[17]_i_8_n_0\
    );
\mul_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(0),
      I4 => plusOp(0),
      I5 => p_0_in,
      O => s_mul_out(18)
    );
\mul_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(1),
      I4 => plusOp(1),
      I5 => p_0_in,
      O => s_mul_out(19)
    );
\mul_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(20),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(19),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(1)
    );
\mul_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(2),
      I4 => plusOp(2),
      I5 => p_0_in,
      O => s_mul_out(20)
    );
\mul_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[21]_1\(3),
      I4 => plusOp(3),
      I5 => p_0_in,
      O => s_mul_out(21)
    );
\mul_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_1\(0),
      I4 => plusOp(4),
      I5 => p_0_in,
      O => s_mul_out(22)
    );
\mul_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_1\(1),
      I4 => plusOp(5),
      I5 => p_0_in,
      O => s_mul_out(23)
    );
\mul_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_1\(2),
      I4 => plusOp(6),
      I5 => p_0_in,
      O => s_mul_out(24)
    );
\mul_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404440"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => v_add_exp1,
      I3 => \mul_out_reg[25]_1\(3),
      I4 => plusOp(7),
      I5 => p_0_in,
      O => s_mul_out(25)
    );
\mul_out[25]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_68,
      I1 => \mul_out_reg[17]_i_2_0\(0),
      O => \mul_out[25]_i_22_n_0\
    );
\mul_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => update
    );
\mul_out[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \mul_out_reg[26]_3\(18),
      I3 => sk(26),
      O => s_mul_out(26)
    );
\mul_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(21),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(20),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(2)
    );
\mul_out[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_85,
      I1 => \mul_out_reg[2]_i_2_0\(3),
      O => \mul_out[2]_i_3_n_0\
    );
\mul_out[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_86,
      I1 => \mul_out_reg[2]_i_2_0\(2),
      O => \mul_out[2]_i_4_n_0\
    );
\mul_out[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_87,
      I1 => \mul_out_reg[2]_i_2_0\(1),
      O => \mul_out[2]_i_5_n_0\
    );
\mul_out[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_88,
      I1 => \mul_out_reg[2]_i_2_0\(0),
      O => \mul_out[2]_i_6_n_0\
    );
\mul_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(22),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(21),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(3)
    );
\mul_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(23),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(22),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(4)
    );
\mul_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(24),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(23),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(5)
    );
\mul_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(25),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(24),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(6)
    );
\mul_out[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_81,
      I1 => \mul_out_reg[6]_i_2_0\(3),
      O => \mul_out[6]_i_3_n_0\
    );
\mul_out[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_82,
      I1 => \mul_out_reg[6]_i_2_0\(2),
      O => \mul_out[6]_i_4_n_0\
    );
\mul_out[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_83,
      I1 => \mul_out_reg[6]_i_2_0\(1),
      O => \mul_out[6]_i_5_n_0\
    );
\mul_out[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_n_84,
      I1 => \mul_out_reg[6]_i_2_0\(0),
      O => \mul_out[6]_i_6_n_0\
    );
\mul_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(26),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(25),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(7)
    );
\mul_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(27),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(26),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(8)
    );
\mul_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \multOp__0\(28),
      I1 => \mul_out[17]_i_3_n_0\,
      I2 => \multOp__0\(27),
      I3 => \mul_out[17]_i_4_n_0\,
      O => s_mul_out(9)
    );
\mul_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(0),
      Q => \^mul_out_reg[26]_0\(0),
      R => SR(0)
    );
\mul_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(10),
      Q => \^mul_out_reg[26]_0\(10),
      R => SR(0)
    );
\mul_out_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[6]_i_2_n_0\,
      CO(3) => \mul_out_reg[10]_i_2_n_0\,
      CO(2) => \mul_out_reg[10]_i_2_n_1\,
      CO(1) => \mul_out_reg[10]_i_2_n_2\,
      CO(0) => \mul_out_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_77,
      DI(2) => multOp_n_78,
      DI(1) => multOp_n_79,
      DI(0) => multOp_n_80,
      O(3 downto 0) => \multOp__0\(28 downto 25),
      S(3) => \mul_out[10]_i_3_n_0\,
      S(2) => \mul_out[10]_i_4_n_0\,
      S(1) => \mul_out[10]_i_5_n_0\,
      S(0) => \mul_out[10]_i_6_n_0\
    );
\mul_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(11),
      Q => \^mul_out_reg[26]_0\(11),
      R => SR(0)
    );
\mul_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(12),
      Q => \^mul_out_reg[26]_0\(12),
      R => SR(0)
    );
\mul_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(13),
      Q => \^mul_out_reg[26]_0\(13),
      R => SR(0)
    );
\mul_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(14),
      Q => \^mul_out_reg[26]_0\(14),
      R => SR(0)
    );
\mul_out_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[10]_i_2_n_0\,
      CO(3) => \mul_out_reg[14]_i_2_n_0\,
      CO(2) => \mul_out_reg[14]_i_2_n_1\,
      CO(1) => \mul_out_reg[14]_i_2_n_2\,
      CO(0) => \mul_out_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_73,
      DI(2) => multOp_n_74,
      DI(1) => multOp_n_75,
      DI(0) => multOp_n_76,
      O(3 downto 0) => \multOp__0\(32 downto 29),
      S(3) => \mul_out[14]_i_3_n_0\,
      S(2) => \mul_out[14]_i_4_n_0\,
      S(1) => \mul_out[14]_i_5_n_0\,
      S(0) => \mul_out[14]_i_6_n_0\
    );
\mul_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(15),
      Q => \^mul_out_reg[26]_0\(15),
      R => SR(0)
    );
\mul_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(16),
      Q => \^mul_out_reg[26]_0\(16),
      R => SR(0)
    );
\mul_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(17),
      Q => \^mul_out_reg[26]_0\(17),
      R => SR(0)
    );
\mul_out_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[14]_i_2_n_0\,
      CO(3) => \mul_out_reg[17]_i_2_n_0\,
      CO(2) => \mul_out_reg[17]_i_2_n_1\,
      CO(1) => \mul_out_reg[17]_i_2_n_2\,
      CO(0) => \mul_out_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_69,
      DI(2) => multOp_n_70,
      DI(1) => multOp_n_71,
      DI(0) => multOp_n_72,
      O(3 downto 0) => \multOp__0\(36 downto 33),
      S(3) => \mul_out[17]_i_5_n_0\,
      S(2) => \mul_out[17]_i_6_n_0\,
      S(1) => \mul_out[17]_i_7_n_0\,
      S(0) => \mul_out[17]_i_8_n_0\
    );
\mul_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(18),
      Q => \^mul_out_reg[26]_0\(18),
      R => SR(0)
    );
\mul_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(19),
      Q => \^mul_out_reg[26]_0\(19),
      R => SR(0)
    );
\mul_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(1),
      Q => \^mul_out_reg[26]_0\(1),
      R => SR(0)
    );
\mul_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(20),
      Q => \^mul_out_reg[26]_0\(20),
      R => SR(0)
    );
\mul_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(21),
      Q => \^mul_out_reg[26]_0\(21),
      R => SR(0)
    );
\mul_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(22),
      Q => \^mul_out_reg[26]_0\(22),
      R => SR(0)
    );
\mul_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(23),
      Q => \^mul_out_reg[26]_0\(23),
      R => SR(0)
    );
\mul_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(24),
      Q => \^mul_out_reg[26]_0\(24),
      R => SR(0)
    );
\mul_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(25),
      Q => \^mul_out_reg[26]_0\(25),
      R => SR(0)
    );
\mul_out_reg[25]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[17]_i_2_n_0\,
      CO(3 downto 0) => \NLW_mul_out_reg[25]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_out_reg[25]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 1) => B"000",
      S(0) => \mul_out[25]_i_22_n_0\
    );
\mul_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(26),
      Q => \^mul_out_reg[26]_0\(26),
      R => SR(0)
    );
\mul_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(2),
      Q => \^mul_out_reg[26]_0\(2),
      R => SR(0)
    );
\mul_out_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[2]_i_2_n_0\,
      CO(2) => \mul_out_reg[2]_i_2_n_1\,
      CO(1) => \mul_out_reg[2]_i_2_n_2\,
      CO(0) => \mul_out_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_85,
      DI(2) => multOp_n_86,
      DI(1) => multOp_n_87,
      DI(0) => multOp_n_88,
      O(3 downto 1) => \multOp__0\(20 downto 18),
      O(0) => \NLW_mul_out_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \mul_out[2]_i_3_n_0\,
      S(2) => \mul_out[2]_i_4_n_0\,
      S(1) => \mul_out[2]_i_5_n_0\,
      S(0) => \mul_out[2]_i_6_n_0\
    );
\mul_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(3),
      Q => \^mul_out_reg[26]_0\(3),
      R => SR(0)
    );
\mul_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(4),
      Q => \^mul_out_reg[26]_0\(4),
      R => SR(0)
    );
\mul_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(5),
      Q => \^mul_out_reg[26]_0\(5),
      R => SR(0)
    );
\mul_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(6),
      Q => \^mul_out_reg[26]_0\(6),
      R => SR(0)
    );
\mul_out_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[2]_i_2_n_0\,
      CO(3) => \mul_out_reg[6]_i_2_n_0\,
      CO(2) => \mul_out_reg[6]_i_2_n_1\,
      CO(1) => \mul_out_reg[6]_i_2_n_2\,
      CO(0) => \mul_out_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => multOp_n_81,
      DI(2) => multOp_n_82,
      DI(1) => multOp_n_83,
      DI(0) => multOp_n_84,
      O(3 downto 0) => \multOp__0\(24 downto 21),
      S(3) => \mul_out[6]_i_3_n_0\,
      S(2) => \mul_out[6]_i_4_n_0\,
      S(1) => \mul_out[6]_i_5_n_0\,
      S(0) => \mul_out[6]_i_6_n_0\
    );
\mul_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(7),
      Q => \^mul_out_reg[26]_0\(7),
      R => SR(0)
    );
\mul_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(8),
      Q => \^mul_out_reg[26]_0\(8),
      R => SR(0)
    );
\mul_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => update,
      D => s_mul_out(9),
      Q => \^mul_out_reg[26]_0\(9),
      R => SR(0)
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 18) => B"000000000001",
      A(17 downto 0) => \mul_out_reg[26]_3\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_multOp_P_UNCONNECTED(47 downto 38),
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_multOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => SR(0),
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
multOp_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      O => \^addsub_out_reg[26]_0\
    );
multOp_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_0\,
      I1 => \^mul_out_reg[26]_0\(26),
      I2 => sk(26),
      I3 => \addsub_out_reg[0]\(0),
      O => \mul_out_reg[26]_1\
    );
ready_mul_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => update,
      Q => ready_mul,
      R => SR(0)
    );
\res_man[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(11),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[15]_i_24__0_n_0\,
      I5 => \res_man[11]_i_18__0_n_0\,
      O => \res_man[11]_i_10__0_n_0\
    );
\res_man[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(11),
      I2 => \res_man[11]_i_2__0_1\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_19__0_n_0\,
      I5 => \res_man[11]_i_2__0_0\,
      O => \res_man[11]_i_11__0_n_0\
    );
\res_man[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(10),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \res_man[11]_i_18__0_n_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[11]_i_20__0_n_0\,
      O => \res_man[11]_i_12__0_n_0\
    );
\res_man[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444F4F4F444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(10),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => \res_man[11]_i_21__0_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[11]_i_19__0_n_0\,
      O => \res_man[11]_i_13__0_n_0\
    );
\res_man[11]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(9),
      I2 => \res_man[11]_i_20__0_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[19]_i_23_n_0\,
      I5 => \res_man[11]_i_22__0_n_0\,
      O => \res_man[11]_i_14__0_n_0\
    );
\res_man[11]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(9),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_21__0_n_0\,
      I5 => \res_man[11]_i_23__0_n_0\,
      O => \res_man[11]_i_15__0_n_0\
    );
\res_man[11]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(8),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[11]_i_22__0_n_0\,
      I5 => \res_man[11]_i_24__0_n_0\,
      O => \res_man[11]_i_16__0_n_0\
    );
\res_man[11]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(8),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_23__0_n_0\,
      I5 => \res_man[11]_i_25__0_n_0\,
      O => \res_man[11]_i_17__0_n_0\
    );
\res_man[11]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_26__0_n_0\,
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \res_man[11]_i_26_n_0\,
      O => \res_man[11]_i_18__0_n_0\
    );
\res_man[11]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^mul_out_reg[17]_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_27_n_0\,
      O => \res_man[11]_i_19__0_n_0\
    );
\res_man[11]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[15]_i_28_n_0\,
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \res_man[11]_i_28_n_0\,
      O => \res_man[11]_i_20__0_n_0\
    );
\res_man[11]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_out_reg[16]_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_29_n_0\,
      O => \res_man[11]_i_21__0_n_0\
    );
\res_man[11]_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_26_n_0\,
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \res_man[11]_i_16__0_0\,
      O => \res_man[11]_i_22__0_n_0\
    );
\res_man[11]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_27_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_31_n_0\,
      O => \res_man[11]_i_23__0_n_0\
    );
\res_man[11]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_28_n_0\,
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \res_man[7]_i_10__0_0\,
      O => \res_man[11]_i_24__0_n_0\
    );
\res_man[11]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_29_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[11]_i_33_n_0\,
      O => \res_man[11]_i_25__0_n_0\
    );
\res_man[11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => sk(15),
      I1 => \^mul_out_reg[24]_0\(1),
      I2 => sk(11),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(3),
      O => \res_man[11]_i_26_n_0\
    );
\res_man[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(15),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(11),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(4),
      O => \res_man[11]_i_27_n_0\
    );
\res_man[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003B0038"
    )
        port map (
      I0 => sk(14),
      I1 => \^mul_out_reg[24]_0\(1),
      I2 => \^mul_out_reg[24]_0\(2),
      I3 => \^mul_out_reg[24]_0\(3),
      I4 => sk(10),
      O => \res_man[11]_i_28_n_0\
    );
\res_man[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E32"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(10),
      I1 => minusOp2_out(2),
      I2 => minusOp2_out(3),
      I3 => \^mul_out_reg[26]_0\(14),
      I4 => minusOp2_out(4),
      O => \res_man[11]_i_29_n_0\
    );
\res_man[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[11]_i_11__0_n_0\,
      O => \sub0/p_1_in\(11)
    );
\res_man[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(13),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(17),
      I3 => minusOp2_out(3),
      I4 => \^mul_out_reg[26]_0\(9),
      I5 => minusOp2_out(4),
      O => \res_man[11]_i_31_n_0\
    );
\res_man[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(12),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(16),
      I3 => minusOp2_out(3),
      I4 => \^mul_out_reg[26]_0\(8),
      I5 => minusOp2_out(4),
      O => \res_man[11]_i_33_n_0\
    );
\res_man[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_12__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[11]_i_13__0_n_0\,
      O => \sub0/p_1_in\(10)
    );
\res_man[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[11]_i_15__0_n_0\,
      O => \sub0/p_1_in\(9)
    );
\res_man[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[11]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[11]_i_17__0_n_0\,
      O => \sub0/p_1_in\(8)
    );
\res_man[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[11]_i_11__0_n_0\,
      O => \res_man[11]_i_6__0_n_0\
    );
\res_man[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_12__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[11]_i_13__0_n_0\,
      O => \res_man[11]_i_7__0_n_0\
    );
\res_man[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[11]_i_15__0_n_0\,
      O => \res_man[11]_i_8__0_n_0\
    );
\res_man[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[11]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[11]_i_17__0_n_0\,
      O => \res_man[11]_i_9__0_n_0\
    );
\res_man[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(15),
      I2 => \res_man[19]_i_28__0_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[15]_i_18__0_n_0\,
      I5 => \res_man[19]_i_23_n_0\,
      O => \res_man[15]_i_10__0_n_0\
    );
\res_man[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(14),
      I2 => \res_man[15]_i_18__0_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[15]_i_20__0_n_0\,
      I5 => \res_man[19]_i_23_n_0\,
      O => \res_man[15]_i_12_n_0\
    );
\res_man[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(13),
      I2 => \res_man[15]_i_20__0_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[15]_i_22__0_n_0\,
      I5 => \res_man[19]_i_23_n_0\,
      O => \res_man[15]_i_14__0_n_0\
    );
\res_man[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFF4F444444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(12),
      I2 => \res_man[15]_i_24__0_n_0\,
      I3 => \res_man[15]_i_22__0_n_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[19]_i_23_n_0\,
      O => \res_man[15]_i_16__0_n_0\
    );
\res_man[15]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \^mul_out_reg[24]_0\(3),
      I1 => \^mul_out_reg[24]_0\(2),
      I2 => \^mul_out_reg[24]_0\(1),
      I3 => sk(15),
      I4 => \^mul_out_reg[24]_0\(0),
      I5 => sk(17),
      O => \res_man[15]_i_18__0_n_0\
    );
\res_man[15]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF1FFFCFFFD"
    )
        port map (
      I0 => sk(14),
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \^mul_out_reg[24]_0\(3),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(1),
      I5 => sk(16),
      O => \res_man[15]_i_20__0_n_0\
    );
\res_man[15]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD1DDDDDDDD"
    )
        port map (
      I0 => \res_man[15]_i_26__0_n_0\,
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \^mul_out_reg[24]_0\(3),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(1),
      I5 => sk(15),
      O => \res_man[15]_i_22__0_n_0\
    );
\res_man[15]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => \^mul_out_reg[24]_0\(2),
      I1 => \^mul_out_reg[24]_0\(3),
      I2 => \^mul_out_reg[24]_0\(1),
      I3 => sk(14),
      I4 => \^mul_out_reg[24]_0\(0),
      I5 => \res_man[15]_i_28_n_0\,
      O => \res_man[15]_i_24__0_n_0\
    );
\res_man[15]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => sk(17),
      I1 => \^mul_out_reg[24]_0\(1),
      I2 => sk(13),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(3),
      O => \res_man[15]_i_26__0_n_0\
    );
\res_man[15]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(17),
      I1 => minusOp2_out(2),
      I2 => minusOp2_out(3),
      I3 => minusOp2_out(4),
      I4 => \^mul_out_reg[26]_0\(13),
      O => \^mul_out_reg[17]_0\
    );
\res_man[15]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => sk(16),
      I1 => \^mul_out_reg[24]_0\(1),
      I2 => sk(12),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(3),
      O => \res_man[15]_i_28_n_0\
    );
\res_man[15]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(16),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(12),
      I3 => minusOp2_out(3),
      I4 => minusOp2_out(4),
      O => \^mul_out_reg[16]_0\
    );
\res_man[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[15]_2\,
      O => \sub0/p_1_in\(15)
    );
\res_man[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_12_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[15]_1\,
      O => \sub0/p_1_in\(14)
    );
\res_man[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[15]_0\,
      O => \sub0/p_1_in\(13)
    );
\res_man[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[15]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[15]\,
      O => \sub0/p_1_in\(12)
    );
\res_man[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[15]_2\,
      O => \res_man[15]_i_6__0_n_0\
    );
\res_man[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_12_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[15]_1\,
      O => \res_man[15]_i_7__0_n_0\
    );
\res_man[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[15]_0\,
      O => \res_man[15]_i_8__0_n_0\
    );
\res_man[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[15]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[15]\,
      O => \res_man[15]_i_9__0_n_0\
    );
\res_man[19]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \res_man[19]_i_2__0\,
      I1 => \^mul_out_reg[19]_0\,
      I2 => \^co\(0),
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[19]_i_20_n_0\,
      I5 => \res_man[19]_i_21_n_0\,
      O => \^addsub_out_reg[18]_0\
    );
\res_man[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF08000800"
    )
        port map (
      I0 => \sub0/minusOp0_out\(0),
      I1 => \res_man[19]_i_22_n_0\,
      I2 => \^mul_out_reg[24]_0\(0),
      I3 => \res_man[19]_i_23_n_0\,
      I4 => \res_man[19]_i_24__0_n_0\,
      I5 => sk(17),
      O => \res_man[19]_i_11_n_0\
    );
\res_man[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444F4F44444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(16),
      I2 => \res_man[19]_i_28__0_n_0\,
      I3 => \res_man[19]_i_29__0_n_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[19]_i_23_n_0\,
      O => \res_man[19]_i_13_n_0\
    );
\res_man[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sub0/minusOp0_out\(7),
      I1 => \sub0/minusOp0_out\(6),
      I2 => \sub0/minusOp0_out\(5),
      O => \res_man[19]_i_20_n_0\
    );
\res_man[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mul_out_reg[24]_0\(3),
      I1 => \^mul_out_reg[24]_0\(2),
      I2 => \^mul_out_reg[24]_0\(1),
      I3 => \^mul_out_reg[24]_0\(0),
      O => \res_man[19]_i_21_n_0\
    );
\res_man[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mul_out_reg[24]_0\(1),
      I1 => \^mul_out_reg[24]_0\(2),
      I2 => \^mul_out_reg[24]_0\(3),
      O => \res_man[19]_i_22_n_0\
    );
\res_man[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \sub0/minusOp0_out\(5),
      I1 => \sub0/minusOp0_out\(6),
      I2 => \sub0/minusOp0_out\(7),
      I3 => \res_man[19]_i_24__0_n_0\,
      O => \res_man[19]_i_23_n_0\
    );
\res_man[19]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mul_out_reg[19]_0\,
      O => \res_man[19]_i_24__0_n_0\
    );
\res_man[19]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^mul_out_reg[19]_0\,
      O => \^addsub_out[23]_i_7_1\
    );
\res_man[19]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => \^mul_out_reg[24]_0\(0),
      I1 => \^mul_out_reg[24]_0\(1),
      I2 => \^mul_out_reg[24]_0\(2),
      I3 => \^mul_out_reg[24]_0\(3),
      I4 => sk(16),
      O => \res_man[19]_i_28__0_n_0\
    );
\res_man[19]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sk(17),
      I1 => \^mul_out_reg[24]_0\(0),
      I2 => \^mul_out_reg[24]_0\(1),
      I3 => \^mul_out_reg[24]_0\(2),
      I4 => \^mul_out_reg[24]_0\(3),
      O => \res_man[19]_i_29__0_n_0\
    );
\res_man[19]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      O => \mul_out_reg[21]_0\(3)
    );
\res_man[19]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(20),
      I1 => sk(20),
      O => \mul_out_reg[21]_0\(2)
    );
\res_man[19]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(19),
      I1 => sk(19),
      O => \mul_out_reg[21]_0\(1)
    );
\res_man[19]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(18),
      I1 => sk(18),
      O => \mul_out_reg[21]_0\(0)
    );
\res_man[19]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      O => \res_man[19]_i_38_n_0\
    );
\res_man[19]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(20),
      I1 => sk(20),
      O => \res_man[19]_i_39_n_0\
    );
\res_man[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[19]_i_11_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[19]_1\,
      O => \sub0/p_1_in\(17)
    );
\res_man[19]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(19),
      I1 => sk(19),
      O => \res_man[19]_i_40_n_0\
    );
\res_man[19]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(18),
      I1 => sk(18),
      O => \res_man[19]_i_41_n_0\
    );
\res_man[19]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(24),
      I1 => sk(24),
      O => \mul_out_reg[24]_1\(2)
    );
\res_man[19]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      O => \mul_out_reg[24]_1\(1)
    );
\res_man[19]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(22),
      I1 => sk(22),
      O => \mul_out_reg[24]_1\(0)
    );
\res_man[19]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(24),
      I1 => sk(24),
      O => \res_man[19]_i_48_n_0\
    );
\res_man[19]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      O => \res_man[19]_i_49_n_0\
    );
\res_man[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[19]_i_13_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man_reg[19]_0\,
      O => \sub0/p_1_in\(16)
    );
\res_man[19]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(22),
      I1 => sk(22),
      O => \res_man[19]_i_50_n_0\
    );
\res_man[19]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(26),
      I1 => sk(26),
      O => \res_man[19]_i_5__1_n_0\
    );
\res_man[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^addsub_out_reg[18]_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[19]_2\,
      O => \res_man[19]_i_6__0_n_0\
    );
\res_man[19]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[19]_i_11_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[19]_1\,
      O => \res_man[19]_i_7__0_n_0\
    );
\res_man[19]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[19]_i_13_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man_reg[19]_0\,
      O => \res_man[19]_i_8__0_n_0\
    );
\res_man[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_17__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[3]_i_18__0_n_0\,
      O => \res_man[3]_i_10__0_n_0\
    );
\res_man[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(3),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \res_man[3]_i_3__0_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[7]_i_5__0_0\,
      O => \res_man[3]_i_11__0_n_0\
    );
\res_man[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(3),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => \res_man[3]_i_20__0_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[7]_i_25__0_n_0\,
      O => \res_man[3]_i_12__0_n_0\
    );
\res_man[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(2),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[3]_i_3__0_0\,
      I5 => \res_man[3]_i_4__0_0\,
      O => \res_man[3]_i_13__0_n_0\
    );
\res_man[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(2),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[3]_i_20__0_n_0\,
      I5 => \res_man[3]_i_22__0_n_0\,
      O => \res_man[3]_i_14__0_n_0\
    );
\res_man[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(1),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \res_man[3]_i_5__0_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[3]_i_4__0_0\,
      O => \res_man[3]_i_15__0_n_0\
    );
\res_man[3]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(1),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => \res_man[3]_i_24__0_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[3]_i_22__0_n_0\,
      O => \res_man[3]_i_16__0_n_0\
    );
\res_man[3]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444444F4444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(0),
      I2 => \sub0/minusOp0_out\(0),
      I3 => \res_man[3]_i_6__0_0\,
      I4 => \res_man[19]_i_23_n_0\,
      I5 => \res_man[3]_i_5__0_0\,
      O => \res_man[3]_i_17__0_n_0\
    );
\res_man[3]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4FF4444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(0),
      I2 => \res_man[3]_i_24__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_2__0_0\,
      I5 => \res_man[3]_i_26__0_n_0\,
      O => \res_man[3]_i_18__0_n_0\
    );
\res_man[3]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_32_n_0\,
      I1 => \res_man[7]_i_33_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_29_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_30_n_0\,
      O => \res_man[3]_i_20__0_n_0\
    );
\res_man[3]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[7]_i_36_n_0\,
      I1 => \res_man[7]_i_37_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_33_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_34_n_0\,
      O => \res_man[3]_i_22__0_n_0\
    );
\res_man[3]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \res_man[3]_i_29_n_0\,
      I1 => \res_man[3]_i_30_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[7]_i_33_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_36_n_0\,
      O => \res_man[3]_i_24__0_n_0\
    );
\res_man[3]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \res_man[7]_i_37_n_0\,
      I1 => \res_man[3]_i_38_n_0\,
      I2 => minusOp2_out(1),
      I3 => \res_man[3]_i_33_n_0\,
      I4 => minusOp2_out(2),
      I5 => \res_man[3]_i_34_n_0\,
      O => \res_man[3]_i_26__0_n_0\
    );
\res_man[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(15),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(7),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_29_n_0\
    );
\res_man[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(26),
      I1 => sk(26),
      O => \res_man[3]_i_2__1_n_0\
    );
\res_man[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(11),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(3),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_30_n_0\
    );
\res_man[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(14),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(6),
      I3 => minusOp2_out(4),
      O => \res_man[3]_i_33_n_0\
    );
\res_man[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(2),
      I1 => \^mul_out_reg[26]_0\(10),
      I2 => minusOp2_out(4),
      I3 => minusOp2_out(3),
      O => \res_man[3]_i_34_n_0\
    );
\res_man[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(9),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(17),
      I3 => minusOp2_out(4),
      I4 => \^mul_out_reg[26]_0\(1),
      O => \res_man[3]_i_36_n_0\
    );
\res_man[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(8),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(16),
      I3 => minusOp2_out(4),
      I4 => \^mul_out_reg[26]_0\(0),
      O => \res_man[3]_i_38_n_0\
    );
\res_man[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_11__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[3]_i_12__0_n_0\,
      O => \sub0/p_1_in\(3)
    );
\res_man[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_13__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[3]_i_14__0_n_0\,
      O => \sub0/p_1_in\(2)
    );
\res_man[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_15__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[3]_i_16__0_n_0\,
      O => \sub0/p_1_in\(1)
    );
\res_man[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[3]_i_17__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[3]_i_18__0_n_0\,
      O => \sub0/p_1_in\(0)
    );
\res_man[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_11__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[3]_i_12__0_n_0\,
      O => \res_man[3]_i_7__0_n_0\
    );
\res_man[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_13__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[3]_i_14__0_n_0\,
      O => \res_man[3]_i_8__0_n_0\
    );
\res_man[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[3]_i_15__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[3]_i_16__0_n_0\,
      O => \res_man[3]_i_9__0_n_0\
    );
\res_man[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(7),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \res_man[7]_i_2__0_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[11]_i_24__0_n_0\,
      O => \res_man[7]_i_10__0_n_0\
    );
\res_man[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(7),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => \res_man[7]_i_19__0_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[11]_i_25__0_n_0\,
      O => \res_man[7]_i_11__0_n_0\
    );
\res_man[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(6),
      I2 => \res_man[7]_i_3__0_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[19]_i_23_n_0\,
      I5 => \res_man[7]_i_2__0_0\,
      O => \res_man[7]_i_12__0_n_0\
    );
\res_man[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F4F4444444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(6),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[7]_i_19__0_n_0\,
      I5 => \res_man[7]_i_21__0_n_0\,
      O => \res_man[7]_i_13__0_n_0\
    );
\res_man[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(5),
      I2 => \res_man[19]_i_23_n_0\,
      I3 => \res_man[7]_i_4__0_0\,
      I4 => \sub0/minusOp0_out\(0),
      I5 => \res_man[7]_i_3__0_0\,
      O => \res_man[7]_i_14__0_n_0\
    );
\res_man[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4444444F444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(5),
      I2 => \res_man[11]_i_2__0_0\,
      I3 => \res_man[7]_i_23__0_n_0\,
      I4 => minusOp2_out(0),
      I5 => \res_man[7]_i_21__0_n_0\,
      O => \res_man[7]_i_15__0_n_0\
    );
\res_man[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \res_man[19]_i_24__0_n_0\,
      I1 => sk(4),
      I2 => \res_man[7]_i_5__0_0\,
      I3 => \sub0/minusOp0_out\(0),
      I4 => \res_man[19]_i_23_n_0\,
      I5 => \res_man[7]_i_4__0_0\,
      O => \res_man[7]_i_16__0_n_0\
    );
\res_man[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \^addsub_out[23]_i_7_1\,
      I1 => \^mul_out_reg[26]_0\(4),
      I2 => \res_man[7]_i_25__0_n_0\,
      I3 => minusOp2_out(0),
      I4 => \res_man[11]_i_2__0_0\,
      I5 => \res_man[7]_i_23__0_n_0\,
      O => \res_man[7]_i_17__0_n_0\
    );
\res_man[7]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_31_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_27__0_n_0\,
      O => \res_man[7]_i_19__0_n_0\
    );
\res_man[7]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \res_man[11]_i_33_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_29__0_n_0\,
      O => \res_man[7]_i_21__0_n_0\
    );
\res_man[7]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_27__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_32_n_0\,
      I3 => minusOp2_out(2),
      I4 => \res_man[7]_i_33_n_0\,
      O => \res_man[7]_i_23__0_n_0\
    );
\res_man[7]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \res_man[7]_i_29__0_n_0\,
      I1 => minusOp2_out(1),
      I2 => \res_man[7]_i_36_n_0\,
      I3 => minusOp2_out(2),
      I4 => \res_man[7]_i_37_n_0\,
      O => \res_man[7]_i_25__0_n_0\
    );
\res_man[7]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(11),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(15),
      I3 => minusOp2_out(3),
      I4 => \^mul_out_reg[26]_0\(7),
      I5 => minusOp2_out(4),
      O => \res_man[7]_i_27__0_n_0\
    );
\res_man[7]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(10),
      I1 => minusOp2_out(2),
      I2 => \^mul_out_reg[26]_0\(14),
      I3 => minusOp2_out(3),
      I4 => \^mul_out_reg[26]_0\(6),
      I5 => minusOp2_out(4),
      O => \res_man[7]_i_29__0_n_0\
    );
\res_man[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[7]_i_11__0_n_0\,
      O => \sub0/p_1_in\(7)
    );
\res_man[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(17),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(9),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_32_n_0\
    );
\res_man[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(13),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(5),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_33_n_0\
    );
\res_man[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(16),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(8),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_36_n_0\
    );
\res_man[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(12),
      I1 => minusOp2_out(3),
      I2 => \^mul_out_reg[26]_0\(4),
      I3 => minusOp2_out(4),
      O => \res_man[7]_i_37_n_0\
    );
\res_man[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_12__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[7]_i_13__0_n_0\,
      O => \sub0/p_1_in\(6)
    );
\res_man[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[7]_i_15__0_n_0\,
      O => \sub0/p_1_in\(5)
    );
\res_man[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFF8200"
    )
        port map (
      I0 => \res_man[7]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => s_sign_reg(0),
      I4 => \res_man[7]_i_17__0_n_0\,
      O => \sub0/p_1_in\(4)
    );
\res_man[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_10__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[7]_i_11__0_n_0\,
      O => \res_man[7]_i_6__0_n_0\
    );
\res_man[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_12__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[7]_i_13__0_n_0\,
      O => \res_man[7]_i_7__0_n_0\
    );
\res_man[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_14__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[7]_i_15__0_n_0\,
      O => \res_man[7]_i_8__0_n_0\
    );
\res_man[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_man[7]_i_16__0_n_0\,
      I1 => sk(26),
      I2 => \^mul_out_reg[26]_0\(26),
      I3 => \res_man[7]_i_17__0_n_0\,
      O => \res_man[7]_i_9__0_n_0\
    );
\res_man_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[7]_i_1__0_n_0\,
      CO(3) => \res_man_reg[11]_i_1__0_n_0\,
      CO(2) => \res_man_reg[11]_i_1__0_n_1\,
      CO(1) => \res_man_reg[11]_i_1__0_n_2\,
      CO(0) => \res_man_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub0/p_1_in\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \res_man[11]_i_6__0_n_0\,
      S(2) => \res_man[11]_i_7__0_n_0\,
      S(1) => \res_man[11]_i_8__0_n_0\,
      S(0) => \res_man[11]_i_9__0_n_0\
    );
\res_man_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[11]_i_1__0_n_0\,
      CO(3) => \res_man_reg[15]_i_1__0_n_0\,
      CO(2) => \res_man_reg[15]_i_1__0_n_1\,
      CO(1) => \res_man_reg[15]_i_1__0_n_2\,
      CO(0) => \res_man_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub0/p_1_in\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \res_man[15]_i_6__0_n_0\,
      S(2) => \res_man[15]_i_7__0_n_0\,
      S(1) => \res_man[15]_i_8__0_n_0\,
      S(0) => \res_man[15]_i_9__0_n_0\
    );
\res_man_reg[19]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[19]_i_19_n_0\,
      CO(2) => \res_man_reg[19]_i_19_n_1\,
      CO(1) => \res_man_reg[19]_i_19_n_2\,
      CO(0) => \res_man_reg[19]_i_19_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^mul_out_reg[26]_0\(21 downto 18),
      O(3 downto 1) => \^mul_out_reg[24]_0\(2 downto 0),
      O(0) => \sub0/minusOp0_out\(0),
      S(3) => \res_man[19]_i_38_n_0\,
      S(2) => \res_man[19]_i_39_n_0\,
      S(1) => \res_man[19]_i_40_n_0\,
      S(0) => \res_man[19]_i_41_n_0\
    );
\res_man_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[15]_i_1__0_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_1__0_n_1\,
      CO(1) => \res_man_reg[19]_i_1__0_n_2\,
      CO(0) => \res_man_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \res_man_reg[19]\(0),
      DI(1 downto 0) => \sub0/p_1_in\(17 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \res_man[19]_i_5__1_n_0\,
      S(2) => \res_man[19]_i_6__0_n_0\,
      S(1) => \res_man[19]_i_7__0_n_0\,
      S(0) => \res_man[19]_i_8__0_n_0\
    );
\res_man_reg[19]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[19]_i_19_n_0\,
      CO(3) => \NLW_res_man_reg[19]_i_42_CO_UNCONNECTED\(3),
      CO(2) => \res_man_reg[19]_i_42_n_1\,
      CO(1) => \res_man_reg[19]_i_42_n_2\,
      CO(0) => \res_man_reg[19]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^mul_out_reg[26]_0\(24 downto 22),
      O(3 downto 1) => \sub0/minusOp0_out\(7 downto 5),
      O(0) => \^mul_out_reg[24]_0\(3),
      S(3) => \res_man[3]_i_28\(0),
      S(2) => \res_man[19]_i_48_n_0\,
      S(1) => \res_man[19]_i_49_n_0\,
      S(0) => \res_man[19]_i_50_n_0\
    );
\res_man_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_man_reg[3]_i_1__0_n_0\,
      CO(2) => \res_man_reg[3]_i_1__0_n_1\,
      CO(1) => \res_man_reg[3]_i_1__0_n_2\,
      CO(0) => \res_man_reg[3]_i_1__0_n_3\,
      CYINIT => \res_man[3]_i_2__1_n_0\,
      DI(3 downto 0) => \sub0/p_1_in\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \res_man[3]_i_7__0_n_0\,
      S(2) => \res_man[3]_i_8__0_n_0\,
      S(1) => \res_man[3]_i_9__0_n_0\,
      S(0) => \res_man[3]_i_10__0_n_0\
    );
\res_man_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_man_reg[3]_i_1__0_n_0\,
      CO(3) => \res_man_reg[7]_i_1__0_n_0\,
      CO(2) => \res_man_reg[7]_i_1__0_n_1\,
      CO(1) => \res_man_reg[7]_i_1__0_n_2\,
      CO(0) => \res_man_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub0/p_1_in\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \res_man[7]_i_6__0_n_0\,
      S(2) => \res_man[7]_i_7__0_n_0\,
      S(1) => \res_man[7]_i_8__0_n_0\,
      S(0) => \res_man[7]_i_9__0_n_0\
    );
\s_sign_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(23),
      I1 => sk(23),
      I2 => \^mul_out_reg[26]_0\(22),
      I3 => sk(22),
      O => \mul_out_reg[23]_1\(3)
    );
\s_sign_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(21),
      I1 => sk(21),
      I2 => \^mul_out_reg[26]_0\(20),
      I3 => sk(20),
      O => \mul_out_reg[23]_1\(2)
    );
s_sign_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(19),
      I1 => sk(19),
      I2 => \^mul_out_reg[26]_0\(18),
      I3 => sk(18),
      O => \mul_out_reg[23]_1\(1)
    );
\s_sign_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(17),
      I1 => sk(17),
      I2 => \^mul_out_reg[26]_0\(16),
      I3 => sk(16),
      O => \mul_out_reg[23]_1\(0)
    );
\s_sign_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5101"
    )
        port map (
      I0 => SR(0),
      I1 => \^mul_out_reg[26]_0\(26),
      I2 => s_sign_reg(0),
      I3 => sk(26),
      O => \mul_out_reg[26]_2\
    );
s_sign_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(14),
      I1 => sk(14),
      I2 => \^mul_out_reg[26]_0\(15),
      I3 => sk(15),
      O => \mul_out_reg[14]_0\(3)
    );
\s_sign_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(13),
      I1 => sk(13),
      I2 => \^mul_out_reg[26]_0\(12),
      I3 => sk(12),
      O => \mul_out_reg[14]_0\(2)
    );
\s_sign_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(11),
      I1 => sk(11),
      I2 => \^mul_out_reg[26]_0\(10),
      I3 => sk(10),
      O => \mul_out_reg[14]_0\(1)
    );
\s_sign_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(8),
      I1 => sk(8),
      I2 => \^mul_out_reg[26]_0\(9),
      I3 => sk(9),
      O => \mul_out_reg[14]_0\(0)
    );
s_sign_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(7),
      I1 => sk(7),
      I2 => \^mul_out_reg[26]_0\(6),
      I3 => sk(6),
      O => \mul_out_reg[7]_0\(3)
    );
s_sign_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(5),
      I1 => sk(5),
      I2 => \^mul_out_reg[26]_0\(4),
      I3 => sk(4),
      O => \mul_out_reg[7]_0\(2)
    );
s_sign_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(2),
      I1 => sk(2),
      I2 => \^mul_out_reg[26]_0\(3),
      I3 => sk(3),
      O => \mul_out_reg[7]_0\(1)
    );
s_sign_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(1),
      I1 => sk(1),
      I2 => \^mul_out_reg[26]_0\(0),
      I3 => sk(0),
      O => \mul_out_reg[7]_0\(0)
    );
s_sign_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^mul_out_reg[26]_0\(25),
      I1 => sk(25),
      I2 => sk(24),
      I3 => \^mul_out_reg[26]_0\(24),
      O => \mul_out_reg[25]_0\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ready_div,
      I1 => state(0),
      I2 => state(1),
      I3 => \state_reg[0]_0\,
      O => pr_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ready_div,
      I1 => state(0),
      I2 => state(1),
      I3 => \state_reg[0]_0\,
      O => pr_state(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => pr_state(0),
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => pr_state(1),
      Q => state(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity divNR is
  port (
    \SDOut_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nx_state_reg[1]_0\ : out STD_LOGIC;
    ready_div : out STD_LOGIC;
    \State_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \CpiaResul_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addsub_out_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addsub_out_reg[17]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \CpiaResul_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v_add_exp1 : out STD_LOGIC;
    \CpiaResul_reg[22]_0\ : out STD_LOGIC;
    \CpiaResul_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CpiaResul_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \CpiaResul_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp3_in : out STD_LOGIC;
    \SDOut_reg[16]_0\ : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    \SDOut_reg[15]_0\ : in STD_LOGIC;
    \SDOut_reg[14]_0\ : in STD_LOGIC;
    \SDOut_reg[13]_0\ : in STD_LOGIC;
    \SDOut_reg[12]_0\ : in STD_LOGIC;
    \SDOut_reg[11]_0\ : in STD_LOGIC;
    \SDOut_reg[10]_0\ : in STD_LOGIC;
    \SDOut_reg[8]_0\ : in STD_LOGIC;
    \SDOut_reg[7]_0\ : in STD_LOGIC;
    \SDOut_reg[6]_0\ : in STD_LOGIC;
    \SDOut_reg[5]_0\ : in STD_LOGIC;
    \SDOut_reg[4]_0\ : in STD_LOGIC;
    \SDOut_reg[3]_0\ : in STD_LOGIC;
    \SDOut_reg[2]_0\ : in STD_LOGIC;
    \SDOut_reg[1]_0\ : in STD_LOGIC;
    \SDOut_reg[0]_0\ : in STD_LOGIC;
    \SDOut_reg[9]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sk : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \opA_mul_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \MntResul_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_reg[1]_1\ : in STD_LOGIC;
    out1 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[18]_0\ : in STD_LOGIC;
    \mul_out[17]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_out_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outsub_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mul_out_reg[25]_0\ : in STD_LOGIC;
    \mul_out_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_out[25]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CpiaResul_reg[26]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end divNR;

architecture STRUCTURE of divNR is
  signal CalDiv : STD_LOGIC;
  signal CalDiv_i_1_n_0 : STD_LOGIC;
  signal \CpiaResul[17]_i_1_n_0\ : STD_LOGIC;
  signal \CpiaResul[18]_i_1_n_0\ : STD_LOGIC;
  signal \^cpiaresul_reg[21]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cpiaresul_reg[22]_0\ : STD_LOGIC;
  signal \^cpiaresul_reg[25]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cpiaresul_reg[26]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Ea : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal FMul1_n_1 : STD_LOGIC;
  signal FMul1_n_10 : STD_LOGIC;
  signal FMul1_n_11 : STD_LOGIC;
  signal FMul1_n_12 : STD_LOGIC;
  signal FMul1_n_13 : STD_LOGIC;
  signal FMul1_n_14 : STD_LOGIC;
  signal FMul1_n_15 : STD_LOGIC;
  signal FMul1_n_16 : STD_LOGIC;
  signal FMul1_n_17 : STD_LOGIC;
  signal FMul1_n_18 : STD_LOGIC;
  signal FMul1_n_19 : STD_LOGIC;
  signal FMul1_n_2 : STD_LOGIC;
  signal FMul1_n_20 : STD_LOGIC;
  signal FMul1_n_21 : STD_LOGIC;
  signal FMul1_n_22 : STD_LOGIC;
  signal FMul1_n_23 : STD_LOGIC;
  signal FMul1_n_24 : STD_LOGIC;
  signal FMul1_n_25 : STD_LOGIC;
  signal FMul1_n_26 : STD_LOGIC;
  signal FMul1_n_27 : STD_LOGIC;
  signal FMul1_n_28 : STD_LOGIC;
  signal FMul1_n_29 : STD_LOGIC;
  signal FMul1_n_3 : STD_LOGIC;
  signal FMul1_n_30 : STD_LOGIC;
  signal FMul1_n_31 : STD_LOGIC;
  signal FMul1_n_32 : STD_LOGIC;
  signal FMul1_n_33 : STD_LOGIC;
  signal FMul1_n_34 : STD_LOGIC;
  signal FMul1_n_35 : STD_LOGIC;
  signal FMul1_n_36 : STD_LOGIC;
  signal FMul1_n_37 : STD_LOGIC;
  signal FMul1_n_38 : STD_LOGIC;
  signal FMul1_n_39 : STD_LOGIC;
  signal FMul1_n_4 : STD_LOGIC;
  signal FMul1_n_40 : STD_LOGIC;
  signal FMul1_n_41 : STD_LOGIC;
  signal FMul1_n_42 : STD_LOGIC;
  signal FMul1_n_43 : STD_LOGIC;
  signal FMul1_n_44 : STD_LOGIC;
  signal FMul1_n_45 : STD_LOGIC;
  signal FMul1_n_46 : STD_LOGIC;
  signal FMul1_n_47 : STD_LOGIC;
  signal FMul1_n_48 : STD_LOGIC;
  signal FMul1_n_49 : STD_LOGIC;
  signal FMul1_n_5 : STD_LOGIC;
  signal FMul1_n_50 : STD_LOGIC;
  signal FMul1_n_51 : STD_LOGIC;
  signal FMul1_n_52 : STD_LOGIC;
  signal FMul1_n_53 : STD_LOGIC;
  signal FMul1_n_54 : STD_LOGIC;
  signal FMul1_n_55 : STD_LOGIC;
  signal FMul1_n_56 : STD_LOGIC;
  signal FMul1_n_57 : STD_LOGIC;
  signal FMul1_n_6 : STD_LOGIC;
  signal FMul1_n_7 : STD_LOGIC;
  signal FMul1_n_8 : STD_LOGIC;
  signal FMul1_n_9 : STD_LOGIC;
  signal FinDiv : STD_LOGIC;
  signal FinDiv_i_1_n_0 : STD_LOGIC;
  signal \MntResul[18]_i_1_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_3_n_0\ : STD_LOGIC;
  signal \MntResul[18]_i_5_n_0\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[0]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[10]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[11]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[12]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[13]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[14]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[15]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[16]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[17]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[1]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[2]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[3]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[4]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[5]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[6]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[7]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[8]\ : STD_LOGIC;
  signal \MntResul_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sdout_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal State : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \State[0]_i_1_n_0\ : STD_LOGIC;
  signal \State[1]_i_1_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cont : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cont[0]_i_1_n_0\ : STD_LOGIC;
  signal \cont[1]_i_1_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \mul_out[21]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_10__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_12__0_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_15_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_16_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_17_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_23_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_28_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_29_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out[25]_i_8__0_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_11_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \mul_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7_n_1\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7_n_2\ : STD_LOGIC;
  signal \mul_out_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7_n_1\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7_n_2\ : STD_LOGIC;
  signal \mul_out_reg[14]_i_7_n_3\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_2__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3_n_1\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3_n_2\ : STD_LOGIC;
  signal \mul_out_reg[21]_i_3_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_26_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_26_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3__0_n_1\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3__0_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_3__0_n_3\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4_n_1\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4_n_2\ : STD_LOGIC;
  signal \mul_out_reg[25]_i_4_n_3\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \mul_out_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7_n_1\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7_n_2\ : STD_LOGIC;
  signal \mul_out_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal nx_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \nx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^nx_state_reg[1]_0\ : STD_LOGIC;
  signal \nx_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \nx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal opA_mul : STD_LOGIC_VECTOR ( 18 downto 17 );
  signal \opA_mul[17]_i_1_n_0\ : STD_LOGIC;
  signal \opA_mul[18]_i_1_n_0\ : STD_LOGIC;
  signal opB_mul : STD_LOGIC;
  signal \opB_mul_reg_n_0_[0]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[10]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[11]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[12]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[13]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[14]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[15]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[16]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[17]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[18]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[1]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[2]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[3]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[4]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[5]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[6]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[7]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[8]\ : STD_LOGIC;
  signal \opB_mul_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ready_div\ : STD_LOGIC;
  signal ready_div_i_1_n_0 : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_13_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \NLW_mul_out_reg[25]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_out_reg[25]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_out_reg[25]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_out_reg[25]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_out_reg[25]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CpiaResul[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of FinDiv_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \MntResul[18]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \MntResul[18]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cont[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cont[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \nx_state[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ready_div_i_1 : label is "soft_lutpair76";
begin
  \CpiaResul_reg[21]_0\(3 downto 0) <= \^cpiaresul_reg[21]_0\(3 downto 0);
  \CpiaResul_reg[22]_0\ <= \^cpiaresul_reg[22]_0\;
  \CpiaResul_reg[25]_0\(3 downto 0) <= \^cpiaresul_reg[25]_0\(3 downto 0);
  \CpiaResul_reg[26]_0\(26 downto 0) <= \^cpiaresul_reg[26]_0\(26 downto 0);
  D(16 downto 0) <= \^d\(16 downto 0);
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \SDOut_reg[9]_0\(0) <= \^sdout_reg[9]_0\(0);
  \State_reg[1]_0\(0) <= \^state_reg[1]_0\(0);
  \nx_state_reg[1]_0\ <= \^nx_state_reg[1]_0\;
  ready_div <= \^ready_div\;
CalDiv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => CalDiv,
      I1 => \^state_reg[1]_0\(0),
      I2 => \State_reg[1]_1\,
      I3 => CO(0),
      I4 => State(0),
      I5 => out1,
      O => CalDiv_i_1_n_0
    );
CalDiv_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => CalDiv_i_1_n_0,
      Q => CalDiv,
      R => SR(0)
    );
\CpiaResul[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \MntResul_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^state_reg[1]_0\(0),
      O => \^d\(0)
    );
\CpiaResul[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[9]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[10]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(10)
    );
\CpiaResul[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[10]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[11]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(11)
    );
\CpiaResul[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[11]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[12]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(12)
    );
\CpiaResul[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[12]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[13]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(13)
    );
\CpiaResul[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[13]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[14]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(14)
    );
\CpiaResul[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[14]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[15]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(15)
    );
\CpiaResul[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[15]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[16]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(16)
    );
\CpiaResul[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[16]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[17]\,
      I3 => \^state_reg[1]_0\(0),
      O => \CpiaResul[17]_i_1_n_0\
    );
\CpiaResul[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^q\(0),
      I1 => O(0),
      I2 => \^state_reg[1]_0\(0),
      I3 => \CpiaResul_reg[18]_0\,
      O => \CpiaResul[18]_i_1_n_0\
    );
\CpiaResul[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[1]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(1)
    );
\CpiaResul[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E0A"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => out1,
      I2 => State(0),
      I3 => \State_reg[1]_1\,
      O => \^e\(0)
    );
\CpiaResul[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[2]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(2)
    );
\CpiaResul[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[3]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(3)
    );
\CpiaResul[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[4]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(4)
    );
\CpiaResul[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[5]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(5)
    );
\CpiaResul[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[6]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(6)
    );
\CpiaResul[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[7]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(7)
    );
\CpiaResul[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[8]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(8)
    );
\CpiaResul[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \MntResul_reg_n_0_[8]\,
      I1 => \^q\(0),
      I2 => \MntResul_reg_n_0_[9]\,
      I3 => \^state_reg[1]_0\(0),
      O => \^d\(9)
    );
\CpiaResul_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(0),
      Q => \^cpiaresul_reg[26]_0\(0),
      R => SR(0)
    );
\CpiaResul_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(10),
      Q => \^cpiaresul_reg[26]_0\(10),
      R => SR(0)
    );
\CpiaResul_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(11),
      Q => \^cpiaresul_reg[26]_0\(11),
      R => SR(0)
    );
\CpiaResul_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(12),
      Q => \^cpiaresul_reg[26]_0\(12),
      R => SR(0)
    );
\CpiaResul_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(13),
      Q => \^cpiaresul_reg[26]_0\(13),
      R => SR(0)
    );
\CpiaResul_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(14),
      Q => \^cpiaresul_reg[26]_0\(14),
      R => SR(0)
    );
\CpiaResul_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(15),
      Q => \^cpiaresul_reg[26]_0\(15),
      R => SR(0)
    );
\CpiaResul_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(16),
      Q => \^cpiaresul_reg[26]_0\(16),
      R => SR(0)
    );
\CpiaResul_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul[17]_i_1_n_0\,
      Q => \^cpiaresul_reg[26]_0\(17),
      R => SR(0)
    );
\CpiaResul_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul[18]_i_1_n_0\,
      Q => \^cpiaresul_reg[26]_0\(18),
      R => SR(0)
    );
\CpiaResul_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(0),
      Q => \^cpiaresul_reg[26]_0\(19),
      R => SR(0)
    );
\CpiaResul_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(1),
      Q => \^cpiaresul_reg[26]_0\(1),
      R => SR(0)
    );
\CpiaResul_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(1),
      Q => \^cpiaresul_reg[26]_0\(20),
      R => SR(0)
    );
\CpiaResul_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(2),
      Q => \^cpiaresul_reg[26]_0\(21),
      R => SR(0)
    );
\CpiaResul_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(3),
      Q => \^cpiaresul_reg[26]_0\(22),
      R => SR(0)
    );
\CpiaResul_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(4),
      Q => \^cpiaresul_reg[26]_0\(23),
      R => SR(0)
    );
\CpiaResul_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(5),
      Q => \^cpiaresul_reg[26]_0\(24),
      R => SR(0)
    );
\CpiaResul_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(6),
      Q => \^cpiaresul_reg[26]_0\(25),
      R => SR(0)
    );
\CpiaResul_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \CpiaResul_reg[26]_1\(7),
      Q => \^cpiaresul_reg[26]_0\(26),
      R => SR(0)
    );
\CpiaResul_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(2),
      Q => \^cpiaresul_reg[26]_0\(2),
      R => SR(0)
    );
\CpiaResul_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(3),
      Q => \^cpiaresul_reg[26]_0\(3),
      R => SR(0)
    );
\CpiaResul_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(4),
      Q => \^cpiaresul_reg[26]_0\(4),
      R => SR(0)
    );
\CpiaResul_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(5),
      Q => \^cpiaresul_reg[26]_0\(5),
      R => SR(0)
    );
\CpiaResul_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(6),
      Q => \^cpiaresul_reg[26]_0\(6),
      R => SR(0)
    );
\CpiaResul_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(7),
      Q => \^cpiaresul_reg[26]_0\(7),
      R => SR(0)
    );
\CpiaResul_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(8),
      Q => \^cpiaresul_reg[26]_0\(8),
      R => SR(0)
    );
\CpiaResul_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^e\(0),
      D => \^d\(9),
      Q => \^cpiaresul_reg[26]_0\(9),
      R => SR(0)
    );
\Ea_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_19,
      Q => Ea(0),
      R => SR(0)
    );
\Ea_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_29,
      Q => Ea(10),
      R => SR(0)
    );
\Ea_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_28,
      Q => Ea(11),
      R => SR(0)
    );
\Ea_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_27,
      Q => Ea(12),
      R => SR(0)
    );
\Ea_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_26,
      Q => Ea(13),
      R => SR(0)
    );
\Ea_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_25,
      Q => Ea(14),
      R => SR(0)
    );
\Ea_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_24,
      Q => Ea(15),
      R => SR(0)
    );
\Ea_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_23,
      Q => Ea(16),
      R => SR(0)
    );
\Ea_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_22,
      Q => Ea(17),
      R => SR(0)
    );
\Ea_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_21,
      Q => Ea(18),
      R => SR(0)
    );
\Ea_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_38,
      Q => Ea(1),
      R => SR(0)
    );
\Ea_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_37,
      Q => Ea(2),
      R => SR(0)
    );
\Ea_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_36,
      Q => Ea(3),
      R => SR(0)
    );
\Ea_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_35,
      Q => Ea(4),
      R => SR(0)
    );
\Ea_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_34,
      Q => Ea(5),
      R => SR(0)
    );
\Ea_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_33,
      Q => Ea(6),
      R => SR(0)
    );
\Ea_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_32,
      Q => Ea(7),
      R => SR(0)
    );
\Ea_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_31,
      Q => Ea(8),
      R => SR(0)
    );
\Ea_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \nx_state_reg_n_0_[0]\,
      D => FMul1_n_30,
      Q => Ea(9),
      R => SR(0)
    );
FMul1: entity work.fixMul
     port map (
      D(18) => FMul1_n_1,
      D(17) => FMul1_n_2,
      D(16) => FMul1_n_3,
      D(15) => FMul1_n_4,
      D(14) => FMul1_n_5,
      D(13) => FMul1_n_6,
      D(12) => FMul1_n_7,
      D(11) => FMul1_n_8,
      D(10) => FMul1_n_9,
      D(9) => FMul1_n_10,
      D(8) => FMul1_n_11,
      D(7) => FMul1_n_12,
      D(6) => FMul1_n_13,
      D(5) => FMul1_n_14,
      D(4) => FMul1_n_15,
      D(3) => FMul1_n_16,
      D(2) => FMul1_n_17,
      D(1) => FMul1_n_18,
      D(0) => FMul1_n_19,
      E(0) => opB_mul,
      \Ea_reg[9]\(0) => \^sdout_reg[9]_0\(0),
      Q(1) => \nx_state_reg_n_0_[1]\,
      Q(0) => \nx_state_reg_n_0_[0]\,
      SR(0) => SR(0),
      State(0) => State(0),
      \State_reg[0]\(18) => FMul1_n_39,
      \State_reg[0]\(17) => FMul1_n_40,
      \State_reg[0]\(16) => FMul1_n_41,
      \State_reg[0]\(15) => FMul1_n_42,
      \State_reg[0]\(14) => FMul1_n_43,
      \State_reg[0]\(13) => FMul1_n_44,
      \State_reg[0]\(12) => FMul1_n_45,
      \State_reg[0]\(11) => FMul1_n_46,
      \State_reg[0]\(10) => FMul1_n_47,
      \State_reg[0]\(9) => FMul1_n_48,
      \State_reg[0]\(8) => FMul1_n_49,
      \State_reg[0]\(7) => FMul1_n_50,
      \State_reg[0]\(6) => FMul1_n_51,
      \State_reg[0]\(5) => FMul1_n_52,
      \State_reg[0]\(4) => FMul1_n_53,
      \State_reg[0]\(3) => FMul1_n_54,
      \State_reg[0]\(2) => FMul1_n_55,
      \State_reg[0]\(1) => FMul1_n_56,
      \State_reg[0]\(0) => FMul1_n_57,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      cont(1 downto 0) => cont(1 downto 0),
      \cont_reg[1]\ => FMul1_n_20,
      multOp_0(16 downto 0) => Ea(16 downto 0),
      multOp_1(16 downto 0) => \opA_mul_reg[17]_0\(16 downto 0),
      \multOp_carry__3_0\(18) => \opB_mul_reg_n_0_[18]\,
      \multOp_carry__3_0\(17) => \opB_mul_reg_n_0_[17]\,
      \multOp_carry__3_0\(16) => \opB_mul_reg_n_0_[16]\,
      \multOp_carry__3_0\(15) => \opB_mul_reg_n_0_[15]\,
      \multOp_carry__3_0\(14) => \opB_mul_reg_n_0_[14]\,
      \multOp_carry__3_0\(13) => \opB_mul_reg_n_0_[13]\,
      \multOp_carry__3_0\(12) => \opB_mul_reg_n_0_[12]\,
      \multOp_carry__3_0\(11) => \opB_mul_reg_n_0_[11]\,
      \multOp_carry__3_0\(10) => \opB_mul_reg_n_0_[10]\,
      \multOp_carry__3_0\(9) => \opB_mul_reg_n_0_[9]\,
      \multOp_carry__3_0\(8) => \opB_mul_reg_n_0_[8]\,
      \multOp_carry__3_0\(7) => \opB_mul_reg_n_0_[7]\,
      \multOp_carry__3_0\(6) => \opB_mul_reg_n_0_[6]\,
      \multOp_carry__3_0\(5) => \opB_mul_reg_n_0_[5]\,
      \multOp_carry__3_0\(4) => \opB_mul_reg_n_0_[4]\,
      \multOp_carry__3_0\(3) => \opB_mul_reg_n_0_[3]\,
      \multOp_carry__3_0\(2) => \opB_mul_reg_n_0_[2]\,
      \multOp_carry__3_0\(1) => \opB_mul_reg_n_0_[1]\,
      \multOp_carry__3_0\(0) => \opB_mul_reg_n_0_[0]\,
      \multOp_carry__3_1\(1 downto 0) => opA_mul(18 downto 17),
      \nx_state_reg[1]\(17) => FMul1_n_21,
      \nx_state_reg[1]\(16) => FMul1_n_22,
      \nx_state_reg[1]\(15) => FMul1_n_23,
      \nx_state_reg[1]\(14) => FMul1_n_24,
      \nx_state_reg[1]\(13) => FMul1_n_25,
      \nx_state_reg[1]\(12) => FMul1_n_26,
      \nx_state_reg[1]\(11) => FMul1_n_27,
      \nx_state_reg[1]\(10) => FMul1_n_28,
      \nx_state_reg[1]\(9) => FMul1_n_29,
      \nx_state_reg[1]\(8) => FMul1_n_30,
      \nx_state_reg[1]\(7) => FMul1_n_31,
      \nx_state_reg[1]\(6) => FMul1_n_32,
      \nx_state_reg[1]\(5) => FMul1_n_33,
      \nx_state_reg[1]\(4) => FMul1_n_34,
      \nx_state_reg[1]\(3) => FMul1_n_35,
      \nx_state_reg[1]\(2) => FMul1_n_36,
      \nx_state_reg[1]\(1) => FMul1_n_37,
      \nx_state_reg[1]\(0) => FMul1_n_38,
      p_1_in(15 downto 9) => p_1_in(16 downto 10),
      p_1_in(8 downto 0) => p_1_in(8 downto 0),
      sk(16 downto 0) => sk(16 downto 0)
    );
FinDiv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => cont(0),
      I1 => cont(1),
      I2 => \nx_state_reg_n_0_[1]\,
      I3 => \nx_state_reg_n_0_[0]\,
      I4 => FinDiv,
      O => FinDiv_i_1_n_0
    );
FinDiv_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => FinDiv_i_1_n_0,
      Q => FinDiv,
      R => SR(0)
    );
\MntResul[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \MntResul[18]_i_3_n_0\,
      I1 => FinDiv,
      I2 => \MntResul_reg[0]_0\,
      I3 => \MntResul[18]_i_5_n_0\,
      I4 => CO(0),
      I5 => \State_reg[1]_1\,
      O => \MntResul[18]_i_1_n_0\
    );
\MntResul[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State(0),
      I1 => \^state_reg[1]_0\(0),
      O => \MntResul[18]_i_3_n_0\
    );
\MntResul[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_reg[1]_0\(0),
      I1 => out1,
      I2 => State(0),
      O => \MntResul[18]_i_5_n_0\
    );
\MntResul_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_57,
      Q => \MntResul_reg_n_0_[0]\,
      R => SR(0)
    );
\MntResul_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_47,
      Q => \MntResul_reg_n_0_[10]\,
      R => SR(0)
    );
\MntResul_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_46,
      Q => \MntResul_reg_n_0_[11]\,
      R => SR(0)
    );
\MntResul_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_45,
      Q => \MntResul_reg_n_0_[12]\,
      R => SR(0)
    );
\MntResul_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_44,
      Q => \MntResul_reg_n_0_[13]\,
      R => SR(0)
    );
\MntResul_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_43,
      Q => \MntResul_reg_n_0_[14]\,
      R => SR(0)
    );
\MntResul_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_42,
      Q => \MntResul_reg_n_0_[15]\,
      R => SR(0)
    );
\MntResul_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_41,
      Q => \MntResul_reg_n_0_[16]\,
      R => SR(0)
    );
\MntResul_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_40,
      Q => \MntResul_reg_n_0_[17]\,
      R => SR(0)
    );
\MntResul_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_39,
      Q => \^q\(0),
      R => SR(0)
    );
\MntResul_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_56,
      Q => \MntResul_reg_n_0_[1]\,
      R => SR(0)
    );
\MntResul_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_55,
      Q => \MntResul_reg_n_0_[2]\,
      R => SR(0)
    );
\MntResul_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_54,
      Q => \MntResul_reg_n_0_[3]\,
      R => SR(0)
    );
\MntResul_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_53,
      Q => \MntResul_reg_n_0_[4]\,
      R => SR(0)
    );
\MntResul_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_52,
      Q => \MntResul_reg_n_0_[5]\,
      R => SR(0)
    );
\MntResul_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_51,
      Q => \MntResul_reg_n_0_[6]\,
      R => SR(0)
    );
\MntResul_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_50,
      Q => \MntResul_reg_n_0_[7]\,
      R => SR(0)
    );
\MntResul_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_49,
      Q => \MntResul_reg_n_0_[8]\,
      R => SR(0)
    );
\MntResul_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \MntResul[18]_i_1_n_0\,
      D => FMul1_n_48,
      Q => \MntResul_reg_n_0_[9]\,
      R => SR(0)
    );
\SDOut[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SR(0),
      I1 => \nx_state_reg_n_0_[1]\,
      I2 => \nx_state_reg_n_0_[0]\,
      O => \^nx_state_reg[1]_0\
    );
\SDOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[0]_0\,
      Q => p_1_in(0),
      R => '0'
    );
\SDOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[10]_0\,
      Q => p_1_in(10),
      R => '0'
    );
\SDOut_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[11]_0\,
      Q => p_1_in(11),
      R => '0'
    );
\SDOut_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[12]_0\,
      Q => p_1_in(12),
      R => '0'
    );
\SDOut_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[13]_0\,
      Q => p_1_in(13),
      R => '0'
    );
\SDOut_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[14]_0\,
      Q => p_1_in(14),
      R => '0'
    );
\SDOut_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[15]_0\,
      Q => p_1_in(15),
      R => '0'
    );
\SDOut_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[16]_0\,
      Q => p_1_in(16),
      R => '0'
    );
\SDOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[1]_0\,
      Q => p_1_in(1),
      R => '0'
    );
\SDOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[2]_0\,
      Q => p_1_in(2),
      R => '0'
    );
\SDOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[3]_0\,
      Q => p_1_in(3),
      R => '0'
    );
\SDOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[4]_0\,
      Q => p_1_in(4),
      R => '0'
    );
\SDOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[5]_0\,
      Q => p_1_in(5),
      R => '0'
    );
\SDOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[6]_0\,
      Q => p_1_in(6),
      R => '0'
    );
\SDOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[7]_0\,
      Q => p_1_in(7),
      R => '0'
    );
\SDOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \^nx_state_reg[1]_0\,
      D => \SDOut_reg[8]_0\,
      Q => p_1_in(8),
      R => '0'
    );
\SDOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \SDOut_reg[9]_1\,
      Q => \^sdout_reg[9]_0\(0),
      R => '0'
    );
\State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00008A8A"
    )
        port map (
      I0 => out1,
      I1 => \State_reg[1]_1\,
      I2 => CO(0),
      I3 => FinDiv,
      I4 => \^state_reg[1]_0\(0),
      I5 => State(0),
      O => \State[0]_i_1_n_0\
    );
\State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF000000E0E0"
    )
        port map (
      I0 => CO(0),
      I1 => \State_reg[1]_1\,
      I2 => out1,
      I3 => FinDiv,
      I4 => \^state_reg[1]_0\(0),
      I5 => State(0),
      O => \State[1]_i_1_n_0\
    );
\State_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \State[0]_i_1_n_0\,
      Q => State(0),
      R => SR(0)
    );
\State_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \State[1]_i_1_n_0\,
      Q => \^state_reg[1]_0\(0),
      R => SR(0)
    );
\cont[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \nx_state_reg_n_0_[1]\,
      I1 => \nx_state_reg_n_0_[0]\,
      I2 => cont(0),
      O => \cont[0]_i_1_n_0\
    );
\cont[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C80"
    )
        port map (
      I0 => cont(0),
      I1 => \nx_state_reg_n_0_[1]\,
      I2 => \nx_state_reg_n_0_[0]\,
      I3 => cont(1),
      O => \cont[1]_i_1_n_0\
    );
\cont_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \cont[0]_i_1_n_0\,
      Q => cont(0),
      R => SR(0)
    );
\cont_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \cont[1]_i_1_n_0\,
      Q => cont(1),
      R => SR(0)
    );
\mul_out[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(8),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(9),
      O => \mul_out[10]_i_10_n_0\
    );
\mul_out[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(7),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(8),
      O => \mul_out[10]_i_11_n_0\
    );
\mul_out[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(10),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(11),
      O => \mul_out[10]_i_8_n_0\
    );
\mul_out[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(9),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(10),
      O => \mul_out[10]_i_9_n_0\
    );
\mul_out[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(12),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(13),
      O => \mul_out[14]_i_10_n_0\
    );
\mul_out[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(11),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(12),
      O => \mul_out[14]_i_11_n_0\
    );
\mul_out[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(14),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(15),
      O => \mul_out[14]_i_8_n_0\
    );
\mul_out[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(13),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(14),
      O => \mul_out[14]_i_9_n_0\
    );
\mul_out[21]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(19),
      I1 => \^cpiaresul_reg[26]_0\(20),
      I2 => sk(20),
      O => \mul_out[21]_i_10_n_0\
    );
\mul_out[21]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(19),
      I1 => sk(19),
      O => \mul_out[21]_i_11_n_0\
    );
\mul_out[21]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(18),
      I1 => outsub_1(1),
      O => \CpiaResul_reg[20]_0\(0)
    );
\mul_out[21]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(21),
      I1 => outsub_1(4),
      O => \mul_out[21]_i_4__0_n_0\
    );
\mul_out[21]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(20),
      I1 => outsub_1(3),
      O => \mul_out[21]_i_5__0_n_0\
    );
\mul_out[21]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(19),
      I1 => outsub_1(2),
      O => \mul_out[21]_i_6__0_n_0\
    );
\mul_out[21]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(18),
      I1 => outsub_1(1),
      O => \mul_out[21]_i_7__0_n_0\
    );
\mul_out[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(20),
      I1 => sk(20),
      O => \mul_out[21]_i_8_n_0\
    );
\mul_out[21]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(20),
      I1 => outsub_1(3),
      I2 => outsub_1(4),
      I3 => \^cpiaresul_reg[26]_0\(21),
      O => \CpiaResul_reg[20]_0\(1)
    );
\mul_out[25]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(24),
      I1 => outsub_1(7),
      O => \mul_out[25]_i_10__0_n_0\
    );
\mul_out[25]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(23),
      I1 => outsub_1(6),
      O => \mul_out[25]_i_11_n_0\
    );
\mul_out[25]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(25),
      I1 => sk(24),
      O => \CpiaResul_reg[25]_2\(0)
    );
\mul_out[25]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(22),
      I1 => outsub_1(5),
      O => \mul_out[25]_i_12__0_n_0\
    );
\mul_out[25]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(23),
      I1 => sk(23),
      O => \mul_out[25]_i_15_n_0\
    );
\mul_out[25]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(22),
      I1 => sk(22),
      O => \mul_out[25]_i_16_n_0\
    );
\mul_out[25]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(24),
      I1 => outsub_1(7),
      I2 => outsub_1(8),
      I3 => \^cpiaresul_reg[26]_0\(25),
      O => \CpiaResul_reg[24]_0\(3)
    );
\mul_out[25]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(21),
      I1 => sk(21),
      O => \mul_out[25]_i_17_n_0\
    );
\mul_out[25]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(23),
      I1 => outsub_1(6),
      I2 => outsub_1(7),
      I3 => \^cpiaresul_reg[26]_0\(24),
      O => \CpiaResul_reg[24]_0\(2)
    );
\mul_out[25]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(22),
      I1 => outsub_1(5),
      I2 => outsub_1(6),
      I3 => \^cpiaresul_reg[26]_0\(23),
      O => \CpiaResul_reg[24]_0\(1)
    );
\mul_out[25]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(21),
      I1 => outsub_1(4),
      I2 => outsub_1(5),
      I3 => \^cpiaresul_reg[26]_0\(22),
      O => \CpiaResul_reg[24]_0\(0)
    );
\mul_out[25]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(19),
      I1 => \^cpiaresul_reg[26]_0\(18),
      I2 => \^cpiaresul_reg[26]_0\(21),
      I3 => \^cpiaresul_reg[26]_0\(20),
      O => \mul_out[25]_i_23_n_0\
    );
\mul_out[25]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(25),
      O => S(0)
    );
\mul_out[25]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(17),
      I1 => outsub_1(0),
      O => \CpiaResul_reg[17]_0\(0)
    );
\mul_out[25]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(16),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(17),
      O => \mul_out[25]_i_28_n_0\
    );
\mul_out[25]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(15),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(16),
      O => \mul_out[25]_i_29_n_0\
    );
\mul_out[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \mul_out_reg[25]_0\,
      I1 => \^cpiaresul_reg[22]_0\,
      I2 => \mul_out[25]_i_7_n_0\,
      I3 => \mul_out[25]_i_8__0_n_0\,
      O => v_add_exp1
    );
\mul_out[25]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(22),
      I1 => \^cpiaresul_reg[26]_0\(23),
      I2 => \^cpiaresul_reg[26]_0\(24),
      I3 => \^cpiaresul_reg[26]_0\(25),
      I4 => \mul_out[25]_i_23_n_0\,
      O => \^cpiaresul_reg[22]_0\
    );
\mul_out[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^cpiaresul_reg[21]_0\(1),
      I1 => \^cpiaresul_reg[21]_0\(0),
      I2 => \^cpiaresul_reg[21]_0\(3),
      I3 => \^cpiaresul_reg[21]_0\(2),
      O => \mul_out[25]_i_7_n_0\
    );
\mul_out[25]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^cpiaresul_reg[25]_0\(3),
      I1 => \^cpiaresul_reg[25]_0\(2),
      I2 => \^cpiaresul_reg[25]_0\(1),
      I3 => \^cpiaresul_reg[25]_0\(0),
      O => \mul_out[25]_i_8__0_n_0\
    );
\mul_out[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(0),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(1),
      O => \mul_out[2]_i_10_n_0\
    );
\mul_out[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(0),
      I1 => sk(17),
      O => \mul_out[2]_i_11_n_0\
    );
\mul_out[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(2),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(3),
      O => \mul_out[2]_i_8_n_0\
    );
\mul_out[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(1),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(2),
      O => \mul_out[2]_i_9_n_0\
    );
\mul_out[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(4),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(5),
      O => \mul_out[6]_i_10_n_0\
    );
\mul_out[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(3),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(4),
      O => \mul_out[6]_i_11_n_0\
    );
\mul_out[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(6),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(7),
      O => \mul_out[6]_i_8_n_0\
    );
\mul_out[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(5),
      I1 => sk(17),
      I2 => \^cpiaresul_reg[26]_0\(6),
      O => \mul_out[6]_i_9_n_0\
    );
\mul_out_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[6]_i_7_n_0\,
      CO(3) => \mul_out_reg[10]_i_7_n_0\,
      CO(2) => \mul_out_reg[10]_i_7_n_1\,
      CO(1) => \mul_out_reg[10]_i_7_n_2\,
      CO(0) => \mul_out_reg[10]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cpiaresul_reg[26]_0\(10 downto 7),
      O(3 downto 0) => \CpiaResul_reg[10]_0\(3 downto 0),
      S(3) => \mul_out[10]_i_8_n_0\,
      S(2) => \mul_out[10]_i_9_n_0\,
      S(1) => \mul_out[10]_i_10_n_0\,
      S(0) => \mul_out[10]_i_11_n_0\
    );
\mul_out_reg[14]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[10]_i_7_n_0\,
      CO(3) => \mul_out_reg[14]_i_7_n_0\,
      CO(2) => \mul_out_reg[14]_i_7_n_1\,
      CO(1) => \mul_out_reg[14]_i_7_n_2\,
      CO(0) => \mul_out_reg[14]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cpiaresul_reg[26]_0\(14 downto 11),
      O(3 downto 0) => \CpiaResul_reg[14]_0\(3 downto 0),
      S(3) => \mul_out[14]_i_8_n_0\,
      S(2) => \mul_out[14]_i_9_n_0\,
      S(1) => \mul_out[14]_i_10_n_0\,
      S(0) => \mul_out[14]_i_11_n_0\
    );
\mul_out_reg[21]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[21]_i_2__0_n_0\,
      CO(2) => \mul_out_reg[21]_i_2__0_n_1\,
      CO(1) => \mul_out_reg[21]_i_2__0_n_2\,
      CO(0) => \mul_out_reg[21]_i_2__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^cpiaresul_reg[26]_0\(21 downto 18),
      O(3 downto 0) => \^cpiaresul_reg[21]_0\(3 downto 0),
      S(3) => \mul_out[21]_i_4__0_n_0\,
      S(2) => \mul_out[21]_i_5__0_n_0\,
      S(1) => \mul_out[21]_i_6__0_n_0\,
      S(0) => \mul_out[21]_i_7__0_n_0\
    );
\mul_out_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[21]_i_3_n_0\,
      CO(2) => \mul_out_reg[21]_i_3_n_1\,
      CO(1) => \mul_out_reg[21]_i_3_n_2\,
      CO(0) => \mul_out_reg[21]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \mul_out[21]_i_8_n_0\,
      DI(2) => \^cpiaresul_reg[26]_0\(19),
      DI(1 downto 0) => sk(19 downto 18),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \mul_out_reg[21]\(1),
      S(2) => \mul_out[21]_i_10_n_0\,
      S(1) => \mul_out[21]_i_11_n_0\,
      S(0) => \mul_out_reg[21]\(0)
    );
\mul_out_reg[25]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[25]_i_3__0_n_0\,
      CO(3 downto 0) => \NLW_mul_out_reg[25]_i_22_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mul_out_reg[25]_i_22_O_UNCONNECTED\(3 downto 1),
      O(0) => \CpiaResul_reg[25]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \mul_out[25]_i_6\(0)
    );
\mul_out_reg[25]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[14]_i_7_n_0\,
      CO(3) => \addsub_out_reg[17]\(0),
      CO(2) => \NLW_mul_out_reg[25]_i_26_CO_UNCONNECTED\(2),
      CO(1) => \mul_out_reg[25]_i_26_n_2\,
      CO(0) => \mul_out_reg[25]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sk(17),
      DI(1 downto 0) => \^cpiaresul_reg[26]_0\(16 downto 15),
      O(3) => \NLW_mul_out_reg[25]_i_26_O_UNCONNECTED\(3),
      O(2 downto 0) => \addsub_out_reg[17]_0\(2 downto 0),
      S(3) => '1',
      S(2) => \mul_out[17]_i_8\(0),
      S(1) => \mul_out[25]_i_28_n_0\,
      S(0) => \mul_out[25]_i_29_n_0\
    );
\mul_out_reg[25]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[21]_i_2__0_n_0\,
      CO(3) => \mul_out_reg[25]_i_3__0_n_0\,
      CO(2) => \mul_out_reg[25]_i_3__0_n_1\,
      CO(1) => \mul_out_reg[25]_i_3__0_n_2\,
      CO(0) => \mul_out_reg[25]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cpiaresul_reg[26]_0\(25 downto 22),
      O(3 downto 0) => \^cpiaresul_reg[25]_0\(3 downto 0),
      S(3) => \mul_out_reg[25]_1\(0),
      S(2) => \mul_out[25]_i_10__0_n_0\,
      S(1) => \mul_out[25]_i_11_n_0\,
      S(0) => \mul_out[25]_i_12__0_n_0\
    );
\mul_out_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[21]_i_3_n_0\,
      CO(3) => \NLW_mul_out_reg[25]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \mul_out_reg[25]_i_4_n_1\,
      CO(1) => \mul_out_reg[25]_i_4_n_2\,
      CO(0) => \mul_out_reg[25]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_out[25]_i_15_n_0\,
      DI(1) => \mul_out[25]_i_16_n_0\,
      DI(0) => \mul_out[25]_i_17_n_0\,
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => \mul_out_reg[25]\(3 downto 0)
    );
\mul_out_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_out_reg[2]_i_7_n_0\,
      CO(2) => \mul_out_reg[2]_i_7_n_1\,
      CO(1) => \mul_out_reg[2]_i_7_n_2\,
      CO(0) => \mul_out_reg[2]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^cpiaresul_reg[26]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \CpiaResul_reg[2]_0\(3 downto 0),
      S(3) => \mul_out[2]_i_8_n_0\,
      S(2) => \mul_out[2]_i_9_n_0\,
      S(1) => \mul_out[2]_i_10_n_0\,
      S(0) => \mul_out[2]_i_11_n_0\
    );
\mul_out_reg[6]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_out_reg[2]_i_7_n_0\,
      CO(3) => \mul_out_reg[6]_i_7_n_0\,
      CO(2) => \mul_out_reg[6]_i_7_n_1\,
      CO(1) => \mul_out_reg[6]_i_7_n_2\,
      CO(0) => \mul_out_reg[6]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cpiaresul_reg[26]_0\(6 downto 3),
      O(3 downto 0) => \CpiaResul_reg[6]_0\(3 downto 0),
      S(3) => \mul_out[6]_i_8_n_0\,
      S(2) => \mul_out[6]_i_9_n_0\,
      S(1) => \mul_out[6]_i_10_n_0\,
      S(0) => \mul_out[6]_i_11_n_0\
    );
\nx_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \nx_state_reg_n_0_[0]\,
      I1 => CalDiv,
      I2 => \nx_state_reg_n_0_[1]\,
      O => \nx_state[0]_i_1_n_0\
    );
\nx_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7AA"
    )
        port map (
      I0 => \nx_state_reg_n_0_[1]\,
      I1 => cont(1),
      I2 => cont(0),
      I3 => \nx_state_reg_n_0_[0]\,
      O => nx_state(1)
    );
\nx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => \nx_state[0]_i_1_n_0\,
      Q => \nx_state_reg_n_0_[0]\,
      R => SR(0)
    );
\nx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => nx_state(1),
      Q => \nx_state_reg_n_0_[1]\,
      R => SR(0)
    );
\opA_mul[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => sk(17),
      I1 => FMul1_n_20,
      I2 => \nx_state_reg_n_0_[0]\,
      I3 => Ea(17),
      I4 => \nx_state_reg_n_0_[1]\,
      I5 => \opA_mul_reg[17]_0\(17),
      O => \opA_mul[17]_i_1_n_0\
    );
\opA_mul[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nx_state_reg_n_0_[0]\,
      I1 => Ea(18),
      O => \opA_mul[18]_i_1_n_0\
    );
\opA_mul_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => \opA_mul[17]_i_1_n_0\,
      Q => opA_mul(17),
      R => SR(0)
    );
\opA_mul_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => \opA_mul[18]_i_1_n_0\,
      Q => opA_mul(18),
      R => SR(0)
    );
\opB_mul_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_19,
      Q => \opB_mul_reg_n_0_[0]\,
      R => SR(0)
    );
\opB_mul_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_9,
      Q => \opB_mul_reg_n_0_[10]\,
      R => SR(0)
    );
\opB_mul_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_8,
      Q => \opB_mul_reg_n_0_[11]\,
      R => SR(0)
    );
\opB_mul_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_7,
      Q => \opB_mul_reg_n_0_[12]\,
      R => SR(0)
    );
\opB_mul_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_6,
      Q => \opB_mul_reg_n_0_[13]\,
      R => SR(0)
    );
\opB_mul_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_5,
      Q => \opB_mul_reg_n_0_[14]\,
      R => SR(0)
    );
\opB_mul_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_4,
      Q => \opB_mul_reg_n_0_[15]\,
      R => SR(0)
    );
\opB_mul_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_3,
      Q => \opB_mul_reg_n_0_[16]\,
      R => SR(0)
    );
\opB_mul_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_2,
      Q => \opB_mul_reg_n_0_[17]\,
      R => SR(0)
    );
\opB_mul_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_1,
      Q => \opB_mul_reg_n_0_[18]\,
      R => SR(0)
    );
\opB_mul_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_18,
      Q => \opB_mul_reg_n_0_[1]\,
      R => SR(0)
    );
\opB_mul_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_17,
      Q => \opB_mul_reg_n_0_[2]\,
      R => SR(0)
    );
\opB_mul_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_16,
      Q => \opB_mul_reg_n_0_[3]\,
      R => SR(0)
    );
\opB_mul_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_15,
      Q => \opB_mul_reg_n_0_[4]\,
      R => SR(0)
    );
\opB_mul_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_14,
      Q => \opB_mul_reg_n_0_[5]\,
      R => SR(0)
    );
\opB_mul_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_13,
      Q => \opB_mul_reg_n_0_[6]\,
      R => SR(0)
    );
\opB_mul_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_12,
      Q => \opB_mul_reg_n_0_[7]\,
      R => SR(0)
    );
\opB_mul_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_11,
      Q => \opB_mul_reg_n_0_[8]\,
      R => SR(0)
    );
\opB_mul_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => opB_mul,
      D => FMul1_n_10,
      Q => \opB_mul_reg_n_0_[9]\,
      R => SR(0)
    );
ready_div_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA5500"
    )
        port map (
      I0 => SR(0),
      I1 => State(0),
      I2 => out1,
      I3 => \^state_reg[1]_0\(0),
      I4 => \^ready_div\,
      O => ready_div_i_1_n_0
    );
ready_div_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => ready_div_i_1_n_0,
      Q => \^ready_div\,
      R => '0'
    );
\state[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(7),
      I1 => \^cpiaresul_reg[26]_0\(6),
      I2 => \^cpiaresul_reg[26]_0\(5),
      I3 => \^cpiaresul_reg[26]_0\(4),
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(12),
      I1 => \^cpiaresul_reg[26]_0\(13),
      I2 => \^cpiaresul_reg[26]_0\(14),
      I3 => \^cpiaresul_reg[26]_0\(15),
      I4 => \state[1]_i_13_n_0\,
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(11),
      I1 => \^cpiaresul_reg[26]_0\(10),
      I2 => \^cpiaresul_reg[26]_0\(9),
      I3 => \^cpiaresul_reg[26]_0\(8),
      O => \state[1]_i_13_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state[1]_i_6__0_n_0\,
      I1 => \^cpiaresul_reg[26]_0\(18),
      I2 => \^cpiaresul_reg[26]_0\(19),
      I3 => \^cpiaresul_reg[26]_0\(20),
      I4 => \^cpiaresul_reg[26]_0\(21),
      I5 => \state[1]_i_7_n_0\,
      O => eqOp3_in
    );
\state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \state[1]_i_10_n_0\,
      I1 => \^cpiaresul_reg[26]_0\(1),
      I2 => \^cpiaresul_reg[26]_0\(0),
      I3 => \^cpiaresul_reg[26]_0\(3),
      I4 => \^cpiaresul_reg[26]_0\(2),
      I5 => \state[1]_i_11_n_0\,
      O => \state[1]_i_6__0_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^cpiaresul_reg[26]_0\(24),
      I1 => \^cpiaresul_reg[26]_0\(25),
      I2 => \^cpiaresul_reg[26]_0\(23),
      I3 => \^cpiaresul_reg[26]_0\(22),
      I4 => \^cpiaresul_reg[26]_0\(16),
      I5 => \^cpiaresul_reg[26]_0\(17),
      O => \state[1]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity neuronio is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    start : in STD_LOGIC;
    x_ir : in STD_LOGIC_VECTOR ( 26 downto 0 );
    x_ul : in STD_LOGIC_VECTOR ( 26 downto 0 );
    saida : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of neuronio : entity is true;
end neuronio;

architecture STRUCTURE of neuronio is
  signal Expoente : STD_LOGIC_VECTOR ( 0 to 0 );
  signal State : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add0_n_10 : STD_LOGIC;
  signal add0_n_11 : STD_LOGIC;
  signal add0_n_12 : STD_LOGIC;
  signal add0_n_13 : STD_LOGIC;
  signal add0_n_14 : STD_LOGIC;
  signal add0_n_15 : STD_LOGIC;
  signal add0_n_16 : STD_LOGIC;
  signal add0_n_17 : STD_LOGIC;
  signal add0_n_18 : STD_LOGIC;
  signal add0_n_19 : STD_LOGIC;
  signal add0_n_20 : STD_LOGIC;
  signal add0_n_21 : STD_LOGIC;
  signal add0_n_22 : STD_LOGIC;
  signal add0_n_24 : STD_LOGIC;
  signal add0_n_25 : STD_LOGIC;
  signal add0_n_3 : STD_LOGIC;
  signal add0_n_30 : STD_LOGIC;
  signal add0_n_31 : STD_LOGIC;
  signal add0_n_32 : STD_LOGIC;
  signal add0_n_33 : STD_LOGIC;
  signal add0_n_34 : STD_LOGIC;
  signal add0_n_4 : STD_LOGIC;
  signal add0_n_5 : STD_LOGIC;
  signal add0_n_6 : STD_LOGIC;
  signal add0_n_61 : STD_LOGIC;
  signal add0_n_62 : STD_LOGIC;
  signal add0_n_63 : STD_LOGIC;
  signal add0_n_64 : STD_LOGIC;
  signal add0_n_65 : STD_LOGIC;
  signal add0_n_66 : STD_LOGIC;
  signal add0_n_67 : STD_LOGIC;
  signal add0_n_68 : STD_LOGIC;
  signal add0_n_69 : STD_LOGIC;
  signal add0_n_7 : STD_LOGIC;
  signal add0_n_70 : STD_LOGIC;
  signal add0_n_71 : STD_LOGIC;
  signal add0_n_72 : STD_LOGIC;
  signal add0_n_73 : STD_LOGIC;
  signal add0_n_74 : STD_LOGIC;
  signal add0_n_75 : STD_LOGIC;
  signal add0_n_76 : STD_LOGIC;
  signal add0_n_77 : STD_LOGIC;
  signal add0_n_78 : STD_LOGIC;
  signal add0_n_79 : STD_LOGIC;
  signal add0_n_8 : STD_LOGIC;
  signal add0_n_80 : STD_LOGIC;
  signal add0_n_81 : STD_LOGIC;
  signal add0_n_82 : STD_LOGIC;
  signal add0_n_83 : STD_LOGIC;
  signal add0_n_84 : STD_LOGIC;
  signal add0_n_85 : STD_LOGIC;
  signal add0_n_86 : STD_LOGIC;
  signal add0_n_9 : STD_LOGIC;
  signal add3_n_10 : STD_LOGIC;
  signal add3_n_11 : STD_LOGIC;
  signal add3_n_12 : STD_LOGIC;
  signal add3_n_13 : STD_LOGIC;
  signal add3_n_2 : STD_LOGIC;
  signal add3_n_3 : STD_LOGIC;
  signal add3_n_4 : STD_LOGIC;
  signal add3_n_5 : STD_LOGIC;
  signal add3_n_7 : STD_LOGIC;
  signal add3_n_8 : STD_LOGIC;
  signal add3_n_9 : STD_LOGIC;
  signal addsub_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \addsub_out[21]_i_9__1_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_12_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_18__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_25_n_0\ : STD_LOGIC;
  signal \addsub_out[23]_i_26_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16_n_0\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16_n_1\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_16_n_3\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \addsub_out_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal clk_IBUF : STD_LOGIC;
  signal clk_IBUF_BUFG : STD_LOGIC;
  signal comp_ab : STD_LOGIC;
  signal comp_ab_8 : STD_LOGIC;
  signal compe_ab : STD_LOGIC;
  signal compe_ab_17 : STD_LOGIC;
  signal compe_ab_19 : STD_LOGIC;
  signal div0_n_1 : STD_LOGIC;
  signal div0_n_10 : STD_LOGIC;
  signal div0_n_11 : STD_LOGIC;
  signal div0_n_12 : STD_LOGIC;
  signal div0_n_13 : STD_LOGIC;
  signal div0_n_14 : STD_LOGIC;
  signal div0_n_15 : STD_LOGIC;
  signal div0_n_16 : STD_LOGIC;
  signal div0_n_17 : STD_LOGIC;
  signal div0_n_18 : STD_LOGIC;
  signal div0_n_19 : STD_LOGIC;
  signal div0_n_20 : STD_LOGIC;
  signal div0_n_21 : STD_LOGIC;
  signal div0_n_22 : STD_LOGIC;
  signal div0_n_23 : STD_LOGIC;
  signal div0_n_4 : STD_LOGIC;
  signal div0_n_5 : STD_LOGIC;
  signal div0_n_51 : STD_LOGIC;
  signal div0_n_52 : STD_LOGIC;
  signal div0_n_53 : STD_LOGIC;
  signal div0_n_54 : STD_LOGIC;
  signal div0_n_55 : STD_LOGIC;
  signal div0_n_56 : STD_LOGIC;
  signal div0_n_57 : STD_LOGIC;
  signal div0_n_58 : STD_LOGIC;
  signal div0_n_59 : STD_LOGIC;
  signal div0_n_6 : STD_LOGIC;
  signal div0_n_60 : STD_LOGIC;
  signal div0_n_61 : STD_LOGIC;
  signal div0_n_62 : STD_LOGIC;
  signal div0_n_63 : STD_LOGIC;
  signal div0_n_64 : STD_LOGIC;
  signal div0_n_65 : STD_LOGIC;
  signal div0_n_66 : STD_LOGIC;
  signal div0_n_67 : STD_LOGIC;
  signal div0_n_68 : STD_LOGIC;
  signal div0_n_69 : STD_LOGIC;
  signal div0_n_7 : STD_LOGIC;
  signal div0_n_70 : STD_LOGIC;
  signal div0_n_79 : STD_LOGIC;
  signal div0_n_8 : STD_LOGIC;
  signal div0_n_80 : STD_LOGIC;
  signal div0_n_81 : STD_LOGIC;
  signal div0_n_82 : STD_LOGIC;
  signal div0_n_84 : STD_LOGIC;
  signal div0_n_85 : STD_LOGIC;
  signal div0_n_86 : STD_LOGIC;
  signal div0_n_87 : STD_LOGIC;
  signal div0_n_88 : STD_LOGIC;
  signal div0_n_89 : STD_LOGIC;
  signal div0_n_9 : STD_LOGIC;
  signal div0_n_90 : STD_LOGIC;
  signal div0_n_91 : STD_LOGIC;
  signal div0_n_92 : STD_LOGIC;
  signal div0_n_93 : STD_LOGIC;
  signal div0_n_94 : STD_LOGIC;
  signal div0_n_95 : STD_LOGIC;
  signal div0_n_96 : STD_LOGIC;
  signal div0_n_97 : STD_LOGIC;
  signal div_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal eqOp3_in : STD_LOGIC;
  signal minusOp0_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal minusOp0_out_5 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal minusOp2_out : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal minusOp2_out_10 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal minusOp2_out_16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mult0_n_10 : STD_LOGIC;
  signal mult0_n_11 : STD_LOGIC;
  signal mult0_n_12 : STD_LOGIC;
  signal mult0_n_13 : STD_LOGIC;
  signal mult0_n_14 : STD_LOGIC;
  signal mult0_n_15 : STD_LOGIC;
  signal mult0_n_4 : STD_LOGIC;
  signal mult0_n_5 : STD_LOGIC;
  signal mult0_n_6 : STD_LOGIC;
  signal mult0_n_7 : STD_LOGIC;
  signal mult0_n_8 : STD_LOGIC;
  signal mult0_n_9 : STD_LOGIC;
  signal mult1_n_1 : STD_LOGIC;
  signal mult1_n_30 : STD_LOGIC;
  signal mult1_n_31 : STD_LOGIC;
  signal mult1_n_32 : STD_LOGIC;
  signal mult1_n_33 : STD_LOGIC;
  signal mult1_n_34 : STD_LOGIC;
  signal mult1_n_35 : STD_LOGIC;
  signal mult1_n_36 : STD_LOGIC;
  signal mult1_n_37 : STD_LOGIC;
  signal mult1_n_38 : STD_LOGIC;
  signal mult1_n_39 : STD_LOGIC;
  signal mult1_n_40 : STD_LOGIC;
  signal mult1_n_41 : STD_LOGIC;
  signal mult1_n_42 : STD_LOGIC;
  signal mult1_n_43 : STD_LOGIC;
  signal mult1_n_44 : STD_LOGIC;
  signal mult1_n_45 : STD_LOGIC;
  signal mult1_n_46 : STD_LOGIC;
  signal mult1_n_47 : STD_LOGIC;
  signal mult1_n_49 : STD_LOGIC;
  signal mult1_n_50 : STD_LOGIC;
  signal mult1_n_51 : STD_LOGIC;
  signal mult1_n_52 : STD_LOGIC;
  signal mult1_n_53 : STD_LOGIC;
  signal mult1_n_54 : STD_LOGIC;
  signal mult1_n_55 : STD_LOGIC;
  signal mult1_n_60 : STD_LOGIC;
  signal mult1_n_61 : STD_LOGIC;
  signal mult1_n_62 : STD_LOGIC;
  signal mult1_n_63 : STD_LOGIC;
  signal mult1_n_84 : STD_LOGIC;
  signal mult1_n_85 : STD_LOGIC;
  signal mult1_n_86 : STD_LOGIC;
  signal mult1_n_87 : STD_LOGIC;
  signal mult1_n_88 : STD_LOGIC;
  signal mult1_n_89 : STD_LOGIC;
  signal mult1_n_90 : STD_LOGIC;
  signal mult1_n_91 : STD_LOGIC;
  signal mult1_n_92 : STD_LOGIC;
  signal oper : STD_LOGIC;
  signal outmul_0 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal outsub_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in15_in_11 : STD_LOGIC;
  signal p_0_in15_in_3 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_1_in_9 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_2_out_1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_2_out_7 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp_18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pr_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdyadd_3 : STD_LOGIC;
  signal rdymul_0 : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal ready_as : STD_LOGIC;
  signal ready_div : STD_LOGIC;
  signal ready_mul : STD_LOGIC;
  signal reset_IBUF : STD_LOGIC;
  signal s_exp : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal s_exp_15 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal s_exp_6 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal s_res_exp : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal s_res_exp_12 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal s_res_man : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_res_man_14 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_res_man_4 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \s_sign_i_10__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_11__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_12__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_13__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_14__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_16__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_17__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_18__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_19__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_20__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_21__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_22__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_23__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_24__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_25__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_26__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_27__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_28__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_29__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_30__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_31__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_4__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_5__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_7__1_n_0\ : STD_LOGIC;
  signal \s_sign_i_8__0_n_0\ : STD_LOGIC;
  signal \s_sign_i_9__1_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_15__0_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_15__0_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_15__0_n_3\ : STD_LOGIC;
  signal \s_sign_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_3__1_n_3\ : STD_LOGIC;
  signal \s_sign_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \s_sign_reg_i_6__1_n_1\ : STD_LOGIC;
  signal \s_sign_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \s_sign_reg_i_6__1_n_3\ : STD_LOGIC;
  signal saida_OBUF : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal sel00 : STD_LOGIC;
  signal sel00_2 : STD_LOGIC;
  signal sk : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal start_IBUF : STD_LOGIC;
  signal \^state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub0_n_100 : STD_LOGIC;
  signal sub0_n_101 : STD_LOGIC;
  signal sub0_n_102 : STD_LOGIC;
  signal sub0_n_103 : STD_LOGIC;
  signal sub0_n_105 : STD_LOGIC;
  signal sub0_n_106 : STD_LOGIC;
  signal sub0_n_107 : STD_LOGIC;
  signal sub0_n_108 : STD_LOGIC;
  signal sub0_n_109 : STD_LOGIC;
  signal sub0_n_110 : STD_LOGIC;
  signal sub0_n_111 : STD_LOGIC;
  signal sub0_n_112 : STD_LOGIC;
  signal sub0_n_113 : STD_LOGIC;
  signal sub0_n_114 : STD_LOGIC;
  signal sub0_n_115 : STD_LOGIC;
  signal sub0_n_116 : STD_LOGIC;
  signal sub0_n_121 : STD_LOGIC;
  signal sub0_n_127 : STD_LOGIC;
  signal sub0_n_128 : STD_LOGIC;
  signal sub0_n_129 : STD_LOGIC;
  signal sub0_n_130 : STD_LOGIC;
  signal sub0_n_131 : STD_LOGIC;
  signal sub0_n_132 : STD_LOGIC;
  signal sub0_n_133 : STD_LOGIC;
  signal sub0_n_135 : STD_LOGIC;
  signal sub0_n_137 : STD_LOGIC;
  signal sub0_n_138 : STD_LOGIC;
  signal sub0_n_139 : STD_LOGIC;
  signal sub0_n_140 : STD_LOGIC;
  signal sub0_n_141 : STD_LOGIC;
  signal sub0_n_142 : STD_LOGIC;
  signal sub0_n_143 : STD_LOGIC;
  signal sub0_n_144 : STD_LOGIC;
  signal sub0_n_145 : STD_LOGIC;
  signal sub0_n_146 : STD_LOGIC;
  signal sub0_n_147 : STD_LOGIC;
  signal sub0_n_148 : STD_LOGIC;
  signal sub0_n_149 : STD_LOGIC;
  signal sub0_n_150 : STD_LOGIC;
  signal sub0_n_151 : STD_LOGIC;
  signal sub0_n_154 : STD_LOGIC;
  signal sub0_n_155 : STD_LOGIC;
  signal sub0_n_156 : STD_LOGIC;
  signal sub0_n_157 : STD_LOGIC;
  signal sub0_n_158 : STD_LOGIC;
  signal sub0_n_159 : STD_LOGIC;
  signal sub0_n_160 : STD_LOGIC;
  signal sub0_n_161 : STD_LOGIC;
  signal sub0_n_162 : STD_LOGIC;
  signal sub0_n_163 : STD_LOGIC;
  signal sub0_n_164 : STD_LOGIC;
  signal sub0_n_165 : STD_LOGIC;
  signal sub0_n_166 : STD_LOGIC;
  signal sub0_n_167 : STD_LOGIC;
  signal sub0_n_168 : STD_LOGIC;
  signal sub0_n_169 : STD_LOGIC;
  signal sub0_n_170 : STD_LOGIC;
  signal sub0_n_171 : STD_LOGIC;
  signal sub0_n_172 : STD_LOGIC;
  signal sub0_n_173 : STD_LOGIC;
  signal sub0_n_174 : STD_LOGIC;
  signal sub0_n_175 : STD_LOGIC;
  signal sub0_n_176 : STD_LOGIC;
  signal sub0_n_177 : STD_LOGIC;
  signal sub0_n_178 : STD_LOGIC;
  signal sub0_n_27 : STD_LOGIC;
  signal sub0_n_28 : STD_LOGIC;
  signal sub0_n_30 : STD_LOGIC;
  signal sub0_n_31 : STD_LOGIC;
  signal sub0_n_40 : STD_LOGIC;
  signal sub0_n_41 : STD_LOGIC;
  signal sub0_n_42 : STD_LOGIC;
  signal sub0_n_44 : STD_LOGIC;
  signal sub0_n_45 : STD_LOGIC;
  signal sub0_n_46 : STD_LOGIC;
  signal sub0_n_47 : STD_LOGIC;
  signal sub0_n_48 : STD_LOGIC;
  signal sub0_n_49 : STD_LOGIC;
  signal sub0_n_50 : STD_LOGIC;
  signal sub0_n_51 : STD_LOGIC;
  signal sub0_n_52 : STD_LOGIC;
  signal sub0_n_53 : STD_LOGIC;
  signal sub0_n_54 : STD_LOGIC;
  signal sub0_n_55 : STD_LOGIC;
  signal sub0_n_56 : STD_LOGIC;
  signal sub0_n_57 : STD_LOGIC;
  signal sub0_n_58 : STD_LOGIC;
  signal sub0_n_59 : STD_LOGIC;
  signal sub0_n_60 : STD_LOGIC;
  signal sub0_n_61 : STD_LOGIC;
  signal sub0_n_62 : STD_LOGIC;
  signal sub0_n_63 : STD_LOGIC;
  signal sub0_n_64 : STD_LOGIC;
  signal sub0_n_85 : STD_LOGIC;
  signal sub0_n_86 : STD_LOGIC;
  signal sub0_n_87 : STD_LOGIC;
  signal sub0_n_88 : STD_LOGIC;
  signal sub0_n_89 : STD_LOGIC;
  signal sub0_n_90 : STD_LOGIC;
  signal sub0_n_91 : STD_LOGIC;
  signal sub0_n_92 : STD_LOGIC;
  signal sub0_n_93 : STD_LOGIC;
  signal sub0_n_95 : STD_LOGIC;
  signal sub0_n_96 : STD_LOGIC;
  signal sub0_n_97 : STD_LOGIC;
  signal sub0_n_98 : STD_LOGIC;
  signal sub0_n_99 : STD_LOGIC;
  signal sub1_n_1 : STD_LOGIC;
  signal sub1_n_29 : STD_LOGIC;
  signal sub1_n_30 : STD_LOGIC;
  signal sub1_n_31 : STD_LOGIC;
  signal sub1_n_32 : STD_LOGIC;
  signal sub1_n_33 : STD_LOGIC;
  signal sub1_n_34 : STD_LOGIC;
  signal sub1_n_35 : STD_LOGIC;
  signal sub1_n_36 : STD_LOGIC;
  signal sub1_n_37 : STD_LOGIC;
  signal sub1_n_38 : STD_LOGIC;
  signal sub1_n_39 : STD_LOGIC;
  signal sub1_n_40 : STD_LOGIC;
  signal sub1_n_41 : STD_LOGIC;
  signal sub1_n_42 : STD_LOGIC;
  signal sub1_n_43 : STD_LOGIC;
  signal sub1_n_44 : STD_LOGIC;
  signal sub1_n_45 : STD_LOGIC;
  signal sub1_n_46 : STD_LOGIC;
  signal sub1_n_47 : STD_LOGIC;
  signal sub1_n_48 : STD_LOGIC;
  signal sub1_n_49 : STD_LOGIC;
  signal sub1_n_58 : STD_LOGIC;
  signal update : STD_LOGIC;
  signal v_add_exp1 : STD_LOGIC;
  signal v_add_exp1_13 : STD_LOGIC;
  signal x_ir_IBUF : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal x_ul_IBUF : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addsub_out_reg[23]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addsub_out_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_15__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_sign_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sign_reg_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
add0: entity work.addsubfsm_v6
     port map (
      CO(0) => sub0_n_85,
      \CpiaResul_reg[19]\ => sub0_n_97,
      \CpiaResul_reg[19]_0\(0) => sub0_n_96,
      D(19 downto 0) => s_res_man_14(19 downto 0),
      DI(0) => s_exp_15(4),
      O(3 downto 0) => s_res_exp(7 downto 4),
      Q(18) => p_0_in15_in,
      Q(17) => sel00,
      Q(16) => p_0_in_0,
      Q(15) => add0_n_3,
      Q(14) => add0_n_4,
      Q(13) => add0_n_5,
      Q(12) => add0_n_6,
      Q(11) => add0_n_7,
      Q(10) => add0_n_8,
      Q(9) => add0_n_9,
      Q(8) => add0_n_10,
      Q(7) => add0_n_11,
      Q(6) => add0_n_12,
      Q(5) => add0_n_13,
      Q(4) => add0_n_14,
      Q(3) => add0_n_15,
      Q(2) => add0_n_16,
      Q(1) => add0_n_17,
      Q(0) => add0_n_18,
      S(0) => sub0_n_30,
      \SDOut_reg[9]\ => add0_n_33,
      \SDOut_reg[9]_0\ => div0_n_1,
      SR(0) => reset_IBUF,
      \State_reg[1]\ => sub0_n_95,
      \addsub_out_reg[0]_0\ => sub0_n_161,
      \addsub_out_reg[10]_0\ => sub0_n_55,
      \addsub_out_reg[11]_0\ => sub0_n_45,
      \addsub_out_reg[12]_0\ => sub0_n_56,
      \addsub_out_reg[13]_0\ => sub0_n_57,
      \addsub_out_reg[14]_0\ => sub0_n_58,
      \addsub_out_reg[15]_0\ => sub0_n_59,
      \addsub_out_reg[16]_0\ => sub0_n_60,
      \addsub_out_reg[17]_0\(0) => add0_n_34,
      \addsub_out_reg[17]_1\(0) => add0_n_68,
      \addsub_out_reg[17]_10\ => add0_n_79,
      \addsub_out_reg[17]_11\ => add0_n_80,
      \addsub_out_reg[17]_12\ => add0_n_81,
      \addsub_out_reg[17]_13\ => add0_n_82,
      \addsub_out_reg[17]_14\ => add0_n_83,
      \addsub_out_reg[17]_15\ => add0_n_84,
      \addsub_out_reg[17]_16\ => add0_n_85,
      \addsub_out_reg[17]_17\ => add0_n_86,
      \addsub_out_reg[17]_18\ => sub0_n_61,
      \addsub_out_reg[17]_2\ => add0_n_71,
      \addsub_out_reg[17]_3\ => add0_n_72,
      \addsub_out_reg[17]_4\ => add0_n_73,
      \addsub_out_reg[17]_5\ => add0_n_74,
      \addsub_out_reg[17]_6\ => add0_n_75,
      \addsub_out_reg[17]_7\ => add0_n_76,
      \addsub_out_reg[17]_8\ => add0_n_77,
      \addsub_out_reg[17]_9\ => add0_n_78,
      \addsub_out_reg[18]_0\ => add0_n_64,
      \addsub_out_reg[18]_1\ => add0_n_65,
      \addsub_out_reg[18]_2\ => add0_n_66,
      \addsub_out_reg[18]_3\ => sub0_n_41,
      \addsub_out_reg[19]_0\ => sub0_n_42,
      \addsub_out_reg[1]_0\ => sub0_n_40,
      \addsub_out_reg[1]_1\ => sub0_n_46,
      \addsub_out_reg[20]_0\ => sub0_n_44,
      \addsub_out_reg[21]_0\ => add0_n_19,
      \addsub_out_reg[21]_1\ => add0_n_20,
      \addsub_out_reg[21]_2\ => add0_n_21,
      \addsub_out_reg[21]_3\(2) => add0_n_30,
      \addsub_out_reg[21]_3\(1) => add0_n_31,
      \addsub_out_reg[21]_3\(0) => add0_n_32,
      \addsub_out_reg[21]_4\ => add0_n_69,
      \addsub_out_reg[21]_5\ => add0_n_70,
      \addsub_out_reg[21]_6\ => sub0_n_62,
      \addsub_out_reg[22]_0\ => sub0_n_63,
      \addsub_out_reg[23]_0\ => sub0_n_64,
      \addsub_out_reg[24]_0\ => add0_n_22,
      \addsub_out_reg[24]_1\ => sub0_n_27,
      \addsub_out_reg[25]_0\(0) => add0_n_61,
      \addsub_out_reg[25]_1\(0) => add0_n_62,
      \addsub_out_reg[25]_2\ => sub0_n_31,
      \addsub_out_reg[25]_i_2_0\(0) => compe_ab_17,
      \addsub_out_reg[26]_0\(25) => addsub_out(26),
      \addsub_out_reg[26]_0\(24 downto 0) => addsub_out(24 downto 0),
      \addsub_out_reg[26]_1\ => sub0_n_28,
      \addsub_out_reg[2]_0\(0) => add0_n_63,
      \addsub_out_reg[2]_1\(0) => add0_n_67,
      \addsub_out_reg[2]_2\ => sub0_n_47,
      \addsub_out_reg[3]_0\ => sub0_n_48,
      \addsub_out_reg[4]_0\ => sub0_n_49,
      \addsub_out_reg[5]_0\ => sub0_n_50,
      \addsub_out_reg[6]_0\ => sub0_n_51,
      \addsub_out_reg[7]_0\ => sub0_n_52,
      \addsub_out_reg[8]_0\ => sub0_n_53,
      \addsub_out_reg[9]_0\ => sub0_n_54,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      minusOp2_out(7 downto 0) => minusOp2_out_16(7 downto 0),
      out1 => ready_as,
      p_1_in(0) => p_1_in(9),
      p_2_out(0) => p_2_out(5),
      \res_man_reg[18]_0\ => add0_n_24,
      \res_man_reg[19]_0\ => add0_n_25,
      s_sign_reg_0 => sub0_n_160,
      sk(13 downto 6) => sk(26 downto 19),
      sk(5 downto 3) => sk(17 downto 15),
      sk(2 downto 0) => sk(2 downto 0),
      start_IBUF => start_IBUF
    );
add3: entity work.addsubfsm_v6_0
     port map (
      D(24 downto 0) => p_0_in(24 downto 0),
      DI(0) => add3_n_11,
      Q(1) => p_0_in15_in_3,
      Q(0) => sel00_2,
      SR(0) => reset_IBUF,
      \addsub_out_reg[0]_0\(0) => outmul_0(26),
      \addsub_out_reg[0]_1\ => mult0_n_10,
      \addsub_out_reg[0]_2\ => mult0_n_7,
      \addsub_out_reg[18]_0\ => mult0_n_9,
      \addsub_out_reg[19]_0\ => mult0_n_11,
      \addsub_out_reg[20]_0\ => mult0_n_12,
      \addsub_out_reg[21]_0\ => mult0_n_13,
      \addsub_out_reg[22]_0\ => mult0_n_14,
      \addsub_out_reg[23]_0\ => mult0_n_15,
      \addsub_out_reg[24]_0\ => mult0_n_5,
      \addsub_out_reg[25]_0\ => mult0_n_4,
      \addsub_out_reg[26]_0\ => mult0_n_8,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      minusOp0_out(2 downto 0) => minusOp0_out(4 downto 2),
      minusOp2_out(5 downto 0) => minusOp2_out(7 downto 2),
      \mul_out_reg[21]\ => add3_n_12,
      oper => oper,
      out1 => rdyadd_3,
      p_2_out(0) => p_2_out_1(5),
      ready_mul => rdymul_0,
      \res_man_reg[18]_0\ => add3_n_10,
      \res_man_reg[19]_0\ => add3_n_3,
      \res_man_reg[19]_1\(19 downto 0) => s_res_man(19 downto 0),
      \res_man_reg[19]_i_37__1\ => add3_n_5,
      \res_man_reg[19]_i_37__1_0\ => add3_n_13,
      \res_man_reg[1]_0\ => add3_n_2,
      \res_man_reg[6]_0\ => add3_n_8,
      \res_man_reg[6]_1\ => add3_n_9,
      \res_man_reg[7]_0\ => add3_n_7,
      s_sign_reg_0 => mult0_n_6,
      \x_ul[25]\ => add3_n_4,
      x_ul_IBUF(26 downto 0) => x_ul_IBUF(26 downto 0)
    );
\addsub_out[21]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(21),
      I1 => compe_ab_19,
      I2 => x_ul_IBUF(21),
      O => s_exp(3)
    );
\addsub_out[21]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(20),
      I1 => compe_ab_19,
      I2 => x_ul_IBUF(20),
      O => s_exp(2)
    );
\addsub_out[21]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(19),
      I1 => compe_ab_19,
      I2 => x_ul_IBUF(19),
      O => s_exp(1)
    );
\addsub_out[21]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(18),
      I1 => compe_ab_19,
      I2 => x_ul_IBUF(18),
      O => \addsub_out[21]_i_9__1_n_0\
    );
\addsub_out[23]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_ir_IBUF(22),
      I1 => compe_ab_19,
      I2 => x_ul_IBUF(22),
      O => s_exp(4)
    );
\addsub_out[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => x_ul_IBUF(24),
      I1 => x_ir_IBUF(24),
      I2 => x_ul_IBUF(25),
      I3 => compe_ab_19,
      I4 => x_ir_IBUF(25),
      O => \addsub_out[23]_i_12_n_0\
    );
\addsub_out[23]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(16),
      I1 => x_ul_IBUF(16),
      I2 => x_ir_IBUF(17),
      I3 => x_ul_IBUF(17),
      I4 => x_ul_IBUF(15),
      I5 => x_ir_IBUF(15),
      O => \addsub_out[23]_i_17__0_n_0\
    );
\addsub_out[23]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(12),
      I1 => x_ul_IBUF(12),
      I2 => x_ir_IBUF(13),
      I3 => x_ul_IBUF(13),
      I4 => x_ul_IBUF(14),
      I5 => x_ir_IBUF(14),
      O => \addsub_out[23]_i_18__0_n_0\
    );
\addsub_out[23]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(10),
      I1 => x_ul_IBUF(10),
      I2 => x_ir_IBUF(11),
      I3 => x_ul_IBUF(11),
      I4 => x_ul_IBUF(9),
      I5 => x_ir_IBUF(9),
      O => \addsub_out[23]_i_23__0_n_0\
    );
\addsub_out[23]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(6),
      I1 => x_ul_IBUF(6),
      I2 => x_ir_IBUF(7),
      I3 => x_ul_IBUF(7),
      I4 => x_ul_IBUF(8),
      I5 => x_ir_IBUF(8),
      O => \addsub_out[23]_i_24__0_n_0\
    );
\addsub_out[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(4),
      I1 => x_ul_IBUF(4),
      I2 => x_ir_IBUF(5),
      I3 => x_ul_IBUF(5),
      I4 => x_ul_IBUF(3),
      I5 => x_ir_IBUF(3),
      O => \addsub_out[23]_i_25_n_0\
    );
\addsub_out[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_ir_IBUF(0),
      I1 => x_ul_IBUF(0),
      I2 => x_ir_IBUF(1),
      I3 => x_ul_IBUF(1),
      I4 => x_ul_IBUF(2),
      I5 => x_ir_IBUF(2),
      O => \addsub_out[23]_i_26_n_0\
    );
\addsub_out_reg[23]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addsub_out_reg[23]_i_16_n_0\,
      CO(2) => \addsub_out_reg[23]_i_16_n_1\,
      CO(1) => \addsub_out_reg[23]_i_16_n_2\,
      CO(0) => \addsub_out_reg[23]_i_16_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \addsub_out[23]_i_23__0_n_0\,
      S(2) => \addsub_out[23]_i_24__0_n_0\,
      S(1) => \addsub_out[23]_i_25_n_0\,
      S(0) => \addsub_out[23]_i_26_n_0\
    );
\addsub_out_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addsub_out_reg[23]_i_16_n_0\,
      CO(3 downto 2) => \NLW_addsub_out_reg[23]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addsub_out_reg[23]_i_8_n_2\,
      CO(0) => \addsub_out_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addsub_out_reg[23]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addsub_out[23]_i_17__0_n_0\,
      S(0) => \addsub_out[23]_i_18__0_n_0\
    );
clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_IBUF,
      O => clk_IBUF_BUFG
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
div0: entity work.divNR
     port map (
      CO(0) => sub0_n_98,
      \CpiaResul_reg[10]_0\(3) => div0_n_59,
      \CpiaResul_reg[10]_0\(2) => div0_n_60,
      \CpiaResul_reg[10]_0\(1) => div0_n_61,
      \CpiaResul_reg[10]_0\(0) => div0_n_62,
      \CpiaResul_reg[14]_0\(3) => div0_n_63,
      \CpiaResul_reg[14]_0\(2) => div0_n_64,
      \CpiaResul_reg[14]_0\(1) => div0_n_65,
      \CpiaResul_reg[14]_0\(0) => div0_n_66,
      \CpiaResul_reg[17]_0\(0) => div0_n_94,
      \CpiaResul_reg[18]_0\ => add0_n_64,
      \CpiaResul_reg[20]_0\(1) => div0_n_95,
      \CpiaResul_reg[20]_0\(0) => div0_n_96,
      \CpiaResul_reg[21]_0\(3) => div0_n_85,
      \CpiaResul_reg[21]_0\(2) => div0_n_86,
      \CpiaResul_reg[21]_0\(1) => div0_n_87,
      \CpiaResul_reg[21]_0\(0) => div0_n_88,
      \CpiaResul_reg[22]_0\ => div0_n_84,
      \CpiaResul_reg[24]_0\(3) => div0_n_79,
      \CpiaResul_reg[24]_0\(2) => div0_n_80,
      \CpiaResul_reg[24]_0\(1) => div0_n_81,
      \CpiaResul_reg[24]_0\(0) => div0_n_82,
      \CpiaResul_reg[25]_0\(3) => div0_n_89,
      \CpiaResul_reg[25]_0\(2) => div0_n_90,
      \CpiaResul_reg[25]_0\(1) => div0_n_91,
      \CpiaResul_reg[25]_0\(0) => div0_n_92,
      \CpiaResul_reg[25]_1\(0) => div0_n_93,
      \CpiaResul_reg[25]_2\(0) => div0_n_97,
      \CpiaResul_reg[26]_0\(26 downto 0) => div_out(26 downto 0),
      \CpiaResul_reg[26]_1\(7) => sub0_n_86,
      \CpiaResul_reg[26]_1\(6) => sub0_n_87,
      \CpiaResul_reg[26]_1\(5) => sub0_n_88,
      \CpiaResul_reg[26]_1\(4) => sub0_n_89,
      \CpiaResul_reg[26]_1\(3) => sub0_n_90,
      \CpiaResul_reg[26]_1\(2) => sub0_n_91,
      \CpiaResul_reg[26]_1\(1) => sub0_n_92,
      \CpiaResul_reg[26]_1\(0) => sub0_n_93,
      \CpiaResul_reg[2]_0\(3) => div0_n_51,
      \CpiaResul_reg[2]_0\(2) => div0_n_52,
      \CpiaResul_reg[2]_0\(1) => div0_n_53,
      \CpiaResul_reg[2]_0\(0) => div0_n_54,
      \CpiaResul_reg[6]_0\(3) => div0_n_55,
      \CpiaResul_reg[6]_0\(2) => div0_n_56,
      \CpiaResul_reg[6]_0\(1) => div0_n_57,
      \CpiaResul_reg[6]_0\(0) => div0_n_58,
      D(16) => div0_n_6,
      D(15) => div0_n_7,
      D(14) => div0_n_8,
      D(13) => div0_n_9,
      D(12) => div0_n_10,
      D(11) => div0_n_11,
      D(10) => div0_n_12,
      D(9) => div0_n_13,
      D(8) => div0_n_14,
      D(7) => div0_n_15,
      D(6) => div0_n_16,
      D(5) => div0_n_17,
      D(4) => div0_n_18,
      D(3) => div0_n_19,
      D(2) => div0_n_20,
      D(1) => div0_n_21,
      D(0) => div0_n_22,
      E(0) => div0_n_4,
      \MntResul_reg[0]_0\ => add0_n_65,
      O(0) => Expoente(0),
      Q(0) => div0_n_5,
      S(0) => div0_n_23,
      \SDOut_reg[0]_0\ => add0_n_72,
      \SDOut_reg[10]_0\ => add0_n_81,
      \SDOut_reg[11]_0\ => add0_n_82,
      \SDOut_reg[12]_0\ => add0_n_83,
      \SDOut_reg[13]_0\ => add0_n_84,
      \SDOut_reg[14]_0\ => add0_n_85,
      \SDOut_reg[15]_0\ => add0_n_86,
      \SDOut_reg[16]_0\ => add0_n_71,
      \SDOut_reg[1]_0\ => add0_n_73,
      \SDOut_reg[2]_0\ => add0_n_74,
      \SDOut_reg[3]_0\ => add0_n_75,
      \SDOut_reg[4]_0\ => add0_n_76,
      \SDOut_reg[5]_0\ => add0_n_77,
      \SDOut_reg[6]_0\ => add0_n_78,
      \SDOut_reg[7]_0\ => add0_n_79,
      \SDOut_reg[8]_0\ => add0_n_80,
      \SDOut_reg[9]_0\(0) => p_1_in(9),
      \SDOut_reg[9]_1\ => add0_n_33,
      SR(0) => reset_IBUF,
      \State_reg[1]_0\(0) => State(1),
      \State_reg[1]_1\ => add0_n_66,
      \addsub_out_reg[17]\(0) => div0_n_67,
      \addsub_out_reg[17]_0\(2) => div0_n_68,
      \addsub_out_reg[17]_0\(1) => div0_n_69,
      \addsub_out_reg[17]_0\(0) => div0_n_70,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      eqOp3_in => eqOp3_in,
      \mul_out[17]_i_8\(0) => sub0_n_113,
      \mul_out[25]_i_6\(0) => sub1_n_1,
      \mul_out_reg[21]\(1) => sub0_n_114,
      \mul_out_reg[21]\(0) => sub0_n_115,
      \mul_out_reg[25]\(3) => sub0_n_100,
      \mul_out_reg[25]\(2) => sub0_n_101,
      \mul_out_reg[25]\(1) => sub0_n_102,
      \mul_out_reg[25]\(0) => sub0_n_103,
      \mul_out_reg[25]_0\ => sub1_n_29,
      \mul_out_reg[25]_1\(0) => sub1_n_58,
      \nx_state_reg[1]_0\ => div0_n_1,
      \opA_mul_reg[17]_0\(17 downto 0) => addsub_out(17 downto 0),
      out1 => ready_as,
      outsub_1(8 downto 0) => outsub_1(25 downto 17),
      plusOp(7 downto 0) => plusOp(7 downto 0),
      ready_div => ready_div,
      sk(24) => sk(25),
      sk(23 downto 0) => sk(23 downto 0),
      v_add_exp1 => v_add_exp1
    );
mult0: entity work.multiplierfsm_v2
     port map (
      CO(0) => sub1_n_46,
      D(16) => div0_n_6,
      D(15) => div0_n_7,
      D(14) => div0_n_8,
      D(13) => div0_n_9,
      D(12) => div0_n_10,
      D(11) => div0_n_11,
      D(10) => div0_n_12,
      D(9) => div0_n_13,
      D(8) => div0_n_14,
      D(7) => div0_n_15,
      D(6) => div0_n_16,
      D(5) => div0_n_17,
      D(4) => div0_n_18,
      D(3) => div0_n_19,
      D(2) => div0_n_20,
      D(1) => div0_n_21,
      D(0) => div0_n_22,
      DI(0) => add3_n_11,
      E(0) => div0_n_4,
      O(3) => sub1_n_30,
      O(2) => sub1_n_31,
      O(1) => sub1_n_32,
      O(0) => sub1_n_33,
      Q(1 downto 0) => \^state\(1 downto 0),
      SR(0) => reset_IBUF,
      \addsub_out[23]_i_9__1_0\ => mult0_n_8,
      \addsub_out_reg[0]\(1) => p_0_in15_in_3,
      \addsub_out_reg[0]\(0) => sel00_2,
      \addsub_out_reg[21]_i_3__1_0\ => add3_n_10,
      \addsub_out_reg[21]_i_3__1_1\ => add3_n_2,
      \addsub_out_reg[21]_i_3__1_2\ => add3_n_9,
      \addsub_out_reg[21]_i_3__1_3\ => add3_n_7,
      \addsub_out_reg[23]_i_5__0_0\ => add3_n_8,
      \addsub_out_reg[25]\ => add3_n_3,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      \mul_out_reg[10]_i_2__0_0\(3) => sub1_n_38,
      \mul_out_reg[10]_i_2__0_0\(2) => sub1_n_39,
      \mul_out_reg[10]_i_2__0_0\(1) => sub1_n_40,
      \mul_out_reg[10]_i_2__0_0\(0) => sub1_n_41,
      \mul_out_reg[14]_i_2__0_0\(3) => sub1_n_42,
      \mul_out_reg[14]_i_2__0_0\(2) => sub1_n_43,
      \mul_out_reg[14]_i_2__0_0\(1) => sub1_n_44,
      \mul_out_reg[14]_i_2__0_0\(0) => sub1_n_45,
      \mul_out_reg[17]_i_2__0_0\(2) => sub1_n_47,
      \mul_out_reg[17]_i_2__0_0\(1) => sub1_n_48,
      \mul_out_reg[17]_i_2__0_0\(0) => sub1_n_49,
      \mul_out_reg[18]_0\ => mult0_n_11,
      \mul_out_reg[20]_0\ => mult0_n_12,
      \mul_out_reg[21]_0\ => mult0_n_13,
      \mul_out_reg[21]_1\(3) => div0_n_85,
      \mul_out_reg[21]_1\(2) => div0_n_86,
      \mul_out_reg[21]_1\(1) => div0_n_87,
      \mul_out_reg[21]_1\(0) => div0_n_88,
      \mul_out_reg[22]_0\ => mult0_n_14,
      \mul_out_reg[23]_0\ => mult0_n_15,
      \mul_out_reg[24]_0\ => mult0_n_5,
      \mul_out_reg[24]_1\(2 downto 0) => minusOp0_out(4 downto 2),
      \mul_out_reg[25]_0\(3) => div0_n_89,
      \mul_out_reg[25]_0\(2) => div0_n_90,
      \mul_out_reg[25]_0\(1) => div0_n_91,
      \mul_out_reg[25]_0\(0) => div0_n_92,
      \mul_out_reg[26]_0\(0) => outmul_0(26),
      \mul_out_reg[26]_1\ => mult0_n_4,
      \mul_out_reg[26]_2\ => mult0_n_6,
      \mul_out_reg[26]_3\ => mult0_n_7,
      \mul_out_reg[26]_4\ => mult0_n_9,
      \mul_out_reg[26]_5\ => mult0_n_10,
      \mul_out_reg[26]_6\(19 downto 0) => s_res_man(19 downto 0),
      \mul_out_reg[26]_7\(0) => div_out(26),
      \mul_out_reg[6]_i_2__0_0\(3) => sub1_n_34,
      \mul_out_reg[6]_i_2__0_0\(2) => sub1_n_35,
      \mul_out_reg[6]_i_2__0_0\(1) => sub1_n_36,
      \mul_out_reg[6]_i_2__0_0\(0) => sub1_n_37,
      oper => oper,
      outsub_1(18) => outsub_1(26),
      outsub_1(17 downto 0) => outsub_1(17 downto 0),
      p_2_out(0) => p_2_out_1(5),
      plusOp(7 downto 0) => plusOp_18(7 downto 0),
      ready_mul => rdymul_0,
      \res_man[19]_i_2__2_0\ => add3_n_4,
      \res_man[19]_i_2__2_1\ => add3_n_5,
      \res_man[19]_i_3__2_0\ => add3_n_13,
      \res_man[19]_i_3__2_1\ => add3_n_12,
      \state_reg[1]_0\(1 downto 0) => pr_state(1 downto 0),
      v_add_exp1 => v_add_exp1,
      \x_ul[24]\(5 downto 0) => minusOp2_out(7 downto 2),
      x_ul_IBUF(26 downto 0) => x_ul_IBUF(26 downto 0)
    );
mult1: entity work.multiplierfsm_v2_1
     port map (
      B(16) => sub0_n_162,
      B(15) => sub0_n_163,
      B(14) => sub0_n_164,
      B(13) => sub0_n_165,
      B(12) => sub0_n_166,
      B(11) => sub0_n_167,
      B(10) => sub0_n_168,
      B(9) => sub0_n_169,
      B(8) => sub0_n_170,
      B(7) => sub0_n_171,
      B(6) => sub0_n_172,
      B(5) => sub0_n_173,
      B(4) => sub0_n_174,
      B(3) => sub0_n_175,
      B(2) => sub0_n_176,
      B(1) => sub0_n_177,
      B(0) => sub0_n_178,
      CO(0) => compe_ab,
      D(19 downto 0) => s_res_man_4(19 downto 0),
      DI(0) => s_exp_6(4),
      O(2) => s_res_exp_12(7),
      O(1 downto 0) => s_res_exp_12(5 downto 4),
      Q(0) => update,
      S(0) => mult1_n_1,
      SR(0) => reset_IBUF,
      \addsub_out[23]_i_7_0\ => mult1_n_45,
      \addsub_out[23]_i_7_1\ => mult1_n_55,
      \addsub_out_reg[0]\(0) => p_0_in15_in_11,
      \addsub_out_reg[18]\ => mult1_n_46,
      \addsub_out_reg[18]_0\ => mult1_n_60,
      \addsub_out_reg[18]_1\(0) => sub0_n_156,
      \addsub_out_reg[19]\ => mult1_n_49,
      \addsub_out_reg[20]\ => mult1_n_50,
      \addsub_out_reg[21]\ => mult1_n_51,
      \addsub_out_reg[21]_0\(2) => sub0_n_157,
      \addsub_out_reg[21]_0\(1) => sub0_n_158,
      \addsub_out_reg[21]_0\(0) => sub0_n_159,
      \addsub_out_reg[22]\ => mult1_n_52,
      \addsub_out_reg[23]\ => mult1_n_53,
      \addsub_out_reg[24]\(2) => sub0_n_139,
      \addsub_out_reg[24]\(1) => sub0_n_140,
      \addsub_out_reg[24]\(0) => sub0_n_141,
      \addsub_out_reg[24]_0\(0) => sub0_n_154,
      \addsub_out_reg[25]\ => sub0_n_116,
      \addsub_out_reg[26]\ => mult1_n_30,
      \addsub_out_reg[26]_0\ => mult1_n_47,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      minusOp2_out(4 downto 0) => minusOp2_out_10(4 downto 0),
      \mul_out_reg[10]_i_2_0\(3) => div0_n_59,
      \mul_out_reg[10]_i_2_0\(2) => div0_n_60,
      \mul_out_reg[10]_i_2_0\(1) => div0_n_61,
      \mul_out_reg[10]_i_2_0\(0) => div0_n_62,
      \mul_out_reg[14]_0\(3) => mult1_n_36,
      \mul_out_reg[14]_0\(2) => mult1_n_37,
      \mul_out_reg[14]_0\(1) => mult1_n_38,
      \mul_out_reg[14]_0\(0) => mult1_n_39,
      \mul_out_reg[14]_i_2_0\(3) => div0_n_63,
      \mul_out_reg[14]_i_2_0\(2) => div0_n_64,
      \mul_out_reg[14]_i_2_0\(1) => div0_n_65,
      \mul_out_reg[14]_i_2_0\(0) => div0_n_66,
      \mul_out_reg[16]_0\ => mult1_n_62,
      \mul_out_reg[17]_0\ => mult1_n_61,
      \mul_out_reg[17]_i_2_0\(0) => div0_n_67,
      \mul_out_reg[17]_i_2_1\(2) => div0_n_68,
      \mul_out_reg[17]_i_2_1\(1) => div0_n_69,
      \mul_out_reg[17]_i_2_1\(0) => div0_n_70,
      \mul_out_reg[19]_0\ => mult1_n_54,
      \mul_out_reg[21]_0\(3) => mult1_n_89,
      \mul_out_reg[21]_0\(2) => mult1_n_90,
      \mul_out_reg[21]_0\(1) => mult1_n_91,
      \mul_out_reg[21]_0\(0) => mult1_n_92,
      \mul_out_reg[21]_1\(3) => sub0_n_105,
      \mul_out_reg[21]_1\(2) => sub0_n_106,
      \mul_out_reg[21]_1\(1) => sub0_n_107,
      \mul_out_reg[21]_1\(0) => sub0_n_108,
      \mul_out_reg[23]_0\ => mult1_n_31,
      \mul_out_reg[23]_1\(3) => mult1_n_40,
      \mul_out_reg[23]_1\(2) => mult1_n_41,
      \mul_out_reg[23]_1\(1) => mult1_n_42,
      \mul_out_reg[23]_1\(0) => mult1_n_43,
      \mul_out_reg[24]_0\(3 downto 0) => minusOp0_out_5(4 downto 1),
      \mul_out_reg[24]_1\(2) => mult1_n_86,
      \mul_out_reg[24]_1\(1) => mult1_n_87,
      \mul_out_reg[24]_1\(0) => mult1_n_88,
      \mul_out_reg[25]_0\(0) => mult1_n_63,
      \mul_out_reg[25]_1\(3) => sub0_n_109,
      \mul_out_reg[25]_1\(2) => sub0_n_110,
      \mul_out_reg[25]_1\(1) => sub0_n_111,
      \mul_out_reg[25]_1\(0) => sub0_n_112,
      \mul_out_reg[26]_0\(26 downto 0) => mul_out(26 downto 0),
      \mul_out_reg[26]_1\ => mult1_n_44,
      \mul_out_reg[26]_2\ => mult1_n_85,
      \mul_out_reg[26]_3\(18) => div_out(26),
      \mul_out_reg[26]_3\(17 downto 0) => div_out(17 downto 0),
      \mul_out_reg[2]_i_2_0\(3) => div0_n_51,
      \mul_out_reg[2]_i_2_0\(2) => div0_n_52,
      \mul_out_reg[2]_i_2_0\(1) => div0_n_53,
      \mul_out_reg[2]_i_2_0\(0) => div0_n_54,
      \mul_out_reg[6]_i_2_0\(3) => div0_n_55,
      \mul_out_reg[6]_i_2_0\(2) => div0_n_56,
      \mul_out_reg[6]_i_2_0\(1) => div0_n_57,
      \mul_out_reg[6]_i_2_0\(0) => div0_n_58,
      \mul_out_reg[7]_0\(3) => mult1_n_32,
      \mul_out_reg[7]_0\(2) => mult1_n_33,
      \mul_out_reg[7]_0\(1) => mult1_n_34,
      \mul_out_reg[7]_0\(0) => mult1_n_35,
      p_2_out(1) => p_2_out_7(5),
      p_2_out(0) => p_2_out_7(0),
      plusOp(7 downto 0) => plusOp(7 downto 0),
      ready_div => ready_div,
      ready_mul => ready_mul,
      \res_man[11]_i_16__0_0\ => sub0_n_146,
      \res_man[11]_i_2__0_0\ => sub0_n_128,
      \res_man[11]_i_2__0_1\ => sub0_n_127,
      \res_man[19]_i_2__0\ => sub0_n_137,
      \res_man[19]_i_9__0\ => sub0_n_138,
      \res_man[3]_i_28\(0) => sub0_n_155,
      \res_man[3]_i_3__0_0\ => sub0_n_149,
      \res_man[3]_i_4__0_0\ => sub0_n_143,
      \res_man[3]_i_5__0_0\ => sub0_n_151,
      \res_man[3]_i_6__0_0\ => sub0_n_142,
      \res_man[7]_i_10__0_0\ => sub0_n_148,
      \res_man[7]_i_2__0_0\ => sub0_n_145,
      \res_man[7]_i_3__0_0\ => sub0_n_147,
      \res_man[7]_i_4__0_0\ => sub0_n_144,
      \res_man[7]_i_5__0_0\ => sub0_n_150,
      \res_man_reg[15]\ => sub0_n_121,
      \res_man_reg[15]_0\ => sub0_n_129,
      \res_man_reg[15]_1\ => sub0_n_130,
      \res_man_reg[15]_2\ => sub0_n_131,
      \res_man_reg[18]\(0) => mult1_n_84,
      \res_man_reg[19]\(0) => p_1_in_9(18),
      \res_man_reg[19]_0\ => sub0_n_132,
      \res_man_reg[19]_1\ => sub0_n_133,
      \res_man_reg[19]_2\ => sub0_n_135,
      s_sign_reg(0) => comp_ab_8,
      sk(26 downto 0) => sk(26 downto 0),
      \state_reg[0]_0\ => sub0_n_99,
      v_add_exp1 => v_add_exp1_13
    );
ready_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => ready_OBUF,
      O => ready
    );
ready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => reset_IBUF,
      D => rdyadd_3,
      Q => ready_OBUF
    );
reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset,
      O => reset_IBUF
    );
\s_sign_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(17),
      I1 => x_ul_IBUF(17),
      I2 => x_ir_IBUF(16),
      I3 => x_ul_IBUF(16),
      O => \s_sign_i_10__1_n_0\
    );
\s_sign_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(23),
      I1 => x_ir_IBUF(23),
      I2 => x_ul_IBUF(22),
      I3 => x_ir_IBUF(22),
      O => \s_sign_i_11__1_n_0\
    );
\s_sign_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(21),
      I1 => x_ir_IBUF(21),
      I2 => x_ul_IBUF(20),
      I3 => x_ir_IBUF(20),
      O => \s_sign_i_12__1_n_0\
    );
\s_sign_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(19),
      I1 => x_ir_IBUF(19),
      I2 => x_ul_IBUF(18),
      I3 => x_ir_IBUF(18),
      O => \s_sign_i_13__0_n_0\
    );
\s_sign_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(17),
      I1 => x_ir_IBUF(17),
      I2 => x_ul_IBUF(16),
      I3 => x_ir_IBUF(16),
      O => \s_sign_i_14__1_n_0\
    );
\s_sign_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(15),
      I1 => x_ul_IBUF(15),
      I2 => x_ir_IBUF(14),
      I3 => x_ul_IBUF(14),
      O => \s_sign_i_16__1_n_0\
    );
\s_sign_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(13),
      I1 => x_ul_IBUF(13),
      I2 => x_ir_IBUF(12),
      I3 => x_ul_IBUF(12),
      O => \s_sign_i_17__0_n_0\
    );
\s_sign_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(11),
      I1 => x_ul_IBUF(11),
      I2 => x_ir_IBUF(10),
      I3 => x_ul_IBUF(10),
      O => \s_sign_i_18__1_n_0\
    );
\s_sign_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(9),
      I1 => x_ul_IBUF(9),
      I2 => x_ir_IBUF(8),
      I3 => x_ul_IBUF(8),
      O => \s_sign_i_19__1_n_0\
    );
\s_sign_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(14),
      I1 => x_ir_IBUF(14),
      I2 => x_ul_IBUF(15),
      I3 => x_ir_IBUF(15),
      O => \s_sign_i_20__0_n_0\
    );
\s_sign_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(13),
      I1 => x_ir_IBUF(13),
      I2 => x_ul_IBUF(12),
      I3 => x_ir_IBUF(12),
      O => \s_sign_i_21__1_n_0\
    );
\s_sign_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(11),
      I1 => x_ir_IBUF(11),
      I2 => x_ul_IBUF(10),
      I3 => x_ir_IBUF(10),
      O => \s_sign_i_22__1_n_0\
    );
\s_sign_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(8),
      I1 => x_ir_IBUF(8),
      I2 => x_ul_IBUF(9),
      I3 => x_ir_IBUF(9),
      O => \s_sign_i_23__1_n_0\
    );
\s_sign_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(7),
      I1 => x_ul_IBUF(7),
      I2 => x_ir_IBUF(6),
      I3 => x_ul_IBUF(6),
      O => \s_sign_i_24__1_n_0\
    );
\s_sign_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(5),
      I1 => x_ul_IBUF(5),
      I2 => x_ir_IBUF(4),
      I3 => x_ul_IBUF(4),
      O => \s_sign_i_25__0_n_0\
    );
\s_sign_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(3),
      I1 => x_ul_IBUF(3),
      I2 => x_ir_IBUF(2),
      I3 => x_ul_IBUF(2),
      O => \s_sign_i_26__0_n_0\
    );
\s_sign_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => x_ir_IBUF(1),
      I1 => x_ul_IBUF(1),
      I2 => x_ul_IBUF(0),
      I3 => x_ir_IBUF(0),
      O => \s_sign_i_27__0_n_0\
    );
\s_sign_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(7),
      I1 => x_ir_IBUF(7),
      I2 => x_ul_IBUF(6),
      I3 => x_ir_IBUF(6),
      O => \s_sign_i_28__0_n_0\
    );
\s_sign_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(5),
      I1 => x_ir_IBUF(5),
      I2 => x_ul_IBUF(4),
      I3 => x_ir_IBUF(4),
      O => \s_sign_i_29__0_n_0\
    );
\s_sign_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(2),
      I1 => x_ir_IBUF(2),
      I2 => x_ul_IBUF(3),
      I3 => x_ir_IBUF(3),
      O => \s_sign_i_30__0_n_0\
    );
\s_sign_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ul_IBUF(1),
      I1 => x_ir_IBUF(1),
      I2 => x_ul_IBUF(0),
      I3 => x_ir_IBUF(0),
      O => \s_sign_i_31__0_n_0\
    );
\s_sign_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_ul_IBUF(25),
      I1 => x_ir_IBUF(25),
      I2 => x_ir_IBUF(24),
      I3 => x_ul_IBUF(24),
      O => \s_sign_i_4__0_n_0\
    );
\s_sign_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_ir_IBUF(25),
      I1 => x_ul_IBUF(25),
      I2 => x_ul_IBUF(24),
      I3 => x_ir_IBUF(24),
      O => \s_sign_i_5__1_n_0\
    );
\s_sign_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(23),
      I1 => x_ul_IBUF(23),
      I2 => x_ir_IBUF(22),
      I3 => x_ul_IBUF(22),
      O => \s_sign_i_7__1_n_0\
    );
\s_sign_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(21),
      I1 => x_ul_IBUF(21),
      I2 => x_ir_IBUF(20),
      I3 => x_ul_IBUF(20),
      O => \s_sign_i_8__0_n_0\
    );
\s_sign_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_ir_IBUF(19),
      I1 => x_ul_IBUF(19),
      I2 => x_ir_IBUF(18),
      I3 => x_ul_IBUF(18),
      O => \s_sign_i_9__1_n_0\
    );
\s_sign_reg_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_sign_reg_i_15__0_n_0\,
      CO(2) => \s_sign_reg_i_15__0_n_1\,
      CO(1) => \s_sign_reg_i_15__0_n_2\,
      CO(0) => \s_sign_reg_i_15__0_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_24__1_n_0\,
      DI(2) => \s_sign_i_25__0_n_0\,
      DI(1) => \s_sign_i_26__0_n_0\,
      DI(0) => \s_sign_i_27__0_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_15__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_28__0_n_0\,
      S(2) => \s_sign_i_29__0_n_0\,
      S(1) => \s_sign_i_30__0_n_0\,
      S(0) => \s_sign_i_31__0_n_0\
    );
\s_sign_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_3__1_n_0\,
      CO(3 downto 1) => \NLW_s_sign_reg_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp_ab,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \s_sign_i_4__0_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \s_sign_i_5__1_n_0\
    );
\s_sign_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_6__1_n_0\,
      CO(3) => \s_sign_reg_i_3__1_n_0\,
      CO(2) => \s_sign_reg_i_3__1_n_1\,
      CO(1) => \s_sign_reg_i_3__1_n_2\,
      CO(0) => \s_sign_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_7__1_n_0\,
      DI(2) => \s_sign_i_8__0_n_0\,
      DI(1) => \s_sign_i_9__1_n_0\,
      DI(0) => \s_sign_i_10__1_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_11__1_n_0\,
      S(2) => \s_sign_i_12__1_n_0\,
      S(1) => \s_sign_i_13__0_n_0\,
      S(0) => \s_sign_i_14__1_n_0\
    );
\s_sign_reg_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sign_reg_i_15__0_n_0\,
      CO(3) => \s_sign_reg_i_6__1_n_0\,
      CO(2) => \s_sign_reg_i_6__1_n_1\,
      CO(1) => \s_sign_reg_i_6__1_n_2\,
      CO(0) => \s_sign_reg_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => \s_sign_i_16__1_n_0\,
      DI(2) => \s_sign_i_17__0_n_0\,
      DI(1) => \s_sign_i_18__1_n_0\,
      DI(0) => \s_sign_i_19__1_n_0\,
      O(3 downto 0) => \NLW_s_sign_reg_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sign_i_20__0_n_0\,
      S(2) => \s_sign_i_21__1_n_0\,
      S(1) => \s_sign_i_22__1_n_0\,
      S(0) => \s_sign_i_23__1_n_0\
    );
\saida_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(0),
      O => saida(0)
    );
\saida_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(10),
      O => saida(10)
    );
\saida_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(11),
      O => saida(11)
    );
\saida_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(12),
      O => saida(12)
    );
\saida_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(13),
      O => saida(13)
    );
\saida_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(14),
      O => saida(14)
    );
\saida_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(15),
      O => saida(15)
    );
\saida_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(16),
      O => saida(16)
    );
\saida_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(17),
      O => saida(17)
    );
\saida_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(18),
      O => saida(18)
    );
\saida_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(19),
      O => saida(19)
    );
\saida_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(1),
      O => saida(1)
    );
\saida_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(20),
      O => saida(20)
    );
\saida_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(21),
      O => saida(21)
    );
\saida_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(22),
      O => saida(22)
    );
\saida_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(23),
      O => saida(23)
    );
\saida_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(24),
      O => saida(24)
    );
\saida_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => saida(25)
    );
\saida_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => saida(26)
    );
\saida_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(2),
      O => saida(2)
    );
\saida_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(3),
      O => saida(3)
    );
\saida_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(4),
      O => saida(4)
    );
\saida_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(5),
      O => saida(5)
    );
\saida_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(6),
      O => saida(6)
    );
\saida_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(7),
      O => saida(7)
    );
\saida_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(8),
      O => saida(8)
    );
\saida_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => saida_OBUF(9),
      O => saida(9)
    );
\saida_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(0),
      Q => saida_OBUF(0)
    );
\saida_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(10),
      Q => saida_OBUF(10)
    );
\saida_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(11),
      Q => saida_OBUF(11)
    );
\saida_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(12),
      Q => saida_OBUF(12)
    );
\saida_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(13),
      Q => saida_OBUF(13)
    );
\saida_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(14),
      Q => saida_OBUF(14)
    );
\saida_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(15),
      Q => saida_OBUF(15)
    );
\saida_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(16),
      Q => saida_OBUF(16)
    );
\saida_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(17),
      Q => saida_OBUF(17)
    );
\saida_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(18),
      Q => saida_OBUF(18)
    );
\saida_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(19),
      Q => saida_OBUF(19)
    );
\saida_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(1),
      Q => saida_OBUF(1)
    );
\saida_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(20),
      Q => saida_OBUF(20)
    );
\saida_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(21),
      Q => saida_OBUF(21)
    );
\saida_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(22),
      Q => saida_OBUF(22)
    );
\saida_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(23),
      Q => saida_OBUF(23)
    );
\saida_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(24),
      Q => saida_OBUF(24)
    );
\saida_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(2),
      Q => saida_OBUF(2)
    );
\saida_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(3),
      Q => saida_OBUF(3)
    );
\saida_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(4),
      Q => saida_OBUF(4)
    );
\saida_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(5),
      Q => saida_OBUF(5)
    );
\saida_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(6),
      Q => saida_OBUF(6)
    );
\saida_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(7),
      Q => saida_OBUF(7)
    );
\saida_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(8),
      Q => saida_OBUF(8)
    );
\saida_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => rdyadd_3,
      CLR => reset_IBUF,
      D => p_0_in(9),
      Q => saida_OBUF(9)
    );
start_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => start,
      O => start_IBUF
    );
sub0: entity work.addsubfsm_v6_2
     port map (
      B(16) => sub0_n_162,
      B(15) => sub0_n_163,
      B(14) => sub0_n_164,
      B(13) => sub0_n_165,
      B(12) => sub0_n_166,
      B(11) => sub0_n_167,
      B(10) => sub0_n_168,
      B(9) => sub0_n_169,
      B(8) => sub0_n_170,
      B(7) => sub0_n_171,
      B(6) => sub0_n_172,
      B(5) => sub0_n_173,
      B(4) => sub0_n_174,
      B(3) => sub0_n_175,
      B(2) => sub0_n_176,
      B(1) => sub0_n_177,
      B(0) => sub0_n_178,
      CO(0) => sub0_n_85,
      \CpiaResul[24]_i_3\(0) => add0_n_61,
      \CpiaResul_reg[18]\ => sub0_n_99,
      \CpiaResul_reg[19]\(0) => div0_n_5,
      \CpiaResul_reg[19]_0\ => add0_n_64,
      \CpiaResul_reg[25]\ => add0_n_65,
      \CpiaResul_reg[25]_0\(0) => add0_n_62,
      \CpiaResul_reg[25]_i_10_0\(0) => add0_n_63,
      \CpiaResul_reg[25]_i_9_0\(0) => add0_n_34,
      \CpiaResul_reg[26]\(19) => addsub_out(26),
      \CpiaResul_reg[26]\(18 downto 12) => addsub_out(24 downto 18),
      \CpiaResul_reg[26]\(11 downto 0) => addsub_out(14 downto 3),
      \CpiaResul_reg[26]_0\(0) => State(1),
      D(19 downto 0) => s_res_man_14(19 downto 0),
      DI(0) => s_exp_15(4),
      O(3 downto 0) => s_res_exp(7 downto 4),
      Q(18) => p_0_in15_in,
      Q(17) => sel00,
      Q(16) => p_0_in_0,
      Q(15) => add0_n_3,
      Q(14) => add0_n_4,
      Q(13) => add0_n_5,
      Q(12) => add0_n_6,
      Q(11) => add0_n_7,
      Q(10) => add0_n_8,
      Q(9) => add0_n_9,
      Q(8) => add0_n_10,
      Q(7) => add0_n_11,
      Q(6) => add0_n_12,
      Q(5) => add0_n_13,
      Q(4) => add0_n_14,
      Q(3) => add0_n_15,
      Q(2) => add0_n_16,
      Q(1) => add0_n_17,
      Q(0) => add0_n_18,
      S(0) => sub0_n_30,
      SR(0) => reset_IBUF,
      \State_reg[1]\(0) => add0_n_68,
      \State_reg[1]_i_2_0\(0) => add0_n_67,
      \addsub_out_reg[0]_0\ => mult1_n_44,
      \addsub_out_reg[10]_0\ => sub0_n_150,
      \addsub_out_reg[11]_0\ => sub0_n_144,
      \addsub_out_reg[12]_0\ => sub0_n_95,
      \addsub_out_reg[12]_1\ => sub0_n_97,
      \addsub_out_reg[12]_2\ => sub0_n_142,
      \addsub_out_reg[12]_3\ => sub0_n_147,
      \addsub_out_reg[12]_4\ => sub0_n_148,
      \addsub_out_reg[13]_0\ => sub0_n_145,
      \addsub_out_reg[13]_1\ => sub0_n_146,
      \addsub_out_reg[15]_0\ => sub0_n_151,
      \addsub_out_reg[16]_0\ => sub0_n_143,
      \addsub_out_reg[16]_1\(0) => sub0_n_156,
      \addsub_out_reg[17]_0\(0) => sub0_n_98,
      \addsub_out_reg[17]_1\(0) => sub0_n_113,
      \addsub_out_reg[17]_2\ => sub0_n_149,
      \addsub_out_reg[18]_0\ => sub0_n_135,
      \addsub_out_reg[18]_1\ => sub0_n_137,
      \addsub_out_reg[18]_2\ => mult1_n_46,
      \addsub_out_reg[19]_0\ => mult1_n_49,
      \addsub_out_reg[1]_0\ => mult1_n_47,
      \addsub_out_reg[20]_0\ => sub0_n_44,
      \addsub_out_reg[20]_1\(1) => sub0_n_114,
      \addsub_out_reg[20]_1\(0) => sub0_n_115,
      \addsub_out_reg[20]_2\ => mult1_n_50,
      \addsub_out_reg[21]_0\(0) => Expoente(0),
      \addsub_out_reg[21]_1\(3) => sub0_n_105,
      \addsub_out_reg[21]_1\(2) => sub0_n_106,
      \addsub_out_reg[21]_1\(1) => sub0_n_107,
      \addsub_out_reg[21]_1\(0) => sub0_n_108,
      \addsub_out_reg[21]_2\(2) => add0_n_30,
      \addsub_out_reg[21]_2\(1) => add0_n_31,
      \addsub_out_reg[21]_2\(0) => add0_n_32,
      \addsub_out_reg[21]_3\ => mult1_n_51,
      \addsub_out_reg[21]_i_2_0\ => add0_n_24,
      \addsub_out_reg[22]_0\ => sub0_n_28,
      \addsub_out_reg[22]_1\ => mult1_n_52,
      \addsub_out_reg[23]_0\(0) => compe_ab_17,
      \addsub_out_reg[23]_1\ => sub0_n_64,
      \addsub_out_reg[23]_2\(2) => sub0_n_139,
      \addsub_out_reg[23]_2\(1) => sub0_n_140,
      \addsub_out_reg[23]_2\(0) => sub0_n_141,
      \addsub_out_reg[23]_3\(0) => mult1_n_84,
      \addsub_out_reg[23]_4\(0) => s_exp_6(4),
      \addsub_out_reg[23]_5\(0) => mult1_n_1,
      \addsub_out_reg[23]_6\ => mult1_n_53,
      \addsub_out_reg[24]_0\ => sub0_n_27,
      \addsub_out_reg[24]_1\ => sub0_n_31,
      \addsub_out_reg[24]_2\(3) => sub0_n_100,
      \addsub_out_reg[24]_2\(2) => sub0_n_101,
      \addsub_out_reg[24]_2\(1) => sub0_n_102,
      \addsub_out_reg[24]_2\(0) => sub0_n_103,
      \addsub_out_reg[24]_3\(4 downto 0) => minusOp2_out_10(4 downto 0),
      \addsub_out_reg[24]_4\ => sub0_n_128,
      \addsub_out_reg[24]_5\ => add0_n_25,
      \addsub_out_reg[24]_6\ => mult1_n_31,
      \addsub_out_reg[24]_7\(0) => compe_ab,
      \addsub_out_reg[25]_0\(0) => sub0_n_96,
      \addsub_out_reg[25]_1\(3) => sub0_n_109,
      \addsub_out_reg[25]_1\(2) => sub0_n_110,
      \addsub_out_reg[25]_1\(1) => sub0_n_111,
      \addsub_out_reg[25]_1\(0) => sub0_n_112,
      \addsub_out_reg[25]_2\ => sub0_n_138,
      \addsub_out_reg[25]_3\(0) => sub0_n_154,
      \addsub_out_reg[25]_4\(0) => sub0_n_155,
      \addsub_out_reg[25]_5\ => mult1_n_30,
      \addsub_out_reg[26]_0\ => sub0_n_40,
      \addsub_out_reg[26]_1\ => sub0_n_41,
      \addsub_out_reg[26]_2\ => sub0_n_42,
      \addsub_out_reg[26]_3\ => sub0_n_46,
      \addsub_out_reg[26]_4\ => sub0_n_62,
      \addsub_out_reg[26]_5\(7) => sub0_n_86,
      \addsub_out_reg[26]_5\(6) => sub0_n_87,
      \addsub_out_reg[26]_5\(5) => sub0_n_88,
      \addsub_out_reg[26]_5\(4) => sub0_n_89,
      \addsub_out_reg[26]_5\(3) => sub0_n_90,
      \addsub_out_reg[26]_5\(2) => sub0_n_91,
      \addsub_out_reg[26]_5\(1) => sub0_n_92,
      \addsub_out_reg[26]_5\(0) => sub0_n_93,
      \addsub_out_reg[26]_6\(0) => p_1_in_9(18),
      \addsub_out_reg[26]_7\ => sub0_n_160,
      \addsub_out_reg[26]_8\(26 downto 0) => mul_out(26 downto 0),
      \addsub_out_reg[26]_9\ => mult1_n_45,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      eqOp3_in => eqOp3_in,
      minusOp2_out(7 downto 0) => minusOp2_out_16(7 downto 0),
      \mul_out[25]_i_2_0\(0) => div0_n_23,
      \mul_out_reg[12]\ => sub0_n_121,
      \mul_out_reg[13]\ => sub0_n_129,
      \mul_out_reg[14]\ => sub0_n_127,
      \mul_out_reg[14]_0\ => sub0_n_130,
      \mul_out_reg[15]\ => sub0_n_131,
      \mul_out_reg[16]\ => sub0_n_132,
      \mul_out_reg[17]\ => sub0_n_133,
      \mul_out_reg[21]\(2) => sub0_n_157,
      \mul_out_reg[21]\(1) => sub0_n_158,
      \mul_out_reg[21]\(0) => sub0_n_159,
      \mul_out_reg[25]\(0) => comp_ab_8,
      \mul_out_reg[25]_0\ => div0_n_84,
      \mul_out_reg[25]_1\(0) => div0_n_97,
      \mul_out_reg[25]_i_4\(8 downto 0) => div_out(25 downto 17),
      out0 => update,
      p_2_out(1) => p_2_out_7(5),
      p_2_out(0) => p_2_out_7(0),
      p_2_out_0(0) => p_2_out(5),
      ready_mul => ready_mul,
      \res_man[11]_i_11__0\ => mult1_n_55,
      \res_man[11]_i_11__0_0\ => mult1_n_62,
      \res_man[11]_i_11__0_1\(3) => mult1_n_89,
      \res_man[11]_i_11__0_1\(2) => mult1_n_90,
      \res_man[11]_i_11__0_1\(1) => mult1_n_91,
      \res_man[11]_i_11__0_1\(0) => mult1_n_92,
      \res_man[15]_i_17__0_0\ => mult1_n_61,
      \res_man[15]_i_4_0\ => add0_n_70,
      \res_man[19]_i_2_0\ => add0_n_22,
      \res_man[19]_i_6__0\ => mult1_n_54,
      \res_man[3]_i_19__0_0\(3 downto 0) => minusOp0_out_5(4 downto 1),
      \res_man[3]_i_30\(2) => mult1_n_86,
      \res_man[3]_i_30\(1) => mult1_n_87,
      \res_man[3]_i_30\(0) => mult1_n_88,
      \res_man[7]_i_2_0\ => add0_n_20,
      \res_man[7]_i_3_0\ => add0_n_19,
      \res_man_reg[10]_0\ => sub0_n_54,
      \res_man_reg[11]_0\ => sub0_n_55,
      \res_man_reg[12]_0\ => sub0_n_45,
      \res_man_reg[13]_0\ => sub0_n_56,
      \res_man_reg[14]_0\ => sub0_n_57,
      \res_man_reg[15]_0\ => sub0_n_58,
      \res_man_reg[15]_1\ => add0_n_69,
      \res_man_reg[16]_0\ => sub0_n_59,
      \res_man_reg[17]_0\ => sub0_n_60,
      \res_man_reg[18]_0\ => sub0_n_61,
      \res_man_reg[18]_1\(2) => s_res_exp_12(7),
      \res_man_reg[18]_1\(1 downto 0) => s_res_exp_12(5 downto 4),
      \res_man_reg[18]_2\ => sub0_n_161,
      \res_man_reg[19]_0\ => sub0_n_63,
      \res_man_reg[19]_1\ => sub0_n_116,
      \res_man_reg[19]_2\(0) => p_0_in15_in_11,
      \res_man_reg[19]_3\ => add0_n_21,
      \res_man_reg[19]_4\ => mult1_n_60,
      \res_man_reg[19]_5\(19 downto 0) => s_res_man_4(19 downto 0),
      \res_man_reg[3]_0\ => sub0_n_47,
      \res_man_reg[4]_0\ => sub0_n_48,
      \res_man_reg[5]_0\ => sub0_n_49,
      \res_man_reg[6]_0\ => sub0_n_50,
      \res_man_reg[7]_0\ => sub0_n_51,
      \res_man_reg[8]_0\ => sub0_n_52,
      \res_man_reg[9]_0\ => sub0_n_53,
      s_sign_reg_0 => mult1_n_85,
      s_sign_reg_1(0) => mult1_n_63,
      \s_sign_reg_i_2__0_0\(3) => mult1_n_40,
      \s_sign_reg_i_2__0_0\(2) => mult1_n_41,
      \s_sign_reg_i_2__0_0\(1) => mult1_n_42,
      \s_sign_reg_i_2__0_0\(0) => mult1_n_43,
      \s_sign_reg_i_3__0_0\(3) => mult1_n_36,
      \s_sign_reg_i_3__0_0\(2) => mult1_n_37,
      \s_sign_reg_i_3__0_0\(1) => mult1_n_38,
      \s_sign_reg_i_3__0_0\(0) => mult1_n_39,
      \s_sign_reg_i_6__0_0\(3) => mult1_n_32,
      \s_sign_reg_i_6__0_0\(2) => mult1_n_33,
      \s_sign_reg_i_6__0_0\(1) => mult1_n_34,
      \s_sign_reg_i_6__0_0\(0) => mult1_n_35,
      sk(26 downto 0) => sk(26 downto 0),
      v_add_exp1 => v_add_exp1_13
    );
sub1: entity work.addsubfsm_v6_3
     port map (
      CO(0) => compe_ab_19,
      \CpiaResul_reg[17]\(0) => sub1_n_46,
      \CpiaResul_reg[17]_0\(2) => sub1_n_47,
      \CpiaResul_reg[17]_0\(1) => sub1_n_48,
      \CpiaResul_reg[17]_0\(0) => sub1_n_49,
      DI(0) => \addsub_out[21]_i_9__1_n_0\,
      \FSM_onehot_state_reg[2]_0\(1 downto 0) => pr_state(1 downto 0),
      O(3) => sub1_n_30,
      O(2) => sub1_n_31,
      O(1) => sub1_n_32,
      O(0) => sub1_n_33,
      Q(1 downto 0) => \^state\(1 downto 0),
      S(0) => \addsub_out[23]_i_12_n_0\,
      SR(0) => reset_IBUF,
      \addsub_out_reg[10]_0\(3) => sub1_n_38,
      \addsub_out_reg[10]_0\(2) => sub1_n_39,
      \addsub_out_reg[10]_0\(1) => sub1_n_40,
      \addsub_out_reg[10]_0\(0) => sub1_n_41,
      \addsub_out_reg[14]_0\(3) => sub1_n_42,
      \addsub_out_reg[14]_0\(2) => sub1_n_43,
      \addsub_out_reg[14]_0\(1) => sub1_n_44,
      \addsub_out_reg[14]_0\(0) => sub1_n_45,
      \addsub_out_reg[23]_0\(3 downto 0) => s_exp(4 downto 1),
      \addsub_out_reg[23]_1\(0) => \addsub_out_reg[23]_i_8_n_2\,
      \addsub_out_reg[25]_0\(0) => sub1_n_1,
      \addsub_out_reg[25]_1\ => sub1_n_29,
      \addsub_out_reg[25]_2\(0) => sub1_n_58,
      \addsub_out_reg[6]_0\(3) => sub1_n_34,
      \addsub_out_reg[6]_0\(2) => sub1_n_35,
      \addsub_out_reg[6]_0\(1) => sub1_n_36,
      \addsub_out_reg[6]_0\(0) => sub1_n_37,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      eqOp3_in => eqOp3_in,
      \mul_out[17]_i_8__0\(0) => div0_n_94,
      \mul_out[25]_i_2__0\(0) => div0_n_93,
      \mul_out_reg[21]\(1) => div0_n_95,
      \mul_out_reg[21]\(0) => div0_n_96,
      \mul_out_reg[25]\(3) => div0_n_79,
      \mul_out_reg[25]\(2) => div0_n_80,
      \mul_out_reg[25]\(1) => div0_n_81,
      \mul_out_reg[25]\(0) => div0_n_82,
      \mul_out_reg[25]_i_3__0\(7) => div_out(25),
      \mul_out_reg[25]_i_3__0\(6 downto 0) => div_out(23 downto 17),
      outsub_1(26 downto 0) => outsub_1(26 downto 0),
      plusOp(7 downto 0) => plusOp_18(7 downto 0),
      ready_div => ready_div,
      s_sign_reg_0(0) => comp_ab,
      x_ir_IBUF(26 downto 0) => x_ir_IBUF(26 downto 0),
      x_ul_IBUF(26 downto 0) => x_ul_IBUF(26 downto 0)
    );
\x_ir_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(0),
      O => x_ir_IBUF(0)
    );
\x_ir_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(10),
      O => x_ir_IBUF(10)
    );
\x_ir_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(11),
      O => x_ir_IBUF(11)
    );
\x_ir_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(12),
      O => x_ir_IBUF(12)
    );
\x_ir_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(13),
      O => x_ir_IBUF(13)
    );
\x_ir_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(14),
      O => x_ir_IBUF(14)
    );
\x_ir_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(15),
      O => x_ir_IBUF(15)
    );
\x_ir_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(16),
      O => x_ir_IBUF(16)
    );
\x_ir_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(17),
      O => x_ir_IBUF(17)
    );
\x_ir_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(18),
      O => x_ir_IBUF(18)
    );
\x_ir_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(19),
      O => x_ir_IBUF(19)
    );
\x_ir_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(1),
      O => x_ir_IBUF(1)
    );
\x_ir_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(20),
      O => x_ir_IBUF(20)
    );
\x_ir_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(21),
      O => x_ir_IBUF(21)
    );
\x_ir_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(22),
      O => x_ir_IBUF(22)
    );
\x_ir_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(23),
      O => x_ir_IBUF(23)
    );
\x_ir_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(24),
      O => x_ir_IBUF(24)
    );
\x_ir_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(25),
      O => x_ir_IBUF(25)
    );
\x_ir_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(26),
      O => x_ir_IBUF(26)
    );
\x_ir_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(2),
      O => x_ir_IBUF(2)
    );
\x_ir_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(3),
      O => x_ir_IBUF(3)
    );
\x_ir_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(4),
      O => x_ir_IBUF(4)
    );
\x_ir_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(5),
      O => x_ir_IBUF(5)
    );
\x_ir_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(6),
      O => x_ir_IBUF(6)
    );
\x_ir_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(7),
      O => x_ir_IBUF(7)
    );
\x_ir_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(8),
      O => x_ir_IBUF(8)
    );
\x_ir_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ir(9),
      O => x_ir_IBUF(9)
    );
\x_ul_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(0),
      O => x_ul_IBUF(0)
    );
\x_ul_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(10),
      O => x_ul_IBUF(10)
    );
\x_ul_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(11),
      O => x_ul_IBUF(11)
    );
\x_ul_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(12),
      O => x_ul_IBUF(12)
    );
\x_ul_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(13),
      O => x_ul_IBUF(13)
    );
\x_ul_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(14),
      O => x_ul_IBUF(14)
    );
\x_ul_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(15),
      O => x_ul_IBUF(15)
    );
\x_ul_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(16),
      O => x_ul_IBUF(16)
    );
\x_ul_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(17),
      O => x_ul_IBUF(17)
    );
\x_ul_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(18),
      O => x_ul_IBUF(18)
    );
\x_ul_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(19),
      O => x_ul_IBUF(19)
    );
\x_ul_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(1),
      O => x_ul_IBUF(1)
    );
\x_ul_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(20),
      O => x_ul_IBUF(20)
    );
\x_ul_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(21),
      O => x_ul_IBUF(21)
    );
\x_ul_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(22),
      O => x_ul_IBUF(22)
    );
\x_ul_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(23),
      O => x_ul_IBUF(23)
    );
\x_ul_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(24),
      O => x_ul_IBUF(24)
    );
\x_ul_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(25),
      O => x_ul_IBUF(25)
    );
\x_ul_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(26),
      O => x_ul_IBUF(26)
    );
\x_ul_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(2),
      O => x_ul_IBUF(2)
    );
\x_ul_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(3),
      O => x_ul_IBUF(3)
    );
\x_ul_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(4),
      O => x_ul_IBUF(4)
    );
\x_ul_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(5),
      O => x_ul_IBUF(5)
    );
\x_ul_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(6),
      O => x_ul_IBUF(6)
    );
\x_ul_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(7),
      O => x_ul_IBUF(7)
    );
\x_ul_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(8),
      O => x_ul_IBUF(8)
    );
\x_ul_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x_ul(9),
      O => x_ul_IBUF(9)
    );
end STRUCTURE;
