# compile vhdl design source files
vhdl xil_defaultlib  "../../../homework.srcs/sources_1/new/bcd7seg.vhd"
vhdl xil_defaultlib  "../../../homework.srcs/sim_1/new/lab1.vhd"

# Do not sort compile order
nosort
