$date
  Tue Sep 24 14:21:50 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! at $end
$var reg 1 " bt $end
$var reg 1 # st $end
$var reg 1 $ zt $end
$scope module u1 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' s $end
$var reg 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#100000000
1!
1$
1%
1(
#200000000
1"
1&
#300000000
0!
0$
0%
0(
#400000000
0"
1#
0&
1'
#500000000
1!
1%
#600000000
1"
1$
1&
1(
#700000000
0!
0%
