Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 26 18:16:10 2022
| Host         : GDESK-165 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file divider_8_top_control_sets_placed.rpt
| Design       : divider_8_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           14 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              18 |            8 |
| Yes          | No                    | No                     |              50 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                          Enable Signal                         |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                |                                                                                               |                1 |              1 |         1.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk |                                                                |                                                                                               |                1 |              1 |         1.00 |
|  ClkPort_IBUF_BUFG                                           | processor/flag_enable                                          | processor/internal_reset                                                                      |                1 |              2 |         2.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  ClkPort_IBUF_BUFG                                           | processor/Done                                                 |                                                                                               |                1 |              4 |         4.00 |
|  ClkPort_IBUF_BUFG                                           |                                                                | processor/internal_reset                                                                      |                3 |              6 |         2.00 |
|  ClkPort_IBUF_BUFG                                           |                                                                | program_rom/instruction[7]                                                                    |                4 |              8 |         2.00 |
|  ClkPort_IBUF_BUFG                                           | processor/spm_enable                                           |                                                                                               |                2 |              8 |         4.00 |
|  ClkPort_IBUF_BUFG                                           | processor/E[0]                                                 |                                                                                               |                3 |              8 |         2.67 |
|  ClkPort_IBUF_BUFG                                           | processor/write_strobe_flop_0[0]                               |                                                                                               |                3 |              8 |         2.67 |
|  ClkPort_IBUF_BUFG                                           | processor/t_state_0                                            | processor/internal_reset                                                                      |                3 |             12 |         4.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/shift        |                                                                                               |                3 |             13 |         4.33 |
|  ClkPort_IBUF_BUFG                                           | processor/t_state_0                                            |                                                                                               |                2 |             16 |         8.00 |
|  ClkPort_IBUF_BUFG                                           | processor/register_enable                                      |                                                                                               |                2 |             16 |         8.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int |                                                                                               |                6 |             17 |         2.83 |
|  ClkPort_IBUF_BUFG                                           |                                                                | BtnC_IBUF                                                                                     |                5 |             20 |         4.00 |
|  ClkPort_IBUF_BUFG                                           |                                                                |                                                                                               |               12 |             48 |         4.00 |
+--------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


