$date
	Sat May 27 09:45:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut $end
$var wire 1 ! CLK $end
$var wire 8 " IN [7:0] $end
$var wire 3 # INADDRESS [2:0] $end
$var wire 3 $ OUT1ADDRESS [2:0] $end
$var wire 3 % OUT2ADDRESS [2:0] $end
$var wire 1 & RESET $end
$var wire 1 ' WRITE $end
$var reg 8 ( OUT1 [7:0] $end
$var reg 8 ) OUT2 [7:0] $end
$var reg 64 * registerfile [63:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
1'
1&
bx %
bx $
bx #
bx "
0!
$end
#5
0&
1!
#10
0!
#15
b0 #
b0 "
1!
#16
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
#20
0!
#25
b1 #
b1 "
1!
#26
b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
#30
0!
#35
b10 #
b10 "
1!
#36
b100000010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
#40
0!
#45
b11 #
b11 "
1!
#46
b10000001000000011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *
#50
0!
#55
b100 #
b100 "
1!
#56
b1000000100000001100000100xxxxxxxxxxxxxxxxxxxxxxxx *
#60
0!
#65
b101 #
b101 "
1!
#66
b100000010000000110000010000000101xxxxxxxxxxxxxxxx *
#70
0!
#75
b110 #
b110 "
1!
#76
b10000001000000011000001000000010100000110xxxxxxxx *
#80
0!
#85
b111 #
b111 "
1!
#86
b1000000100000001100000100000001010000011000000111 *
#90
0!
#95
b0 $
1!
#97
b0 (
#100
0!
#105
b111 %
1!
#107
b111 )
#110
0!
#115
b1 $
1!
#117
b1 (
#120
0!
#125
b110 %
1!
#127
b110 )
#130
0!
#135
b10 $
1!
#137
b10 (
#140
0!
#145
b101 %
1!
#147
b101 )
#150
0!
#155
b11 $
1!
#157
b11 (
#160
0!
#165
b100 %
1!
#167
b100 )
#170
0!
#175
b100 $
1!
#177
b100 (
#180
0!
#185
b11 %
1!
#187
b11 )
#190
0!
#195
b101 $
1!
#197
b101 (
#200
0!
#205
b10 %
1!
#207
b10 )
#210
0!
#215
b110 $
1!
#217
b110 (
#220
0!
#225
b1 %
1!
#227
b1 )
#230
0!
#235
b111 $
1!
#237
b111 (
#240
0!
#245
b0 %
1!
#247
b0 )
#250
0!
#255
1!
#260
0!
#265
1!
