# Loading project vlsi
vsim work.top
# vsim work.top 
# Start time: 09:41:49 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# ** Error: (vsim-3037) /home/nguyen/Documents/VLSI/Modulate.v(11): Missing instance name in instantiation of 'GetQPSKOutput'.
#    Time: 0 ps  Iteration: 0  Instance: /top/modulate File: /home/nguyen/Documents/VLSI/Modulate.v
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
# Error loading design
# End time: 09:41:49 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of Modulate.v was successful.
vsim work.top
# vsim work.top 
# Start time: 09:42:35 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
# ** Error (suppressible): (vsim-3053) /home/nguyen/Documents/VLSI/Modulate.v(11): Illegal output or inout port connection for port 'QPSK_out'.
#    Time: 0 ps  Iteration: 0  Instance: /top/modulate/qpskout File: /home/nguyen/Documents/VLSI/GetQPSKOutPut.v
# Error loading design
# End time: 09:42:35 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of top.v was successful.
# Compile of GenerateIAndQ.v was successful.
# Compile of Modulate.v was successful.
# Compile of Demodulate.v was successful.
# Compile of Symbol00.v was successful.
# Compile of Symbol01.v was successful.
# Compile of Symbol10.v was successful.
# Compile of Symbol11.v was successful.
# Compile of GetIAndQ.v was successful.
# Compile of lo_cos.v was successful.
# Compile of lo_sin.v was successful.
# Compile of Filter.v was successful.
# Compile of GetOriginIAndQ.v was successful.
# Compile of GetQPSKOutput.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top
# vsim work.top 
# Start time: 09:45:48 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
# ** Error (suppressible): (vsim-3053) /home/nguyen/Documents/VLSI/Modulate.v(11): Illegal output or inout port connection for port 'QPSK_out'.
#    Time: 0 ps  Iteration: 0  Instance: /top/modulate/qpskout File: /home/nguyen/Documents/VLSI/GetQPSKOutput.v
# Error loading design
# End time: 09:45:48 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of top.v was successful.
# Compile of GenerateIAndQ.v was successful.
# Compile of Modulate.v was successful.
# Compile of Demodulate.v was successful.
# Compile of Symbol00.v was successful.
# Compile of Symbol01.v was successful.
# Compile of Symbol10.v was successful.
# Compile of Symbol11.v was successful.
# Compile of GetIAndQ.v was successful.
# Compile of lo_cos.v was successful.
# Compile of lo_sin.v was successful.
# Compile of Filter.v was successful.
# Compile of GetOriginIAndQ.v was successful.
# Compile of GetQPSKOutput.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top
# vsim work.top 
# Start time: 09:46:54 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
quit -sim
# End time: 09:47:02 on Dec 25,2019, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 09:47:10 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
add wave -r /*
force -freeze sim:/top/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/top/clk1 1 0, 0 {500 ps} -r 1000
run -all
quit -sim
# End time: 09:59:33 on Dec 25,2019, Elapsed time: 0:12:23
# Errors: 0, Warnings: 0
vsim work.GetOriginIAndQ
# vsim work.GetOriginIAndQ 
# Start time: 09:59:47 on Dec 25,2019
# Loading work.GetOriginIAndQ
quit -sim
# End time: 09:59:57 on Dec 25,2019, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# Compile of GetOriginIAndQ.v was successful.
# Compile of top.v was successful.
# Compile of GenerateIAndQ.v was successful.
# Compile of Modulate.v was successful.
# Compile of Demodulate.v was successful.
# Compile of Symbol00.v was successful.
# Compile of Symbol01.v was successful.
# Compile of Symbol10.v was successful.
# Compile of Symbol11.v was successful.
# Compile of GetIAndQ.v was successful.
# Compile of lo_cos.v was successful.
# Compile of lo_sin.v was successful.
# Compile of Filter.v was successful.
# Compile of GetOriginIAndQ.v was successful.
# Compile of GetQPSKOutput.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top
# vsim work.top 
# Start time: 10:00:40 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
add wave -r /*
force -freeze sim:/top/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/top/clk1 1 0, 0 {500 ps} -r 1000
quit -sim
# End time: 10:04:49 on Dec 25,2019, Elapsed time: 0:04:09
# Errors: 0, Warnings: 0
# Compile of GetOriginIAndQ.v was successful.
vsim work.top
# vsim work.top 
# Start time: 10:05:25 on Dec 25,2019
# Loading work.top
# Loading work.Modulate
# Loading work.GenerateIAndQ
# Loading work.Symbol00
# Loading work.Symbol01
# Loading work.Symbol11
# Loading work.Symbol10
# Loading work.GetQPSKOutput
# Loading work.Demodulate
# Loading work.GetIAndQ
# Loading work.lo_cos
# Loading work.lo_sin
# Loading work.Filter
# Loading work.GetOriginIAndQ
add wave -r /*
force -freeze sim:/top/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/top/clk1 1 0, 0 {500 ps} -r 1000
run -all
# End time: 10:18:35 on Dec 25,2019, Elapsed time: 0:13:10
# Errors: 0, Warnings: 0
