Christoph Albrecht. 2005. IWLS 2005 benchmarks. In Proceedings of the International Workshop for Logic Synthesis (IWLS). http://www.iwls.org.
Bahareh Banijamali, Suresh Ramalingam, Kumar Nagarajan, and Raghu Chaware. 2011. Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA. In Proceedings of the IEEE Electronic Components and Technology Conference. 285--290.
R. H. Bruce , W. P. Meuli , J. Ho, Multi chip modules, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.389-393, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74447]
M. Bushnell , Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer Publishing Company, Incorporated, 2013
L. Cadix. 2012. Lifting the veil on silicon interposer pricing. http://electroiq.com/blog/articles/2012/12/lifting-the-veil-on-silicon-interposer-pricing/.
Chun-Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, and Cheng-Wen Wu. 2011. Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base. In Proceedings of the International Test Conference. IEEE.
Chun-Chuan Chi, Cheng-Wen Wu, Min-Jer Wang, and Hung-Chih Lin. 2013. 3D-IC interconnect test, diagnosis, and repair. In Proceedings of the VLSI Test Symposium. 118--123.
Chen-Huan Chiang , Sandeep K.  Gupta Electrical Engineering -- Systems, BIST TPGs for Faults in Board Level Interconnect via Boundary Scan, Proceedings of the 15th IEEE VLSI Test Symposium, p.376, April 27-May 01, 1997
Patrick Dorsey. 2010a. Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency. Xiliax White Paper, Stacked Silicon Interconnect Technology.pdf. http://www.xilinx.com/support/documentation/whitepapers/wp380.
Patrick Dorsey. 2010b. Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency. Xilinx White Paper: Virtex-7 FPGAs (2010), 1--10.
Sandeep Kumar Goel, Saman Adham, Min-Jer Wang, Ji-Jan Chen, Tze-Chiang Huang, Ashok Mehta, Frank Lee, Vivek Chickermane, B. Keller, and Thomas Valind. 2013. Test and debug strategy for TSMC CoWoS<sup>TM</sup> stacking process based heterogeneous 3D IC: A silicon case study. In Proceedings of the IEEE International Test Conference.
A. S.M. Hassan , V. K. Agarwal , B. Nadeau-Dostie , J. Rajski, BIST of PCB interconnects using boundary-scan architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.11 n.10, p.1278-1288, November 2006[doi>10.1109/43.170990]
Shi-Yu Huang and Li-Ren Huang. 2013. Delay testing and characterization of post-bond interposer wires in 2.5-D ICs. In Proceedings of the IEEE International Test Conference.
Shi-Yu Huang, Jeo-Yen Lee, Kun-Han Tsai, and Wu-Tung Cheng. 2013. At-speed BIST for interposer wires supporting on-the-spot diagnosis. In Proceedings of the International On-Line Test Symposium.
IEEE Computer Society. 2001. IEEE Std 1149.1<sup>TM</sup>-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture. IEEE, New York, NY.
M. Jackson. 2011. A silicon interposer-based 2.5D-IC design flow, going 3D by evolution rather than by revolution. In Proceedings of the 3D Architecture for Semiconductor Integration and Packaging Conference.
Handel H. Jones. 2010. Technical Viability of Stacked Silicon Interconnect Technology. Xilinx, White Paper. http://www.xilinx.com/publications/technology/stacked-siliconinterconnect-technology-ibs-research.pdf.
A. Kapoor , N. Jayakumar , S. P. Khatri, A novel clock distribution and dynamic de-skewing methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.626-631, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382651]
Kouichi Kumagai, Yuko Yoneda, Hitoshi Izumino, Hiroko Shimojo, Masahiro Sunohara, Takashi Kurihara, Mitsutoshi Higashi, and Yoshihiro Mabuchi. 2008. A silicon interposer BGA package with cu-filled TSV and multi-layer cu-plating interconnect. In Proceedings of the IEEE Electronic Components and Technology Conference. 571--576.
John H. Lau, Y. S. Chan, and R. S. W. Lee. 2010. 3D IC integration with TSV interposers for high-performance applications. Chip Scale Rev. 14 (2010), 26--29.
Lei Li and Krishnendu Chakrabarty. 2003. Deterministic BIST based on a reconfigurable interconnection network. In Proceedings of the IEEE International Test Conference (ITC). 460--460.
Erik Jan Marinissen, Challenges and emerging solutions in testing TSV-based 2 1/2D- and 3D-stacked ICs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Ishwar Parulkar , Sandeep K. Gupta , Melvin A. Breuer, Introducing redundant computations in RTL data paths for reducing BIST resources, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.3, p.423-445, July 2001[doi>10.1145/383251.383253]
Saeed Shamshiri , Hadi Esmaeilzadeh , Zainalabdein Navabi, Instruction-level test methodology for CPU core self-testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.4, p.673-689, October 2005[doi>10.1145/1109118.1109124]
Adit D. Singh , Markus Seuring , Michael GÃ¶ssel , Egor S. Sogomonyan, Multimode scan: Test per clock BIST for IP cores, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.491-505, October 2003[doi>10.1145/944027.944033]
Masahiro Sunohara, Takayuki Tokunaga, Takashi Kurihara, and Mitsutoshi Higashi. 2008. Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring. In Proceedings of the IEEE Electronic Components and Technology Conference. 847--852.
Stephen Sunter and Matthias Tilmann. 2010. BIST of I/O circuit parameters via standard boundary scan. In Proceedings of the IEEE International Test Conference (ITC). 1--10.
King L. Tai, System-in-package (SIP): challenges and opportunities, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.191-196, January 2000, Yokohama, Japan[doi>10.1145/368434.368603]
Paul T. Wagner. 1987. Interconnect testing with boundary scan. In Proceedings of the IEEE International Test Conference. 52--57.
R. Wang, K. Chakrabarty, and S. Bhawmik. 2014. At-speed interconnect testing and test-path optimization for 2.5D ICs. In Proceedings of the IEEE VLSI Test Symposium (VTS'14).
Ran Wang , Krishnendu Chakrabarty , Bill Eklow, Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs, Proceedings of the 2013 22nd Asian Test Symposium, p.147-152, November 18-21, 2013[doi>10.1109/ATS.2013.36]
Renshen Wang , Evangeline Young , Chung-Kuan Cheng, Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.4, p.1-22, September 2010[doi>10.1145/1835420.1835426]
Seongmoon Wang, Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST, Proceedings of the 2002 IEEE International Test Conference, p.834, October 07-10, 2002
Xiaoqing Wen, VLSI testing and test power, Proceedings of the 2011 International Green Computing Conference and Workshops, p.1-6, July 25-28, 2011[doi>10.1109/IGCC.2011.6008607]
Jean-Marc Yannou. 2011. Xilinx's 3D (or 2.5D) packaging enables the world's highest capacity FPGA device, and one of the most powerful processors on the market. 3D Packaging Mag. 11.
