{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:16:59 2021 " "Info: Processing started: Sun Jan 03 09:16:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/指令译码器/command_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令译码器/command_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_decoder-structural " "Info: Found design unit 1: command_decoder-structural" {  } { { "../../文档/数电实验/指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 command_decoder " "Info: Found entity 1: command_decoder" {  } { { "../../文档/数电实验/指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/指令寄存器IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令寄存器IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-bhv " "Info: Found design unit 1: IR-bhv" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/指令计数器PC/PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令计数器PC/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Info: Found design unit 1: PC-bhv" {  } { { "../../文档/数电实验/指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../../文档/数电实验/指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/移位逻辑/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/移位逻辑/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-bhv " "Info: Found design unit 1: shift-bhv" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/选择器/MUX_8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/选择器/MUX_8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_3_1-behavior " "Info: Found design unit 1: MUX_8_3_1-behavior" {  } { { "../../文档/数电实验/选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_3_1 " "Info: Found entity 1: MUX_8_3_1" {  } { { "../../文档/数电实验/选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/稳定器/stabilizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/稳定器/stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stabilizer-bhv " "Info: Found design unit 1: stabilizer-bhv" {  } { { "../../文档/数电实验/稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stabilizer " "Info: Found entity 1: stabilizer" {  } { { "../../文档/数电实验/稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/通用寄存器组/SRG_group.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/通用寄存器组/SRG_group.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRG_group-bhv " "Info: Found design unit 1: SRG_group-bhv" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRG_group " "Info: Found entity 1: SRG_group" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/时钟发生器SM/SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/时钟发生器SM/SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-bhv " "Info: Found design unit 1: SM-bhv" {  } { { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/控制器/controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/控制器/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Info: Found design unit 1: controller-bhv" {  } { { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../文档/数电实验/Zf寄存器/Zf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/Zf寄存器/Zf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zf_dff-bhv " "Info: Found design unit 1: Zf_dff-bhv" {  } { { "../../文档/数电实验/Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zf_dff " "Info: Found entity 1: Zf_dff" {  } { { "../../文档/数电实验/Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Zf_dff inst11 " "Warning: Port \"clk\" of type Zf_dff and instance \"inst11\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { 240 32 128 336 "inst11" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst8 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -888 160 256 -792 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst19 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -736 368 520 -352 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_decoder command_decoder:inst20 " "Info: Elaborating entity \"command_decoder\" for hierarchy \"command_decoder:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -720 168 288 -400 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -976 608 776 -880 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst7 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -752 648 768 -624 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(14) " "Warning (10492): VHDL Process Statement warning at shift.vhd(14): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(17) " "Warning (10492): VHDL Process Statement warning at shift.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(18) " "Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(21) " "Warning (10492): VHDL Process Statement warning at shift.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Info: Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -584 648 768 -456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Cf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Zf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zf ALU.vhd(15) " "Info (10041): Inferred latch for \"Zf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cf ALU.vhd(15) " "Info (10041): Inferred latch for \"Cf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[8\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRG_group SRG_group:inst9 " "Info: Elaborating entity \"SRG_group\" for hierarchy \"SRG_group:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -432 648 784 -304 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(15) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(15): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(16) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(16): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(17) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(17): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(19) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(20) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(21) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(21): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[0\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[1\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[2\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[3\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[4\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[5\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[6\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[7\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[0\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[1\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[2\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[3\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[4\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[5\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[6\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[7\]\" at SRG_group.vhd(13)" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE CPU.mif " "Info: Parameter \"LPM_FILE\" = \"CPU.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0e91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e91 " "Info: Found entity 1: altsyncram_0e91" {  } { { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0e91 LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated " "Info: Elaborating entity \"altsyncram_0e91\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_3_1 MUX_8_3_1:inst5 " "Info: Elaborating entity \"MUX_8_3_1\" for hierarchy \"MUX_8_3_1:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -784 -208 -88 -656 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -592 -200 -80 -464 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Cf_dff.vhd 2 1 " "Warning: Using design file Cf_dff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cf_dff-bhv " "Info: Found design unit 1: Cf_dff-bhv" {  } { { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cf_dff " "Info: Found entity 1: Cf_dff" {  } { { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cf_dff Cf_dff:inst2 " "Info: Elaborating entity \"Cf_dff\" for hierarchy \"Cf_dff:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -888 952 1048 -792 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zf_dff Zf_dff:inst14 " "Info: Elaborating entity \"Zf_dff\" for hierarchy \"Zf_dff:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -784 952 1048 -688 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[0\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[1\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[2\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[3\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[4\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[5\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[6\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[7\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[0\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[7\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[6\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[5\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[4\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[3\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[2\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[1\]\" is permanently enabled" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[7\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[7\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[6\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[6\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[5\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[5\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[4\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[4\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[3\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[3\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[2\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[2\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[1\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[1\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[0\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[0\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Info: Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Info: Implemented 72 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Info: Implemented 225 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:17:03 2021 " "Info: Processing ended: Sun Jan 03 09:17:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:17:04 2021 " "Info: Processing started: Sun Jan 03 09:17:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "81 81 " "Warning: No exact pin location assignment(s) for 81 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM " "Info: Pin SM not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SM } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -864 336 512 -848 "SM" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_WE " "Info: Pin SRG_WE not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SRG_WE } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -88 872 1048 -72 "SRG_WE" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DL " "Info: Pin RAM_DL not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { RAM_DL } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1224 280 456 -1208 "RAM_DL" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_DL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_XL " "Info: Pin RAM_XL not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { RAM_XL } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1200 280 456 -1184 "RAM_XL" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_XL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_LD " "Info: Pin IR_LD not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR_LD } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1064 1160 1336 -1048 "IR_LD" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_LD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PC " "Info: Pin IN_PC not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN_PC } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -296 -176 0 -280 "IN_PC" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_PC " "Info: Pin LD_PC not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LD_PC } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -272 -176 0 -256 "LD_PC" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FBUS " "Info: Pin FBUS not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { FBUS } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -800 1312 1488 -784 "FBUS" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { FBUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cf " "Info: Pin Cf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Cf } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -864 1312 1488 -848 "Cf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zf " "Info: Pin Zf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Zf } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -760 1312 1488 -744 "Zf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL " "Info: Pin FL not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { FL } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -784 1312 1488 -768 "FL" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FR " "Info: Pin FR not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { FR } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -816 1312 1488 -800 "FR" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[7\] " "Info: Pin aa\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[6\] " "Info: Pin aa\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[5\] " "Info: Pin aa\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[4\] " "Info: Pin aa\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[3\] " "Info: Pin aa\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[2\] " "Info: Pin aa\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[1\] " "Info: Pin aa\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aa\[0\] " "Info: Pin aa\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { aa[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -352 896 1072 -336 "aa\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[7\] " "Info: Pin bb\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[6\] " "Info: Pin bb\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[5\] " "Info: Pin bb\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[4\] " "Info: Pin bb\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[3\] " "Info: Pin bb\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[2\] " "Info: Pin bb\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[1\] " "Info: Pin bb\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bb\[0\] " "Info: Pin bb\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { bb[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -328 896 1072 -312 "bb\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[7\] " "Info: Pin cc\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[6\] " "Info: Pin cc\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[5\] " "Info: Pin cc\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[4\] " "Info: Pin cc\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[3\] " "Info: Pin cc\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[2\] " "Info: Pin cc\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[1\] " "Info: Pin cc\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[0\] " "Info: Pin cc\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IR[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -952 872 1048 -936 "IR\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_RA\[1\] " "Info: Pin SRG_RA\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SRG_RA[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -112 872 1048 -96 "SRG_RA\[1..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_RA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_RA\[0\] " "Info: Pin SRG_RA\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SRG_RA[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -112 872 1048 -96 "SRG_RA\[1..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_RA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_WA\[1\] " "Info: Pin SRG_WA\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SRG_WA[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -136 872 1048 -120 "SRG_WA\[1..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_WA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_WA\[0\] " "Info: Pin SRG_WA\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { SRG_WA[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -136 872 1048 -120 "SRG_WA\[1..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_WA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Info: Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[4] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Info: Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[7] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Info: Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[5] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Info: Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[6] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Info: Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[2] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Info: Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[3] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Info: Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[0] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Info: Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[1] } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst4\|output_a\[3\] " "Info: Destination node IR:inst4\|output_a\[3\]" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst4\|output_a\[2\] " "Info: Destination node IR:inst4\|output_a\[2\]" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst4\|output_a\[1\] " "Info: Destination node IR:inst4\|output_a\[1\]" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst4\|output_a\[0\] " "Info: Destination node IR:inst4\|output_a\[0\]" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SM:inst8\|SM " "Info: Destination node SM:inst8\|SM" {  } { { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM:inst8|SM } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Zf~3  " "Info: Automatically promoted node ALU:inst\|Zf~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Zf_dff:inst14\|Zf~2 " "Info: Destination node Zf_dff:inst14\|Zf~2" {  } { { "../../文档/数电实验/Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf_dff:inst14|Zf~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cf_dff:inst2\|Cf~0 " "Info: Destination node Cf_dff:inst2\|Cf~0" {  } { { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cf_dff:inst2|Cf~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|Zf~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 3.3V 8 72 0 " "Info: Number of I/O pins in group: 80 (unused VREF, 3.3V VCCIO, 8 input, 72 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ALU:inst\|temp\[8\] register Cf_dff:inst2\|Cf -6.901 ns " "Info: Slack time is -6.901 ns between source register \"ALU:inst\|temp\[8\]\" and destination register \"Cf_dff:inst2\|Cf\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.017 ns + Largest register register " "Info: + Largest register to register requirement is -5.017 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 126 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 126; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns Cf_dff:inst2\|Cf 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Cf_dff:inst2\|Cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl Cf_dff:inst2|Cf } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 126 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 126; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns Cf_dff:inst2\|Cf 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Cf_dff:inst2\|Cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl Cf_dff:inst2|Cf } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.812 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 7.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(0.712 ns) 3.938 ns IR:inst4\|output_a\[3\] 2 REG Unassigned 14 " "Info: 2: + IC(2.439 ns) + CELL(0.712 ns) = 3.938 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'IR:inst4\|output_a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { clock IR:inst4|output_a[3] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 4.715 ns ALU:inst\|Zf~3 3 COMB Unassigned 3 " "Info: 3: + IC(0.505 ns) + CELL(0.272 ns) = 4.715 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { IR:inst4|output_a[3] ALU:inst|Zf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.000 ns) 6.681 ns ALU:inst\|Zf~3clkctrl 4 COMB Unassigned 9 " "Info: 4: + IC(1.966 ns) + CELL(0.000 ns) = 6.681 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|Zf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 7.812 ns ALU:inst\|temp\[8\] 5 REG Unassigned 2 " "Info: 5: + IC(1.078 ns) + CELL(0.053 ns) = 7.812 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ALU:inst\|temp\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { ALU:inst|Zf~3clkctrl ALU:inst|temp[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 23.35 % ) " "Info: Total cell delay = 1.824 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.988 ns ( 76.65 % ) " "Info: Total interconnect delay = 5.988 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.370 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 8.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.712 ns) 3.744 ns SM:inst8\|SM 2 REG Unassigned 39 " "Info: 2: + IC(2.245 ns) + CELL(0.712 ns) = 3.744 ns; Loc. = Unassigned; Fanout = 39; REG Node = 'SM:inst8\|SM'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { clock SM:inst8|SM } "NODE_NAME" } } { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.378 ns) 4.499 ns controller:inst19\|M~1 3 COMB Unassigned 9 " "Info: 3: + IC(0.377 ns) + CELL(0.378 ns) = 4.499 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'controller:inst19\|M~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { SM:inst8|SM controller:inst19|M~1 } "NODE_NAME" } } { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 5.273 ns ALU:inst\|Zf~3 4 COMB Unassigned 3 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 5.273 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { controller:inst19|M~1 ALU:inst|Zf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.000 ns) 7.239 ns ALU:inst\|Zf~3clkctrl 5 COMB Unassigned 9 " "Info: 5: + IC(1.966 ns) + CELL(0.000 ns) = 7.239 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ALU:inst\|Zf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 8.370 ns ALU:inst\|temp\[8\] 6 REG Unassigned 2 " "Info: 6: + IC(1.078 ns) + CELL(0.053 ns) = 8.370 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ALU:inst\|temp\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { ALU:inst|Zf~3clkctrl ALU:inst|temp[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 24.90 % ) " "Info: Total cell delay = 2.084 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 75.10 % ) " "Info: Total interconnect delay = 6.286 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.884 ns - Longest register register " "Info: - Longest register to register delay is 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|temp\[8\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ALU:inst\|temp\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|temp[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.154 ns) 1.005 ns Cf_dff:inst2\|Cf~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.851 ns) + CELL(0.154 ns) = 1.005 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cf_dff:inst2\|Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU:inst|temp[8] Cf_dff:inst2|Cf~0 } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 1.729 ns Cf_dff:inst2\|Cf~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.452 ns) + CELL(0.272 ns) = 1.729 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cf_dff:inst2\|Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Cf_dff:inst2|Cf~0 Cf_dff:inst2|Cf~3 } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.884 ns Cf_dff:inst2\|Cf 4 REG Unassigned 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.884 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Cf_dff:inst2\|Cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Cf_dff:inst2|Cf~3 Cf_dff:inst2|Cf } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.581 ns ( 30.84 % ) " "Info: Total cell delay = 0.581 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 69.16 % ) " "Info: Total interconnect delay = 1.303 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { ALU:inst|temp[8] Cf_dff:inst2|Cf~0 Cf_dff:inst2|Cf~3 Cf_dff:inst2|Cf } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { ALU:inst|temp[8] Cf_dff:inst2|Cf~0 Cf_dff:inst2|Cf~3 Cf_dff:inst2|Cf } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.884 ns register register " "Info: Estimated most critical path is register to register delay of 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|temp\[8\] 1 REG LAB_X27_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y11; Fanout = 2; REG Node = 'ALU:inst\|temp\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|temp[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.154 ns) 1.005 ns Cf_dff:inst2\|Cf~0 2 COMB LAB_X25_Y8 1 " "Info: 2: + IC(0.851 ns) + CELL(0.154 ns) = 1.005 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'Cf_dff:inst2\|Cf~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU:inst|temp[8] Cf_dff:inst2|Cf~0 } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 1.729 ns Cf_dff:inst2\|Cf~3 3 COMB LAB_X23_Y8 1 " "Info: 3: + IC(0.452 ns) + CELL(0.272 ns) = 1.729 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'Cf_dff:inst2\|Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Cf_dff:inst2|Cf~0 Cf_dff:inst2|Cf~3 } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.884 ns Cf_dff:inst2\|Cf 4 REG LAB_X23_Y8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.884 ns; Loc. = LAB_X23_Y8; Fanout = 4; REG Node = 'Cf_dff:inst2\|Cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Cf_dff:inst2|Cf~3 Cf_dff:inst2|Cf } "NODE_NAME" } } { "Cf_dff.vhd" "" { Text "D:/下载/CPU备份/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.581 ns ( 30.84 % ) " "Info: Total cell delay = 0.581 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 69.16 % ) " "Info: Total interconnect delay = 1.303 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { ALU:inst|temp[8] Cf_dff:inst2|Cf~0 Cf_dff:inst2|Cf~3 Cf_dff:inst2|Cf } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Warning: Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SM 0 " "Info: Pin \"SM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRG_WE 0 " "Info: Pin \"SRG_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_DL 0 " "Info: Pin \"RAM_DL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_XL 0 " "Info: Pin \"RAM_XL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_LD 0 " "Info: Pin \"IR_LD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IN_PC 0 " "Info: Pin \"IN_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD_PC 0 " "Info: Pin \"LD_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FBUS 0 " "Info: Pin \"FBUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cf 0 " "Info: Pin \"Cf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zf 0 " "Info: Pin \"Zf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL 0 " "Info: Pin \"FL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FR 0 " "Info: Pin \"FR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[7\] 0 " "Info: Pin \"aa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[6\] 0 " "Info: Pin \"aa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[5\] 0 " "Info: Pin \"aa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[4\] 0 " "Info: Pin \"aa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[3\] 0 " "Info: Pin \"aa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[2\] 0 " "Info: Pin \"aa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[1\] 0 " "Info: Pin \"aa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aa\[0\] 0 " "Info: Pin \"aa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[7\] 0 " "Info: Pin \"bb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[6\] 0 " "Info: Pin \"bb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[5\] 0 " "Info: Pin \"bb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[4\] 0 " "Info: Pin \"bb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[3\] 0 " "Info: Pin \"bb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[2\] 0 " "Info: Pin \"bb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[1\] 0 " "Info: Pin \"bb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bb\[0\] 0 " "Info: Pin \"bb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[7\] 0 " "Info: Pin \"cc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[6\] 0 " "Info: Pin \"cc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[5\] 0 " "Info: Pin \"cc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[4\] 0 " "Info: Pin \"cc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[3\] 0 " "Info: Pin \"cc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[2\] 0 " "Info: Pin \"cc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[1\] 0 " "Info: Pin \"cc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cc\[0\] 0 " "Info: Pin \"cc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRG_RA\[1\] 0 " "Info: Pin \"SRG_RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRG_RA\[0\] 0 " "Info: Pin \"SRG_RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRG_WA\[1\] 0 " "Info: Pin \"SRG_WA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRG_WA\[0\] 0 " "Info: Pin \"SRG_WA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:17:10 2021 " "Info: Processing ended: Sun Jan 03 09:17:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:17:11 2021 " "Info: Processing started: Sun Jan 03 09:17:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:17:14 2021 " "Info: Processing ended: Sun Jan 03 09:17:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:17:15 2021 " "Info: Processing started: Sun Jan 03 09:17:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[8\] " "Warning: Node \"ALU:inst\|temp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[0\] " "Warning: Node \"ALU:inst\|temp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[4\] " "Warning: Node \"ALU:inst\|temp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[2\] " "Warning: Node \"ALU:inst\|temp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[3\] " "Warning: Node \"ALU:inst\|temp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[7\] " "Warning: Node \"ALU:inst\|temp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[1\] " "Warning: Node \"ALU:inst\|temp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[5\] " "Warning: Node \"ALU:inst\|temp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[6\] " "Warning: Node \"ALU:inst\|temp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~3 " "Info: Detected gated clock \"ALU:inst\|Zf~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst19\|M~1 " "Info: Detected gated clock \"controller:inst19\|M~1\" as buffer" {  } { { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 8 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst19\|M~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[2\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[2\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[3\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[3\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[1\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[1\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[0\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[0\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst8\|SM " "Info: Detected ripple clock \"SM:inst8\|SM\" as buffer" {  } { { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst8\|SM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register IR:inst4\|output_b\[3\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 79.94 MHz 12.51 ns Internal " "Info: Clock \"clock\" has Internal fmax of 79.94 MHz between source register \"IR:inst4\|output_b\[3\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2\" (period= 12.51 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.004 ns + Longest register memory " "Info: + Longest register to memory delay is 6.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[3\] 1 REG LCFF_X25_Y9_N5 62 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 62; REG Node = 'IR:inst4\|output_b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[3] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.225 ns) 1.007 ns SRG_group:inst9\|D\[0\]~22 2 COMB LCCOMB_X26_Y8_N16 6 " "Info: 2: + IC(0.782 ns) + CELL(0.225 ns) = 1.007 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 6; COMB Node = 'SRG_group:inst9\|D\[0\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.309 ns) 2.120 ns ALU:inst\|Add0~3 3 COMB LCCOMB_X26_Y11_N16 2 " "Info: 3: + IC(0.804 ns) + CELL(0.309 ns) = 2.120 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.245 ns ALU:inst\|Add0~6 4 COMB LCCOMB_X26_Y11_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.245 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'ALU:inst\|Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|Add0~3 ALU:inst|Add0~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.154 ns) 3.030 ns ALU:inst\|T\[1\]~79 5 COMB LCCOMB_X26_Y9_N2 1 " "Info: 5: + IC(0.631 ns) + CELL(0.154 ns) = 3.030 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'ALU:inst\|T\[1\]~79'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { ALU:inst|Add0~6 ALU:inst|T[1]~79 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 3.444 ns ALU:inst\|T\[1\]~81 6 COMB LCCOMB_X26_Y9_N8 3 " "Info: 6: + IC(0.361 ns) + CELL(0.053 ns) = 3.444 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 3; COMB Node = 'ALU:inst\|T\[1\]~81'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { ALU:inst|T[1]~79 ALU:inst|T[1]~81 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.272 ns) 4.298 ns shift:inst7\|W\[2\]~31 7 COMB LCCOMB_X27_Y10_N10 1 " "Info: 7: + IC(0.582 ns) + CELL(0.272 ns) = 4.298 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 1; COMB Node = 'shift:inst7\|W\[2\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { ALU:inst|T[1]~81 shift:inst7|W[2]~31 } "NODE_NAME" } } { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 4.889 ns inst17\[2\]~17 8 COMB LCCOMB_X27_Y9_N16 3 " "Info: 8: + IC(0.538 ns) + CELL(0.053 ns) = 4.889 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 3; COMB Node = 'inst17\[2\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { shift:inst7|W[2]~31 inst17[2]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.155 ns inst17\[2\]~18 9 COMB LCCOMB_X27_Y9_N28 6 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 5.155 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 6; COMB Node = 'inst17\[2\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { inst17[2]~17 inst17[2]~18 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.096 ns) 6.004 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 10 MEM M4K_X32_Y9 1 " "Info: 10: + IC(0.753 ns) + CELL(0.096 ns) = 6.004 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 22.32 % ) " "Info: Total cell delay = 1.340 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 77.68 % ) " "Info: Total interconnect delay = 4.664 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 ALU:inst|Add0~6 ALU:inst|T[1]~79 ALU:inst|T[1]~81 shift:inst7|W[2]~31 inst17[2]~17 inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { IR:inst4|output_b[3] {} SRG_group:inst9|D[0]~22 {} ALU:inst|Add0~3 {} ALU:inst|Add0~6 {} ALU:inst|T[1]~79 {} ALU:inst|T[1]~81 {} shift:inst7|W[2]~31 {} inst17[2]~17 {} inst17[2]~18 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.782ns 0.804ns 0.000ns 0.631ns 0.361ns 0.582ns 0.538ns 0.213ns 0.753ns } { 0.000ns 0.225ns 0.309ns 0.125ns 0.154ns 0.053ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.135 ns - Smallest " "Info: - Smallest clock skew is -0.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.346 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.481 ns) 2.346 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X32_Y9 1 " "Info: 3: + IC(0.668 ns) + CELL(0.481 ns) = 2.346 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.91 % ) " "Info: Total cell delay = 1.335 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.011 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns IR:inst4\|output_b\[3\] 3 REG LCFF_X25_Y9_N5 62 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 62; REG Node = 'IR:inst4\|output_b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 ALU:inst|Add0~6 ALU:inst|T[1]~79 ALU:inst|T[1]~81 shift:inst7|W[2]~31 inst17[2]~17 inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { IR:inst4|output_b[3] {} SRG_group:inst9|D[0]~22 {} ALU:inst|Add0~3 {} ALU:inst|Add0~6 {} ALU:inst|T[1]~79 {} ALU:inst|T[1]~81 {} shift:inst7|W[2]~31 {} inst17[2]~17 {} inst17[2]~18 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.782ns 0.804ns 0.000ns 0.631ns 0.361ns 0.582ns 0.538ns 0.213ns 0.753ns } { 0.000ns 0.225ns 0.309ns 0.125ns 0.154ns 0.053ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRG_group:inst9\|a\[2\] ALU:inst\|temp\[2\] clock 3.017 ns " "Info: Found hold time violation between source  pin or register \"SRG_group:inst9\|a\[2\]\" and destination pin or register \"ALU:inst\|temp\[2\]\" for clock \"clock\" (Hold time is 3.017 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.082 ns + Largest " "Info: + Largest clock skew is 5.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.570 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.712 ns) 3.186 ns IR:inst4\|output_a\[2\] 2 REG LCFF_X26_Y9_N11 14 " "Info: 2: + IC(1.620 ns) + CELL(0.712 ns) = 3.186 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 14; REG Node = 'IR:inst4\|output_a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock IR:inst4|output_a[2] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.366 ns) 3.950 ns controller:inst19\|M~1 3 COMB LCCOMB_X26_Y9_N30 9 " "Info: 3: + IC(0.398 ns) + CELL(0.366 ns) = 3.950 ns; Loc. = LCCOMB_X26_Y9_N30; Fanout = 9; COMB Node = 'controller:inst19\|M~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { IR:inst4|output_a[2] controller:inst19|M~1 } "NODE_NAME" } } { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.228 ns) 5.119 ns ALU:inst\|Zf~3 4 COMB LCCOMB_X25_Y8_N18 3 " "Info: 4: + IC(0.941 ns) + CELL(0.228 ns) = 5.119 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 3; COMB Node = 'ALU:inst\|Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { controller:inst19|M~1 ALU:inst|Zf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 6.568 ns ALU:inst\|Zf~3clkctrl 5 COMB CLKCTRL_G7 9 " "Info: 5: + IC(1.449 ns) + CELL(0.000 ns) = 6.568 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'ALU:inst\|Zf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.053 ns) 7.570 ns ALU:inst\|temp\[2\] 6 REG LCCOMB_X27_Y11_N12 1 " "Info: 6: + IC(0.949 ns) + CELL(0.053 ns) = 7.570 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; REG Node = 'ALU:inst\|temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 29.23 % ) " "Info: Total cell delay = 2.213 ns ( 29.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.357 ns ( 70.77 % ) " "Info: Total interconnect delay = 5.357 ns ( 70.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns SRG_group:inst9\|a\[2\] 3 REG LCFF_X26_Y11_N7 11 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns - Shortest register register " "Info: - Shortest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRG_group:inst9\|a\[2\] 1 REG LCFF_X26_Y11_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_group:inst9|a[2] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.228 ns) 0.484 ns SRG_group:inst9\|D\[2\]~33 2 COMB LCCOMB_X26_Y11_N12 3 " "Info: 2: + IC(0.256 ns) + CELL(0.228 ns) = 0.484 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 3; COMB Node = 'SRG_group:inst9\|D\[2\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.418 ns) 1.215 ns ALU:inst\|Add0~46 3 COMB LCCOMB_X25_Y11_N6 1 " "Info: 3: + IC(0.313 ns) + CELL(0.418 ns) = 1.215 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'ALU:inst\|Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.228 ns) 1.971 ns ALU:inst\|temp\[2\] 4 REG LCCOMB_X27_Y11_N12 1 " "Info: 4: + IC(0.528 ns) + CELL(0.228 ns) = 1.971 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; REG Node = 'ALU:inst\|temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.874 ns ( 44.34 % ) " "Info: Total cell delay = 0.874 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 55.66 % ) " "Info: Total interconnect delay = 1.097 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { SRG_group:inst9|a[2] {} SRG_group:inst9|D[2]~33 {} ALU:inst|Add0~46 {} ALU:inst|temp[2] {} } { 0.000ns 0.256ns 0.313ns 0.528ns } { 0.000ns 0.228ns 0.418ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { SRG_group:inst9|a[2] {} SRG_group:inst9|D[2]~33 {} ALU:inst|Add0~46 {} ALU:inst|temp[2] {} } { 0.000ns 0.256ns 0.313ns 0.528ns } { 0.000ns 0.228ns 0.418ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SRG_group:inst9\|b\[3\] IN\[3\] clock 4.706 ns register " "Info: tsu for register \"SRG_group:inst9\|b\[3\]\" (data pin = \"IN\[3\]\", clock pin = \"clock\") is 4.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.097 ns + Longest pin register " "Info: + Longest pin to register delay is 7.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns IN\[3\] 1 PIN PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(0.346 ns) 5.518 ns inst17\[3\]~19 2 COMB LCCOMB_X26_Y10_N30 3 " "Info: 2: + IC(4.372 ns) + CELL(0.346 ns) = 5.518 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 3; COMB Node = 'inst17\[3\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { IN[3] inst17[3]~19 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.793 ns inst17\[3\]~20 3 COMB LCCOMB_X26_Y10_N4 6 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 5.793 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 6; COMB Node = 'inst17\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst17[3]~19 inst17[3]~20 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.309 ns) 7.097 ns SRG_group:inst9\|b\[3\] 4 REG LCFF_X25_Y9_N3 6 " "Info: 4: + IC(0.995 ns) + CELL(0.309 ns) = 7.097 ns; Loc. = LCFF_X25_Y9_N3; Fanout = 6; REG Node = 'SRG_group:inst9\|b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 21.25 % ) " "Info: Total cell delay = 1.508 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.589 ns ( 78.75 % ) " "Info: Total interconnect delay = 5.589 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.097 ns" { IN[3] inst17[3]~19 inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.097 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} inst17[3]~20 {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 4.372ns 0.222ns 0.995ns } { 0.000ns 0.800ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns SRG_group:inst9\|b\[3\] 3 REG LCFF_X25_Y9_N3 6 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N3; Fanout = 6; REG Node = 'SRG_group:inst9\|b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.097 ns" { IN[3] inst17[3]~19 inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.097 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} inst17[3]~20 {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 4.372ns 0.222ns 0.995ns } { 0.000ns 0.800ns 0.346ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock BUS\[6\] IR:inst4\|output_a\[0\] 12.283 ns register " "Info: tco from clock \"clock\" to destination pin \"BUS\[6\]\" through register \"IR:inst4\|output_a\[0\]\" is 12.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.092 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.618 ns) 3.092 ns IR:inst4\|output_a\[0\] 2 REG LCFF_X26_Y9_N25 15 " "Info: 2: + IC(1.620 ns) + CELL(0.618 ns) = 3.092 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 15; REG Node = 'IR:inst4\|output_a\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.61 % ) " "Info: Total cell delay = 1.472 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 52.39 % ) " "Info: Total interconnect delay = 1.620 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clock {} clock~combout {} IR:inst4|output_a[0] {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.097 ns + Longest register pin " "Info: + Longest register to pin delay is 9.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_a\[0\] 1 REG LCFF_X26_Y9_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 15; REG Node = 'IR:inst4\|output_a\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[0] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.346 ns) 0.630 ns ALU:inst\|process_0~1 2 COMB LCCOMB_X26_Y9_N16 2 " "Info: 2: + IC(0.284 ns) + CELL(0.346 ns) = 0.630 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 2; COMB Node = 'ALU:inst\|process_0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.902 ns ALU:inst\|T\[0\]~61 3 COMB LCCOMB_X26_Y9_N12 8 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.902 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 8; COMB Node = 'ALU:inst\|T\[0\]~61'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { ALU:inst|process_0~1 ALU:inst|T[0]~61 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.053 ns) 2.153 ns ALU:inst\|T\[5\]~68 4 COMB LCCOMB_X27_Y10_N20 1 " "Info: 4: + IC(1.198 ns) + CELL(0.053 ns) = 2.153 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~68'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { ALU:inst|T[0]~61 ALU:inst|T[5]~68 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.366 ns) 2.879 ns ALU:inst\|T\[5\]~69 5 COMB LCCOMB_X26_Y10_N6 3 " "Info: 5: + IC(0.360 ns) + CELL(0.366 ns) = 2.879 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { ALU:inst|T[5]~68 ALU:inst|T[5]~69 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.053 ns) 3.509 ns shift:inst7\|W\[6\]~30 6 COMB LCCOMB_X26_Y8_N26 3 " "Info: 6: + IC(0.577 ns) + CELL(0.053 ns) = 3.509 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = 'shift:inst7\|W\[6\]~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst|T[5]~69 shift:inst7|W[6]~30 } "NODE_NAME" } } { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.272 ns) 4.342 ns inst17\[6\]~15 7 COMB LCCOMB_X27_Y8_N10 2 " "Info: 7: + IC(0.561 ns) + CELL(0.272 ns) = 4.342 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'inst17\[6\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { shift:inst7|W[6]~30 inst17[6]~15 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(2.144 ns) 9.097 ns BUS\[6\] 8 PIN PIN_J2 0 " "Info: 8: + IC(2.611 ns) + CELL(2.144 ns) = 9.097 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'BUS\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { inst17[6]~15 BUS[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.287 ns ( 36.13 % ) " "Info: Total cell delay = 3.287 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.810 ns ( 63.87 % ) " "Info: Total interconnect delay = 5.810 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.097 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 ALU:inst|T[0]~61 ALU:inst|T[5]~68 ALU:inst|T[5]~69 shift:inst7|W[6]~30 inst17[6]~15 BUS[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.097 ns" { IR:inst4|output_a[0] {} ALU:inst|process_0~1 {} ALU:inst|T[0]~61 {} ALU:inst|T[5]~68 {} ALU:inst|T[5]~69 {} shift:inst7|W[6]~30 {} inst17[6]~15 {} BUS[6] {} } { 0.000ns 0.284ns 0.219ns 1.198ns 0.360ns 0.577ns 0.561ns 2.611ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.366ns 0.053ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clock {} clock~combout {} IR:inst4|output_a[0] {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.097 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 ALU:inst|T[0]~61 ALU:inst|T[5]~68 ALU:inst|T[5]~69 shift:inst7|W[6]~30 inst17[6]~15 BUS[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.097 ns" { IR:inst4|output_a[0] {} ALU:inst|process_0~1 {} ALU:inst|T[0]~61 {} ALU:inst|T[5]~68 {} ALU:inst|T[5]~69 {} shift:inst7|W[6]~30 {} inst17[6]~15 {} BUS[6] {} } { 0.000ns 0.284ns 0.219ns 1.198ns 0.360ns 0.577ns 0.561ns 2.611ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.366ns 0.053ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[3\] BUS\[3\] 10.018 ns Longest " "Info: Longest tpd from source pin \"IN\[3\]\" to destination pin \"BUS\[3\]\" is 10.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns IN\[3\] 1 PIN PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(0.346 ns) 5.518 ns inst17\[3\]~19 2 COMB LCCOMB_X26_Y10_N30 3 " "Info: 2: + IC(4.372 ns) + CELL(0.346 ns) = 5.518 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 3; COMB Node = 'inst17\[3\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { IN[3] inst17[3]~19 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.046 ns) 10.018 ns BUS\[3\] 3 PIN PIN_C9 0 " "Info: 3: + IC(2.454 ns) + CELL(2.046 ns) = 10.018 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'BUS\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { inst17[3]~19 BUS[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.192 ns ( 31.86 % ) " "Info: Total cell delay = 3.192 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.826 ns ( 68.14 % ) " "Info: Total interconnect delay = 6.826 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.018 ns" { IN[3] inst17[3]~19 BUS[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.018 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} BUS[3] {} } { 0.000ns 0.000ns 4.372ns 2.454ns } { 0.000ns 0.800ns 0.346ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRG_group:inst9\|a\[6\] IN\[6\] clock -3.134 ns register " "Info: th for register \"SRG_group:inst9\|a\[6\]\" (data pin = \"IN\[6\]\", clock pin = \"clock\") is -3.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns SRG_group:inst9\|a\[6\] 3 REG LCFF_X27_Y8_N17 11 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns IN\[6\] 1 PIN PIN_V9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 3; PIN Node = 'IN\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.062 ns) + CELL(0.378 ns) 5.239 ns inst17\[6\]~16 2 COMB LCCOMB_X27_Y8_N22 3 " "Info: 2: + IC(4.062 ns) + CELL(0.378 ns) = 5.239 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 3; COMB Node = 'inst17\[6\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { IN[6] inst17[6]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 5.762 ns SRG_group:inst9\|a\[6\] 3 REG LCFF_X27_Y8_N17 11 " "Info: 3: + IC(0.214 ns) + CELL(0.309 ns) = 5.762 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 25.79 % ) " "Info: Total cell delay = 1.486 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.276 ns ( 74.21 % ) " "Info: Total interconnect delay = 4.276 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { IN[6] inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.762 ns" { IN[6] {} IN[6]~combout {} inst17[6]~16 {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 4.062ns 0.214ns } { 0.000ns 0.799ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { IN[6] inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.762 ns" { IN[6] {} IN[6]~combout {} inst17[6]~16 {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 4.062ns 0.214ns } { 0.000ns 0.799ns 0.378ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:17:15 2021 " "Info: Processing ended: Sun Jan 03 09:17:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Info: Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
