{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695374931309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695374931309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:28:51 2023 " "Processing started: Fri Sep 22 11:28:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695374931309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374931309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374931309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695374932041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695374932041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/tp2/tp_2_ex_2/tp_2_ex_2/src/deco1p4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/tp2/tp_2_ex_2/tp_2_ex_2/src/deco1p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco1p4-arch_deco1p4 " "Found design unit 1: deco1p4-arch_deco1p4" {  } { { "../../TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949410 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco1p4 " "Found entity 1: deco1p4" {  } { { "../../TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374949410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/tp2/tp_2_ex_3/src/mux2v1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/tp2/tp_2_ex_3/src/mux2v1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2v1_4b-ar " "Found design unit 1: mux2v1_4b-ar" {  } { { "../../TP_2_Ex_3/src/mux2v1_4b.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_3/src/mux2v1_4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949417 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2v1_4b " "Found entity 1: mux2v1_4b" {  } { { "../../TP_2_Ex_3/src/mux2v1_4b.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_3/src/mux2v1_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374949417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deco7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/deco7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg_en-ar " "Found design unit 1: deco7seg_en-ar" {  } { { "src/deco7seg_en.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/deco7seg_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949427 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg_en " "Found entity 1: deco7seg_en" {  } { { "src/deco7seg_en.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/deco7seg_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374949427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aff_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aff_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aff_mux-arch_aff_mux " "Found design unit 1: aff_mux-arch_aff_mux" {  } { { "src/aff_mux.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949443 ""} { "Info" "ISGN_ENTITY_NAME" "1 aff_mux " "Found entity 1: aff_mux" {  } { { "src/aff_mux.vhd" "" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695374949443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374949443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aff_mux " "Elaborating entity \"aff_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695374949490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "deco1p4 deco1p4:Deco1p4 A:arch_deco1p4 " "Elaborating entity \"deco1p4\" using architecture \"A:arch_deco1p4\" for hierarchy \"deco1p4:Deco1p4\"" {  } { { "src/aff_mux.vhd" "Deco1p4" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695374949505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2v1_4b mux2v1_4b:Mux A:ar " "Elaborating entity \"mux2v1_4b\" using architecture \"A:ar\" for hierarchy \"mux2v1_4b:Mux\"" {  } { { "src/aff_mux.vhd" "Mux" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695374949505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "deco7seg_en deco7seg_en:Deco0 A:ar " "Elaborating entity \"deco7seg_en\" using architecture \"A:ar\" for hierarchy \"deco7seg_en:Deco0\"" {  } { { "src/aff_mux.vhd" "Deco0" { Text "H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695374949521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695374950361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695374951162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695374951162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695374951584 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695374951584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695374951584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695374951584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695374951732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:29:11 2023 " "Processing ended: Fri Sep 22 11:29:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695374951732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695374951732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695374951732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695374951732 ""}
