
ZiadStm32f103x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001dc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800030c  08000314  00010314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800030c  0800030c  00010314  2**0
                  CONTENTS
  4 .ARM          00000000  0800030c  0800030c  00010314  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800030c  08000314  00010314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800030c  0800030c  0001030c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000310  08000310  00010310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000314  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000314  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010314  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000993  00000000  00000000  0001033d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002a2  00000000  00000000  00010cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  00010f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000088  00000000  00000000  00011038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000c2e  00000000  00000000  000110c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000004d9  00000000  00000000  00011cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000036c8  00000000  00000000  000121c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001588f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001e0  00000000  00000000  000158e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002f4 	.word	0x080002f4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002f4 	.word	0x080002f4

08000170 <NVIC_setEnableIQR>:
 * \details    : Enable device specific interrupt in INVC interrupt controller
 * \param1[in] : IQRn -> device specific interrupt.
 * \note       : IQRn Must be positive
 */
void NVIC_setEnableIQR(IQRn_t copyIQRn)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
	if((uint32_t)copyIQRn >= 0)
	{
		SET_BIT(NVIC_ISER->NVIC_ISER_t[copyIQRn >> 5],(((uint32_t)copyIQRn) & (0x1F)));
 800017a:	4a0d      	ldr	r2, [pc, #52]	; (80001b0 <NVIC_setEnableIQR+0x40>)
 800017c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000180:	115b      	asrs	r3, r3, #5
 8000182:	b25b      	sxtb	r3, r3
 8000184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000188:	79fa      	ldrb	r2, [r7, #7]
 800018a:	f002 021f 	and.w	r2, r2, #31
 800018e:	2101      	movs	r1, #1
 8000190:	fa01 f202 	lsl.w	r2, r1, r2
 8000194:	4610      	mov	r0, r2
 8000196:	4906      	ldr	r1, [pc, #24]	; (80001b0 <NVIC_setEnableIQR+0x40>)
 8000198:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800019c:	1152      	asrs	r2, r2, #5
 800019e:	b252      	sxtb	r2, r2
 80001a0:	4303      	orrs	r3, r0
 80001a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}
}
 80001a6:	bf00      	nop
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	e000e100 	.word	0xe000e100

080001b4 <NVIC_setPriority>:

}


void NVIC_setPriority(IQRn_t copyIQRn,uint32_t copyPrioritygroup)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	4603      	mov	r3, r0
 80001bc:	6039      	str	r1, [r7, #0]
 80001be:	71fb      	strb	r3, [r7, #7]
	if(copyIQRn >= 0)
 80001c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	db07      	blt.n	80001d8 <NVIC_setPriority+0x24>
	{
		NVIC_IPR->NVIC_IPR_t[(uint32_t)copyIQRn] = (((uint8_t)(copyPrioritygroup << (8 - NVIC_Priority_Bits))) & 0xFF);
 80001c8:	683b      	ldr	r3, [r7, #0]
 80001ca:	b2da      	uxtb	r2, r3
 80001cc:	4905      	ldr	r1, [pc, #20]	; (80001e4 <NVIC_setPriority+0x30>)
 80001ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d2:	0112      	lsls	r2, r2, #4
 80001d4:	b2d2      	uxtb	r2, r2
 80001d6:	54ca      	strb	r2, [r1, r3]
	}
	else
	{
		/* Nothing */
	}
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	e000e400 	.word	0xe000e400

080001e8 <SCB_setPrioritygroup>:
 */

#include "CortexM3/CortexM3_Core_SCB.h"

void SCB_setPrioritygroup(SCB_GROUPPRIORITIES_t copyPrioritygroup)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b085      	sub	sp, #20
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
	copyPrioritygroup = ((uint32_t)copyPrioritygroup & (uint32_t)0x07);
 80001f2:	79fb      	ldrb	r3, [r7, #7]
 80001f4:	f003 0307 	and.w	r3, r3, #7
 80001f8:	71fb      	strb	r3, [r7, #7]
	uint32_t retValue = SCB->AIRCR;
 80001fa:	4b0c      	ldr	r3, [pc, #48]	; (800022c <SCB_setPrioritygroup+0x44>)
 80001fc:	68db      	ldr	r3, [r3, #12]
 80001fe:	60fb      	str	r3, [r7, #12]

	retValue &= ~(SCB_GROUP_PRIO_MSK | SCB_VECTKEY_MSK);
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000206:	4013      	ands	r3, r2
 8000208:	60fb      	str	r3, [r7, #12]
	retValue = (retValue | (SCB_VECTKEY_STATUS << SCB_VECTKEY_POS) | (((uint32_t)copyPrioritygroup) << SCB_GROUP_PRIO_POS));
 800020a:	79fb      	ldrb	r3, [r7, #7]
 800020c:	021a      	lsls	r2, r3, #8
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	4313      	orrs	r3, r2
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800021a:	60fb      	str	r3, [r7, #12]

	SCB->AIRCR = retValue;
 800021c:	4a03      	ldr	r2, [pc, #12]	; (800022c <SCB_setPrioritygroup+0x44>)
 800021e:	68fb      	ldr	r3, [r7, #12]
 8000220:	60d3      	str	r3, [r2, #12]
}
 8000222:	bf00      	nop
 8000224:	3714      	adds	r7, #20
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	e000ed00 	.word	0xe000ed00

08000230 <main>:
#include "CortexM3/CortexM3_Core_NVIC.h"

uint32_t Ret =0;

int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	SCB_setPrioritygroup(SCB_GROUPPRIORITIES_2);
 8000234:	2005      	movs	r0, #5
 8000236:	f7ff ffd7 	bl	80001e8 <SCB_setPrioritygroup>


	NVIC_setEnableIQR(USART3_IQRn);
 800023a:	2027      	movs	r0, #39	; 0x27
 800023c:	f7ff ff98 	bl	8000170 <NVIC_setEnableIQR>
	NVIC_setEnableIQR(EXTI15_10_IQRn);
 8000240:	2028      	movs	r0, #40	; 0x28
 8000242:	f7ff ff95 	bl	8000170 <NVIC_setEnableIQR>

	NVIC_setPriority(USART3_IQRn, 4);
 8000246:	2104      	movs	r1, #4
 8000248:	2027      	movs	r0, #39	; 0x27
 800024a:	f7ff ffb3 	bl	80001b4 <NVIC_setPriority>
	NVIC_setPriority(EXTI15_10_IQRn, 5);
 800024e:	2105      	movs	r1, #5
 8000250:	2028      	movs	r0, #40	; 0x28
 8000252:	f7ff ffaf 	bl	80001b4 <NVIC_setPriority>

	while(1)
 8000256:	e7fe      	b.n	8000256 <main+0x26>

08000258 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000258:	480d      	ldr	r0, [pc, #52]	; (8000290 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800025a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800025c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000260:	480c      	ldr	r0, [pc, #48]	; (8000294 <LoopForever+0x6>)
  ldr r1, =_edata
 8000262:	490d      	ldr	r1, [pc, #52]	; (8000298 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000264:	4a0d      	ldr	r2, [pc, #52]	; (800029c <LoopForever+0xe>)
  movs r3, #0
 8000266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000268:	e002      	b.n	8000270 <LoopCopyDataInit>

0800026a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800026a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800026c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800026e:	3304      	adds	r3, #4

08000270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000274:	d3f9      	bcc.n	800026a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000276:	4a0a      	ldr	r2, [pc, #40]	; (80002a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000278:	4c0a      	ldr	r4, [pc, #40]	; (80002a4 <LoopForever+0x16>)
  movs r3, #0
 800027a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800027c:	e001      	b.n	8000282 <LoopFillZerobss>

0800027e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800027e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000280:	3204      	adds	r2, #4

08000282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000284:	d3fb      	bcc.n	800027e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000286:	f000 f811 	bl	80002ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800028a:	f7ff ffd1 	bl	8000230 <main>

0800028e <LoopForever>:

LoopForever:
  b LoopForever
 800028e:	e7fe      	b.n	800028e <LoopForever>
  ldr   r0, =_estack
 8000290:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000298:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800029c:	08000314 	.word	0x08000314
  ldr r2, =_sbss
 80002a0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002a4:	2000001c 	.word	0x2000001c

080002a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002a8:	e7fe      	b.n	80002a8 <ADC1_2_IRQHandler>
	...

080002ac <__libc_init_array>:
 80002ac:	b570      	push	{r4, r5, r6, lr}
 80002ae:	2600      	movs	r6, #0
 80002b0:	4d0c      	ldr	r5, [pc, #48]	; (80002e4 <__libc_init_array+0x38>)
 80002b2:	4c0d      	ldr	r4, [pc, #52]	; (80002e8 <__libc_init_array+0x3c>)
 80002b4:	1b64      	subs	r4, r4, r5
 80002b6:	10a4      	asrs	r4, r4, #2
 80002b8:	42a6      	cmp	r6, r4
 80002ba:	d109      	bne.n	80002d0 <__libc_init_array+0x24>
 80002bc:	f000 f81a 	bl	80002f4 <_init>
 80002c0:	2600      	movs	r6, #0
 80002c2:	4d0a      	ldr	r5, [pc, #40]	; (80002ec <__libc_init_array+0x40>)
 80002c4:	4c0a      	ldr	r4, [pc, #40]	; (80002f0 <__libc_init_array+0x44>)
 80002c6:	1b64      	subs	r4, r4, r5
 80002c8:	10a4      	asrs	r4, r4, #2
 80002ca:	42a6      	cmp	r6, r4
 80002cc:	d105      	bne.n	80002da <__libc_init_array+0x2e>
 80002ce:	bd70      	pop	{r4, r5, r6, pc}
 80002d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80002d4:	4798      	blx	r3
 80002d6:	3601      	adds	r6, #1
 80002d8:	e7ee      	b.n	80002b8 <__libc_init_array+0xc>
 80002da:	f855 3b04 	ldr.w	r3, [r5], #4
 80002de:	4798      	blx	r3
 80002e0:	3601      	adds	r6, #1
 80002e2:	e7f2      	b.n	80002ca <__libc_init_array+0x1e>
 80002e4:	0800030c 	.word	0x0800030c
 80002e8:	0800030c 	.word	0x0800030c
 80002ec:	0800030c 	.word	0x0800030c
 80002f0:	08000310 	.word	0x08000310

080002f4 <_init>:
 80002f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002f6:	bf00      	nop
 80002f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002fa:	bc08      	pop	{r3}
 80002fc:	469e      	mov	lr, r3
 80002fe:	4770      	bx	lr

08000300 <_fini>:
 8000300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000302:	bf00      	nop
 8000304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000306:	bc08      	pop	{r3}
 8000308:	469e      	mov	lr, r3
 800030a:	4770      	bx	lr
