LRUqueens14

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000547                       # Number of seconds simulated
sim_ticks                                   547313000                       # Number of ticks simulated
host_seconds                                     0.42                       # Real time elapsed on the host
sim_insts                                      476872                       # Number of instructions simulated
sim_ops                                        949789                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              1741                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data       152254                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         2765                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data       155019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.017837                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               529                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst       620693                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         1017                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst       621710                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.001636                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                     409                       # number of overall hits
system.l2.overall_misses::total                  3373                       # number of overall misses
system.l2.overall_accesses::total                3782                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.891856                       # miss rate for overall accesses
