/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/digital-design/vaman/fpga/assignment/assignment.v:2.1-15.10" *)
module helloworldfpga(X, Y, C, out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/root/digital-design/vaman/fpga/assignment/assignment.v:6.23-6.24" *)
  input C;
  (* src = "/root/digital-design/vaman/fpga/assignment/assignment.v:4.23-4.24" *)
  input X;
  (* src = "/root/digital-design/vaman/fpga/assignment/assignment.v:5.23-5.24" *)
  input Y;
  (* src = "/root/digital-design/vaman/fpga/assignment/assignment.v:7.24-7.27" *)
  output out;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .P(C),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(X),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(Y),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_3_),
    .P(out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) out_LUT3_O (
    .I0(_0_),
    .I1(_2_),
    .I2(_1_),
    .O(_3_)
  );
endmodule
