{
  "metadata": {
    "file_path": "/Users/id05309/Documents/tfm/mistral/mistral-markdown/2008/FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware.md",
    "filename": "FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware.md",
    "title": "FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware",
    "year": "2008"
  },
  "tables": [
    {
      "table_number": "I",
      "table_title": "FPGA Hardware Resource Xilinx Virtex-5 LX50",
      "headers": [
        "Network <br> size",
        "FPGA resources for BBNN and CCGA on <br> Xilinx Vertex-5 LX50",
        "",
        ""
      ],
      "rows": [
        [
          "",
          "",
          "BBNN",
          "CCGA"
        ],
        [
          11,
          "Slice Registers <br> used Flip-Flops",
          341,
          621
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          263,
          1932
        ],
        [
          "",
          48,
          1,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          4562,
          18224
        ],
        [
          "",
          "Maximum <br> Frequency",
          290,
          290
        ],
        [
          22,
          "Slice Registers <br> used Flip-Flops",
          1326,
          1642
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          974,
          5506
        ],
        [
          "",
          48,
          3,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          17317,
          49204
        ],
        [
          "",
          "Maximum <br> Frequency",
          280,
          280
        ],
        [
          33,
          "Slice Registers <br> used Flip-Flops",
          3262,
          5130
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          2300,
          16549
        ],
        [
          "",
          48,
          9,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          36952,
          147614
        ],
        [
          "",
          "Maximum <br> Frequency",
          270,
          270
        ]
      ],
      "row_count": 16,
      "column_count": 4
    }
  ]
}