library IEEE;
use IEEE.std_logic_1164.all;

entity display is
	port(
		clk, reset : in std_logic;
		
	)
	

end display;