{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 12:45:08 2017 " "Info: Processing started: Tue Nov 21 12:45:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 register pc\[7\] 77.3 MHz 12.936 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 77.3 MHz between source memory \"Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"pc\[7\]\" (period= 12.936 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.635 ns + Longest memory register " "Info: + Longest memory to register delay is 12.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a20 2 MEM M4K_X17_Y18 9 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y18; Fanout = 9; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 677 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.521 ns) 6.078 ns Equal12~6 3 COMB LCCOMB_X24_Y17_N22 2 " "Info: 3: + IC(2.183 ns) + CELL(0.521 ns) = 6.078 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'Equal12~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 Equal12~6 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.455 ns) 7.367 ns Equal12~10 4 COMB LCCOMB_X23_Y17_N24 1 " "Info: 4: + IC(0.834 ns) + CELL(0.455 ns) = 7.367 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 1; COMB Node = 'Equal12~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Equal12~6 Equal12~10 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.512 ns) 8.198 ns Equal12~19 5 COMB LCCOMB_X23_Y17_N0 1 " "Info: 5: + IC(0.319 ns) + CELL(0.512 ns) = 8.198 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 1; COMB Node = 'Equal12~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { Equal12~10 Equal12~19 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.178 ns) 9.237 ns always0~1 6 COMB LCCOMB_X22_Y18_N26 1 " "Info: 6: + IC(0.861 ns) + CELL(0.178 ns) = 9.237 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 1; COMB Node = 'always0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { Equal12~19 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.708 ns always0~2 7 COMB LCCOMB_X22_Y18_N24 9 " "Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 9.708 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 9; COMB Node = 'always0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { always0~1 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.319 ns) 10.991 ns pc\[14\]~5 8 COMB LCCOMB_X23_Y14_N24 26 " "Info: 8: + IC(0.964 ns) + CELL(0.319 ns) = 10.991 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 26; COMB Node = 'pc\[14\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { always0~2 pc[14]~5 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.758 ns) 12.635 ns pc\[7\] 9 REG LCFF_X24_Y16_N17 5 " "Info: 9: + IC(0.886 ns) + CELL(0.758 ns) = 12.635 ns; Loc. = LCFF_X24_Y16_N17; Fanout = 5; REG Node = 'pc\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { pc[14]~5 pc[7] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.295 ns ( 49.82 % ) " "Info: Total cell delay = 6.295 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.340 ns ( 50.18 % ) " "Info: Total interconnect delay = 6.340 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.635 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 Equal12~6 Equal12~10 Equal12~19 always0~1 always0~2 pc[14]~5 pc[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.635 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 {} Equal12~6 {} Equal12~10 {} Equal12~19 {} always0~1 {} always0~2 {} pc[14]~5 {} pc[7] {} } { 0.000ns 0.000ns 2.183ns 0.834ns 0.319ns 0.861ns 0.293ns 0.964ns 0.886ns } { 0.000ns 3.374ns 0.521ns 0.455ns 0.512ns 0.178ns 0.178ns 0.319ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.105 ns - Smallest " "Info: - Smallest clock skew is -0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns pc\[7\] 3 REG LCFF_X24_Y16_N17 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X24_Y16_N17; Fanout = 5; REG Node = 'pc\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { CLK~clkctrl pc[7] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl pc[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.963 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.783 ns) 2.963 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y18 32 " "Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.05 % ) " "Info: Total cell delay = 1.809 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 38.95 % ) " "Info: Total interconnect delay = 1.154 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl pc[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.635 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 Equal12~6 Equal12~10 Equal12~19 always0~1 always0~2 pc[14]~5 pc[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.635 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20 {} Equal12~6 {} Equal12~10 {} Equal12~19 {} always0~1 {} always0~2 {} pc[14]~5 {} pc[7] {} } { 0.000ns 0.000ns 2.183ns 0.834ns 0.319ns 0.861ns 0.293ns 0.964ns 0.886ns } { 0.000ns 3.374ns 0.521ns 0.455ns 0.512ns 0.178ns 0.178ns 0.319ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK CLK~clkctrl pc[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25 Mem_Bus\[25\] CLK 6.750 ns memory " "Info: tsu for memory \"Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25\" (data pin = \"Mem_Bus\[25\]\", clock pin = \"CLK\") is 6.750 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.636 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mem_Bus\[25\] 1 PIN PIN_D7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D7; Fanout = 1; PIN Node = 'Mem_Bus\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mem_Bus[25] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Mem_Bus\[25\]~25 2 COMB IOC_X9_Y27_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X9_Y27_N2; Fanout = 2; COMB Node = 'Mem_Bus\[25\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Mem_Bus[25] Mem_Bus[25]~25 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.465 ns) + CELL(0.521 ns) 7.829 ns reg_in\[25\]~7 3 COMB LCCOMB_X16_Y17_N28 2 " "Info: 3: + IC(6.465 ns) + CELL(0.521 ns) = 7.829 ns; Loc. = LCCOMB_X16_Y17_N28; Fanout = 2; COMB Node = 'reg_in\[25\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { Mem_Bus[25]~25 reg_in[25]~7 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.117 ns) 9.636 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25 4 MEM M4K_X17_Y18 1 " "Info: 4: + IC(1.690 ns) + CELL(0.117 ns) = 9.636 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { reg_in[25]~7 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 15.37 % ) " "Info: Total cell delay = 1.481 ns ( 15.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.155 ns ( 84.63 % ) " "Info: Total interconnect delay = 8.155 ns ( 84.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.636 ns" { Mem_Bus[25] Mem_Bus[25]~25 reg_in[25]~7 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.636 ns" { Mem_Bus[25] {} Mem_Bus[25]~25 {} reg_in[25]~7 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 {} } { 0.000ns 0.000ns 6.465ns 1.690ns } { 0.000ns 0.843ns 0.521ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.926 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.746 ns) 2.926 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25 3 MEM M4K_X17_Y18 1 " "Info: 3: + IC(0.916 ns) + CELL(0.746 ns) = 2.926 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~porta_datain_reg25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.56 % ) " "Info: Total cell delay = 1.772 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.636 ns" { Mem_Bus[25] Mem_Bus[25]~25 reg_in[25]~7 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.636 ns" { Mem_Bus[25] {} Mem_Bus[25]~25 {} reg_in[25]~7 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 {} } { 0.000ns 0.000ns 6.465ns 1.690ns } { 0.000ns 0.843ns 0.521ns 0.117ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Mem_Bus\[7\] Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 13.136 ns memory " "Info: tco from clock \"CLK\" to destination pin \"Mem_Bus\[7\]\" through memory \"Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0\" is 13.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.963 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.783 ns) 2.963 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y18 32 " "Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.05 % ) " "Info: Total cell delay = 1.809 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 38.95 % ) " "Info: Total interconnect delay = 1.154 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.939 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a7 2 MEM M4K_X17_Y18 6 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y18; Fanout = 6; MEM Node = 'Register:REG\|altsyncram:REG_rtl_1\|altsyncram_f7l1:auto_generated\|ram_block1a7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "db/altsyncram_f7l1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/db/altsyncram_f7l1.tdf" 261 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.569 ns) + CELL(2.996 ns) 9.939 ns Mem_Bus\[7\] 3 PIN PIN_C7 0 " "Info: 3: + IC(3.569 ns) + CELL(2.996 ns) = 9.939 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'Mem_Bus\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 Mem_Bus[7] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.370 ns ( 64.09 % ) " "Info: Total cell delay = 6.370 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.569 ns ( 35.91 % ) " "Info: Total interconnect delay = 3.569 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.939 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 Mem_Bus[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.939 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 {} Mem_Bus[7] {} } { 0.000ns 0.000ns 3.569ns } { 0.000ns 3.374ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { CLK CLK~clkctrl Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.939 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 Mem_Bus[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.939 ns" { Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 {} Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7 {} Mem_Bus[7] {} } { 0.000ns 0.000ns 3.569ns } { 0.000ns 3.374ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.011 RST CLK 0.255 ns register " "Info: th for register \"state.011\" (data pin = \"RST\", clock pin = \"CLK\") is 0.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.011 3 REG LCFF_X22_Y14_N29 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'state.011'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl state.011 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLK CLK~clkctrl state.011 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLK {} CLK~combout {} CLK~clkctrl {} state.011 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.892 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns RST 1 PIN PIN_L21 39 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 39; PIN Node = 'RST'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.177 ns) 2.796 ns state~10 2 COMB LCCOMB_X22_Y14_N28 1 " "Info: 2: + IC(1.593 ns) + CELL(0.177 ns) = 2.796 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'state~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { RST state~10 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.892 ns state.011 3 REG LCFF_X22_Y14_N29 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.892 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'state.011'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~10 state.011 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/MIPS/MIPS.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 44.92 % ) " "Info: Total cell delay = 1.299 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 55.08 % ) " "Info: Total interconnect delay = 1.593 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { RST state~10 state.011 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { RST {} RST~combout {} state~10 {} state.011 {} } { 0.000ns 0.000ns 1.593ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLK CLK~clkctrl state.011 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLK {} CLK~combout {} CLK~clkctrl {} state.011 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { RST state~10 state.011 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { RST {} RST~combout {} state~10 {} state.011 {} } { 0.000ns 0.000ns 1.593ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 12:45:09 2017 " "Info: Processing ended: Tue Nov 21 12:45:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
