Analysis & Synthesis report for DE2bot
Thu Mar 27 16:30:35 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Mar 27 16:30:35 2014            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2bot                                       ;
; Top-level Entity Name              ; DE2bot                                       ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2bot             ; DE2bot             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 27 16:30:33 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2bot -c DE2bot
Info: Found 2 design units, including 1 entities, in source file acc_clk_gen.vhd
    Info: Found design unit 1: ACC_CLK_GEN-a
    Info: Found entity 1: ACC_CLK_GEN
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file altsyncram_db0.vhd
    Info: Found design unit 1: altsyncram_db0-SYN
    Info: Found entity 1: altsyncram_db0
Info: Found 1 design units, including 1 entities, in source file dac_beep.bdf
    Info: Found entity 1: DAC_BEEP
Info: Found 1 design units, including 1 entities, in source file de2bot.bdf
    Info: Found entity 1: DE2bot
Info: Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info: Found design unit 1: DIG_IN-a
    Info: Found entity 1: DIG_IN
Info: Found 2 design units, including 1 entities, in source file hex_disp.vhd
    Info: Found design unit 1: HEX_DISP-a
    Info: Found entity 1: HEX_DISP
Info: Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd
    Info: Found design unit 1: i2c_ctrl-main
    Info: Found entity 1: i2c_ctrl
Info: Found 1 design units, including 1 entities, in source file i2c_interface.bdf
    Info: Found entity 1: I2C_INTERFACE
Info: Found 1 design units, including 1 entities, in source file i2c_master.bdf
    Info: Found entity 1: I2C_master
Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd
    Info: Found design unit 1: IO_DECODER-a
    Info: Found entity 1: IO_DECODER
Info: Found 1 design units, including 1 entities, in source file ir_rcvr.bdf
    Info: Found entity 1: IR_RCVR
Info: Found 2 design units, including 1 entities, in source file leds.vhd
    Info: Found design unit 1: LEDS-a
    Info: Found entity 1: LEDS
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_oe0.vhd
    Info: Found design unit 1: lpm_add_sub_oe0-SYN
    Info: Found entity 1: lpm_add_sub_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd
    Info: Found design unit 1: lpm_bustri_oe0-SYN
    Info: Found entity 1: lpm_bustri_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir0.vhd
    Info: Found design unit 1: lpm_compare_ir0-SYN
    Info: Found entity 1: lpm_compare_ir0
Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir1.vhd
    Info: Found design unit 1: lpm_compare_ir1-SYN
    Info: Found entity 1: lpm_compare_ir1
Info: Found 2 design units, including 1 entities, in source file lpm_compare_ir2.vhd
    Info: Found design unit 1: lpm_compare_ir2-SYN
    Info: Found entity 1: lpm_compare_ir2
Info: Found 2 design units, including 1 entities, in source file lpm_constant_oe0.vhd
    Info: Found design unit 1: lpm_constant_oe0-SYN
    Info: Found entity 1: lpm_constant_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_counter_db0.vhd
    Info: Found design unit 1: lpm_counter_db0-SYN
    Info: Found entity 1: lpm_counter_db0
Info: Found 2 design units, including 1 entities, in source file lpm_counter_ir0.vhd
    Info: Found design unit 1: lpm_counter_ir0-SYN
    Info: Found entity 1: lpm_counter_ir0
Info: Found 2 design units, including 1 entities, in source file lpm_counter_ir1.vhd
    Info: Found design unit 1: lpm_counter_ir1-SYN
    Info: Found entity 1: lpm_counter_ir1
Info: Found 2 design units, including 1 entities, in source file lpm_counter_oe0.vhd
    Info: Found design unit 1: lpm_counter_oe0-SYN
    Info: Found entity 1: lpm_counter_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_i2c0.vhd
    Info: Found design unit 1: lpm_dff_i2c0-SYN
    Info: Found entity 1: lpm_dff_i2c0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_i2c1.vhd
    Info: Found design unit 1: lpm_dff_i2c1-SYN
    Info: Found entity 1: lpm_dff_i2c1
Info: Found 2 design units, including 1 entities, in source file lpm_dff_oe0.vhd
    Info: Found design unit 1: lpm_dff_oe0-SYN
    Info: Found entity 1: lpm_dff_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_mult_oe0.vhd
    Info: Found design unit 1: lpm_mult_oe0-SYN
    Info: Found entity 1: lpm_mult_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_mux_i2c0.vhd
    Info: Found design unit 1: lpm_mux_i2c0-SYN
    Info: Found entity 1: lpm_mux_i2c0
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_db0.vhd
    Info: Found design unit 1: lpm_shiftreg_db0-SYN
    Info: Found entity 1: lpm_shiftreg_db0
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_i2c0.vhd
    Info: Found design unit 1: lpm_shiftreg_i2c0-SYN
    Info: Found entity 1: lpm_shiftreg_i2c0
Info: Found 2 design units, including 1 entities, in source file odometry.vhd
    Info: Found design unit 1: ODOMETRY-A
    Info: Found entity 1: ODOMETRY
Info: Found 2 design units, including 1 entities, in source file oneshot_i2c.vhd
    Info: Found design unit 1: ONESHOT_I2C-a
    Info: Found entity 1: ONESHOT_I2C
Info: Found 1 design units, including 1 entities, in source file optical_encoder.bdf
    Info: Found entity 1: OPTICAL_ENCODER
Info: Found 1 design units, including 1 entities, in source file posn_vel.bdf
    Info: Found entity 1: POSN_VEL
Info: Found 1 design units, including 1 entities, in source file quad_hex.bdf
    Info: Found entity 1: QUAD_HEX
Info: Found 1 design units, including 1 entities, in source file quadrature_decode.bdf
    Info: Found entity 1: QUADRATURE_DECODE
Info: Found 1 design units, including 1 entities, in source file safety_enable.bdf
    Info: Found entity 1: SAFETY_ENABLE
Info: Found 2 design units, including 1 entities, in source file scomp.vhd
    Info: Found design unit 1: SCOMP-a
    Info: Found entity 1: SCOMP
Info: Found 2 design units, including 1 entities, in source file slcd.vhd
    Info: Found design unit 1: SLCD-a
    Info: Found entity 1: SLCD
Info: Found 2 design units, including 1 entities, in source file sonar.vhd
    Info: Found design unit 1: SONAR-behavior
    Info: Found entity 1: SONAR
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: TIMER-a
    Info: Found entity 1: TIMER
Info: Found 2 design units, including 1 entities, in source file vel_control.vhd
    Info: Found design unit 1: VEL_CONTROL-a
    Info: Found entity 1: VEL_CONTROL
Info: Found 2 design units, including 1 entities, in source file lpm_dff_db0.vhd
    Info: Found design unit 1: lpm_dff_db0-SYN
    Info: Found entity 1: lpm_dff_db0
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_db0.vhd
    Info: Found design unit 1: lpm_add_sub_db0-SYN
    Info: Found entity 1: lpm_add_sub_db0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_db1.vhd
    Info: Found design unit 1: lpm_dff_db1-SYN
    Info: Found entity 1: lpm_dff_db1
Info: Found 1 design units, including 1 entities, in source file uart_interface.bdf
    Info: Found entity 1: UART_INTERFACE
Info: Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info: Found design unit 1: altpll1-SYN
    Info: Found entity 1: altpll1
Error (10511): VHDL Qualified Expression error at SCOMP.vhd(306): SQRT type specified in Qualified Expression must match std_logic_vector type that is implied for expression by context File: C:/Users/Idan/Documents/College/Semester 2/ECE 2031/Final Project/DE2bot_Spring14/SCOMP.vhd Line: 306
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 225 megabytes
    Error: Processing ended: Thu Mar 27 16:30:35 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


