$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue May 28 17:11:03 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 NZVC[0]~output_o $end
$var wire 1 8 NZVC[1]~output_o $end
$var wire 1 9 NZVC[2]~output_o $end
$var wire 1 : NZVC[3]~output_o $end
$var wire 1 ; Result[0]~output_o $end
$var wire 1 < Result[1]~output_o $end
$var wire 1 = Result[2]~output_o $end
$var wire 1 > Result[3]~output_o $end
$var wire 1 ? Result[4]~output_o $end
$var wire 1 @ Result[5]~output_o $end
$var wire 1 A Result[6]~output_o $end
$var wire 1 B Result[7]~output_o $end
$var wire 1 C B[7]~input_o $end
$var wire 1 D A[7]~input_o $end
$var wire 1 E A[6]~input_o $end
$var wire 1 F B[6]~input_o $end
$var wire 1 G B[5]~input_o $end
$var wire 1 H A[5]~input_o $end
$var wire 1 I B[4]~input_o $end
$var wire 1 J A[4]~input_o $end
$var wire 1 K B[3]~input_o $end
$var wire 1 L A[3]~input_o $end
$var wire 1 M A[2]~input_o $end
$var wire 1 N B[2]~input_o $end
$var wire 1 O B[1]~input_o $end
$var wire 1 P A[1]~input_o $end
$var wire 1 Q A[0]~input_o $end
$var wire 1 R B[0]~input_o $end
$var wire 1 S Add0~1 $end
$var wire 1 T Add0~3 $end
$var wire 1 U Add0~5 $end
$var wire 1 V Add0~7 $end
$var wire 1 W Add0~9 $end
$var wire 1 X Add0~11 $end
$var wire 1 Y Add0~13 $end
$var wire 1 Z Add0~15 $end
$var wire 1 [ Add0~16_combout $end
$var wire 1 \ Add3~1 $end
$var wire 1 ] Add3~3 $end
$var wire 1 ^ Add3~5 $end
$var wire 1 _ Add3~7 $end
$var wire 1 ` Add3~9 $end
$var wire 1 a Add3~11 $end
$var wire 1 b Add3~13 $end
$var wire 1 c Add3~15 $end
$var wire 1 d Add3~16_combout $end
$var wire 1 e ALU_Sel[0]~input_o $end
$var wire 1 f ALU_Sel[2]~input_o $end
$var wire 1 g ALU_Sel[1]~input_o $end
$var wire 1 h Mux2~0_combout $end
$var wire 1 i Mux10~0_combout $end
$var wire 1 j Add3~14_combout $end
$var wire 1 k Mux2~1_combout $end
$var wire 1 l Add0~14_combout $end
$var wire 1 m Add1~1 $end
$var wire 1 n Add1~3 $end
$var wire 1 o Add1~5 $end
$var wire 1 p Add1~7 $end
$var wire 1 q Add1~9 $end
$var wire 1 r Add1~11 $end
$var wire 1 s Add1~13 $end
$var wire 1 t Add1~14_combout $end
$var wire 1 u Mux2~2_combout $end
$var wire 1 v Mux1~0_combout $end
$var wire 1 w Mux1~1_combout $end
$var wire 1 x Add2~17_combout $end
$var wire 1 y Add2~1 $end
$var wire 1 z Add2~3 $end
$var wire 1 { Add2~5 $end
$var wire 1 | Add2~7 $end
$var wire 1 } Add2~9 $end
$var wire 1 ~ Add2~11 $end
$var wire 1 !! Add2~13 $end
$var wire 1 "! Add2~14_combout $end
$var wire 1 #! Add2~16_combout $end
$var wire 1 $! Add2~18_combout $end
$var wire 1 %! Mux2~3_combout $end
$var wire 1 &! Add2~19_combout $end
$var wire 1 '! Mux9~2_combout $end
$var wire 1 (! Mux9~3_combout $end
$var wire 1 )! Add1~2_combout $end
$var wire 1 *! Add0~2_combout $end
$var wire 1 +! Add2~20_combout $end
$var wire 1 ,! Add2~21_combout $end
$var wire 1 -! Add2~2_combout $end
$var wire 1 .! Add2~22_combout $end
$var wire 1 /! Add3~2_combout $end
$var wire 1 0! Add0~4_combout $end
$var wire 1 1! Add1~4_combout $end
$var wire 1 2! Mux6~0_combout $end
$var wire 1 3! Mux6~1_combout $end
$var wire 1 4! Add2~4_combout $end
$var wire 1 5! Add2~23_combout $end
$var wire 1 6! Add3~4_combout $end
$var wire 1 7! Add2~24_combout $end
$var wire 1 8! Equal0~0_combout $end
$var wire 1 9! Add3~6_combout $end
$var wire 1 :! Add1~6_combout $end
$var wire 1 ;! Add0~6_combout $end
$var wire 1 <! Mux5~0_combout $end
$var wire 1 =! Mux5~1_combout $end
$var wire 1 >! Add2~6_combout $end
$var wire 1 ?! Add2~25_combout $end
$var wire 1 @! Add2~26_combout $end
$var wire 1 A! Add2~12_combout $end
$var wire 1 B! Add0~12_combout $end
$var wire 1 C! Add1~12_combout $end
$var wire 1 D! Mux2~4_combout $end
$var wire 1 E! Mux2~5_combout $end
$var wire 1 F! Add2~31_combout $end
$var wire 1 G! Add3~12_combout $end
$var wire 1 H! Add2~32_combout $end
$var wire 1 I! Add3~10_combout $end
$var wire 1 J! Add2~10_combout $end
$var wire 1 K! Add0~10_combout $end
$var wire 1 L! Add1~10_combout $end
$var wire 1 M! Mux3~0_combout $end
$var wire 1 N! Mux3~1_combout $end
$var wire 1 O! Add2~29_combout $end
$var wire 1 P! Add2~30_combout $end
$var wire 1 Q! Add2~8_combout $end
$var wire 1 R! Add0~8_combout $end
$var wire 1 S! Add1~8_combout $end
$var wire 1 T! Mux4~0_combout $end
$var wire 1 U! Mux4~1_combout $end
$var wire 1 V! Add2~27_combout $end
$var wire 1 W! Add3~8_combout $end
$var wire 1 X! Add2~28_combout $end
$var wire 1 Y! Equal0~1_combout $end
$var wire 1 Z! Add2~0_combout $end
$var wire 1 [! Add0~0_combout $end
$var wire 1 \! Add1~0_combout $end
$var wire 1 ]! Mux8~0_combout $end
$var wire 1 ^! Mux8~1_combout $end
$var wire 1 _! Add2~33_combout $end
$var wire 1 `! Add3~0_combout $end
$var wire 1 a! Add2~34_combout $end
$var wire 1 b! Equal0~2_combout $end
$var wire 1 c! Add2~35_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
b0 "
b1000 #
0'
0&
0%
1$
0/
0.
0-
1,
0+
0*
0)
1(
x0
01
12
x3
14
15
16
07
08
09
1:
0;
0<
0=
1>
0?
0@
0A
1B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
1U
0V
1W
0X
1Y
1Z
1[
0\
1]
0^
1_
0`
1a
0b
1c
0d
0e
0f
0g
1h
0i
1j
0k
1l
0m
1n
0o
1p
0q
1r
0s
1t
0u
1v
1w
0x
0y
1z
0{
1|
0}
1~
0!!
0"!
0#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
18!
19!
0:!
1;!
1<!
1=!
1>!
0?!
1@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
$end
#1000000
