// Seed: 3478338355
module module_0 (
    output supply0 id_0
);
  assign id_0 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    output tri id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8
);
  assign id_8 = -1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8
);
  logic id_10;
  module_0 modCall_1 (id_1);
  assign id_10 = -1;
endmodule
