
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001be6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  0801c000  0801c000  0002c000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c9e8  0801c9e8  000323e8  2**0
                  CONTENTS
  4 .ARM          00000008  0801c9e8  0801c9e8  0002c9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c9f0  0801c9f0  000323e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c9f0  0801c9f0  0002c9f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c9f4  0801c9f4  0002c9f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000023e8  20000000  0801c9f8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d764  200023e8  0801ede0  000323e8  2**3
                  ALLOC
 10 ._user_heap_stack 000063c4  2000fb4c  0801ede0  0003fb4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000323e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035697  00000000  00000000  00032418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000713d  00000000  00000000  00067aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e88  00000000  00000000  0006ebf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c30  00000000  00000000  00070a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aef0  00000000  00000000  000726a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000291bf  00000000  00000000  0009d598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df0a8  00000000  00000000  000c6757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a57ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000969c  00000000  00000000  001a5854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200023e8 	.word	0x200023e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801bfe4 	.word	0x0801bfe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200023ec 	.word	0x200023ec
 80001cc:	0801bfe4 	.word	0x0801bfe4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <packetRead>:
extern SCARA_LSPB_Clutch_TypeDef  gcode_clutch_configure[200];
Position_DataType position_type;
SCARA_Gcode_Cor_TypeDef	Gcode_Cor[1000];
uint16_t point_counter = 0, current_clutch_index = 0;
Robot_CommandTypedef pnp_move_option = CMD_MOVE_LINE;
Robot_CommandTypedef 	packetRead	(uint8_t *message, int32_t length, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	; 0x30
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
 8000ffc:	603b      	str	r3, [r7, #0]
	Transfer_Protocol protocol_id = message[0];
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    duty_cmd->id_command = message[1];
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3301      	adds	r3, #1
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	609a      	str	r2, [r3, #8]
	int32_t temp_pointer = 2;
 8001012:	2302      	movs	r3, #2
 8001014:	62fb      	str	r3, [r7, #44]	; 0x2c
    switch(protocol_id) 
 8001016:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <packetRead+0x38>
 800101e:	2b01      	cmp	r3, #1
 8001020:	f000 8205 	beq.w	800142e <packetRead+0x43e>
 8001024:	f001 b800 	b.w	8002028 <packetRead+0x1038>
    {
        // reserved for Gcode file transfer
        case FILE_TRANSMISION:
        {
        	temp_pointer = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	62fb      	str	r3, [r7, #44]	; 0x2c

        	do {
        		Gcode_Packet_Command_TypeDef move_type 	= message[temp_pointer] & 0x0f;
 800102c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	f003 030f 	and.w	r3, r3, #15
 8001038:	74bb      	strb	r3, [r7, #18]
				switch (move_type){
 800103a:	7cbb      	ldrb	r3, [r7, #18]
 800103c:	2b04      	cmp	r3, #4
 800103e:	f200 81ee 	bhi.w	800141e <packetRead+0x42e>
 8001042:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <packetRead+0x58>)
 8001044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001048:	0800105d 	.word	0x0800105d
 800104c:	08001175 	.word	0x08001175
 8001050:	080012c1 	.word	0x080012c1
 8001054:	080012c1 	.word	0x080012c1
 8001058:	080010f7 	.word	0x080010f7
				case FIRST_PACKET:{
					Gcode_Mode = message[temp_pointer++] >> 4 & 0x0f;
 800105c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001062:	461a      	mov	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4413      	add	r3, r2
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	091b      	lsrs	r3, r3, #4
 800106c:	b2db      	uxtb	r3, r3
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b88      	ldr	r3, [pc, #544]	; (8001298 <packetRead+0x2a8>)
 8001076:	701a      	strb	r2, [r3, #0]
					down_z_height = (double)B2I(temp_pointer)*COR_INVERSE_SCALE; temp_pointer+=4;
 8001078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	4413      	add	r3, r2
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa4f 	bl	8000524 <__aeabi_i2d>
 8001086:	a382      	add	r3, pc, #520	; (adr r3, 8001290 <packetRead+0x2a0>)
 8001088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108c:	f7ff fab4 	bl	80005f8 <__aeabi_dmul>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4981      	ldr	r1, [pc, #516]	; (800129c <packetRead+0x2ac>)
 8001096:	e9c1 2300 	strd	r2, r3, [r1]
 800109a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800109c:	3304      	adds	r3, #4
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c
					up_z_height   = (double)B2I(temp_pointer)*COR_INVERSE_SCALE; temp_pointer+=4;
 80010a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4413      	add	r3, r2
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fa3b 	bl	8000524 <__aeabi_i2d>
 80010ae:	a378      	add	r3, pc, #480	; (adr r3, 8001290 <packetRead+0x2a0>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff faa0 	bl	80005f8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4978      	ldr	r1, [pc, #480]	; (80012a0 <packetRead+0x2b0>)
 80010be:	e9c1 2300 	strd	r2, r3, [r1]
 80010c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c4:	3304      	adds	r3, #4
 80010c6:	62fb      	str	r3, [r7, #44]	; 0x2c
					total_num_of_point = B2I(temp_pointer);						 temp_pointer+=4;
 80010c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4413      	add	r3, r2
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a74      	ldr	r2, [pc, #464]	; (80012a4 <packetRead+0x2b4>)
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d6:	3304      	adds	r3, #4
 80010d8:	62fb      	str	r3, [r7, #44]	; 0x2c
					point_counter = 0;
 80010da:	4b73      	ldr	r3, [pc, #460]	; (80012a8 <packetRead+0x2b8>)
 80010dc:	2200      	movs	r2, #0
 80010de:	801a      	strh	r2, [r3, #0]
					current_clutch_index = 0;
 80010e0:	4b72      	ldr	r3, [pc, #456]	; (80012ac <packetRead+0x2bc>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	801a      	strh	r2, [r3, #0]
					pre_clutch_index = -1;
 80010e6:	4b72      	ldr	r3, [pc, #456]	; (80012b0 <packetRead+0x2c0>)
 80010e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ec:	801a      	strh	r2, [r3, #0]
					pre_height = UP_Z;
 80010ee:	4b71      	ldr	r3, [pc, #452]	; (80012b4 <packetRead+0x2c4>)
 80010f0:	2205      	movs	r2, #5
 80010f2:	701a      	strb	r2, [r3, #0]
				}
				break;
 80010f4:	e193      	b.n	800141e <packetRead+0x42e>
				case CLUTCH_HEADER_TYPE:{
					temp_pointer++;
 80010f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010f8:	3301      	adds	r3, #1
 80010fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					gcode_clutch_configure[current_clutch_index].total_s     = B2I(temp_pointer); temp_pointer+=4;
 80010fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4413      	add	r3, r2
 8001102:	4a6a      	ldr	r2, [pc, #424]	; (80012ac <packetRead+0x2bc>)
 8001104:	8812      	ldrh	r2, [r2, #0]
 8001106:	4610      	mov	r0, r2
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	496b      	ldr	r1, [pc, #428]	; (80012b8 <packetRead+0x2c8>)
 800110c:	4603      	mov	r3, r0
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	4403      	add	r3, r0
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	440b      	add	r3, r1
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800111a:	3304      	adds	r3, #4
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
					gcode_clutch_configure[current_clutch_index].veloc 	     = B2I(temp_pointer); temp_pointer+=4;
 800111e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	4413      	add	r3, r2
 8001124:	4a61      	ldr	r2, [pc, #388]	; (80012ac <packetRead+0x2bc>)
 8001126:	8812      	ldrh	r2, [r2, #0]
 8001128:	4610      	mov	r0, r2
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4962      	ldr	r1, [pc, #392]	; (80012b8 <packetRead+0x2c8>)
 800112e:	4603      	mov	r3, r0
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4403      	add	r3, r0
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	3304      	adds	r3, #4
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800113e:	3304      	adds	r3, #4
 8001140:	62fb      	str	r3, [r7, #44]	; 0x2c
					gcode_clutch_configure[current_clutch_index].Depth_Feed  = B2I(temp_pointer); temp_pointer+=4;
 8001142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	4a58      	ldr	r2, [pc, #352]	; (80012ac <packetRead+0x2bc>)
 800114a:	8812      	ldrh	r2, [r2, #0]
 800114c:	4610      	mov	r0, r2
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4959      	ldr	r1, [pc, #356]	; (80012b8 <packetRead+0x2c8>)
 8001152:	4603      	mov	r3, r0
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	4403      	add	r3, r0
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	440b      	add	r3, r1
 800115c:	3308      	adds	r3, #8
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001162:	3304      	adds	r3, #4
 8001164:	62fb      	str	r3, [r7, #44]	; 0x2c
					current_clutch_index++;
 8001166:	4b51      	ldr	r3, [pc, #324]	; (80012ac <packetRead+0x2bc>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	3301      	adds	r3, #1
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b4f      	ldr	r3, [pc, #316]	; (80012ac <packetRead+0x2bc>)
 8001170:	801a      	strh	r2, [r3, #0]
				}
				break;
 8001172:	e154      	b.n	800141e <packetRead+0x42e>
				case LINEAR_TYPE:{
					Gcode_Cor[point_counter].configure.type_define[0] = move_type;
 8001174:	4b4c      	ldr	r3, [pc, #304]	; (80012a8 <packetRead+0x2b8>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	4a50      	ldr	r2, [pc, #320]	; (80012bc <packetRead+0x2cc>)
 800117c:	460b      	mov	r3, r1
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	1a5b      	subs	r3, r3, r1
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	331a      	adds	r3, #26
 8001188:	7cba      	ldrb	r2, [r7, #18]
 800118a:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].configure.type_define[1] = message[temp_pointer++] >> 4 & 0x0f;
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001192:	461a      	mov	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	091b      	lsrs	r3, r3, #4
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4a42      	ldr	r2, [pc, #264]	; (80012a8 <packetRead+0x2b8>)
 80011a0:	8812      	ldrh	r2, [r2, #0]
 80011a2:	4611      	mov	r1, r2
 80011a4:	f003 030f 	and.w	r3, r3, #15
 80011a8:	b2d8      	uxtb	r0, r3
 80011aa:	4a44      	ldr	r2, [pc, #272]	; (80012bc <packetRead+0x2cc>)
 80011ac:	460b      	mov	r3, r1
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	1a5b      	subs	r3, r3, r1
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	331b      	adds	r3, #27
 80011b8:	4602      	mov	r2, r0
 80011ba:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].X = B2I(temp_pointer);	temp_pointer+=4;
 80011bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4413      	add	r3, r2
 80011c2:	4a39      	ldr	r2, [pc, #228]	; (80012a8 <packetRead+0x2b8>)
 80011c4:	8812      	ldrh	r2, [r2, #0]
 80011c6:	4610      	mov	r0, r2
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	493c      	ldr	r1, [pc, #240]	; (80012bc <packetRead+0x2cc>)
 80011cc:	4603      	mov	r3, r0
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	1a1b      	subs	r3, r3, r0
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011da:	3304      	adds	r3, #4
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].Y = B2I(temp_pointer);	temp_pointer+=4;
 80011de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a30      	ldr	r2, [pc, #192]	; (80012a8 <packetRead+0x2b8>)
 80011e6:	8812      	ldrh	r2, [r2, #0]
 80011e8:	4610      	mov	r0, r2
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4933      	ldr	r1, [pc, #204]	; (80012bc <packetRead+0x2cc>)
 80011ee:	4603      	mov	r3, r0
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	1a1b      	subs	r3, r3, r0
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	3304      	adds	r3, #4
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fe:	3304      	adds	r3, #4
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
					if(Gcode_Mode == GCODE_LINEAR){
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <packetRead+0x2a8>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b07      	cmp	r3, #7
 8001208:	d112      	bne.n	8001230 <packetRead+0x240>
						Gcode_Cor[point_counter].F = B2I(temp_pointer);	temp_pointer+=4;
 800120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	4413      	add	r3, r2
 8001210:	4a25      	ldr	r2, [pc, #148]	; (80012a8 <packetRead+0x2b8>)
 8001212:	8812      	ldrh	r2, [r2, #0]
 8001214:	4610      	mov	r0, r2
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4928      	ldr	r1, [pc, #160]	; (80012bc <packetRead+0x2cc>)
 800121a:	4603      	mov	r3, r0
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	1a1b      	subs	r3, r3, r0
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	3308      	adds	r3, #8
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122a:	3304      	adds	r3, #4
 800122c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800122e:	e025      	b.n	800127c <packetRead+0x28c>
					}else if(Gcode_Mode == GCODE_SMOOTH_LSPB){
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <packetRead+0x2a8>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b08      	cmp	r3, #8
 8001236:	d121      	bne.n	800127c <packetRead+0x28c>
						Gcode_Cor[point_counter].configure.clutch_index = current_clutch_index - 1;
 8001238:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <packetRead+0x2bc>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <packetRead+0x2b8>)
 800123e:	8812      	ldrh	r2, [r2, #0]
 8001240:	4611      	mov	r1, r2
 8001242:	3b01      	subs	r3, #1
 8001244:	b298      	uxth	r0, r3
 8001246:	4a1d      	ldr	r2, [pc, #116]	; (80012bc <packetRead+0x2cc>)
 8001248:	460b      	mov	r3, r1
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	1a5b      	subs	r3, r3, r1
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	3318      	adds	r3, #24
 8001254:	4602      	mov	r2, r0
 8001256:	801a      	strh	r2, [r3, #0]
						Gcode_Cor[point_counter].T = B2I(temp_pointer);	temp_pointer+=4;
 8001258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	4413      	add	r3, r2
 800125e:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <packetRead+0x2b8>)
 8001260:	8812      	ldrh	r2, [r2, #0]
 8001262:	4610      	mov	r0, r2
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4915      	ldr	r1, [pc, #84]	; (80012bc <packetRead+0x2cc>)
 8001268:	4603      	mov	r3, r0
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	1a1b      	subs	r3, r3, r0
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	3314      	adds	r3, #20
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001278:	3304      	adds	r3, #4
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					point_counter++;
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <packetRead+0x2b8>)
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	3301      	adds	r3, #1
 8001282:	b29a      	uxth	r2, r3
 8001284:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <packetRead+0x2b8>)
 8001286:	801a      	strh	r2, [r3, #0]
				}
				break;
 8001288:	e0c9      	b.n	800141e <packetRead+0x42e>
 800128a:	bf00      	nop
 800128c:	f3af 8000 	nop.w
 8001290:	a0000000 	.word	0xa0000000
 8001294:	3eb0c6f7 	.word	0x3eb0c6f7
 8001298:	200065c8 	.word	0x200065c8
 800129c:	20006f38 	.word	0x20006f38
 80012a0:	200065c0 	.word	0x200065c0
 80012a4:	20006f90 	.word	0x20006f90
 80012a8:	20002404 	.word	0x20002404
 80012ac:	20002406 	.word	0x20002406
 80012b0:	2000dd0a 	.word	0x2000dd0a
 80012b4:	20006f68 	.word	0x20006f68
 80012b8:	200065d8 	.word	0x200065d8
 80012bc:	20006fa0 	.word	0x20006fa0
				case ARC_CW_TYPE:
				case ARC_AW_TYPE:{
					Gcode_Cor[point_counter].configure.type_define[0] = move_type;
 80012c0:	4bb9      	ldr	r3, [pc, #740]	; (80015a8 <packetRead+0x5b8>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	4ab9      	ldr	r2, [pc, #740]	; (80015ac <packetRead+0x5bc>)
 80012c8:	460b      	mov	r3, r1
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	1a5b      	subs	r3, r3, r1
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4413      	add	r3, r2
 80012d2:	331a      	adds	r3, #26
 80012d4:	7cba      	ldrb	r2, [r7, #18]
 80012d6:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].configure.type_define[1] = message[temp_pointer++] >> 4 & 0x0f;
 80012d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80012de:	461a      	mov	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4413      	add	r3, r2
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	4aaf      	ldr	r2, [pc, #700]	; (80015a8 <packetRead+0x5b8>)
 80012ec:	8812      	ldrh	r2, [r2, #0]
 80012ee:	4611      	mov	r1, r2
 80012f0:	f003 030f 	and.w	r3, r3, #15
 80012f4:	b2d8      	uxtb	r0, r3
 80012f6:	4aad      	ldr	r2, [pc, #692]	; (80015ac <packetRead+0x5bc>)
 80012f8:	460b      	mov	r3, r1
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	1a5b      	subs	r3, r3, r1
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	331b      	adds	r3, #27
 8001304:	4602      	mov	r2, r0
 8001306:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].X = B2I(temp_pointer);	temp_pointer+=4;
 8001308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	4413      	add	r3, r2
 800130e:	4aa6      	ldr	r2, [pc, #664]	; (80015a8 <packetRead+0x5b8>)
 8001310:	8812      	ldrh	r2, [r2, #0]
 8001312:	4610      	mov	r0, r2
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	49a5      	ldr	r1, [pc, #660]	; (80015ac <packetRead+0x5bc>)
 8001318:	4603      	mov	r3, r0
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	1a1b      	subs	r3, r3, r0
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	440b      	add	r3, r1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001326:	3304      	adds	r3, #4
 8001328:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].Y = B2I(temp_pointer);	temp_pointer+=4;
 800132a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	4a9d      	ldr	r2, [pc, #628]	; (80015a8 <packetRead+0x5b8>)
 8001332:	8812      	ldrh	r2, [r2, #0]
 8001334:	4610      	mov	r0, r2
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	499c      	ldr	r1, [pc, #624]	; (80015ac <packetRead+0x5bc>)
 800133a:	4603      	mov	r3, r0
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	1a1b      	subs	r3, r3, r0
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	3304      	adds	r3, #4
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800134a:	3304      	adds	r3, #4
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c
					if(Gcode_Mode == GCODE_LINEAR){
 800134e:	4b98      	ldr	r3, [pc, #608]	; (80015b0 <packetRead+0x5c0>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b07      	cmp	r3, #7
 8001354:	d112      	bne.n	800137c <packetRead+0x38c>
						Gcode_Cor[point_counter].F = B2I(temp_pointer);	temp_pointer+=4;
 8001356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	4413      	add	r3, r2
 800135c:	4a92      	ldr	r2, [pc, #584]	; (80015a8 <packetRead+0x5b8>)
 800135e:	8812      	ldrh	r2, [r2, #0]
 8001360:	4610      	mov	r0, r2
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4991      	ldr	r1, [pc, #580]	; (80015ac <packetRead+0x5bc>)
 8001366:	4603      	mov	r3, r0
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	1a1b      	subs	r3, r3, r0
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3308      	adds	r3, #8
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001376:	3304      	adds	r3, #4
 8001378:	62fb      	str	r3, [r7, #44]	; 0x2c
 800137a:	e025      	b.n	80013c8 <packetRead+0x3d8>
					}else if(Gcode_Mode == GCODE_SMOOTH_LSPB){
 800137c:	4b8c      	ldr	r3, [pc, #560]	; (80015b0 <packetRead+0x5c0>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b08      	cmp	r3, #8
 8001382:	d121      	bne.n	80013c8 <packetRead+0x3d8>
						Gcode_Cor[point_counter].configure.clutch_index = current_clutch_index - 1;
 8001384:	4b8b      	ldr	r3, [pc, #556]	; (80015b4 <packetRead+0x5c4>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	4a87      	ldr	r2, [pc, #540]	; (80015a8 <packetRead+0x5b8>)
 800138a:	8812      	ldrh	r2, [r2, #0]
 800138c:	4611      	mov	r1, r2
 800138e:	3b01      	subs	r3, #1
 8001390:	b298      	uxth	r0, r3
 8001392:	4a86      	ldr	r2, [pc, #536]	; (80015ac <packetRead+0x5bc>)
 8001394:	460b      	mov	r3, r1
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	1a5b      	subs	r3, r3, r1
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	3318      	adds	r3, #24
 80013a0:	4602      	mov	r2, r0
 80013a2:	801a      	strh	r2, [r3, #0]
						Gcode_Cor[point_counter].T = B2I(temp_pointer);	temp_pointer+=4;
 80013a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a7f      	ldr	r2, [pc, #508]	; (80015a8 <packetRead+0x5b8>)
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	4610      	mov	r0, r2
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	497e      	ldr	r1, [pc, #504]	; (80015ac <packetRead+0x5bc>)
 80013b4:	4603      	mov	r3, r0
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	1a1b      	subs	r3, r3, r0
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	3314      	adds	r3, #20
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c4:	3304      	adds	r3, #4
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					Gcode_Cor[point_counter].I = B2I(temp_pointer);	temp_pointer+=4;
 80013c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	4413      	add	r3, r2
 80013ce:	4a76      	ldr	r2, [pc, #472]	; (80015a8 <packetRead+0x5b8>)
 80013d0:	8812      	ldrh	r2, [r2, #0]
 80013d2:	4610      	mov	r0, r2
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4975      	ldr	r1, [pc, #468]	; (80015ac <packetRead+0x5bc>)
 80013d8:	4603      	mov	r3, r0
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	1a1b      	subs	r3, r3, r0
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	330c      	adds	r3, #12
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013e8:	3304      	adds	r3, #4
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].J = B2I(temp_pointer);	temp_pointer+=4;
 80013ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	4413      	add	r3, r2
 80013f2:	4a6d      	ldr	r2, [pc, #436]	; (80015a8 <packetRead+0x5b8>)
 80013f4:	8812      	ldrh	r2, [r2, #0]
 80013f6:	4610      	mov	r0, r2
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	496c      	ldr	r1, [pc, #432]	; (80015ac <packetRead+0x5bc>)
 80013fc:	4603      	mov	r3, r0
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	1a1b      	subs	r3, r3, r0
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	3310      	adds	r3, #16
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140c:	3304      	adds	r3, #4
 800140e:	62fb      	str	r3, [r7, #44]	; 0x2c
					point_counter++;
 8001410:	4b65      	ldr	r3, [pc, #404]	; (80015a8 <packetRead+0x5b8>)
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	b29a      	uxth	r2, r3
 8001418:	4b63      	ldr	r3, [pc, #396]	; (80015a8 <packetRead+0x5b8>)
 800141a:	801a      	strh	r2, [r3, #0]
				}
				break;
 800141c:	bf00      	nop
				}
        	}while(temp_pointer < length);
 800141e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	429a      	cmp	r2, r3
 8001424:	f6ff ae02 	blt.w	800102c <packetRead+0x3c>
        	return CMD_GCODE;
 8001428:	231a      	movs	r3, #26
 800142a:	f000 bdfe 	b.w	800202a <packetRead+0x103a>
        break;

        // command control from pc
        case COMMAND_TRANSMISION:
        {
        	Robot_CommandTypedef command_id = message[1];
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	785b      	ldrb	r3, [r3, #1]
 8001432:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
            switch(command_id)
 8001436:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800143a:	2b19      	cmp	r3, #25
 800143c:	f200 85f2 	bhi.w	8002024 <packetRead+0x1034>
 8001440:	a201      	add	r2, pc, #4	; (adr r2, 8001448 <packetRead+0x458>)
 8001442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001446:	bf00      	nop
 8001448:	080014b1 	.word	0x080014b1
 800144c:	080014c9 	.word	0x080014c9
 8001450:	080014e1 	.word	0x080014e1
 8001454:	080015c9 	.word	0x080015c9
 8001458:	08001815 	.word	0x08001815
 800145c:	080015c9 	.word	0x080015c9
 8001460:	08001a87 	.word	0x08001a87
 8001464:	08001a8b 	.word	0x08001a8b
 8001468:	08002025 	.word	0x08002025
 800146c:	08001aab 	.word	0x08001aab
 8001470:	08001ac9 	.word	0x08001ac9
 8001474:	08001b2b 	.word	0x08001b2b
 8001478:	08001bf9 	.word	0x08001bf9
 800147c:	08001ff5 	.word	0x08001ff5
 8001480:	08002005 	.word	0x08002005
 8001484:	08002025 	.word	0x08002025
 8001488:	08002025 	.word	0x08002025
 800148c:	08001f31 	.word	0x08001f31
 8001490:	08002015 	.word	0x08002015
 8001494:	08001fe5 	.word	0x08001fe5
 8001498:	08001b97 	.word	0x08001b97
 800149c:	08001bc1 	.word	0x08001bc1
 80014a0:	08002025 	.word	0x08002025
 80014a4:	08002025 	.word	0x08002025
 80014a8:	08001c33 	.word	0x08001c33
 80014ac:	08001d51 	.word	0x08001d51
            {
                // Stop now
                case CMD_STOPNOW:
                {
                    duty_cmd->robot_mode = SCARA_MODE_STOP;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	2200      	movs	r2, #0
 80014b4:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	2201      	movs	r2, #1
 80014ba:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
                    return CMD_STOPNOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f000 bdb1 	b.w	800202a <packetRead+0x103a>
                break;

                // Scan limit
                case CMD_SCAN_LIMIT:
                {
                    duty_cmd->robot_mode = SCARA_MODE_SCAN;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	2201      	movs	r2, #1
 80014cc:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
                    return CMD_SCAN_LIMIT;
 80014da:	2301      	movs	r3, #1
 80014dc:	f000 bda5 	b.w	800202a <packetRead+0x103a>
                break;

                // Move home
                case CMD_MOVE_HOME:
                {
                    if (length == 10){ // 2 int32_t number + 2 define byte
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	2b0a      	cmp	r3, #10
 80014e4:	d15d      	bne.n	80015a2 <packetRead+0x5b2>
						temp_pointer = -2;
 80014e6:	f06f 0301 	mvn.w	r3, #1
 80014ea:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->v_factor = B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80014ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ee:	3304      	adds	r3, #4
 80014f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	4413      	add	r3, r2
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001502:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80015b8 <packetRead+0x5c8>
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	ee17 0a90 	vmov	r0, s15
 800150e:	f7ff f81b 	bl	8000548 <__aeabi_f2d>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	6839      	ldr	r1, [r7, #0]
 8001518:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
						duty_cmd->a_factor = B2I(temp_pointer)*COR_INVERSE_SCALE;
 800151c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	4413      	add	r3, r2
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800152c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80015b8 <packetRead+0x5c8>
 8001530:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001534:	ee17 0a90 	vmov	r0, s15
 8001538:	f7ff f806 	bl	8000548 <__aeabi_f2d>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	6839      	ldr	r1, [r7, #0]
 8001542:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
                    }else{
                        return CMD_ERROR;
                    }
                    duty_cmd->target_point.x = 250;
 8001546:	6839      	ldr	r1, [r7, #0]
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <packetRead+0x5cc>)
 800154e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
                    duty_cmd->target_point.y = -200;
 8001552:	6839      	ldr	r1, [r7, #0]
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <packetRead+0x5d0>)
 800155a:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
                    duty_cmd->target_point.z = 120;
 800155e:	6839      	ldr	r1, [r7, #0]
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <packetRead+0x5d4>)
 8001566:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
                    duty_cmd->target_point.roll = 0;
 800156a:	6839      	ldr	r1, [r7, #0]
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

                    duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	2200      	movs	r2, #0
 800157c:	745a      	strb	r2, [r3, #17]
                    duty_cmd->space_type = DUTY_SPACE_JOINT;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2201      	movs	r2, #1
 8001582:	735a      	strb	r2, [r3, #13]
                    duty_cmd->joint_type = DUTY_JOINT_4DOF;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	2201      	movs	r2, #1
 8001588:	73da      	strb	r2, [r3, #15]
                    duty_cmd->robot_mode = SCARA_MODE_DUTY;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	2202      	movs	r2, #2
 800158e:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	2201      	movs	r2, #1
 8001594:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
                    return CMD_MOVE_HOME;
 800159c:	2302      	movs	r3, #2
 800159e:	f000 bd44 	b.w	800202a <packetRead+0x103a>
                        return CMD_ERROR;
 80015a2:	2316      	movs	r3, #22
 80015a4:	f000 bd41 	b.w	800202a <packetRead+0x103a>
 80015a8:	20002404 	.word	0x20002404
 80015ac:	20006fa0 	.word	0x20006fa0
 80015b0:	200065c8 	.word	0x200065c8
 80015b4:	20002406 	.word	0x20002406
 80015b8:	358637bd 	.word	0x358637bd
 80015bc:	406f4000 	.word	0x406f4000
 80015c0:	c0690000 	.word	0xc0690000
 80015c4:	405e0000 	.word	0x405e0000

                case CMD_MOVE_JOINT:
                // Move line
                case CMD_MOVE_LINE:
                {
                    if (length == 29){ // 6 int32_t number + 3 byte number + 2 define byte
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	2b1d      	cmp	r3, #29
 80015cc:	f040 8112 	bne.w	80017f4 <packetRead+0x804>
						//scaraSetScanFlag();
						uint8_t mode_init;
						temp_pointer = -2;
 80015d0:	f06f 0301 	mvn.w	r3, #1
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c

						duty_cmd->target_point.x = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80015d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d8:	3304      	adds	r3, #4
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4413      	add	r3, r2
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7fe ff9d 	bl	8000524 <__aeabi_i2d>
 80015ea:	f20f 734c 	addw	r3, pc, #1868	; 0x74c
 80015ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f2:	f7ff f801 	bl	80005f8 <__aeabi_dmul>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	6839      	ldr	r1, [r7, #0]
 80015fc:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
						duty_cmd->target_point.y = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001602:	3304      	adds	r3, #4
 8001604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4413      	add	r3, r2
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ff88 	bl	8000524 <__aeabi_i2d>
 8001614:	f20f 7320 	addw	r3, pc, #1824	; 0x720
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7fe ffec 	bl	80005f8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	6839      	ldr	r1, [r7, #0]
 8001626:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
						duty_cmd->target_point.z = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 800162a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162c:	3304      	adds	r3, #4
 800162e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4413      	add	r3, r2
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f7fe ff73 	bl	8000524 <__aeabi_i2d>
 800163e:	f20f 63f8 	addw	r3, pc, #1784	; 0x6f8
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ffd7 	bl	80005f8 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	6839      	ldr	r1, [r7, #0]
 8001650:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
						duty_cmd->target_point.roll = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001656:	3304      	adds	r3, #4
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800165a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f7fe ff5e 	bl	8000524 <__aeabi_i2d>
 8001668:	f20f 63cc 	addw	r3, pc, #1740	; 0x6cc
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7fe ffc2 	bl	80005f8 <__aeabi_dmul>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	6839      	ldr	r1, [r7, #0]
 800167a:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
						duty_cmd->v_factor = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 800167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001680:	3304      	adds	r3, #4
 8001682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	4413      	add	r3, r2
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe ff49 	bl	8000524 <__aeabi_i2d>
 8001692:	f20f 63a4 	addw	r3, pc, #1700	; 0x6a4
 8001696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169a:	f7fe ffad 	bl	80005f8 <__aeabi_dmul>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	6839      	ldr	r1, [r7, #0]
 80016a4:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
						mode_init = message[temp_pointer+=4];
 80016a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016aa:	3304      	adds	r3, #4
 80016ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	74fb      	strb	r3, [r7, #19]

						if(mode_init == DUTY_MODE_INIT_QVA){
 80016b8:	7cfb      	ldrb	r3, [r7, #19]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d118      	bne.n	80016f0 <packetRead+0x700>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2200      	movs	r2, #0
 80016c2:	745a      	strb	r2, [r3, #17]
							duty_cmd->a_factor = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 80016c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016c6:	3301      	adds	r3, #1
 80016c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	4413      	add	r3, r2
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe ff26 	bl	8000524 <__aeabi_i2d>
 80016d8:	f20f 635c 	addw	r3, pc, #1628	; 0x65c
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7fe ff8a 	bl	80005f8 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	6839      	ldr	r1, [r7, #0]
 80016ea:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
 80016ee:	e056      	b.n	800179e <packetRead+0x7ae>
						}else if(mode_init == DUTY_MODE_INIT_QVT){
 80016f0:	7cfb      	ldrb	r3, [r7, #19]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d118      	bne.n	8001728 <packetRead+0x738>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2201      	movs	r2, #1
 80016fa:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 80016fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fe:	3301      	adds	r3, #1
 8001700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	4413      	add	r3, r2
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe ff0a 	bl	8000524 <__aeabi_i2d>
 8001710:	f20f 6324 	addw	r3, pc, #1572	; 0x624
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7fe ff6e 	bl	80005f8 <__aeabi_dmul>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	6839      	ldr	r1, [r7, #0]
 8001722:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8001726:	e03a      	b.n	800179e <packetRead+0x7ae>
						}else if(mode_init == DUTY_MODE_INIT_QT){
 8001728:	7cfb      	ldrb	r3, [r7, #19]
 800172a:	2b03      	cmp	r3, #3
 800172c:	d118      	bne.n	8001760 <packetRead+0x770>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QT;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2203      	movs	r2, #3
 8001732:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 8001734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001736:	3301      	adds	r3, #1
 8001738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800173a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe feee 	bl	8000524 <__aeabi_i2d>
 8001748:	f20f 53ec 	addw	r3, pc, #1516	; 0x5ec
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7fe ff52 	bl	80005f8 <__aeabi_dmul>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	6839      	ldr	r1, [r7, #0]
 800175a:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800175e:	e01e      	b.n	800179e <packetRead+0x7ae>
						}else if(mode_init == DUTY_MODE_INIT_QV){
 8001760:	7cfb      	ldrb	r3, [r7, #19]
 8001762:	2b02      	cmp	r3, #2
 8001764:	d118      	bne.n	8001798 <packetRead+0x7a8>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	2202      	movs	r2, #2
 800176a:	745a      	strb	r2, [r3, #17]
							duty_cmd->v_factor = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 800176c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800176e:	3301      	adds	r3, #1
 8001770:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe fed2 	bl	8000524 <__aeabi_i2d>
 8001780:	f20f 53b4 	addw	r3, pc, #1460	; 0x5b4
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	f7fe ff36 	bl	80005f8 <__aeabi_dmul>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	6839      	ldr	r1, [r7, #0]
 8001792:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
 8001796:	e002      	b.n	800179e <packetRead+0x7ae>
						}else{
							return CMD_ERROR;
 8001798:	2316      	movs	r3, #22
 800179a:	f000 bc46 	b.w	800202a <packetRead+0x103a>
						}
						duty_cmd->coordinate_type = message[temp_pointer+=4];
 800179e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a0:	3304      	adds	r3, #4
 80017a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4413      	add	r3, r2
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = message[temp_pointer+=1];
 80017b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017b2:	3301      	adds	r3, #1
 80017b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	781a      	ldrb	r2, [r3, #0]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	741a      	strb	r2, [r3, #16]
						if(command_id == CMD_MOVE_LINE){
 80017c2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d106      	bne.n	80017d8 <packetRead+0x7e8>
							duty_cmd->path_type = DUTY_PATH_LINE;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2200      	movs	r2, #0
 80017ce:	739a      	strb	r2, [r3, #14]
							duty_cmd->space_type = DUTY_SPACE_TASK;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	2200      	movs	r2, #0
 80017d4:	735a      	strb	r2, [r3, #13]
 80017d6:	e010      	b.n	80017fa <packetRead+0x80a>
						}else if(command_id == CMD_MOVE_JOINT){
 80017d8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d106      	bne.n	80017ee <packetRead+0x7fe>
							duty_cmd->joint_type = DUTY_JOINT_4DOF;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	2201      	movs	r2, #1
 80017e4:	73da      	strb	r2, [r3, #15]
							duty_cmd->space_type = DUTY_SPACE_JOINT;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2201      	movs	r2, #1
 80017ea:	735a      	strb	r2, [r3, #13]
 80017ec:	e005      	b.n	80017fa <packetRead+0x80a>
						}else{
							return CMD_ERROR;
 80017ee:	2316      	movs	r3, #22
 80017f0:	f000 bc1b 	b.w	800202a <packetRead+0x103a>
						}

					}else{
						return CMD_ERROR;
 80017f4:	2316      	movs	r3, #22
 80017f6:	f000 bc18 	b.w	800202a <packetRead+0x103a>
					}
					duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2202      	movs	r2, #2
 80017fe:	709a      	strb	r2, [r3, #2]
					duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	2201      	movs	r2, #1
 8001804:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
					return command_id;
 800180c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001810:	f000 bc0b 	b.w	800202a <packetRead+0x103a>
				break;


				// Move circle
                case CMD_MOVE_CIRCLE:{
                	if(length == 34){ // 7 int32_t number + 4 byte number + 2 define byte
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b22      	cmp	r3, #34	; 0x22
 8001818:	f040 8133 	bne.w	8001a82 <packetRead+0xa92>
                		uint8_t mode_init, arc_type;
                		temp_pointer = -2;
 800181c:	f06f 0301 	mvn.w	r3, #1
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
                		duty_cmd->target_point.x      = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001824:	3304      	adds	r3, #4
 8001826:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4413      	add	r3, r2
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4618      	mov	r0, r3
 8001832:	f7fe fe77 	bl	8000524 <__aeabi_i2d>
 8001836:	f20f 5300 	addw	r3, pc, #1280	; 0x500
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f7fe fedb 	bl	80005f8 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	6839      	ldr	r1, [r7, #0]
 8001848:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
                		duty_cmd->target_point.y      = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 800184c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184e:	3304      	adds	r3, #4
 8001850:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	4413      	add	r3, r2
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe62 	bl	8000524 <__aeabi_i2d>
 8001860:	f20f 43d4 	addw	r3, pc, #1236	; 0x4d4
 8001864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001868:	f7fe fec6 	bl	80005f8 <__aeabi_dmul>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	6839      	ldr	r1, [r7, #0]
 8001872:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
                		duty_cmd->sub_point.x 	      = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001878:	3304      	adds	r3, #4
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800187c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	4413      	add	r3, r2
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fe4d 	bl	8000524 <__aeabi_i2d>
 800188a:	f20f 43ac 	addw	r3, pc, #1196	; 0x4ac
 800188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001892:	f7fe feb1 	bl	80005f8 <__aeabi_dmul>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	6839      	ldr	r1, [r7, #0]
 800189c:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
                		duty_cmd->sub_point.y         = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80018a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a2:	3304      	adds	r3, #4
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe fe38 	bl	8000524 <__aeabi_i2d>
 80018b4:	f20f 4380 	addw	r3, pc, #1152	; 0x480
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7fe fe9c 	bl	80005f8 <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
                		duty_cmd->target_point.roll   = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80018ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018cc:	3304      	adds	r3, #4
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	4413      	add	r3, r2
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe23 	bl	8000524 <__aeabi_i2d>
 80018de:	f20f 4358 	addw	r3, pc, #1112	; 0x458
 80018e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e6:	f7fe fe87 	bl	80005f8 <__aeabi_dmul>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	6839      	ldr	r1, [r7, #0]
 80018f0:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
                		duty_cmd->v_factor			  = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80018f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f6:	3304      	adds	r3, #4
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe0e 	bl	8000524 <__aeabi_i2d>
 8001908:	f20f 432c 	addw	r3, pc, #1068	; 0x42c
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	f7fe fe72 	bl	80005f8 <__aeabi_dmul>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	6839      	ldr	r1, [r7, #0]
 800191a:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
                		arc_type = message[temp_pointer+=4];
 800191e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001920:	3304      	adds	r3, #4
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4413      	add	r3, r2
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	757b      	strb	r3, [r7, #21]
                		if(arc_type == ARC_AW_TYPE){
 800192e:	7d7b      	ldrb	r3, [r7, #21]
 8001930:	2b03      	cmp	r3, #3
 8001932:	d103      	bne.n	800193c <packetRead+0x94c>
                			duty_cmd->arc_dir = 1;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	2201      	movs	r2, #1
 8001938:	615a      	str	r2, [r3, #20]
 800193a:	e009      	b.n	8001950 <packetRead+0x960>
                		}else if(arc_type == ARC_CW_TYPE){
 800193c:	7d7b      	ldrb	r3, [r7, #21]
 800193e:	2b02      	cmp	r3, #2
 8001940:	d104      	bne.n	800194c <packetRead+0x95c>
                			duty_cmd->arc_dir = -1;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	615a      	str	r2, [r3, #20]
 800194a:	e001      	b.n	8001950 <packetRead+0x960>
                		}else{
                			return CMD_ERROR;
 800194c:	2316      	movs	r3, #22
 800194e:	e36c      	b.n	800202a <packetRead+0x103a>
                		}
                		mode_init = message[temp_pointer+=1];
 8001950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001952:	3301      	adds	r3, #1
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4413      	add	r3, r2
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	753b      	strb	r3, [r7, #20]
						if(mode_init == DUTY_MODE_INIT_QVA){
 8001960:	7d3b      	ldrb	r3, [r7, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d117      	bne.n	8001996 <packetRead+0x9a6>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	2200      	movs	r2, #0
 800196a:	745a      	strb	r2, [r3, #17]
							duty_cmd->a_factor = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 800196c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196e:	3301      	adds	r3, #1
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fdd2 	bl	8000524 <__aeabi_i2d>
 8001980:	a3ed      	add	r3, pc, #948	; (adr r3, 8001d38 <packetRead+0xd48>)
 8001982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001986:	f7fe fe37 	bl	80005f8 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	6839      	ldr	r1, [r7, #0]
 8001990:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
 8001994:	e052      	b.n	8001a3c <packetRead+0xa4c>
						}else if(mode_init == DUTY_MODE_INIT_QVT){
 8001996:	7d3b      	ldrb	r3, [r7, #20]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d117      	bne.n	80019cc <packetRead+0x9dc>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2201      	movs	r2, #1
 80019a0:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 80019a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019a4:	3301      	adds	r3, #1
 80019a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	4413      	add	r3, r2
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fdb7 	bl	8000524 <__aeabi_i2d>
 80019b6:	a3e0      	add	r3, pc, #896	; (adr r3, 8001d38 <packetRead+0xd48>)
 80019b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019bc:	f7fe fe1c 	bl	80005f8 <__aeabi_dmul>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	6839      	ldr	r1, [r7, #0]
 80019c6:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80019ca:	e037      	b.n	8001a3c <packetRead+0xa4c>
						}else if(mode_init == DUTY_MODE_INIT_QT){
 80019cc:	7d3b      	ldrb	r3, [r7, #20]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d117      	bne.n	8001a02 <packetRead+0xa12>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QT;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2203      	movs	r2, #3
 80019d6:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 80019d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019da:	3301      	adds	r3, #1
 80019dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	4413      	add	r3, r2
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fd9c 	bl	8000524 <__aeabi_i2d>
 80019ec:	a3d2      	add	r3, pc, #840	; (adr r3, 8001d38 <packetRead+0xd48>)
 80019ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f2:	f7fe fe01 	bl	80005f8 <__aeabi_dmul>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	6839      	ldr	r1, [r7, #0]
 80019fc:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8001a00:	e01c      	b.n	8001a3c <packetRead+0xa4c>
						}else if(mode_init == DUTY_MODE_INIT_QV){
 8001a02:	7d3b      	ldrb	r3, [r7, #20]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d117      	bne.n	8001a38 <packetRead+0xa48>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	745a      	strb	r2, [r3, #17]
							duty_cmd->v_factor = (double)B2I(temp_pointer+=1)*COR_INVERSE_SCALE;
 8001a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a10:	3301      	adds	r3, #1
 8001a12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	4413      	add	r3, r2
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fd81 	bl	8000524 <__aeabi_i2d>
 8001a22:	a3c5      	add	r3, pc, #788	; (adr r3, 8001d38 <packetRead+0xd48>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	f7fe fde6 	bl	80005f8 <__aeabi_dmul>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	6839      	ldr	r1, [r7, #0]
 8001a32:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
 8001a36:	e001      	b.n	8001a3c <packetRead+0xa4c>
						}else{
							return CMD_ERROR;
 8001a38:	2316      	movs	r3, #22
 8001a3a:	e2f6      	b.n	800202a <packetRead+0x103a>
						}
						duty_cmd->coordinate_type = message[temp_pointer+=4];
 8001a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3e:	3304      	adds	r3, #4
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4413      	add	r3, r2
 8001a48:	781a      	ldrb	r2, [r3, #0]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = message[temp_pointer+=1];
 8001a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a50:	3301      	adds	r3, #1
 8001a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	4413      	add	r3, r2
 8001a5a:	781a      	ldrb	r2, [r3, #0]
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	741a      	strb	r2, [r3, #16]
						duty_cmd->path_type = DUTY_PATH_CIRCLE;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	2201      	movs	r2, #1
 8001a64:	739a      	strb	r2, [r3, #14]
						duty_cmd->space_type = DUTY_SPACE_TASK;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	735a      	strb	r2, [r3, #13]
                	}else{
                		return CMD_ERROR;
                	}
                	duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	709a      	strb	r2, [r3, #2]
					duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2201      	movs	r2, #1
 8001a76:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
					return CMD_MOVE_CIRCLE;
 8001a7e:	2304      	movs	r3, #4
 8001a80:	e2d3      	b.n	800202a <packetRead+0x103a>
                		return CMD_ERROR;
 8001a82:	2316      	movs	r3, #22
 8001a84:	e2d1      	b.n	800202a <packetRead+0x103a>
                break;

				// Rotate Single
				case CMD_ROTATE_SINGLE:
				{
					return CMD_ROTATE_SINGLE;
 8001a86:	2306      	movs	r3, #6
 8001a88:	e2cf      	b.n	800202a <packetRead+0x103a>
				break;

				// Set output
				case CMD_OUTPUT:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d10a      	bne.n	8001aa6 <packetRead+0xab6>
						temp_pointer = 2;
 8001a90:	2302      	movs	r3, #2
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->arc_dir = message[temp_pointer];
 8001a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	4413      	add	r3, r2
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	615a      	str	r2, [r3, #20]
						return CMD_OUTPUT;
 8001aa2:	2307      	movs	r3, #7
 8001aa4:	e2c1      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001aa6:	2316      	movs	r3, #22
 8001aa8:	e2bf      	b.n	800202a <packetRead+0x103a>
				break;

				// Read position
				case CMD_READ_POSITION:
				{
					if(length == 3){ // 1 byte categorize read type + 2 byte define
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d109      	bne.n	8001ac4 <packetRead+0xad4>
						temp_pointer = 2;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
						position_type = message[temp_pointer];
 8001ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	4413      	add	r3, r2
 8001aba:	781a      	ldrb	r2, [r3, #0]
 8001abc:	4ba0      	ldr	r3, [pc, #640]	; (8001d40 <packetRead+0xd50>)
 8001abe:	701a      	strb	r2, [r3, #0]
						return CMD_READ_POSITION;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	e2b2      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001ac4:	2316      	movs	r3, #22
 8001ac6:	e2b0      	b.n	800202a <packetRead+0x103a>
				break;			

				// Setting
				case CMD_TEST_METHOD_SETTING:
				{
					if (length == 6){ // 4 byte configure + 2 byte define
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	2b06      	cmp	r3, #6
 8001acc:	d12b      	bne.n	8001b26 <packetRead+0xb36>
						temp_pointer = 2;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
						test_value_array[0] = message[temp_pointer++];
 8001ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ad8:	461a      	mov	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4413      	add	r3, r2
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	b25a      	sxtb	r2, r3
 8001ae2:	4b98      	ldr	r3, [pc, #608]	; (8001d44 <packetRead+0xd54>)
 8001ae4:	701a      	strb	r2, [r3, #0]
						test_value_array[1] = message[temp_pointer++];
 8001ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001aec:	461a      	mov	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4413      	add	r3, r2
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	b25a      	sxtb	r2, r3
 8001af6:	4b93      	ldr	r3, [pc, #588]	; (8001d44 <packetRead+0xd54>)
 8001af8:	705a      	strb	r2, [r3, #1]
						test_value_array[2] = message[temp_pointer++];
 8001afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b00:	461a      	mov	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4413      	add	r3, r2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b25a      	sxtb	r2, r3
 8001b0a:	4b8e      	ldr	r3, [pc, #568]	; (8001d44 <packetRead+0xd54>)
 8001b0c:	709a      	strb	r2, [r3, #2]
						test_value_array[3] = message[temp_pointer++];
 8001b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b14:	461a      	mov	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	b25a      	sxtb	r2, r3
 8001b1e:	4b89      	ldr	r3, [pc, #548]	; (8001d44 <packetRead+0xd54>)
 8001b20:	70da      	strb	r2, [r3, #3]
						return CMD_TEST_METHOD_SETTING;
 8001b22:	230a      	movs	r3, #10
 8001b24:	e281      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001b26:	2316      	movs	r3, #22
 8001b28:	e27f      	b.n	800202a <packetRead+0x103a>
				break;

				// Change method
				case CMD_METHOD_CHANGE:
				{
					if(length == 3){ // 1 byte configure + 2 byte define
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d130      	bne.n	8001b92 <packetRead+0xba2>
						uint8_t method;
						temp_pointer = 2;
 8001b30:	2302      	movs	r3, #2
 8001b32:	62fb      	str	r3, [r7, #44]	; 0x2c
						method = message[temp_pointer];
 8001b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4413      	add	r3, r2
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	75bb      	strb	r3, [r7, #22]
						if (SCARA_METHOD_MANUAL == method) {
 8001b3e:	7dbb      	ldrb	r3, [r7, #22]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d103      	bne.n	8001b4c <packetRead+0xb5c>
							duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	2200      	movs	r2, #0
 8001b48:	705a      	strb	r2, [r3, #1]
 8001b4a:	e01d      	b.n	8001b88 <packetRead+0xb98>
						} else if (SCARA_METHOD_SEMI_AUTO == method) {
 8001b4c:	7dbb      	ldrb	r3, [r7, #22]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d103      	bne.n	8001b5a <packetRead+0xb6a>
							duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	2201      	movs	r2, #1
 8001b56:	705a      	strb	r2, [r3, #1]
 8001b58:	e016      	b.n	8001b88 <packetRead+0xb98>
						} else if (SCARA_METHOD_GCODE == method) {
 8001b5a:	7dbb      	ldrb	r3, [r7, #22]
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d103      	bne.n	8001b68 <packetRead+0xb78>
							duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2202      	movs	r2, #2
 8001b64:	705a      	strb	r2, [r3, #1]
 8001b66:	e00f      	b.n	8001b88 <packetRead+0xb98>
						}else if(SCARA_METHOD_TEST == method){
 8001b68:	7dbb      	ldrb	r3, [r7, #22]
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d103      	bne.n	8001b76 <packetRead+0xb86>
							duty_cmd->robot_method = SCARA_METHOD_TEST;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	2203      	movs	r2, #3
 8001b72:	705a      	strb	r2, [r3, #1]
 8001b74:	e008      	b.n	8001b88 <packetRead+0xb98>
						}else if(SCARA_METHOD_PICK_AND_PLACE == method){
 8001b76:	7dbb      	ldrb	r3, [r7, #22]
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	d103      	bne.n	8001b84 <packetRead+0xb94>
							duty_cmd->robot_method = SCARA_METHOD_PICK_AND_PLACE;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2204      	movs	r2, #4
 8001b80:	705a      	strb	r2, [r3, #1]
 8001b82:	e001      	b.n	8001b88 <packetRead+0xb98>
						}else {
							return CMD_ERROR;
 8001b84:	2316      	movs	r3, #22
 8001b86:	e250      	b.n	800202a <packetRead+0x103a>
						}
						duty_cmd->change_method = TRUE;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	701a      	strb	r2, [r3, #0]
						return CMD_METHOD_CHANGE;
 8001b8e:	230b      	movs	r3, #11
 8001b90:	e24b      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001b92:	2316      	movs	r3, #22
 8001b94:	e249      	b.n	800202a <packetRead+0x103a>
				break;

				// Set manual key
				case CMD_KEYBOARD:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2b03      	cmp	r3, #3
 8001b9a:	d10f      	bne.n	8001bbc <packetRead+0xbcc>
						int temp_pointer = 2;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	61fb      	str	r3, [r7, #28]
						duty_cmd->keyboard = (SCARA_KeyTypeDef)message[temp_pointer];
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	70da      	strb	r2, [r3, #3]
						duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
						return CMD_KEYBOARD;
 8001bb8:	2314      	movs	r3, #20
 8001bba:	e236      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001bbc:	2316      	movs	r3, #22
 8001bbe:	e234      	b.n	800202a <packetRead+0x103a>
				break;

				// Set manual key speed
				case CMD_KEY_SPEED:
				{
					if(length == 3){ // 1 byte key value + 2 byte define
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d116      	bne.n	8001bf4 <packetRead+0xc04>
						int temp_pointer = 2;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
						int32_t speed = (int32_t)message[temp_pointer];
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	623b      	str	r3, [r7, #32]
						// check limit
						if ((speed < SHIFT_SPEED_MIN) || (speed > SHIFT_SPEED_MAX)) {
 8001bd4:	6a3b      	ldr	r3, [r7, #32]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	dd02      	ble.n	8001be0 <packetRead+0xbf0>
 8001bda:	6a3b      	ldr	r3, [r7, #32]
 8001bdc:	2b0e      	cmp	r3, #14
 8001bde:	dd01      	ble.n	8001be4 <packetRead+0xbf4>
							return CMD_ERROR;
 8001be0:	2316      	movs	r3, #22
 8001be2:	e222      	b.n	800202a <packetRead+0x103a>
						}
						duty_cmd->key_speed = speed;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	6a3a      	ldr	r2, [r7, #32]
 8001be8:	605a      	str	r2, [r3, #4]
						current_key_speed1 = speed;
 8001bea:	4a57      	ldr	r2, [pc, #348]	; (8001d48 <packetRead+0xd58>)
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	6013      	str	r3, [r2, #0]
						return CMD_KEY_SPEED;
 8001bf0:	2315      	movs	r3, #21
 8001bf2:	e21a      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001bf4:	2316      	movs	r3, #22
 8001bf6:	e218      	b.n	800202a <packetRead+0x103a>
				break;

				// Set test mode
				case CMD_MOTOR_TEST:
				{
					if(length == 3){ // 1byte key mode + 2 byte define
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d117      	bne.n	8001c2e <packetRead+0xc3e>
						int temp_pointer = 2;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
						uint8_t test_key = message[temp_pointer];
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	75fb      	strb	r3, [r7, #23]
						if(test_key < 0 || test_key > 8){
 8001c0c:	7dfb      	ldrb	r3, [r7, #23]
 8001c0e:	2b08      	cmp	r3, #8
 8001c10:	d901      	bls.n	8001c16 <packetRead+0xc26>
							return CMD_ERROR;
 8001c12:	2316      	movs	r3, #22
 8001c14:	e209      	b.n	800202a <packetRead+0x103a>
						}
						duty_cmd->test_key = test_key;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	7dfa      	ldrb	r2, [r7, #23]
 8001c1a:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
						duty_cmd->robot_method = SCARA_METHOD_TEST;	
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	2203      	movs	r2, #3
 8001c22:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
						return CMD_MOTOR_TEST;
 8001c2a:	230c      	movs	r3, #12
 8001c2c:	e1fd      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001c2e:	2316      	movs	r3, #22
 8001c30:	e1fb      	b.n	800202a <packetRead+0x103a>
				}
				break;

				case CMD_OBJECT_DETECTED:
				{
					if (length == 15){ // 3 int32_t number + 1 byte object type + 2 define byte
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	2b0f      	cmp	r3, #15
 8001c36:	d174      	bne.n	8001d22 <packetRead+0xd32>
						temp_pointer = -2;
 8001c38:	f06f 0301 	mvn.w	r3, #1
 8001c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->target_point.x = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c40:	3304      	adds	r3, #4
 8001c42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4413      	add	r3, r2
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc69 	bl	8000524 <__aeabi_i2d>
 8001c52:	a339      	add	r3, pc, #228	; (adr r3, 8001d38 <packetRead+0xd48>)
 8001c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c58:	f7fe fcce 	bl	80005f8 <__aeabi_dmul>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	6839      	ldr	r1, [r7, #0]
 8001c62:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
						duty_cmd->target_point.y = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c68:	3304      	adds	r3, #4
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	4413      	add	r3, r2
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fc55 	bl	8000524 <__aeabi_i2d>
 8001c7a:	a32f      	add	r3, pc, #188	; (adr r3, 8001d38 <packetRead+0xd48>)
 8001c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c80:	f7fe fcba 	bl	80005f8 <__aeabi_dmul>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	6839      	ldr	r1, [r7, #0]
 8001c8a:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
						//duty_cmd->target_point.z = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
						duty_cmd->target_point.roll = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c90:	3304      	adds	r3, #4
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	4413      	add	r3, r2
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fc41 	bl	8000524 <__aeabi_i2d>
 8001ca2:	a325      	add	r3, pc, #148	; (adr r3, 8001d38 <packetRead+0xd48>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fca6 	bl	80005f8 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	6839      	ldr	r1, [r7, #0]
 8001cb2:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
						duty_cmd->target_point.object_type = message[temp_pointer+=4];
 8001cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cb8:	3304      	adds	r3, #4
 8001cba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	781a      	ldrb	r2, [r3, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
						duty_cmd->target_point.t = (double)(TIM2->CNT);
 8001cca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fc17 	bl	8000504 <__aeabi_ui2d>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	6839      	ldr	r1, [r7, #0]
 8001cdc:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
						duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	745a      	strb	r2, [r3, #17]
						duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	741a      	strb	r2, [r3, #16]
						if(pnp_move_option == CMD_MOVE_LINE){
 8001cf2:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <packetRead+0xd5c>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d106      	bne.n	8001d08 <packetRead+0xd18>
							duty_cmd->path_type = DUTY_PATH_LINE;
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	739a      	strb	r2, [r3, #14]
							duty_cmd->space_type = DUTY_SPACE_TASK;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	2200      	movs	r2, #0
 8001d04:	735a      	strb	r2, [r3, #13]
 8001d06:	e00e      	b.n	8001d26 <packetRead+0xd36>
						}else if(pnp_move_option == CMD_MOVE_JOINT){
 8001d08:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <packetRead+0xd5c>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b05      	cmp	r3, #5
 8001d0e:	d106      	bne.n	8001d1e <packetRead+0xd2e>
							duty_cmd->joint_type = DUTY_JOINT_4DOF;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	2201      	movs	r2, #1
 8001d14:	73da      	strb	r2, [r3, #15]
							duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	735a      	strb	r2, [r3, #13]
 8001d1c:	e003      	b.n	8001d26 <packetRead+0xd36>
						}else{
							return CMD_ERROR;
 8001d1e:	2316      	movs	r3, #22
 8001d20:	e183      	b.n	800202a <packetRead+0x103a>
						}
					}else{
						return CMD_ERROR;
 8001d22:	2316      	movs	r3, #22
 8001d24:	e181      	b.n	800202a <packetRead+0x103a>
					}
					duty_cmd->robot_method = SCARA_METHOD_PICK_AND_PLACE;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	2204      	movs	r2, #4
 8001d2a:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
					return CMD_OBJECT_DETECTED;
 8001d32:	2318      	movs	r3, #24
 8001d34:	e179      	b.n	800202a <packetRead+0x103a>
 8001d36:	bf00      	nop
 8001d38:	a0000000 	.word	0xa0000000
 8001d3c:	3eb0c6f7 	.word	0x3eb0c6f7
 8001d40:	2000dd08 	.word	0x2000dd08
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000064 	.word	0x20000064
 8001d4c:	20000060 	.word	0x20000060
				}
				break;

				case CMD_SETUP_CONVEYOR_SPEED:
				{
					if (length == 47) { // 11 int32_t number + 1 byte move type + 2 define byte
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b2f      	cmp	r3, #47	; 0x2f
 8001d54:	f040 80ea 	bne.w	8001f2c <packetRead+0xf3c>
						temp_pointer = -2;
 8001d58:	f06f 0301 	mvn.w	r3, #1
 8001d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
						conveyor_speed           = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d60:	3304      	adds	r3, #4
 8001d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	4413      	add	r3, r2
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fbd9 	bl	8000524 <__aeabi_i2d>
 8001d72:	a3b1      	add	r3, pc, #708	; (adr r3, 8002038 <packetRead+0x1048>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc3e 	bl	80005f8 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	49af      	ldr	r1, [pc, #700]	; (8002040 <packetRead+0x1050>)
 8001d82:	e9c1 2300 	strd	r2, r3, [r1]
						PUT_DOWN_TIME_ON_SLOT 	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d88:	3304      	adds	r3, #4
 8001d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4413      	add	r3, r2
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbc5 	bl	8000524 <__aeabi_i2d>
 8001d9a:	a3a7      	add	r3, pc, #668	; (adr r3, 8002038 <packetRead+0x1048>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fc2a 	bl	80005f8 <__aeabi_dmul>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	49a6      	ldr	r1, [pc, #664]	; (8002044 <packetRead+0x1054>)
 8001daa:	e9c1 2300 	strd	r2, r3, [r1]
						PUT_DOWN_TIME_ON_OBJECT	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db0:	3304      	adds	r3, #4
 8001db2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4413      	add	r3, r2
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbb1 	bl	8000524 <__aeabi_i2d>
 8001dc2:	a39d      	add	r3, pc, #628	; (adr r3, 8002038 <packetRead+0x1048>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	f7fe fc16 	bl	80005f8 <__aeabi_dmul>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	499d      	ldr	r1, [pc, #628]	; (8002048 <packetRead+0x1058>)
 8001dd2:	e9c1 2300 	strd	r2, r3, [r1]
						PICK_UP_TIME_ON_OBJECT 	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dd8:	3304      	adds	r3, #4
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	4413      	add	r3, r2
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fb9d 	bl	8000524 <__aeabi_i2d>
 8001dea:	a393      	add	r3, pc, #588	; (adr r3, 8002038 <packetRead+0x1048>)
 8001dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df0:	f7fe fc02 	bl	80005f8 <__aeabi_dmul>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4994      	ldr	r1, [pc, #592]	; (800204c <packetRead+0x105c>)
 8001dfa:	e9c1 2300 	strd	r2, r3, [r1]
						PICK_UP_TIME_ON_SLOT	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e00:	3304      	adds	r3, #4
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fb89 	bl	8000524 <__aeabi_i2d>
 8001e12:	a389      	add	r3, pc, #548	; (adr r3, 8002038 <packetRead+0x1048>)
 8001e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e18:	f7fe fbee 	bl	80005f8 <__aeabi_dmul>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	498b      	ldr	r1, [pc, #556]	; (8002050 <packetRead+0x1060>)
 8001e22:	e9c1 2300 	strd	r2, r3, [r1]
						MOVE_TIME 				 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e28:	3304      	adds	r3, #4
 8001e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4413      	add	r3, r2
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fb75 	bl	8000524 <__aeabi_i2d>
 8001e3a:	a37f      	add	r3, pc, #508	; (adr r3, 8002038 <packetRead+0x1048>)
 8001e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e40:	f7fe fbda 	bl	80005f8 <__aeabi_dmul>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4982      	ldr	r1, [pc, #520]	; (8002054 <packetRead+0x1064>)
 8001e4a:	e9c1 2300 	strd	r2, r3, [r1]
						ATTACH_TIME 			 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e50:	3304      	adds	r3, #4
 8001e52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	4413      	add	r3, r2
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb61 	bl	8000524 <__aeabi_i2d>
 8001e62:	a375      	add	r3, pc, #468	; (adr r3, 8002038 <packetRead+0x1048>)
 8001e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e68:	f7fe fbc6 	bl	80005f8 <__aeabi_dmul>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4979      	ldr	r1, [pc, #484]	; (8002058 <packetRead+0x1068>)
 8001e72:	e9c1 2300 	strd	r2, r3, [r1]
						DETACH_TIME 			 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e78:	3304      	adds	r3, #4
 8001e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	4413      	add	r3, r2
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fb4d 	bl	8000524 <__aeabi_i2d>
 8001e8a:	a36b      	add	r3, pc, #428	; (adr r3, 8002038 <packetRead+0x1048>)
 8001e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e90:	f7fe fbb2 	bl	80005f8 <__aeabi_dmul>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4970      	ldr	r1, [pc, #448]	; (800205c <packetRead+0x106c>)
 8001e9a:	e9c1 2300 	strd	r2, r3, [r1]
						UP_HEIGHT 				 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb39 	bl	8000524 <__aeabi_i2d>
 8001eb2:	a361      	add	r3, pc, #388	; (adr r3, 8002038 <packetRead+0x1048>)
 8001eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb8:	f7fe fb9e 	bl	80005f8 <__aeabi_dmul>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	4967      	ldr	r1, [pc, #412]	; (8002060 <packetRead+0x1070>)
 8001ec2:	e9c1 2300 	strd	r2, r3, [r1]
						DOWN_HEIGHT_ON_OBJECT 	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ec8:	3304      	adds	r3, #4
 8001eca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe fb25 	bl	8000524 <__aeabi_i2d>
 8001eda:	a357      	add	r3, pc, #348	; (adr r3, 8002038 <packetRead+0x1048>)
 8001edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee0:	f7fe fb8a 	bl	80005f8 <__aeabi_dmul>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	495e      	ldr	r1, [pc, #376]	; (8002064 <packetRead+0x1074>)
 8001eea:	e9c1 2300 	strd	r2, r3, [r1]
						DOWN_HEIGHT_ON_SLOT 	 = (double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	4413      	add	r3, r2
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe fb11 	bl	8000524 <__aeabi_i2d>
 8001f02:	a34d      	add	r3, pc, #308	; (adr r3, 8002038 <packetRead+0x1048>)
 8001f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f08:	f7fe fb76 	bl	80005f8 <__aeabi_dmul>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4955      	ldr	r1, [pc, #340]	; (8002068 <packetRead+0x1078>)
 8001f12:	e9c1 2300 	strd	r2, r3, [r1]
						pnp_move_option 		 = message[temp_pointer+=4];
 8001f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f18:	3304      	adds	r3, #4
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4413      	add	r3, r2
 8001f22:	781a      	ldrb	r2, [r3, #0]
 8001f24:	4b51      	ldr	r3, [pc, #324]	; (800206c <packetRead+0x107c>)
 8001f26:	701a      	strb	r2, [r3, #0]
						return CMD_SETUP_CONVEYOR_SPEED;
 8001f28:	2319      	movs	r3, #25
 8001f2a:	e07e      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001f2c:	2316      	movs	r3, #22
 8001f2e:	e07c      	b.n	800202a <packetRead+0x103a>
					}
				}
				break;
				case CMD_GCODE_CONFIGURE:
				{
					if(length == 18) { // 4 int32_t number + 2 define byte
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2b12      	cmp	r3, #18
 8001f34:	d154      	bne.n	8001fe0 <packetRead+0xff0>
						temp_pointer = -2;
 8001f36:	f06f 0301 	mvn.w	r3, #1
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
						offset_x = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3e:	3304      	adds	r3, #4
 8001f40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	4413      	add	r3, r2
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe faea 	bl	8000524 <__aeabi_i2d>
 8001f50:	a339      	add	r3, pc, #228	; (adr r3, 8002038 <packetRead+0x1048>)
 8001f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f56:	f7fe fb4f 	bl	80005f8 <__aeabi_dmul>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4944      	ldr	r1, [pc, #272]	; (8002070 <packetRead+0x1080>)
 8001f60:	e9c1 2300 	strd	r2, r3, [r1]
						offset_y = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f66:	3304      	adds	r3, #4
 8001f68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	4413      	add	r3, r2
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fad6 	bl	8000524 <__aeabi_i2d>
 8001f78:	a32f      	add	r3, pc, #188	; (adr r3, 8002038 <packetRead+0x1048>)
 8001f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7e:	f7fe fb3b 	bl	80005f8 <__aeabi_dmul>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	493b      	ldr	r1, [pc, #236]	; (8002074 <packetRead+0x1084>)
 8001f88:	e9c1 2300 	strd	r2, r3, [r1]
						offset_z = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f8e:	3304      	adds	r3, #4
 8001f90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4413      	add	r3, r2
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fac2 	bl	8000524 <__aeabi_i2d>
 8001fa0:	a325      	add	r3, pc, #148	; (adr r3, 8002038 <packetRead+0x1048>)
 8001fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa6:	f7fe fb27 	bl	80005f8 <__aeabi_dmul>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4932      	ldr	r1, [pc, #200]	; (8002078 <packetRead+0x1088>)
 8001fb0:	e9c1 2300 	strd	r2, r3, [r1]
						roll_angle =(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe faae 	bl	8000524 <__aeabi_i2d>
 8001fc8:	a31b      	add	r3, pc, #108	; (adr r3, 8002038 <packetRead+0x1048>)
 8001fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fce:	f7fe fb13 	bl	80005f8 <__aeabi_dmul>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4929      	ldr	r1, [pc, #164]	; (800207c <packetRead+0x108c>)
 8001fd8:	e9c1 2300 	strd	r2, r3, [r1]
						return CMD_GCODE_CONFIGURE;
 8001fdc:	2311      	movs	r3, #17
 8001fde:	e024      	b.n	800202a <packetRead+0x103a>
					}else{
						return CMD_ERROR;
 8001fe0:	2316      	movs	r3, #22
 8001fe2:	e022      	b.n	800202a <packetRead+0x103a>
					}
				}
				break;
				case CMD_GCODE_RUN:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_RUN;
 8001ff0:	2313      	movs	r3, #19
 8001ff2:	e01a      	b.n	800202a <packetRead+0x103a>
				}
				break;
				case CMD_GCODE_STOP:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_STOP;
 8002000:	230d      	movs	r3, #13
 8002002:	e012      	b.n	800202a <packetRead+0x103a>
				}
				break;
				case CMD_GCODE_PAUSE:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	2202      	movs	r2, #2
 8002008:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_PAUSE;
 8002010:	230e      	movs	r3, #14
 8002012:	e00a      	b.n	800202a <packetRead+0x103a>
				}
				break;
				case CMD_GCODE_RESUME:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2202      	movs	r2, #2
 8002018:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	2200      	movs	r2, #0
 800201e:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_RESUME;
 8002020:	2312      	movs	r3, #18
 8002022:	e002      	b.n	800202a <packetRead+0x103a>
				}
				break;
				//Unknow command id
				default:
				{
					return CMD_ERROR;
 8002024:	2316      	movs	r3, #22
 8002026:	e000      	b.n	800202a <packetRead+0x103a>
        break;

        //unknow protocol id
        default:
        {
            return PROTOCOL_ERROR;
 8002028:	2317      	movs	r3, #23
        }
    }
}
 800202a:	4618      	mov	r0, r3
 800202c:	3730      	adds	r7, #48	; 0x30
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	f3af 8000 	nop.w
 8002038:	a0000000 	.word	0xa0000000
 800203c:	3eb0c6f7 	.word	0x3eb0c6f7
 8002040:	20000058 	.word	0x20000058
 8002044:	20000008 	.word	0x20000008
 8002048:	20000010 	.word	0x20000010
 800204c:	20000018 	.word	0x20000018
 8002050:	20000020 	.word	0x20000020
 8002054:	20000028 	.word	0x20000028
 8002058:	20000030 	.word	0x20000030
 800205c:	20000038 	.word	0x20000038
 8002060:	20000040 	.word	0x20000040
 8002064:	20000048 	.word	0x20000048
 8002068:	20000050 	.word	0x20000050
 800206c:	20000060 	.word	0x20000060
 8002070:	20006f88 	.word	0x20006f88
 8002074:	2000dd20 	.word	0x2000dd20
 8002078:	2000dd10 	.word	0x2000dd10
 800207c:	20006f80 	.word	0x20006f80

08002080 <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail, int32_t *detail_length) {
 8002080:	b082      	sub	sp, #8
 8002082:	b580      	push	{r7, lr}
 8002084:	b0e2      	sub	sp, #392	; 0x188
 8002086:	af2e      	add	r7, sp, #184	; 0xb8
 8002088:	4601      	mov	r1, r0
 800208a:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 800208e:	e880 000c 	stmia.w	r0, {r2, r3}
 8002092:	460b      	mov	r3, r1
 8002094:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	2b1a      	cmp	r3, #26
 800209a:	f200 815e 	bhi.w	800235a <commandReply+0x2da>
 800209e:	a201      	add	r2, pc, #4	; (adr r2, 80020a4 <commandReply+0x24>)
 80020a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a4:	08002111 	.word	0x08002111
 80020a8:	08002111 	.word	0x08002111
 80020ac:	08002111 	.word	0x08002111
 80020b0:	08002111 	.word	0x08002111
 80020b4:	08002111 	.word	0x08002111
 80020b8:	08002111 	.word	0x08002111
 80020bc:	08002111 	.word	0x08002111
 80020c0:	08002119 	.word	0x08002119
 80020c4:	08002193 	.word	0x08002193
 80020c8:	080021c7 	.word	0x080021c7
 80020cc:	0800225d 	.word	0x0800225d
 80020d0:	08002287 	.word	0x08002287
 80020d4:	08002111 	.word	0x08002111
 80020d8:	080022e9 	.word	0x080022e9
 80020dc:	080022e9 	.word	0x080022e9
 80020e0:	080022e9 	.word	0x080022e9
 80020e4:	080022e9 	.word	0x080022e9
 80020e8:	080022c7 	.word	0x080022c7
 80020ec:	080022e9 	.word	0x080022e9
 80020f0:	080022e9 	.word	0x080022e9
 80020f4:	080022f1 	.word	0x080022f1
 80020f8:	080022f9 	.word	0x080022f9
 80020fc:	08002339 	.word	0x08002339
 8002100:	0800235b 	.word	0x0800235b
 8002104:	08002111 	.word	0x08002111
 8002108:	0800227f 	.word	0x0800227f
 800210c:	0800228f 	.word	0x0800228f
	case CMD_MOTOR_TEST:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_OBJECT_DETECTED:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 8002110:	2309      	movs	r3, #9
 8002112:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8002116:	e130      	b.n	800237a <commandReply+0x2fa>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.arc_dir) {
 8002118:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800211c:	2b01      	cmp	r3, #1
 800211e:	d110      	bne.n	8002142 <commandReply+0xc2>
				scaraSetOutput(1);
 8002120:	2001      	movs	r0, #1
 8002122:	f008 f961 	bl	800a3e8 <scaraSetOutput>
				// strcpy( (char *)detail, "Output ON");
				// detail_length += 9;
				detail[(*detail_length)++] = OUTPUT_ON;
 8002126:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	1c59      	adds	r1, r3, #1
 800212e:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002132:	6011      	str	r1, [r2, #0]
 8002134:	461a      	mov	r2, r3
 8002136:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800213a:	4413      	add	r3, r2
 800213c:	220d      	movs	r2, #13
 800213e:	701a      	strb	r2, [r3, #0]
 8002140:	e023      	b.n	800218a <commandReply+0x10a>
			} else if (0 == duty_cmd.arc_dir) {
 8002142:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002146:	2b00      	cmp	r3, #0
 8002148:	d110      	bne.n	800216c <commandReply+0xec>
				scaraSetOutput(0);
 800214a:	2000      	movs	r0, #0
 800214c:	f008 f94c 	bl	800a3e8 <scaraSetOutput>
				detail[(*detail_length)++] = OUTPUT_OFF;
 8002150:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	1c59      	adds	r1, r3, #1
 8002158:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 800215c:	6011      	str	r1, [r2, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8002164:	4413      	add	r3, r2
 8002166:	220e      	movs	r2, #14
 8002168:	701a      	strb	r2, [r3, #0]
 800216a:	e00e      	b.n	800218a <commandReply+0x10a>
			} else {
				// strcpy( (char *)detail, "Wrong Value");
				// detail_length += 11;
				detail[(*detail_length)++] = WRONG_OUTPUT_VALUE ;
 800216c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	1c59      	adds	r1, r3, #1
 8002174:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002178:	6011      	str	r1, [r2, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8002180:	4413      	add	r3, r2
 8002182:	220f      	movs	r2, #15
 8002184:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 8002186:	2307      	movs	r3, #7
 8002188:	e0f9      	b.n	800237e <commandReply+0x2fe>
			}
			ret = RPD_OK;
 800218a:	2308      	movs	r3, #8
 800218c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 8002190:	e0f3      	b.n	800237a <commandReply+0x2fa>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 8002192:	f008 f98b 	bl	800a4ac <scaraGetMode>
 8002196:	4603      	mov	r3, r0
 8002198:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			current_state	 = scaraGetDutyState();
 800219c:	f008 f99e 	bl	800a4dc <scaraGetDutyState>
 80021a0:	4603      	mov	r3, r0
 80021a2:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 80021a6:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d107      	bne.n	80021be <commandReply+0x13e>
 80021ae:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d103      	bne.n	80021be <commandReply+0x13e>
				ret = RPD_IDLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 80021bc:	e0dd      	b.n	800237a <commandReply+0x2fa>
				ret = RPD_BUSY;
 80021be:	2301      	movs	r3, #1
 80021c0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80021c4:	e0d9      	b.n	800237a <commandReply+0x2fa>
	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			if(position_type == REAL_POSITION_DATA || position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 80021c6:	4b71      	ldr	r3, [pc, #452]	; (800238c <commandReply+0x30c>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <commandReply+0x156>
 80021ce:	4b6f      	ldr	r3, [pc, #444]	; (800238c <commandReply+0x30c>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d113      	bne.n	80021fe <commandReply+0x17e>
				lowlayer_readTruePosition(&position);
 80021d6:	f107 0308 	add.w	r3, r7, #8
 80021da:	4618      	mov	r0, r3
 80021dc:	f003 fd94 	bl	8005d08 <lowlayer_readTruePosition>
				kinematicForward(&position);
 80021e0:	f107 0308 	add.w	r3, r7, #8
 80021e4:	4618      	mov	r0, r3
 80021e6:	f002 fe6b 	bl	8004ec0 <kinematicForward>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 80021ea:	4b68      	ldr	r3, [pc, #416]	; (800238c <commandReply+0x30c>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d11e      	bne.n	8002230 <commandReply+0x1b0>
					scaraUpdatePosition(&position);
 80021f2:	f107 0308 	add.w	r3, r7, #8
 80021f6:	4618      	mov	r0, r3
 80021f8:	f008 f948 	bl	800a48c <scaraUpdatePosition>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 80021fc:	e018      	b.n	8002230 <commandReply+0x1b0>
				}
			}else if(position_type == ESTIMATE_POSITION_DATA){
 80021fe:	4b63      	ldr	r3, [pc, #396]	; (800238c <commandReply+0x30c>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d105      	bne.n	8002212 <commandReply+0x192>
				scaraGetPosition(&position);
 8002206:	f107 0308 	add.w	r3, r7, #8
 800220a:	4618      	mov	r0, r3
 800220c:	f008 f92e 	bl	800a46c <scaraGetPosition>
 8002210:	e00e      	b.n	8002230 <commandReply+0x1b0>
			}else{
				detail[(*detail_length)++] = WRONG_READ_POSITION_TYPE;
 8002212:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	1c59      	adds	r1, r3, #1
 800221a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 800221e:	6011      	str	r1, [r2, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8002226:	4413      	add	r3, r2
 8002228:	2210      	movs	r2, #16
 800222a:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 800222c:	2307      	movs	r3, #7
 800222e:	e0a6      	b.n	800237e <commandReply+0x2fe>
			}
			*detail_length = scaraPosition_packaging(detail, position);
 8002230:	4668      	mov	r0, sp
 8002232:	f107 0310 	add.w	r3, r7, #16
 8002236:	22b8      	movs	r2, #184	; 0xb8
 8002238:	4619      	mov	r1, r3
 800223a:	f013 fd89 	bl	8015d50 <memcpy>
 800223e:	f107 0308 	add.w	r3, r7, #8
 8002242:	cb0c      	ldmia	r3, {r2, r3}
 8002244:	f8d7 0298 	ldr.w	r0, [r7, #664]	; 0x298
 8002248:	f008 f97a 	bl	800a540 <scaraPosition_packaging>
 800224c:	4602      	mov	r2, r0
 800224e:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8002252:	601a      	str	r2, [r3, #0]
			ret =  RPD_POSITION;
 8002254:	2302      	movs	r3, #2
 8002256:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 800225a:	e08e      	b.n	800237a <commandReply+0x2fa>
	case CMD_TEST_METHOD_SETTING:
		detail[(*detail_length)++] = TEST_VALUE_SETTING;
 800225c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	1c59      	adds	r1, r3, #1
 8002264:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002268:	6011      	str	r1, [r2, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8002270:	4413      	add	r3, r2
 8002272:	2211      	movs	r2, #17
 8002274:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 8002276:	2308      	movs	r3, #8
 8002278:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 800227c:	e07d      	b.n	800237a <commandReply+0x2fa>
	case CMD_SETUP_CONVEYOR_SPEED:
		ret = RPD_OK;
 800227e:	2308      	movs	r3, #8
 8002280:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8002284:	e079      	b.n	800237a <commandReply+0x2fa>
	case CMD_METHOD_CHANGE:
		ret = RPD_DUTY;
 8002286:	2309      	movs	r3, #9
 8002288:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 800228c:	e075      	b.n	800237a <commandReply+0x2fa>
	case CMD_GCODE:{
		if(point_counter == total_num_of_point){
 800228e:	4b40      	ldr	r3, [pc, #256]	; (8002390 <commandReply+0x310>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4b3f      	ldr	r3, [pc, #252]	; (8002394 <commandReply+0x314>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	429a      	cmp	r2, r3
 800229a:	d110      	bne.n	80022be <commandReply+0x23e>
			detail[(*detail_length)++] = GCODE_TRANSFER_FINISH;
 800229c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	1c59      	adds	r1, r3, #1
 80022a4:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80022a8:	6011      	str	r1, [r2, #0]
 80022aa:	461a      	mov	r2, r3
 80022ac:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80022b0:	4413      	add	r3, r2
 80022b2:	221e      	movs	r2, #30
 80022b4:	701a      	strb	r2, [r3, #0]
			ret = RPD_OK;
 80022b6:	2308      	movs	r3, #8
 80022b8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}else{
			ret = RPD_TRANSFER;
		}
	}
	break;
 80022bc:	e05d      	b.n	800237a <commandReply+0x2fa>
			ret = RPD_TRANSFER;
 80022be:	230a      	movs	r3, #10
 80022c0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	break;
 80022c4:	e059      	b.n	800237a <commandReply+0x2fa>
	case CMD_GCODE_CONFIGURE:
	{
		detail[(*detail_length)++] = GCODE_OFFSET_CONFIGURE;
 80022c6:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	1c59      	adds	r1, r3, #1
 80022ce:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80022d2:	6011      	str	r1, [r2, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80022da:	4413      	add	r3, r2
 80022dc:	221f      	movs	r2, #31
 80022de:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 80022e0:	2308      	movs	r3, #8
 80022e2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
	break;
 80022e6:	e048      	b.n	800237a <commandReply+0x2fa>
	case CMD_GCODE_PAUSE:
	case CMD_JOB_PUSH_MOVE_LINE:
	case CMD_JOB_PUSH_MOVE_JOINT:
	case CMD_GCODE_RESUME:
	case CMD_GCODE_RUN:
		ret = RPD_DUTY;
 80022e8:	2309      	movs	r3, #9
 80022ea:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80022ee:	e044      	b.n	800237a <commandReply+0x2fa>
	case CMD_KEYBOARD:
		ret = RPD_DUTY;
 80022f0:	2309      	movs	r3, #9
 80022f2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80022f6:	e040      	b.n	800237a <commandReply+0x2fa>
	case CMD_KEY_SPEED:{
		detail[(*detail_length)++] = MANUAL_SPEED;
 80022f8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	1c59      	adds	r1, r3, #1
 8002300:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002304:	6011      	str	r1, [r2, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800230c:	4413      	add	r3, r2
 800230e:	2216      	movs	r2, #22
 8002310:	701a      	strb	r2, [r3, #0]
		detail[(*detail_length)++] = (uint8_t)(duty_cmd.key_speed);
 8002312:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8002316:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	1c59      	adds	r1, r3, #1
 800231e:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002322:	6011      	str	r1, [r2, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800232a:	4413      	add	r3, r2
 800232c:	b2c2      	uxtb	r2, r0
 800232e:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 8002330:	2308      	movs	r3, #8
 8002332:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
		break;
 8002336:	e020      	b.n	800237a <commandReply+0x2fa>
	case CMD_ERROR:{
		detail[(*detail_length)++] = CHECK_PARAMETER;
 8002338:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	1c59      	adds	r1, r3, #1
 8002340:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002344:	6011      	str	r1, [r2, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800234c:	4413      	add	r3, r2
 800234e:	2215      	movs	r2, #21
 8002350:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 8002352:	2307      	movs	r3, #7
 8002354:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
		break;
 8002358:	e00f      	b.n	800237a <commandReply+0x2fa>
	default:
		detail[(*detail_length)++] = UNKNOW_COMMAND;
 800235a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	1c59      	adds	r1, r3, #1
 8002362:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8002366:	6011      	str	r1, [r2, #0]
 8002368:	461a      	mov	r2, r3
 800236a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800236e:	4413      	add	r3, r2
 8002370:	2217      	movs	r2, #23
 8002372:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 8002374:	2307      	movs	r3, #7
 8002376:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
	return ret;
 800237a:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
}
 800237e:	4618      	mov	r0, r3
 8002380:	37d0      	adds	r7, #208	; 0xd0
 8002382:	46bd      	mov	sp, r7
 8002384:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002388:	b002      	add	sp, #8
 800238a:	4770      	bx	lr
 800238c:	2000dd08 	.word	0x2000dd08
 8002390:	20002404 	.word	0x20002404
 8002394:	20006f90 	.word	0x20006f90

08002398 <commandRespond1>:

int32_t				commandRespond1	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										int32_t detail_length,
										char *respond) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	607a      	str	r2, [r7, #4]
 80023a2:	603b      	str	r3, [r7, #0]
 80023a4:	4603      	mov	r3, r0
 80023a6:	73fb      	strb	r3, [r7, #15]
	int32_t out_length = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
	respond[out_length++] = 0x28;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	617a      	str	r2, [r7, #20]
 80023b2:	461a      	mov	r2, r3
 80023b4:	6a3b      	ldr	r3, [r7, #32]
 80023b6:	4413      	add	r3, r2
 80023b8:	2228      	movs	r2, #40	; 0x28
 80023ba:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = 0;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	617a      	str	r2, [r7, #20]
 80023c2:	461a      	mov	r2, r3
 80023c4:	6a3b      	ldr	r3, [r7, #32]
 80023c6:	4413      	add	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = RESPONSE_TRANSMISION;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	617a      	str	r2, [r7, #20]
 80023d2:	461a      	mov	r2, r3
 80023d4:	6a3b      	ldr	r3, [r7, #32]
 80023d6:	4413      	add	r3, r2
 80023d8:	2202      	movs	r2, #2
 80023da:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = rpd;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	617a      	str	r2, [r7, #20]
 80023e2:	461a      	mov	r2, r3
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	4413      	add	r3, r2
 80023e8:	7bfa      	ldrb	r2, [r7, #15]
 80023ea:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = id_command;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	617a      	str	r2, [r7, #20]
 80023f2:	461a      	mov	r2, r3
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	4413      	add	r3, r2
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	701a      	strb	r2, [r3, #0]
	if(detail_length != 0){
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00c      	beq.n	800241e <commandRespond1+0x86>
		memcpy(&respond[out_length], detail, detail_length);
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	6a3a      	ldr	r2, [r7, #32]
 8002408:	4413      	add	r3, r2
 800240a:	683a      	ldr	r2, [r7, #0]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4618      	mov	r0, r3
 8002410:	f013 fc9e 	bl	8015d50 <memcpy>
		out_length += detail_length;
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	4413      	add	r3, r2
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	e007      	b.n	800242e <commandRespond1+0x96>
	}else{
		respond[out_length++] = NONE;
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	1c5a      	adds	r2, r3, #1
 8002422:	617a      	str	r2, [r7, #20]
 8002424:	461a      	mov	r2, r3
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	4413      	add	r3, r2
 800242a:	2225      	movs	r2, #37	; 0x25
 800242c:	701a      	strb	r2, [r3, #0]
	}
	respond[out_length++] = 0x7d;
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	617a      	str	r2, [r7, #20]
 8002434:	461a      	mov	r2, r3
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	4413      	add	r3, r2
 800243a:	227d      	movs	r2, #125	; 0x7d
 800243c:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = 0x29;
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	617a      	str	r2, [r7, #20]
 8002444:	461a      	mov	r2, r3
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	4413      	add	r3, r2
 800244a:	2229      	movs	r2, #41	; 0x29
 800244c:	701a      	strb	r2, [r3, #0]
	respond[1] = out_length - 2;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	3301      	adds	r3, #1
 8002456:	3a02      	subs	r2, #2
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
	return out_length;
 800245c:	697b      	ldr	r3, [r7, #20]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b096      	sub	sp, #88	; 0x58
 800246c:	af02      	add	r7, sp, #8
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "%d, %s \r\n", line, message);
 8002474:	887a      	ldrh	r2, [r7, #2]
 8002476:	f107 0008 	add.w	r0, r7, #8
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	4613      	mov	r3, r2
 8002480:	4a17      	ldr	r2, [pc, #92]	; (80024e0 <LOG_REPORT+0x78>)
 8002482:	213f      	movs	r1, #63	; 0x3f
 8002484:	f014 fbce 	bl	8016c24 <sniprintf>
 8002488:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 800248a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d101      	bne.n	8002496 <LOG_REPORT+0x2e>
		return FALSE;
 8002492:	2300      	movs	r3, #0
 8002494:	e01f      	b.n	80024d6 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 8002496:	f107 0308 	add.w	r3, r7, #8
 800249a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800249c:	4619      	mov	r1, r3
 800249e:	4811      	ldr	r0, [pc, #68]	; (80024e4 <LOG_REPORT+0x7c>)
 80024a0:	f003 f952 	bl	8005748 <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 80024a4:	4810      	ldr	r0, [pc, #64]	; (80024e8 <LOG_REPORT+0x80>)
 80024a6:	f009 fba9 	bl	800bbfc <HAL_DMA_GetState>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d101      	bne.n	80024b4 <LOG_REPORT+0x4c>
		return TRUE;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e010      	b.n	80024d6 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 80024b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024b8:	490c      	ldr	r1, [pc, #48]	; (80024ec <LOG_REPORT+0x84>)
 80024ba:	480a      	ldr	r0, [pc, #40]	; (80024e4 <LOG_REPORT+0x7c>)
 80024bc:	f003 f96c 	bl	8005798 <ringBuff_PopArray>
 80024c0:	4603      	mov	r3, r0
 80024c2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 80024c6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80024ca:	461a      	mov	r2, r3
 80024cc:	4907      	ldr	r1, [pc, #28]	; (80024ec <LOG_REPORT+0x84>)
 80024ce:	4808      	ldr	r0, [pc, #32]	; (80024f0 <LOG_REPORT+0x88>)
 80024d0:	f00c f930 	bl	800e734 <HAL_UART_Transmit_DMA>
	return TRUE;
 80024d4:	2301      	movs	r3, #1
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3750      	adds	r7, #80	; 0x50
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	0801c000 	.word	0x0801c000
 80024e4:	20001074 	.word	0x20001074
 80024e8:	2000edf8 	.word	0x2000edf8
 80024ec:	2000dd28 	.word	0x2000dd28
 80024f0:	2000edb8 	.word	0x2000edb8

080024f4 <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_length, uint8_t*data_packet) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]

	int32_t data_length = in_length - 2;
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	3b02      	subs	r3, #2
 8002504:	617b      	str	r3, [r7, #20]
	//check packet length
	if(message_buff[1] == data_length && backup_available == 0){
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3301      	adds	r3, #1
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	4293      	cmp	r3, r2
 8002512:	d119      	bne.n	8002548 <unPackPayload+0x54>
 8002514:	4b2e      	ldr	r3, [pc, #184]	; (80025d0 <unPackPayload+0xdc>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d115      	bne.n	8002548 <unPackPayload+0x54>
		// check minimum lenght
		if (in_length < MIN_MESSAGE_LENGHT) {
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	2b03      	cmp	r3, #3
 8002520:	dc02      	bgt.n	8002528 <unPackPayload+0x34>
			return -1;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295
 8002526:	e04f      	b.n	80025c8 <unPackPayload+0xd4>
		}

		// check start char
		if(message_buff[0] != START_CHAR){
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b28      	cmp	r3, #40	; 0x28
 800252e:	d002      	beq.n	8002536 <unPackPayload+0x42>
			return -1;
 8002530:	f04f 33ff 	mov.w	r3, #4294967295
 8002534:	e048      	b.n	80025c8 <unPackPayload+0xd4>
		}
		memcpy(data_packet, &message_buff[2], data_length - RECEIVE_END_LENGTH);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	1c99      	adds	r1, r3, #2
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	3b02      	subs	r3, #2
 800253e:	461a      	mov	r2, r3
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f013 fc05 	bl	8015d50 <memcpy>
 8002546:	e03d      	b.n	80025c4 <unPackPayload+0xd0>
	}else if(message_buff[1] != data_length && backup_available == 0){
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	3301      	adds	r3, #1
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	4293      	cmp	r3, r2
 8002554:	d01b      	beq.n	800258e <unPackPayload+0x9a>
 8002556:	4b1e      	ldr	r3, [pc, #120]	; (80025d0 <unPackPayload+0xdc>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d117      	bne.n	800258e <unPackPayload+0x9a>
		backup_available = 1;
 800255e:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <unPackPayload+0xdc>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
		// check start char
		if(message_buff[0] != START_CHAR){
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b28      	cmp	r3, #40	; 0x28
 800256a:	d002      	beq.n	8002572 <unPackPayload+0x7e>
			return -1;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	e02a      	b.n	80025c8 <unPackPayload+0xd4>
		}
		memcpy(data_packet, &message_buff[2], data_length);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3302      	adds	r3, #2
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4619      	mov	r1, r3
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f013 fbe8 	bl	8015d50 <memcpy>
		backup_length = data_length;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <unPackPayload+0xe0>)
 8002586:	701a      	strb	r2, [r3, #0]
		return - 1;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
 800258c:	e01c      	b.n	80025c8 <unPackPayload+0xd4>
	}else if(backup_available == 1){
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <unPackPayload+0xdc>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d113      	bne.n	80025be <unPackPayload+0xca>
		backup_available = 0;
 8002596:	4b0e      	ldr	r3, [pc, #56]	; (80025d0 <unPackPayload+0xdc>)
 8002598:	2200      	movs	r2, #0
 800259a:	701a      	strb	r2, [r3, #0]
		memcpy(&data_packet[backup_length], message_buff, in_length);
 800259c:	4b0d      	ldr	r3, [pc, #52]	; (80025d4 <unPackPayload+0xe0>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4413      	add	r3, r2
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	68f9      	ldr	r1, [r7, #12]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f013 fbd0 	bl	8015d50 <memcpy>
		data_length = backup_length + in_length;
 80025b0:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <unPackPayload+0xe0>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	461a      	mov	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	4413      	add	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	e002      	b.n	80025c4 <unPackPayload+0xd0>
	}else{
		return - 1;
 80025be:	f04f 33ff 	mov.w	r3, #4294967295
 80025c2:	e001      	b.n	80025c8 <unPackPayload+0xd4>
	}


	return data_length - RECEIVE_END_LENGTH;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	3b02      	subs	r3, #2
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	2000de28 	.word	0x2000de28
 80025d4:	2000de29 	.word	0x2000de29

080025d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	4b0c      	ldr	r3, [pc, #48]	; (8002614 <MX_DMA_Init+0x3c>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	4a0b      	ldr	r2, [pc, #44]	; (8002614 <MX_DMA_Init+0x3c>)
 80025e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025ec:	6313      	str	r3, [r2, #48]	; 0x30
 80025ee:	4b09      	ldr	r3, [pc, #36]	; (8002614 <MX_DMA_Init+0x3c>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f6:	607b      	str	r3, [r7, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	2105      	movs	r1, #5
 80025fe:	200f      	movs	r0, #15
 8002600:	f009 f820 	bl	800b644 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002604:	200f      	movs	r0, #15
 8002606:	f009 f839 	bl	800b67c <HAL_NVIC_EnableIRQ>

}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40023800 	.word	0x40023800

08002618 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4a07      	ldr	r2, [pc, #28]	; (8002644 <vApplicationGetIdleTaskMemory+0x2c>)
 8002628:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	4a06      	ldr	r2, [pc, #24]	; (8002648 <vApplicationGetIdleTaskMemory+0x30>)
 800262e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002636:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8002638:	bf00      	nop
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	20002408 	.word	0x20002408
 8002648:	2000245c 	.word	0x2000245c

0800264c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800264c:	b5b0      	push	{r4, r5, r7, lr}
 800264e:	b094      	sub	sp, #80	; 0x50
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
       
  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 8002652:	2300      	movs	r3, #0
 8002654:	64bb      	str	r3, [r7, #72]	; 0x48
 8002656:	2300      	movs	r3, #0
 8002658:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 800265a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800265e:	4618      	mov	r0, r3
 8002660:	f010 f874 	bl	801274c <osMutexCreate>
 8002664:	4603      	mov	r3, r0
 8002666:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <MX_FREERTOS_Init+0x90>)
 8002668:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 800266a:	2301      	movs	r3, #1
 800266c:	63bb      	str	r3, [r7, #56]	; 0x38
 800266e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002672:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002674:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002678:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 800267a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f010 f97b 	bl	801297c <osMailCreate>
 8002686:	4603      	mov	r3, r0
 8002688:	4a15      	ldr	r2, [pc, #84]	; (80026e0 <MX_FREERTOS_Init+0x94>)
 800268a:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2060);
 800268c:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <MX_FREERTOS_Init+0x98>)
 800268e:	f107 041c 	add.w	r4, r7, #28
 8002692:	461d      	mov	r5, r3
 8002694:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002696:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002698:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800269c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80026a0:	f107 031c 	add.w	r3, r7, #28
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f00f ff63 	bl	8012572 <osThreadCreate>
 80026ac:	4603      	mov	r3, r0
 80026ae:	4a0e      	ldr	r2, [pc, #56]	; (80026e8 <MX_FREERTOS_Init+0x9c>)
 80026b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 80026b2:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <MX_FREERTOS_Init+0xa0>)
 80026b4:	463c      	mov	r4, r7
 80026b6:	461d      	mov	r5, r3
 80026b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 80026c4:	463b      	mov	r3, r7
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f00f ff52 	bl	8012572 <osThreadCreate>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <MX_FREERTOS_Init+0xa4>)
 80026d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80026d4:	bf00      	nop
 80026d6:	3750      	adds	r7, #80	; 0x50
 80026d8:	46bd      	mov	sp, r7
 80026da:	bdb0      	pop	{r4, r5, r7, pc}
 80026dc:	2000de30 	.word	0x2000de30
 80026e0:	2000de34 	.word	0x2000de34
 80026e4:	0801c03c 	.word	0x0801c03c
 80026e8:	2000de2c 	.word	0x2000de2c
 80026ec:	0801c058 	.word	0x0801c058
 80026f0:	2000de38 	.word	0x2000de38
 80026f4:	00000000 	.word	0x00000000

080026f8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80026f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026fa:	f5ad 5d8f 	sub.w	sp, sp, #4576	; 0x11e0
 80026fe:	b081      	sub	sp, #4
 8002700:	af6c      	add	r7, sp, #432	; 0x1b0
 8002702:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002706:	3b14      	subs	r3, #20
 8002708:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800270a:	f012 fd97 	bl	801523c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  HAL_GPIO_WritePin(USB_SIGN_GPIO_Port, USB_SIGN_Pin, GPIO_PIN_SET); // Pull-up Resistor
 800270e:	2201      	movs	r2, #1
 8002710:	2110      	movs	r1, #16
 8002712:	48c7      	ldr	r0, [pc, #796]	; (8002a30 <StartDefaultTask+0x338>)
 8002714:	f009 fcfc 	bl	800c110 <HAL_GPIO_WritePin>

  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 8002718:	2300      	movs	r3, #0
 800271a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800271e:	f102 020f 	add.w	r2, r2, #15
 8002722:	7013      	strb	r3, [r2, #0]
  int32_t					current_key_speed;
  double						run_time;

  SCARA_Pick_And_Place_Package Object[8];
  SCARA_Pick_And_Place_State  operation_state;
  uint8_t object_tail_pointer = 0;
 8002724:	2300      	movs	r3, #0
 8002726:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800272a:	f102 020e 	add.w	r2, r2, #14
 800272e:	7013      	strb	r3, [r2, #0]
  uint8_t object_head_pointer = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002736:	f102 020d 	add.w	r2, r2, #13
 800273a:	7013      	strb	r3, [r2, #0]
  double state_time = 0;
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	f04f 0300 	mov.w	r3, #0
 8002744:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002748:	e9c1 2300 	strd	r2, r3, [r1]
  int run_point = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	f8c7 3ffc 	str.w	r3, [r7, #4092]	; 0xffc
  const SCARA_Slot_TypeDef SLot_Cordinate[NUM_OF_OBJECT] = {
 8002752:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002756:	3b10      	subs	r3, #16
 8002758:	4ab6      	ldr	r2, [pc, #728]	; (8002a34 <StartDefaultTask+0x33c>)
 800275a:	4618      	mov	r0, r3
 800275c:	4611      	mov	r1, r2
 800275e:	2390      	movs	r3, #144	; 0x90
 8002760:	461a      	mov	r2, r3
 8002762:	f013 faf5 	bl	8015d50 <memcpy>
  		{259.568f, -45.056f, 0.0f} ,
		{262.279f, -14.61f, 0.0f} ,
		{264.560f, 15.48f, 0.0f}
  };

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 8002766:	21e6      	movs	r1, #230	; 0xe6
 8002768:	48b3      	ldr	r0, [pc, #716]	; (8002a38 <StartDefaultTask+0x340>)
 800276a:	f7ff fe7d 	bl	8002468 <LOG_REPORT>

  // Init value
  current_method = scaraGetMethod();
 800276e:	f007 fea9 	bl	800a4c4 <scaraGetMethod>
 8002772:	4603      	mov	r3, r0
 8002774:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002778:	f102 0207 	add.w	r2, r2, #7
 800277c:	7013      	strb	r3, [r2, #0]
  current_mode	 = scaraGetMode();
 800277e:	f007 fe95 	bl	800a4ac <scaraGetMode>
 8002782:	4603      	mov	r3, r0
 8002784:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002788:	f102 0206 	add.w	r2, r2, #6
 800278c:	7013      	strb	r3, [r2, #0]
  current_duty_state	 = scaraGetDutyState();
 800278e:	f007 fea5 	bl	800a4dc <scaraGetDutyState>
 8002792:	4603      	mov	r3, r0
 8002794:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002798:	f102 0205 	add.w	r2, r2, #5
 800279c:	7013      	strb	r3, [r2, #0]

  // Start up robot
  scaraStartup();
 800279e:	f003 ffcf 	bl	8006740 <scaraStartup>
  osDelay(10);
 80027a2:	200a      	movs	r0, #10
 80027a4:	f00f ff31 	bl	801260a <osDelay>
//   positionNext.Theta2 = PI/3;
//   positionNext.D3 = 10;
//   positionNext.Theta4 = 0;
//   positionNext.t = 0;

  positionNext.Theta1 = -1.48267f;
 80027a8:	49a4      	ldr	r1, [pc, #656]	; (8002a3c <StartDefaultTask+0x344>)
 80027aa:	a399      	add	r3, pc, #612	; (adr r3, 8002a10 <StartDefaultTask+0x318>)
 80027ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
  positionNext.Theta2 = 2.35575f;
 80027b4:	49a1      	ldr	r1, [pc, #644]	; (8002a3c <StartDefaultTask+0x344>)
 80027b6:	a398      	add	r3, pc, #608	; (adr r3, 8002a18 <StartDefaultTask+0x320>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
  positionNext.D3 = 0.034999;
 80027c0:	499e      	ldr	r1, [pc, #632]	; (8002a3c <StartDefaultTask+0x344>)
 80027c2:	a397      	add	r3, pc, #604	; (adr r3, 8002a20 <StartDefaultTask+0x328>)
 80027c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
  positionNext.Theta4 = 2.96586;
 80027cc:	499b      	ldr	r1, [pc, #620]	; (8002a3c <StartDefaultTask+0x344>)
 80027ce:	a396      	add	r3, pc, #600	; (adr r3, 8002a28 <StartDefaultTask+0x330>)
 80027d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d4:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
  positionNext.t = 0;
 80027d8:	4998      	ldr	r1, [pc, #608]	; (8002a3c <StartDefaultTask+0x344>)
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

  kinematicForward(&positionNext);
 80027e6:	4895      	ldr	r0, [pc, #596]	; (8002a3c <StartDefaultTask+0x344>)
 80027e8:	f002 fb6a 	bl	8004ec0 <kinematicForward>
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 80027ec:	4894      	ldr	r0, [pc, #592]	; (8002a40 <StartDefaultTask+0x348>)
 80027ee:	f00b fb70 	bl	800ded2 <HAL_TIM_Base_Start_IT>

  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 80027f2:	f107 0310 	add.w	r3, r7, #16
 80027f6:	3b08      	subs	r3, #8
 80027f8:	f04f 32ff 	mov.w	r2, #4294967295
 80027fc:	2101      	movs	r1, #1
 80027fe:	4618      	mov	r0, r3
 8002800:	f00f ff58 	bl	80126b4 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8002804:	2300      	movs	r3, #0
 8002806:	f8c7 3ff4 	str.w	r3, [r7, #4084]	; 0xff4
	  respond_packed_lenght = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	f8c7 3ff0 	str.w	r3, [r7, #4080]	; 0xff0
	  infor_lenght			= 0;
 8002810:	2300      	movs	r3, #0
 8002812:	f8c7 3fec 	str.w	r3, [r7, #4076]	; 0xfec
	  infor_packed_lenght	= 0;
 8002816:	2300      	movs	r3, #0
 8002818:	f8c7 3fe8 	str.w	r3, [r7, #4072]	; 0xfe8
	  task_usb_lenght		= 0;
 800281c:	2300      	movs	r3, #0
 800281e:	f8c7 3fe4 	str.w	r3, [r7, #4068]	; 0xfe4
	  usb_lenght			= 0;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 3fe0 	str.w	r3, [r7, #4064]	; 0xfe0
	  total_respond_length  = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800282e:	f102 0208 	add.w	r2, r2, #8
 8002832:	6013      	str	r3, [r2, #0]
	  detail_ptr 			= 0;
 8002834:	2300      	movs	r3, #0
 8002836:	f8c7 3fdc 	str.w	r3, [r7, #4060]	; 0xfdc
	  // Update new position
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800283a:	4a82      	ldr	r2, [pc, #520]	; (8002a44 <StartDefaultTask+0x34c>)
 800283c:	4b82      	ldr	r3, [pc, #520]	; (8002a48 <StartDefaultTask+0x350>)
 800283e:	4610      	mov	r0, r2
 8002840:	4619      	mov	r1, r3
 8002842:	23c0      	movs	r3, #192	; 0xc0
 8002844:	461a      	mov	r2, r3
 8002846:	f013 fa83 	bl	8015d50 <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 800284a:	4a7f      	ldr	r2, [pc, #508]	; (8002a48 <StartDefaultTask+0x350>)
 800284c:	4b7b      	ldr	r3, [pc, #492]	; (8002a3c <StartDefaultTask+0x344>)
 800284e:	4610      	mov	r0, r2
 8002850:	4619      	mov	r1, r3
 8002852:	23c0      	movs	r3, #192	; 0xc0
 8002854:	461a      	mov	r2, r3
 8002856:	f013 fa7b 	bl	8015d50 <memcpy>

	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 800285a:	4b7c      	ldr	r3, [pc, #496]	; (8002a4c <StartDefaultTask+0x354>)
 800285c:	6819      	ldr	r1, [r3, #0]
 800285e:	f607 73bc 	addw	r3, r7, #4028	; 0xfbc
 8002862:	2200      	movs	r2, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f010 f935 	bl	8012ad4 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 800286a:	f8d7 3fbc 	ldr.w	r3, [r7, #4028]	; 0xfbc
 800286e:	2b20      	cmp	r3, #32
 8002870:	d119      	bne.n	80028a6 <StartDefaultTask+0x1ae>
		   dataMail = ret_mail.value.p;
 8002872:	f8d7 3fc0 	ldr.w	r3, [r7, #4032]	; 0xfc0
 8002876:	f8c7 3fd8 	str.w	r3, [r7, #4056]	; 0xfd8
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 800287a:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800287e:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8002882:	f8d7 1fd8 	ldr.w	r1, [r7, #4056]	; 0xfd8
 8002886:	4618      	mov	r0, r3
 8002888:	f013 fa62 	bl	8015d50 <memcpy>
		   isNewDuty = TRUE;
 800288c:	2301      	movs	r3, #1
 800288e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002892:	f102 020f 	add.w	r2, r2, #15
 8002896:	7013      	strb	r3, [r2, #0]
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 8002898:	4b6c      	ldr	r3, [pc, #432]	; (8002a4c <StartDefaultTask+0x354>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f8d7 1fd8 	ldr.w	r1, [r7, #4056]	; 0xfd8
 80028a0:	4618      	mov	r0, r3
 80028a2:	f010 f98b 	bl	8012bbc <osMailFree>
	  }
	  if(isNewDuty) {
 80028a6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80028aa:	f103 030f 	add.w	r3, r3, #15
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 847a 	beq.w	80031aa <StartDefaultTask+0xab2>
		  if (duty_cmd.change_method == TRUE) {
 80028b6:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	f040 8140 	bne.w	8002b42 <StartDefaultTask+0x44a>
			  //vPortFree(Gcode_Cor);
			  if (SCARA_METHOD_MANUAL == duty_cmd.robot_method) {
 80028c2:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80028c6:	785b      	ldrb	r3, [r3, #1]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d132      	bne.n	8002932 <StartDefaultTask+0x23a>
				  // Need add check condition idle in each method
				  current_method = SCARA_METHOD_MANUAL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80028d2:	f102 0207 	add.w	r2, r2, #7
 80028d6:	7013      	strb	r3, [r2, #0]
				  current_duty_state = SCARA_DUTY_STATE_READY;
 80028d8:	2300      	movs	r3, #0
 80028da:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80028de:	f102 0205 	add.w	r2, r2, #5
 80028e2:	7013      	strb	r3, [r2, #0]
				detail_array[0] = MANUAL_METHOD;
 80028e4:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80028e8:	2218      	movs	r2, #24
 80028ea:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80028ec:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80028f0:	6899      	ldr	r1, [r3, #8]
 80028f2:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80028f6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80028fa:	f103 0308 	add.w	r3, r3, #8
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4413      	add	r3, r2
 8002902:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	2008      	movs	r0, #8
 800290c:	f7ff fd44 	bl	8002398 <commandRespond1>
 8002910:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				total_respond_length += respond_lenght;
 8002914:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002918:	f103 0308 	add.w	r3, r3, #8
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002922:	4413      	add	r3, r2
 8002924:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002928:	f102 0208 	add.w	r2, r2, #8
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	f000 bc36 	b.w	800319e <StartDefaultTask+0xaa6>
			  } else if (SCARA_METHOD_SEMI_AUTO == duty_cmd.robot_method) {
 8002932:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002936:	785b      	ldrb	r3, [r3, #1]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d131      	bne.n	80029a0 <StartDefaultTask+0x2a8>
				  current_method = SCARA_METHOD_SEMI_AUTO;
 800293c:	2301      	movs	r3, #1
 800293e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002942:	f102 0207 	add.w	r2, r2, #7
 8002946:	7013      	strb	r3, [r2, #0]
				  current_duty_state = SCARA_DUTY_STATE_READY;
 8002948:	2300      	movs	r3, #0
 800294a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800294e:	f102 0205 	add.w	r2, r2, #5
 8002952:	7013      	strb	r3, [r2, #0]
				detail_array[0] = SEMI_AUTO_METHOD;
 8002954:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002958:	2219      	movs	r2, #25
 800295a:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800295c:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002960:	6899      	ldr	r1, [r3, #8]
 8002962:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002966:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800296a:	f103 0308 	add.w	r3, r3, #8
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4413      	add	r3, r2
 8002972:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	2301      	movs	r3, #1
 800297a:	2008      	movs	r0, #8
 800297c:	f7ff fd0c 	bl	8002398 <commandRespond1>
 8002980:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				total_respond_length += respond_lenght;
 8002984:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002988:	f103 0308 	add.w	r3, r3, #8
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002992:	4413      	add	r3, r2
 8002994:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002998:	f102 0208 	add.w	r2, r2, #8
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	e3fe      	b.n	800319e <StartDefaultTask+0xaa6>
			  } else if (SCARA_METHOD_GCODE == duty_cmd.robot_method) {
 80029a0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80029a4:	785b      	ldrb	r3, [r3, #1]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d152      	bne.n	8002a50 <StartDefaultTask+0x358>
//				  Gcode_Cor = pvPortMalloc(total_num_of_point*sizeof(SCARA_Gcode_Cor_TypeDef));
//					if(Gcode_Cor == NULL){
//					  int t =2;
//					}
				  current_duty_state = SCARA_DUTY_STATE_READY;
 80029aa:	2300      	movs	r3, #0
 80029ac:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80029b0:	f102 0205 	add.w	r2, r2, #5
 80029b4:	7013      	strb	r3, [r2, #0]
				  current_method = SCARA_METHOD_GCODE;
 80029b6:	2302      	movs	r3, #2
 80029b8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80029bc:	f102 0207 	add.w	r2, r2, #7
 80029c0:	7013      	strb	r3, [r2, #0]
				  detail_array[0] = GCODE_METHOD;
 80029c2:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80029c6:	221a      	movs	r2, #26
 80029c8:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80029ca:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80029ce:	6899      	ldr	r1, [r3, #8]
 80029d0:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80029d4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80029d8:	f103 0308 	add.w	r3, r3, #8
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4413      	add	r3, r2
 80029e0:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	2301      	movs	r3, #1
 80029e8:	2008      	movs	r0, #8
 80029ea:	f7ff fcd5 	bl	8002398 <commandRespond1>
 80029ee:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				total_respond_length += respond_lenght;
 80029f2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80029f6:	f103 0308 	add.w	r3, r3, #8
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002a00:	4413      	add	r3, r2
 8002a02:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002a06:	f102 0208 	add.w	r2, r2, #8
 8002a0a:	6013      	str	r3, [r2, #0]
 8002a0c:	e3c7      	b.n	800319e <StartDefaultTask+0xaa6>
 8002a0e:	bf00      	nop
 8002a10:	20000000 	.word	0x20000000
 8002a14:	bff7b904 	.word	0xbff7b904
 8002a18:	80000000 	.word	0x80000000
 8002a1c:	4002d893 	.word	0x4002d893
 8002a20:	90c91080 	.word	0x90c91080
 8002a24:	3fa1eb63 	.word	0x3fa1eb63
 8002a28:	cec41dd2 	.word	0xcec41dd2
 8002a2c:	4007ba14 	.word	0x4007ba14
 8002a30:	40020400 	.word	0x40020400
 8002a34:	0801c158 	.word	0x0801c158
 8002a38:	0801c074 	.word	0x0801c074
 8002a3c:	2000ec38 	.word	0x2000ec38
 8002a40:	2000ed78 	.word	0x2000ed78
 8002a44:	2000e938 	.word	0x2000e938
 8002a48:	2000eab8 	.word	0x2000eab8
 8002a4c:	2000de34 	.word	0x2000de34
			  }else if(SCARA_METHOD_TEST == duty_cmd.robot_method){
 8002a50:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002a54:	785b      	ldrb	r3, [r3, #1]
 8002a56:	2b03      	cmp	r3, #3
 8002a58:	d13b      	bne.n	8002ad2 <StartDefaultTask+0x3da>
				  test_value[0] = 0;
 8002a5a:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002a5e:	2200      	movs	r2, #0
 8002a60:	701a      	strb	r2, [r3, #0]
				  test_value[1] = 0;
 8002a62:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002a66:	2200      	movs	r2, #0
 8002a68:	705a      	strb	r2, [r3, #1]
				  test_value[2] = 0;
 8002a6a:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002a6e:	2200      	movs	r2, #0
 8002a70:	709a      	strb	r2, [r3, #2]
				  test_value[3] = 0;
 8002a72:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002a76:	2200      	movs	r2, #0
 8002a78:	70da      	strb	r2, [r3, #3]
				  current_method = SCARA_METHOD_TEST;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002a80:	f102 0207 	add.w	r2, r2, #7
 8002a84:	7013      	strb	r3, [r2, #0]
				  detail_array[0] = TEST_METHOD;
 8002a86:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002a8a:	221b      	movs	r2, #27
 8002a8c:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002a8e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002a92:	6899      	ldr	r1, [r3, #8]
 8002a94:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002a98:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002a9c:	f103 0308 	add.w	r3, r3, #8
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	2301      	movs	r3, #1
 8002aac:	2008      	movs	r0, #8
 8002aae:	f7ff fc73 	bl	8002398 <commandRespond1>
 8002ab2:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				  total_respond_length += respond_lenght;
 8002ab6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002aba:	f103 0308 	add.w	r3, r3, #8
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002aca:	f102 0208 	add.w	r2, r2, #8
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	e365      	b.n	800319e <StartDefaultTask+0xaa6>
			  }else if(SCARA_METHOD_PICK_AND_PLACE == duty_cmd.robot_method){
 8002ad2:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002ad6:	785b      	ldrb	r3, [r3, #1]
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	f040 8360 	bne.w	800319e <StartDefaultTask+0xaa6>
				  current_method = SCARA_METHOD_PICK_AND_PLACE;
 8002ade:	2304      	movs	r3, #4
 8002ae0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002ae4:	f102 0207 	add.w	r2, r2, #7
 8002ae8:	7013      	strb	r3, [r2, #0]
				  current_duty_state = SCARA_DUTY_STATE_INIT;
 8002aea:	2301      	movs	r3, #1
 8002aec:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002af0:	f102 0205 	add.w	r2, r2, #5
 8002af4:	7013      	strb	r3, [r2, #0]
				  detail_array[0] = PICK_AND_PLACE_METHOD;
 8002af6:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002afa:	221c      	movs	r2, #28
 8002afc:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002afe:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002b02:	6899      	ldr	r1, [r3, #8]
 8002b04:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002b08:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002b0c:	f103 0308 	add.w	r3, r3, #8
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	2008      	movs	r0, #8
 8002b1e:	f7ff fc3b 	bl	8002398 <commandRespond1>
 8002b22:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				  total_respond_length += respond_lenght;
 8002b26:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002b2a:	f103 0308 	add.w	r3, r3, #8
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002b34:	4413      	add	r3, r2
 8002b36:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002b3a:	f102 0208 	add.w	r2, r2, #8
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	e32d      	b.n	800319e <StartDefaultTask+0xaa6>
			  }
		  } else {
			  	  // Check current method & cmd method
			  	  if (current_method == duty_cmd.robot_method) {
 8002b42:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002b46:	785b      	ldrb	r3, [r3, #1]
 8002b48:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002b4c:	f102 0207 	add.w	r2, r2, #7
 8002b50:	7812      	ldrb	r2, [r2, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	f040 82fa 	bne.w	800314c <StartDefaultTask+0xa54>
				  	  switch( duty_cmd.robot_method) {
 8002b58:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002b5c:	785b      	ldrb	r3, [r3, #1]
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	f200 82ee 	bhi.w	8003140 <StartDefaultTask+0xa48>
 8002b64:	a201      	add	r2, pc, #4	; (adr r2, 8002b6c <StartDefaultTask+0x474>)
 8002b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6a:	bf00      	nop
 8002b6c:	08002b81 	.word	0x08002b81
 8002b70:	08002c07 	.word	0x08002c07
 8002b74:	08002fcd 	.word	0x08002fcd
 8002b78:	08002e5b 	.word	0x08002e5b
 8002b7c:	08003077 	.word	0x08003077
				  	  case SCARA_METHOD_MANUAL:
				  	  {
				  		  if (current_key_state == SCARA_KEY_STATE_READY) {
 8002b80:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002b84:	f103 0303 	add.w	r3, r3, #3
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d116      	bne.n	8002bbc <StartDefaultTask+0x4c4>
				  			  current_key = duty_cmd.keyboard;
 8002b8e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002b92:	78db      	ldrb	r3, [r3, #3]
 8002b94:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002b98:	f102 0202 	add.w	r2, r2, #2
 8002b9c:	7013      	strb	r3, [r2, #0]
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Init new path
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002ba4:	f102 0203 	add.w	r2, r2, #3
 8002ba8:	7013      	strb	r3, [r2, #0]
				  			  current_key_speed = duty_cmd.key_speed;
 8002baa:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002bb4:	f102 021c 	add.w	r2, r2, #28
 8002bb8:	6013      	str	r3, [r2, #0]
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
									  && current_key_speed == duty_cmd.key_speed) {
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
				  		  }
				  	  }
				  	  break;
 8002bba:	e2ed      	b.n	8003198 <StartDefaultTask+0xaa0>
				  		  } else if (current_key == duty_cmd.keyboard
 8002bbc:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002bc0:	78db      	ldrb	r3, [r3, #3]
 8002bc2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002bc6:	f102 0202 	add.w	r2, r2, #2
 8002bca:	7812      	ldrb	r2, [r2, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	f040 82e3 	bne.w	8003198 <StartDefaultTask+0xaa0>
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
 8002bd2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002bd6:	f103 0303 	add.w	r3, r3, #3
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	f040 82db 	bne.w	8003198 <StartDefaultTask+0xaa0>
									  && current_key_speed == duty_cmd.key_speed) {
 8002be2:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002bec:	f102 021c 	add.w	r2, r2, #28
 8002bf0:	6812      	ldr	r2, [r2, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	f040 82d0 	bne.w	8003198 <StartDefaultTask+0xaa0>
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002bfe:	f102 0203 	add.w	r2, r2, #3
 8002c02:	7013      	strb	r3, [r2, #0]
				  	  break;
 8002c04:	e2c8      	b.n	8003198 <StartDefaultTask+0xaa0>
				  	  case SCARA_METHOD_SEMI_AUTO:
				  	  {
						  switch( duty_cmd.robot_mode) {
 8002c06:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002c0a:	789b      	ldrb	r3, [r3, #2]
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	f000 80a4 	beq.w	8002d5a <StartDefaultTask+0x662>
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	f300 811a 	bgt.w	8002e4c <StartDefaultTask+0x754>
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <StartDefaultTask+0x52a>
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d031      	beq.n	8002c84 <StartDefaultTask+0x58c>
 8002c20:	e114      	b.n	8002e4c <StartDefaultTask+0x754>
						  case SCARA_MODE_STOP:
							  {
								  current_mode	 = SCARA_MODE_STOP;
 8002c22:	2300      	movs	r3, #0
 8002c24:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002c28:	f102 0206 	add.w	r2, r2, #6
 8002c2c:	7013      	strb	r3, [r2, #0]
								detail_array[0] = STOP_NOW;
 8002c2e:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002c32:	2220      	movs	r2, #32
 8002c34:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002c36:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002c3a:	6899      	ldr	r1, [r3, #8]
 8002c3c:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002c40:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002c44:	f103 0308 	add.w	r3, r3, #8
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	2301      	movs	r3, #1
 8002c54:	2008      	movs	r0, #8
 8002c56:	f7ff fb9f 	bl	8002398 <commandRespond1>
 8002c5a:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
								total_respond_length += respond_lenght;
 8002c5e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002c62:	f103 0308 	add.w	r3, r3, #8
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002c72:	f102 0208 	add.w	r2, r2, #8
 8002c76:	6013      	str	r3, [r2, #0]
								  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 8002c78:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8002c7c:	48cd      	ldr	r0, [pc, #820]	; (8002fb4 <StartDefaultTask+0x8bc>)
 8002c7e:	f7ff fbf3 	bl	8002468 <LOG_REPORT>
							  }
							  break;
 8002c82:	e0e9      	b.n	8002e58 <StartDefaultTask+0x760>

						  case SCARA_MODE_SCAN:
							  {
								  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_duty_state) {
 8002c84:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002c88:	f103 0306 	add.w	r3, r3, #6
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d138      	bne.n	8002d04 <StartDefaultTask+0x60c>
 8002c92:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002c96:	f103 0305 	add.w	r3, r3, #5
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d131      	bne.n	8002d04 <StartDefaultTask+0x60c>
									  current_mode = SCARA_MODE_SCAN;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002ca6:	f102 0206 	add.w	r2, r2, #6
 8002caa:	7013      	strb	r3, [r2, #0]
									  current_scan_state = SCARA_SCAN_STATE_INIT;
 8002cac:	2300      	movs	r3, #0
 8002cae:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002cb2:	f102 0204 	add.w	r2, r2, #4
 8002cb6:	7013      	strb	r3, [r2, #0]
									detail_array[0] = START_SCAN;
 8002cb8:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002cbc:	2221      	movs	r2, #33	; 0x21
 8002cbe:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002cc0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002cc4:	6899      	ldr	r1, [r3, #8]
 8002cc6:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002cca:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002cce:	f103 0308 	add.w	r3, r3, #8
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	2301      	movs	r3, #1
 8002cde:	2008      	movs	r0, #8
 8002ce0:	f7ff fb5a 	bl	8002398 <commandRespond1>
 8002ce4:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
									total_respond_length += respond_lenght;
 8002ce8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002cec:	f103 0308 	add.w	r3, r3, #8
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002cf6:	4413      	add	r3, r2
 8002cf8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002cfc:	f102 0208 	add.w	r2, r2, #8
 8002d00:	6013      	str	r3, [r2, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
									total_respond_length += respond_lenght;
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
								  }
							  }
							  break;
 8002d02:	e0a9      	b.n	8002e58 <StartDefaultTask+0x760>
									detail_array[0] = BUSY;
 8002d04:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002d08:	2222      	movs	r2, #34	; 0x22
 8002d0a:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002d0c:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002d10:	6899      	ldr	r1, [r3, #8]
 8002d12:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002d16:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002d1a:	f103 0308 	add.w	r3, r3, #8
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4413      	add	r3, r2
 8002d22:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	2301      	movs	r3, #1
 8002d2a:	2007      	movs	r0, #7
 8002d2c:	f7ff fb34 	bl	8002398 <commandRespond1>
 8002d30:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
									total_respond_length += respond_lenght;
 8002d34:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002d38:	f103 0308 	add.w	r3, r3, #8
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002d42:	4413      	add	r3, r2
 8002d44:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002d48:	f102 0208 	add.w	r2, r2, #8
 8002d4c:	6013      	str	r3, [r2, #0]
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
 8002d4e:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8002d52:	4899      	ldr	r0, [pc, #612]	; (8002fb8 <StartDefaultTask+0x8c0>)
 8002d54:	f7ff fb88 	bl	8002468 <LOG_REPORT>
							  break;
 8002d58:	e07e      	b.n	8002e58 <StartDefaultTask+0x760>

						  case SCARA_MODE_DUTY:
							  {
								  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_duty_state) {
 8002d5a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002d5e:	f103 0306 	add.w	r3, r3, #6
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d145      	bne.n	8002df4 <StartDefaultTask+0x6fc>
 8002d68:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002d6c:	f103 0305 	add.w	r3, r3, #5
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d13e      	bne.n	8002df4 <StartDefaultTask+0x6fc>
									  scaraSetScanFlag();
 8002d76:	f007 fb2b 	bl	800a3d0 <scaraSetScanFlag>
//									  if(duty_cmd.modeInit_type == DUTY_MODE_INIT_LINEAR){
//										  current_method = SCARA_METHOD_AUTO;
//									  }
									  if (scaraIsScanLimit()) {
 8002d7a:	f007 fbbb 	bl	800a4f4 <scaraIsScanLimit>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00c      	beq.n	8002d9e <StartDefaultTask+0x6a6>
										  current_mode	 = SCARA_MODE_DUTY;
 8002d84:	2302      	movs	r3, #2
 8002d86:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002d8a:	f102 0206 	add.w	r2, r2, #6
 8002d8e:	7013      	strb	r3, [r2, #0]
										  current_duty_state	 = SCARA_DUTY_STATE_INIT;
 8002d90:	2301      	movs	r3, #1
 8002d92:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002d96:	f102 0205 	add.w	r2, r2, #5
 8002d9a:	7013      	strb	r3, [r2, #0]
									  if (scaraIsScanLimit()) {
 8002d9c:	e055      	b.n	8002e4a <StartDefaultTask+0x752>
									  } else {
										detail_array[0] = NOT_SCAN;
 8002d9e:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002da2:	2223      	movs	r2, #35	; 0x23
 8002da4:	701a      	strb	r2, [r3, #0]
										respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002da6:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002daa:	6899      	ldr	r1, [r3, #8]
 8002dac:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002db0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002db4:	f103 0308 	add.w	r3, r3, #8
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4413      	add	r3, r2
 8002dbc:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	2007      	movs	r0, #7
 8002dc6:	f7ff fae7 	bl	8002398 <commandRespond1>
 8002dca:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
										total_respond_length += respond_lenght;
 8002dce:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002dd2:	f103 0308 	add.w	r3, r3, #8
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002ddc:	4413      	add	r3, r2
 8002dde:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002de2:	f102 0208 	add.w	r2, r2, #8
 8002de6:	6013      	str	r3, [r2, #0]
										  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 8002de8:	f240 1187 	movw	r1, #391	; 0x187
 8002dec:	4873      	ldr	r0, [pc, #460]	; (8002fbc <StartDefaultTask+0x8c4>)
 8002dee:	f7ff fb3b 	bl	8002468 <LOG_REPORT>
									  if (scaraIsScanLimit()) {
 8002df2:	e02a      	b.n	8002e4a <StartDefaultTask+0x752>
									  }
								  } else {
									detail_array[0] = BUSY;
 8002df4:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8002df8:	2222      	movs	r2, #34	; 0x22
 8002dfa:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002dfc:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002e00:	6899      	ldr	r1, [r3, #8]
 8002e02:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002e06:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002e0a:	f103 0308 	add.w	r3, r3, #8
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4413      	add	r3, r2
 8002e12:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	2301      	movs	r3, #1
 8002e1a:	2007      	movs	r0, #7
 8002e1c:	f7ff fabc 	bl	8002398 <commandRespond1>
 8002e20:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
									total_respond_length += respond_lenght;
 8002e24:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002e28:	f103 0308 	add.w	r3, r3, #8
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8002e32:	4413      	add	r3, r2
 8002e34:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8002e38:	f102 0208 	add.w	r2, r2, #8
 8002e3c:	6013      	str	r3, [r2, #0]
									  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 8002e3e:	f240 118d 	movw	r1, #397	; 0x18d
 8002e42:	485f      	ldr	r0, [pc, #380]	; (8002fc0 <StartDefaultTask+0x8c8>)
 8002e44:	f7ff fb10 	bl	8002468 <LOG_REPORT>
								  }
							  }
							  break;
 8002e48:	e006      	b.n	8002e58 <StartDefaultTask+0x760>
 8002e4a:	e005      	b.n	8002e58 <StartDefaultTask+0x760>
						  default:
							  {
								  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 8002e4c:	f240 1193 	movw	r1, #403	; 0x193
 8002e50:	485c      	ldr	r0, [pc, #368]	; (8002fc4 <StartDefaultTask+0x8cc>)
 8002e52:	f7ff fb09 	bl	8002468 <LOG_REPORT>
							  }
						  }
					  }
					  break;
 8002e56:	e1a2      	b.n	800319e <StartDefaultTask+0xaa6>
 8002e58:	e1a1      	b.n	800319e <StartDefaultTask+0xaa6>
					  case SCARA_METHOD_TEST:
					  {
						  test_value[0] = 0;
 8002e5a:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
						  test_value[1] = 0;
 8002e62:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002e66:	2200      	movs	r2, #0
 8002e68:	705a      	strb	r2, [r3, #1]
						  test_value[2] = 0;
 8002e6a:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002e6e:	2200      	movs	r2, #0
 8002e70:	709a      	strb	r2, [r3, #2]
						  test_value[3] = 0;
 8002e72:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002e76:	2200      	movs	r2, #0
 8002e78:	70da      	strb	r2, [r3, #3]
						  switch (duty_cmd.test_key)
 8002e7a:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002e7e:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002e82:	2b07      	cmp	r3, #7
 8002e84:	f200 8094 	bhi.w	8002fb0 <StartDefaultTask+0x8b8>
 8002e88:	a201      	add	r2, pc, #4	; (adr r2, 8002e90 <StartDefaultTask+0x798>)
 8002e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8e:	bf00      	nop
 8002e90:	08002eb1 	.word	0x08002eb1
 8002e94:	08002ecd 	.word	0x08002ecd
 8002e98:	08002ef1 	.word	0x08002ef1
 8002e9c:	08002f0d 	.word	0x08002f0d
 8002ea0:	08002f31 	.word	0x08002f31
 8002ea4:	08002f4d 	.word	0x08002f4d
 8002ea8:	08002f71 	.word	0x08002f71
 8002eac:	08002f8d 	.word	0x08002f8d
						  {
						  case SCARA_TEST_MOTOR1_POS:
							 test_value[duty_cmd.test_key/2] = test_value_array[0];
 8002eb0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002eb4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002eb8:	085b      	lsrs	r3, r3, #1
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b42      	ldr	r3, [pc, #264]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002ec0:	f993 1000 	ldrsb.w	r1, [r3]
 8002ec4:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002ec8:	5499      	strb	r1, [r3, r2]
						  break;
 8002eca:	e072      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR1_NEG:
							 test_value[duty_cmd.test_key/2] = -test_value_array[0];
 8002ecc:	4b3e      	ldr	r3, [pc, #248]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002ece:	f993 3000 	ldrsb.w	r3, [r3]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	425b      	negs	r3, r3
 8002ed6:	b2d9      	uxtb	r1, r3
 8002ed8:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002edc:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002ee0:	085b      	lsrs	r3, r3, #1
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	b249      	sxtb	r1, r1
 8002ee8:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002eec:	5499      	strb	r1, [r3, r2]
						  break;
 8002eee:	e060      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR2_POS:
							 test_value[duty_cmd.test_key/2] = test_value_array[1];
 8002ef0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002ef4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002ef8:	085b      	lsrs	r3, r3, #1
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	461a      	mov	r2, r3
 8002efe:	4b32      	ldr	r3, [pc, #200]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f00:	f993 1001 	ldrsb.w	r1, [r3, #1]
 8002f04:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002f08:	5499      	strb	r1, [r3, r2]
						  break;
 8002f0a:	e052      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR2_NEG:
							 test_value[duty_cmd.test_key/2] = -test_value_array[1];
 8002f0c:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f0e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	425b      	negs	r3, r3
 8002f16:	b2d9      	uxtb	r1, r3
 8002f18:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002f1c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002f20:	085b      	lsrs	r3, r3, #1
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	b249      	sxtb	r1, r1
 8002f28:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002f2c:	5499      	strb	r1, [r3, r2]
						  break;
 8002f2e:	e040      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR3_POS:
							 test_value[duty_cmd.test_key/2] = test_value_array[2];
 8002f30:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002f34:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002f38:	085b      	lsrs	r3, r3, #1
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4b22      	ldr	r3, [pc, #136]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f40:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8002f44:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002f48:	5499      	strb	r1, [r3, r2]
						  break;
 8002f4a:	e032      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR3_NEG:
							 test_value[duty_cmd.test_key/2] = -test_value_array[2];
 8002f4c:	4b1e      	ldr	r3, [pc, #120]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f4e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	425b      	negs	r3, r3
 8002f56:	b2d9      	uxtb	r1, r3
 8002f58:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002f5c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002f60:	085b      	lsrs	r3, r3, #1
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	461a      	mov	r2, r3
 8002f66:	b249      	sxtb	r1, r1
 8002f68:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002f6c:	5499      	strb	r1, [r3, r2]
						  break;
 8002f6e:	e020      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR4_POS:
							 test_value[duty_cmd.test_key/2] = test_value_array[3];
 8002f70:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002f74:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002f78:	085b      	lsrs	r3, r3, #1
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4b12      	ldr	r3, [pc, #72]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f80:	f993 1003 	ldrsb.w	r1, [r3, #3]
 8002f84:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002f88:	5499      	strb	r1, [r3, r2]
						  break;
 8002f8a:	e012      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  case SCARA_TEST_MOTOR4_NEG:
							 test_value[duty_cmd.test_key/2] = -test_value_array[3];
 8002f8c:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <StartDefaultTask+0x8d0>)
 8002f8e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	425b      	negs	r3, r3
 8002f96:	b2d9      	uxtb	r1, r3
 8002f98:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002f9c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002fa0:	085b      	lsrs	r3, r3, #1
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	b249      	sxtb	r1, r1
 8002fa8:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8002fac:	5499      	strb	r1, [r3, r2]
						  break;						  
 8002fae:	e000      	b.n	8002fb2 <StartDefaultTask+0x8ba>
						  default:
							  break;
 8002fb0:	bf00      	nop
						  }
					  }
					  break;
 8002fb2:	e0f4      	b.n	800319e <StartDefaultTask+0xaa6>
 8002fb4:	0801c094 	.word	0x0801c094
 8002fb8:	0801c0a4 	.word	0x0801c0a4
 8002fbc:	0801c0b4 	.word	0x0801c0b4
 8002fc0:	0801c0c8 	.word	0x0801c0c8
 8002fc4:	0801c0d8 	.word	0x0801c0d8
 8002fc8:	20000000 	.word	0x20000000
				  	  case SCARA_METHOD_GCODE:
				  	  {
				  		  if(current_duty_state == SCARA_DUTY_STATE_READY && duty_cmd.id_command == CMD_GCODE_RUN){
 8002fcc:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002fd0:	f103 0305 	add.w	r3, r3, #5
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d11a      	bne.n	8003010 <StartDefaultTask+0x918>
 8002fda:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b13      	cmp	r3, #19
 8002fe2:	d115      	bne.n	8003010 <StartDefaultTask+0x918>
				  			  if(Gcode_Mode == GCODE_LINEAR){
 8002fe4:	4bc0      	ldr	r3, [pc, #768]	; (80032e8 <StartDefaultTask+0xbf0>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b07      	cmp	r3, #7
 8002fea:	d103      	bne.n	8002ff4 <StartDefaultTask+0x8fc>
				  				run_point = 1;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f8c7 3ffc 	str.w	r3, [r7, #4092]	; 0xffc
 8002ff2:	e006      	b.n	8003002 <StartDefaultTask+0x90a>
				  			  }else if(Gcode_Mode == GCODE_SMOOTH_LSPB){
 8002ff4:	4bbc      	ldr	r3, [pc, #752]	; (80032e8 <StartDefaultTask+0xbf0>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d102      	bne.n	8003002 <StartDefaultTask+0x90a>
				  				run_point = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f8c7 3ffc 	str.w	r3, [r7, #4092]	; 0xffc
				  			  }

				  			  current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8003002:	2304      	movs	r3, #4
 8003004:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003008:	f102 0205 	add.w	r2, r2, #5
 800300c:	7013      	strb	r3, [r2, #0]
 800300e:	e031      	b.n	8003074 <StartDefaultTask+0x97c>
				  		  }else if(current_duty_state == SCARA_DUTY_STATE_INIT && duty_cmd.id_command == CMD_GCODE_RESUME){
 8003010:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003014:	f103 0305 	add.w	r3, r3, #5
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d111      	bne.n	8003042 <StartDefaultTask+0x94a>
 800301e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b12      	cmp	r3, #18
 8003026:	d10c      	bne.n	8003042 <StartDefaultTask+0x94a>
				  			  lowlayer_readTruePosition(&positionCurrent);
 8003028:	48b0      	ldr	r0, [pc, #704]	; (80032ec <StartDefaultTask+0xbf4>)
 800302a:	f002 fe6d 	bl	8005d08 <lowlayer_readTruePosition>
				  			  kinematicForward(&positionCurrent);
 800302e:	48af      	ldr	r0, [pc, #700]	; (80032ec <StartDefaultTask+0xbf4>)
 8003030:	f001 ff46 	bl	8004ec0 <kinematicForward>
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
 8003034:	2301      	movs	r3, #1
 8003036:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800303a:	f102 0205 	add.w	r2, r2, #5
 800303e:	7013      	strb	r3, [r2, #0]
 8003040:	e018      	b.n	8003074 <StartDefaultTask+0x97c>
				  		  }else if(duty_cmd.id_command == CMD_GCODE_STOP){
 8003042:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2b0d      	cmp	r3, #13
 800304a:	d106      	bne.n	800305a <StartDefaultTask+0x962>
				  			  current_duty_state = SCARA_DUTY_STATE_READY;
 800304c:	2300      	movs	r3, #0
 800304e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003052:	f102 0205 	add.w	r2, r2, #5
 8003056:	7013      	strb	r3, [r2, #0]
				  		  }else if(duty_cmd.id_command == CMD_GCODE_PAUSE){
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
				  		  }
				  	  }
				  	  break;
 8003058:	e0a0      	b.n	800319c <StartDefaultTask+0xaa4>
				  		  }else if(duty_cmd.id_command == CMD_GCODE_PAUSE){
 800305a:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	2b0e      	cmp	r3, #14
 8003062:	f040 809b 	bne.w	800319c <StartDefaultTask+0xaa4>
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
 8003066:	2301      	movs	r3, #1
 8003068:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800306c:	f102 0205 	add.w	r2, r2, #5
 8003070:	7013      	strb	r3, [r2, #0]
				  	  break;
 8003072:	e093      	b.n	800319c <StartDefaultTask+0xaa4>
 8003074:	e092      	b.n	800319c <StartDefaultTask+0xaa4>
				  	  case SCARA_METHOD_PICK_AND_PLACE:{
				  		  memcpy(&Object[object_head_pointer].object_position, &duty_cmd.target_point, sizeof(SCARA_PositionTypeDef));
 8003076:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800307a:	f103 030d 	add.w	r3, r3, #13
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003084:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003088:	fb01 f303 	mul.w	r3, r1, r3
 800308c:	18d0      	adds	r0, r2, r3
 800308e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003092:	3328      	adds	r3, #40	; 0x28
 8003094:	22c0      	movs	r2, #192	; 0xc0
 8003096:	4619      	mov	r1, r3
 8003098:	f012 fe5a 	bl	8015d50 <memcpy>
				  		  Object[object_head_pointer].timer_value = (uint16_t)duty_cmd.target_point.t;
 800309c:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80030a0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80030a4:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80030a8:	f101 010d 	add.w	r1, r1, #13
 80030ac:	780c      	ldrb	r4, [r1, #0]
 80030ae:	4610      	mov	r0, r2
 80030b0:	4619      	mov	r1, r3
 80030b2:	f7fd fd79 	bl	8000ba8 <__aeabi_d2uiz>
 80030b6:	4603      	mov	r3, r0
 80030b8:	b299      	uxth	r1, r3
 80030ba:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80030be:	f44f 73c4 	mov.w	r3, #392	; 0x188
 80030c2:	fb03 f304 	mul.w	r3, r3, r4
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80030cc:	460a      	mov	r2, r1
 80030ce:	801a      	strh	r2, [r3, #0]
				  		  object_head_pointer = (object_head_pointer+1)%8;
 80030d0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80030d4:	f103 030d 	add.w	r3, r3, #13
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	3301      	adds	r3, #1
 80030dc:	425a      	negs	r2, r3
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	f002 0207 	and.w	r2, r2, #7
 80030e6:	bf58      	it	pl
 80030e8:	4253      	negpl	r3, r2
 80030ea:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80030ee:	f102 020d 	add.w	r2, r2, #13
 80030f2:	7013      	strb	r3, [r2, #0]
				  		  detail_array[0] = OBJECT_DETECTED;
 80030f4:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80030f8:	221d      	movs	r2, #29
 80030fa:	701a      	strb	r2, [r3, #0]
						  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80030fc:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003100:	6899      	ldr	r1, [r3, #8]
 8003102:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003106:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800310a:	f103 0308 	add.w	r3, r3, #8
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4413      	add	r3, r2
 8003112:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	2301      	movs	r3, #1
 800311a:	2008      	movs	r0, #8
 800311c:	f7ff f93c 	bl	8002398 <commandRespond1>
 8003120:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
						  total_respond_length += respond_lenght;
 8003124:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003128:	f103 0308 	add.w	r3, r3, #8
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003132:	4413      	add	r3, r2
 8003134:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003138:	f102 0208 	add.w	r2, r2, #8
 800313c:	6013      	str	r3, [r2, #0]
				  	  }
				  	  break;
 800313e:	e02e      	b.n	800319e <StartDefaultTask+0xaa6>
				  	  default:
				  	  {
				  		  LOG_REPORT("CMD Error Method !!!", __LINE__);
 8003140:	f240 11dd 	movw	r1, #477	; 0x1dd
 8003144:	486a      	ldr	r0, [pc, #424]	; (80032f0 <StartDefaultTask+0xbf8>)
 8003146:	f7ff f98f 	bl	8002468 <LOG_REPORT>
 800314a:	e028      	b.n	800319e <StartDefaultTask+0xaa6>
				  	  }
				  	  }
			  	  } else {
					detail_array[0] = INCORRECT_METHOD;
 800314c:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003150:	2224      	movs	r2, #36	; 0x24
 8003152:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003154:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003158:	6899      	ldr	r1, [r3, #8]
 800315a:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 800315e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003162:	f103 0308 	add.w	r3, r3, #8
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4413      	add	r3, r2
 800316a:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	2301      	movs	r3, #1
 8003172:	2007      	movs	r0, #7
 8003174:	f7ff f910 	bl	8002398 <commandRespond1>
 8003178:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					total_respond_length += respond_lenght;
 800317c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003180:	f103 0308 	add.w	r3, r3, #8
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 800318a:	4413      	add	r3, r2
 800318c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003190:	f102 0208 	add.w	r2, r2, #8
 8003194:	6013      	str	r3, [r2, #0]
 8003196:	e002      	b.n	800319e <StartDefaultTask+0xaa6>
				  	  break;
 8003198:	bf00      	nop
 800319a:	e000      	b.n	800319e <StartDefaultTask+0xaa6>
				  	  break;
 800319c:	bf00      	nop
			  	  }

			  }
		  isNewDuty = FALSE;
 800319e:	2300      	movs	r3, #0
 80031a0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80031a4:	f102 020f 	add.w	r2, r2, #15
 80031a8:	7013      	strb	r3, [r2, #0]
	  }

	  /* 3--- Execute Phase ---*/
	  switch(current_method) {
 80031aa:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80031ae:	f103 0307 	add.w	r3, r3, #7
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b04      	cmp	r3, #4
 80031b6:	f201 810c 	bhi.w	80043d2 <StartDefaultTask+0x1cda>
 80031ba:	a201      	add	r2, pc, #4	; (adr r2, 80031c0 <StartDefaultTask+0xac8>)
 80031bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c0:	080031d5 	.word	0x080031d5
 80031c4:	08003403 	.word	0x08003403
 80031c8:	080038dd 	.word	0x080038dd
 80031cc:	08003c15 	.word	0x08003c15
 80031d0:	08003c3b 	.word	0x08003c3b
	  case SCARA_METHOD_MANUAL:
	  {
		  switch( current_key_state) {
 80031d4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80031d8:	f103 0303 	add.w	r3, r3, #3
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	2b03      	cmp	r3, #3
 80031e0:	f201 80f4 	bhi.w	80043cc <StartDefaultTask+0x1cd4>
 80031e4:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <StartDefaultTask+0xaf4>)
 80031e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ea:	bf00      	nop
 80031ec:	080033fd 	.word	0x080033fd
 80031f0:	080031fd 	.word	0x080031fd
 80031f4:	08003293 	.word	0x08003293
 80031f8:	080033b9 	.word	0x080033b9
		  case SCARA_KEY_STATE_READY:
			  /* Wait for application keyboard , do nothing*/
		  break;
		  case SCARA_KEY_STATE_INIT:
		  {
			  if (scaraKeyInit1(current_key, current_key_speed1) == SCARA_STATUS_OK) {
 80031fc:	4b3d      	ldr	r3, [pc, #244]	; (80032f4 <StartDefaultTask+0xbfc>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003204:	f103 0302 	add.w	r3, r3, #2
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	4611      	mov	r1, r2
 800320c:	4618      	mov	r0, r3
 800320e:	f007 fa87 	bl	800a720 <scaraKeyInit1>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d135      	bne.n	8003284 <StartDefaultTask+0xb8c>
				  run_time = 0;
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003224:	f101 0110 	add.w	r1, r1, #16
 8003228:	e9c1 2300 	strd	r2, r3, [r1]
				  current_key_state = SCARA_KEY_STATE_FLOW;
 800322c:	2302      	movs	r3, #2
 800322e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003232:	f102 0203 	add.w	r2, r2, #3
 8003236:	7013      	strb	r3, [r2, #0]
					detail_array[0] = NONE;
 8003238:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 800323c:	2225      	movs	r2, #37	; 0x25
 800323e:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003240:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003244:	6899      	ldr	r1, [r3, #8]
 8003246:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 800324a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800324e:	f103 0308 	add.w	r3, r3, #8
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4413      	add	r3, r2
 8003256:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	2301      	movs	r3, #1
 800325e:	2003      	movs	r0, #3
 8003260:	f7ff f89a 	bl	8002398 <commandRespond1>
 8003264:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					total_respond_length += respond_lenght;
 8003268:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800326c:	f103 0308 	add.w	r3, r3, #8
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003276:	4413      	add	r3, r2
 8003278:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800327c:	f102 0208 	add.w	r2, r2, #8
 8003280:	6013      	str	r3, [r2, #0]
			  } else {
				  current_key_state = SCARA_KEY_STATE_READY;
			  }
		  }
		  break;
 8003282:	e0bc      	b.n	80033fe <StartDefaultTask+0xd06>
				  current_key_state = SCARA_KEY_STATE_READY;
 8003284:	2300      	movs	r3, #0
 8003286:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800328a:	f102 0203 	add.w	r2, r2, #3
 800328e:	7013      	strb	r3, [r2, #0]
		  break;
 8003290:	e0b5      	b.n	80033fe <StartDefaultTask+0xd06>
		  case SCARA_KEY_STATE_FLOW:
		  {
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8003292:	a313      	add	r3, pc, #76	; (adr r3, 80032e0 <StartDefaultTask+0xbe8>)
 8003294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003298:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800329c:	f101 0110 	add.w	r1, r1, #16
 80032a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80032a4:	f7fc fff2 	bl	800028c <__adddf3>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80032b0:	f101 0110 	add.w	r1, r1, #16
 80032b4:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 80032b8:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80032bc:	f103 0310 	add.w	r3, r3, #16
 80032c0:	ed93 0b00 	vldr	d0, [r3]
 80032c4:	f007 f922 	bl	800a50c <scaraIsFinish>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d014      	beq.n	80032f8 <StartDefaultTask+0xc00>
				  current_key_state = SCARA_KEY_STATE_FINISH;// Key Done
 80032ce:	2303      	movs	r3, #3
 80032d0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80032d4:	f102 0203 	add.w	r2, r2, #3
 80032d8:	7013      	strb	r3, [r2, #0]
					total_respond_length += respond_lenght;
					  LOG_REPORT("STOP KEY", __LINE__);
				  }
			  }
		  }
		  break;
 80032da:	e090      	b.n	80033fe <StartDefaultTask+0xd06>
 80032dc:	f3af 8000 	nop.w
 80032e0:	40000000 	.word	0x40000000
 80032e4:	3f847ae1 	.word	0x3f847ae1
 80032e8:	200065c8 	.word	0x200065c8
 80032ec:	2000eab8 	.word	0x2000eab8
 80032f0:	0801c0ec 	.word	0x0801c0ec
 80032f4:	20000064 	.word	0x20000064
				  status = scaraFlowDuty(run_time, &positionNext, positionCurrent);
 80032f8:	4cd4      	ldr	r4, [pc, #848]	; (800364c <StartDefaultTask+0xf54>)
 80032fa:	4668      	mov	r0, sp
 80032fc:	f104 0308 	add.w	r3, r4, #8
 8003300:	22b8      	movs	r2, #184	; 0xb8
 8003302:	4619      	mov	r1, r3
 8003304:	f012 fd24 	bl	8015d50 <memcpy>
 8003308:	e894 000c 	ldmia.w	r4, {r2, r3}
 800330c:	48d0      	ldr	r0, [pc, #832]	; (8003650 <StartDefaultTask+0xf58>)
 800330e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003312:	f101 0110 	add.w	r1, r1, #16
 8003316:	ed91 0b00 	vldr	d0, [r1]
 800331a:	f006 fa69 	bl	80097f0 <scaraFlowDuty>
 800331e:	4603      	mov	r3, r0
 8003320:	f887 3fc9 	strb.w	r3, [r7, #4041]	; 0xfc9
				  if ( SCARA_STATUS_OK == status) {
 8003324:	f897 3fc9 	ldrb.w	r3, [r7, #4041]	; 0xfc9
 8003328:	2b00      	cmp	r3, #0
 800332a:	d113      	bne.n	8003354 <StartDefaultTask+0xc5c>
					  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 800332c:	4cc7      	ldr	r4, [pc, #796]	; (800364c <StartDefaultTask+0xf54>)
 800332e:	4ac8      	ldr	r2, [pc, #800]	; (8003650 <StartDefaultTask+0xf58>)
 8003330:	ab2c      	add	r3, sp, #176	; 0xb0
 8003332:	4611      	mov	r1, r2
 8003334:	22c0      	movs	r2, #192	; 0xc0
 8003336:	4618      	mov	r0, r3
 8003338:	f012 fd0a 	bl	8015d50 <memcpy>
 800333c:	4668      	mov	r0, sp
 800333e:	f104 0310 	add.w	r3, r4, #16
 8003342:	22b0      	movs	r2, #176	; 0xb0
 8003344:	4619      	mov	r1, r3
 8003346:	f012 fd03 	bl	8015d50 <memcpy>
 800334a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800334e:	f002 fe6b 	bl	8006028 <lowlayer_computeAndWritePulse>
		  break;
 8003352:	e054      	b.n	80033fe <StartDefaultTask+0xd06>
					  current_key_state = SCARA_KEY_STATE_FINISH;
 8003354:	2303      	movs	r3, #3
 8003356:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800335a:	f102 0203 	add.w	r2, r2, #3
 800335e:	7013      	strb	r3, [r2, #0]
					detail_array[0] = status;
 8003360:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003364:	f897 2fc9 	ldrb.w	r2, [r7, #4041]	; 0xfc9
 8003368:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800336a:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800336e:	6899      	ldr	r1, [r3, #8]
 8003370:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003374:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003378:	f103 0308 	add.w	r3, r3, #8
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4413      	add	r3, r2
 8003380:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2301      	movs	r3, #1
 8003388:	2006      	movs	r0, #6
 800338a:	f7ff f805 	bl	8002398 <commandRespond1>
 800338e:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					total_respond_length += respond_lenght;
 8003392:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003396:	f103 0308 	add.w	r3, r3, #8
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 80033a0:	4413      	add	r3, r2
 80033a2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80033a6:	f102 0208 	add.w	r2, r2, #8
 80033aa:	6013      	str	r3, [r2, #0]
					  LOG_REPORT("STOP KEY", __LINE__);
 80033ac:	f240 2111 	movw	r1, #529	; 0x211
 80033b0:	48a8      	ldr	r0, [pc, #672]	; (8003654 <StartDefaultTask+0xf5c>)
 80033b2:	f7ff f859 	bl	8002468 <LOG_REPORT>
		  break;
 80033b6:	e022      	b.n	80033fe <StartDefaultTask+0xd06>
		  case SCARA_KEY_STATE_FINISH:
		  {
			  lowlayer_readTruePosition(&positionNext);
 80033b8:	48a5      	ldr	r0, [pc, #660]	; (8003650 <StartDefaultTask+0xf58>)
 80033ba:	f002 fca5 	bl	8005d08 <lowlayer_readTruePosition>
			  kinematicForward(&positionNext);
 80033be:	48a4      	ldr	r0, [pc, #656]	; (8003650 <StartDefaultTask+0xf58>)
 80033c0:	f001 fd7e 	bl	8004ec0 <kinematicForward>
			  current_key_state = SCARA_KEY_STATE_READY;
 80033c4:	2300      	movs	r3, #0
 80033c6:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80033ca:	f102 0203 	add.w	r2, r2, #3
 80033ce:	7013      	strb	r3, [r2, #0]
			  positionNext.t = 0;
 80033d0:	499f      	ldr	r1, [pc, #636]	; (8003650 <StartDefaultTask+0xf58>)
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			  positionNext.total_time = 0;
 80033de:	499c      	ldr	r1, [pc, #624]	; (8003650 <StartDefaultTask+0xf58>)
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
			  positionNext.q = 0;
 80033ec:	4998      	ldr	r1, [pc, #608]	; (8003650 <StartDefaultTask+0xf58>)
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9c1 2300 	strd	r2, r3, [r1]
		  }
		  break;
 80033fa:	e000      	b.n	80033fe <StartDefaultTask+0xd06>
		  break;
 80033fc:	bf00      	nop
		  }
	  }
	  break;
 80033fe:	f000 bfe5 	b.w	80043cc <StartDefaultTask+0x1cd4>

	  case SCARA_METHOD_SEMI_AUTO:
	  {
		  switch( current_mode) {
 8003402:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003406:	f103 0306 	add.w	r3, r3, #6
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	2b02      	cmp	r3, #2
 800340e:	f000 808d 	beq.w	800352c <StartDefaultTask+0xe34>
 8003412:	2b02      	cmp	r3, #2
 8003414:	f300 825a 	bgt.w	80038cc <StartDefaultTask+0x11d4>
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <StartDefaultTask+0xd2a>
 800341c:	2b01      	cmp	r3, #1
 800341e:	d00d      	beq.n	800343c <StartDefaultTask+0xd44>
 8003420:	e254      	b.n	80038cc <StartDefaultTask+0x11d4>
		  case SCARA_MODE_STOP:
			  {
				  current_mode 	= SCARA_MODE_DUTY;
 8003422:	2302      	movs	r3, #2
 8003424:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003428:	f102 0206 	add.w	r2, r2, #6
 800342c:	7013      	strb	r3, [r2, #0]
				  current_duty_state = SCARA_DUTY_STATE_READY;
 800342e:	2300      	movs	r3, #0
 8003430:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003434:	f102 0205 	add.w	r2, r2, #5
 8003438:	7013      	strb	r3, [r2, #0]
			  }
			  break;
 800343a:	e24d      	b.n	80038d8 <StartDefaultTask+0x11e0>

		  case SCARA_MODE_SCAN:
			  {
				  switch (current_scan_state) {
 800343c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003440:	f103 0304 	add.w	r3, r3, #4
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2b03      	cmp	r3, #3
 8003448:	d866      	bhi.n	8003518 <StartDefaultTask+0xe20>
 800344a:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <StartDefaultTask+0xd58>)
 800344c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003450:	08003461 	.word	0x08003461
 8003454:	08003473 	.word	0x08003473
 8003458:	0800348b 	.word	0x0800348b
 800345c:	080034a5 	.word	0x080034a5
				  case SCARA_SCAN_STATE_INIT:
					  {
						  lowlayer_scanReset();
 8003460:	f002 fa4c 	bl	80058fc <lowlayer_scanReset>
						  current_scan_state = SCARA_SCAN_STATE_HARD;
 8003464:	2301      	movs	r3, #1
 8003466:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800346a:	f102 0204 	add.w	r2, r2, #4
 800346e:	7013      	strb	r3, [r2, #0]
					  }
					  break;
 8003470:	e05b      	b.n	800352a <StartDefaultTask+0xe32>
				  case SCARA_SCAN_STATE_HARD:
					  {
						  if(lowlayer_scanFlow()) {
 8003472:	f002 fa75 	bl	8005960 <lowlayer_scanFlow>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d053      	beq.n	8003524 <StartDefaultTask+0xe2c>
							  current_scan_state = SCARA_SCAN_STATE_SOFT;
 800347c:	2302      	movs	r3, #2
 800347e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003482:	f102 0204 	add.w	r2, r2, #4
 8003486:	7013      	strb	r3, [r2, #0]
						  }
					  }
					  break;
 8003488:	e04c      	b.n	8003524 <StartDefaultTask+0xe2c>
				  case SCARA_SCAN_STATE_SOFT:
					  {
						  if(lowlayer_goToSoftLimit(&positionNext)) {
 800348a:	4871      	ldr	r0, [pc, #452]	; (8003650 <StartDefaultTask+0xf58>)
 800348c:	f002 fbc0 	bl	8005c10 <lowlayer_goToSoftLimit>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d048      	beq.n	8003528 <StartDefaultTask+0xe30>
							  current_scan_state = SCARA_SCAN_STATE_FINISH;
 8003496:	2303      	movs	r3, #3
 8003498:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800349c:	f102 0204 	add.w	r2, r2, #4
 80034a0:	7013      	strb	r3, [r2, #0]
							}
					  }
					  break;
 80034a2:	e041      	b.n	8003528 <StartDefaultTask+0xe30>
				  case SCARA_SCAN_STATE_FINISH:
					  {
						  //lowlayer_readSetPosition(&positionNext);
						  lowlayer_readTruePosition(&positionNext);
 80034a4:	486a      	ldr	r0, [pc, #424]	; (8003650 <StartDefaultTask+0xf58>)
 80034a6:	f002 fc2f 	bl	8005d08 <lowlayer_readTruePosition>
						  kinematicForward(&positionNext);
 80034aa:	4869      	ldr	r0, [pc, #420]	; (8003650 <StartDefaultTask+0xf58>)
 80034ac:	f001 fd08 	bl	8004ec0 <kinematicForward>
						  current_mode 	= SCARA_MODE_DUTY;
 80034b0:	2302      	movs	r3, #2
 80034b2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80034b6:	f102 0206 	add.w	r2, r2, #6
 80034ba:	7013      	strb	r3, [r2, #0]
						  current_duty_state = SCARA_DUTY_STATE_READY;
 80034bc:	2300      	movs	r3, #0
 80034be:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80034c2:	f102 0205 	add.w	r2, r2, #5
 80034c6:	7013      	strb	r3, [r2, #0]
						  scaraSetScanFlag();
 80034c8:	f006 ff82 	bl	800a3d0 <scaraSetScanFlag>

						detail_array[0] = NONE;
 80034cc:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80034d0:	2225      	movs	r2, #37	; 0x25
 80034d2:	701a      	strb	r2, [r3, #0]
						respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80034d4:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80034d8:	6899      	ldr	r1, [r3, #8]
 80034da:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80034de:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80034e2:	f103 0308 	add.w	r3, r3, #8
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4413      	add	r3, r2
 80034ea:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	2301      	movs	r3, #1
 80034f2:	2005      	movs	r0, #5
 80034f4:	f7fe ff50 	bl	8002398 <commandRespond1>
 80034f8:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
						total_respond_length += respond_lenght;
 80034fc:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003500:	f103 0308 	add.w	r3, r3, #8
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 800350a:	4413      	add	r3, r2
 800350c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003510:	f102 0208 	add.w	r2, r2, #8
 8003514:	6013      	str	r3, [r2, #0]
					  }
					  break;
 8003516:	e008      	b.n	800352a <StartDefaultTask+0xe32>
				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8003518:	f240 2155 	movw	r1, #597	; 0x255
 800351c:	484e      	ldr	r0, [pc, #312]	; (8003658 <StartDefaultTask+0xf60>)
 800351e:	f7fe ffa3 	bl	8002468 <LOG_REPORT>
						  while(1);
 8003522:	e7fe      	b.n	8003522 <StartDefaultTask+0xe2a>
					  break;
 8003524:	bf00      	nop
 8003526:	e1d7      	b.n	80038d8 <StartDefaultTask+0x11e0>
					  break;
 8003528:	bf00      	nop
					  }
				  }

			  }
			  break;
 800352a:	e1d5      	b.n	80038d8 <StartDefaultTask+0x11e0>

		  case SCARA_MODE_DUTY:
			  {
				  switch (current_duty_state) {
 800352c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003530:	f103 0305 	add.w	r3, r3, #5
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b03      	cmp	r3, #3
 8003538:	f200 81c0 	bhi.w	80038bc <StartDefaultTask+0x11c4>
 800353c:	a201      	add	r2, pc, #4	; (adr r2, 8003544 <StartDefaultTask+0xe4c>)
 800353e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003542:	bf00      	nop
 8003544:	080038c9 	.word	0x080038c9
 8003548:	08003555 	.word	0x08003555
 800354c:	08003725 	.word	0x08003725
 8003550:	0800382f 	.word	0x0800382f

				  case SCARA_DUTY_STATE_INIT:
					  {

						  SCARA_StatusTypeDef status1, status2;
						  status1 = scaraInitDuty(duty_cmd);
 8003554:	f607 54f8 	addw	r4, r7, #3576	; 0xdf8
 8003558:	4668      	mov	r0, sp
 800355a:	f104 0310 	add.w	r3, r4, #16
 800355e:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8003562:	4619      	mov	r1, r3
 8003564:	f012 fbf4 	bl	8015d50 <memcpy>
 8003568:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800356c:	f003 f8f4 	bl	8006758 <scaraInitDuty>
 8003570:	4603      	mov	r3, r0
 8003572:	f887 3fcb 	strb.w	r3, [r7, #4043]	; 0xfcb
						  if ( SCARA_STATUS_OK == status1) {
 8003576:	f897 3fcb 	ldrb.w	r3, [r7, #4043]	; 0xfcb
 800357a:	2b00      	cmp	r3, #0
 800357c:	f040 80a0 	bne.w	80036c0 <StartDefaultTask+0xfc8>
							  status2 = scaraTestDuty();
 8003580:	f006 feaa 	bl	800a2d8 <scaraTestDuty>
 8003584:	4603      	mov	r3, r0
 8003586:	f887 3fca 	strb.w	r3, [r7, #4042]	; 0xfca
							  if (SCARA_STATUS_OK == status2) {
 800358a:	f897 3fca 	ldrb.w	r3, [r7, #4042]	; 0xfca
 800358e:	2b00      	cmp	r3, #0
 8003590:	d164      	bne.n	800365c <StartDefaultTask+0xf64>
							  current_duty_state = SCARA_DUTY_STATE_FLOW;
 8003592:	2302      	movs	r3, #2
 8003594:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003598:	f102 0205 	add.w	r2, r2, #5
 800359c:	7013      	strb	r3, [r2, #0]
							  //current_duty_state = SCARA_DUTY_STATE_FINISH;
							  run_time			= 0;
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	f04f 0300 	mov.w	r3, #0
 80035a6:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80035aa:	f101 0110 	add.w	r1, r1, #16
 80035ae:	e9c1 2300 	strd	r2, r3, [r1]
							  // Respond
							  detail_array[0] = status1;
 80035b2:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80035b6:	f897 2fcb 	ldrb.w	r2, [r7, #4043]	; 0xfcb
 80035ba:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80035bc:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80035c0:	6899      	ldr	r1, [r3, #8]
 80035c2:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80035c6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80035ca:	f103 0308 	add.w	r3, r3, #8
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4413      	add	r3, r2
 80035d2:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	2301      	movs	r3, #1
 80035da:	2008      	movs	r0, #8
 80035dc:	f7fe fedc 	bl	8002398 <commandRespond1>
 80035e0:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
							  total_respond_length += respond_lenght;
 80035e4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80035e8:	f103 0308 	add.w	r3, r3, #8
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 80035f2:	4413      	add	r3, r2
 80035f4:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80035f8:	f102 0208 	add.w	r2, r2, #8
 80035fc:	6013      	str	r3, [r2, #0]
							  detail_array[0] = NONE;
 80035fe:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003602:	2225      	movs	r2, #37	; 0x25
 8003604:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003606:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800360a:	6899      	ldr	r1, [r3, #8]
 800360c:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003610:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003614:	f103 0308 	add.w	r3, r3, #8
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4413      	add	r3, r2
 800361c:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	2301      	movs	r3, #1
 8003624:	2003      	movs	r0, #3
 8003626:	f7fe feb7 	bl	8002398 <commandRespond1>
 800362a:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
							  total_respond_length += respond_lenght;
 800362e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003632:	f103 0308 	add.w	r3, r3, #8
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 800363c:	4413      	add	r3, r2
 800363e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003642:	f102 0208 	add.w	r2, r2, #8
 8003646:	6013      	str	r3, [r2, #0]
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
							total_respond_length += respond_lenght;
							  LOG_REPORT("INIT FAIL", __LINE__);
						  }
					  }
				  break;
 8003648:	e13f      	b.n	80038ca <StartDefaultTask+0x11d2>
 800364a:	bf00      	nop
 800364c:	2000eab8 	.word	0x2000eab8
 8003650:	2000ec38 	.word	0x2000ec38
 8003654:	0801c104 	.word	0x0801c104
 8003658:	0801c110 	.word	0x0801c110
								  current_duty_state 	= SCARA_DUTY_STATE_READY;
 800365c:	2300      	movs	r3, #0
 800365e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003662:	f102 0205 	add.w	r2, r2, #5
 8003666:	7013      	strb	r3, [r2, #0]
								  LOG_REPORT("TEST FAIL", __LINE__);
 8003668:	f240 217d 	movw	r1, #637	; 0x27d
 800366c:	48c8      	ldr	r0, [pc, #800]	; (8003990 <StartDefaultTask+0x1298>)
 800366e:	f7fe fefb 	bl	8002468 <LOG_REPORT>
								detail_array[0] = status2;
 8003672:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003676:	f897 2fca 	ldrb.w	r2, [r7, #4042]	; 0xfca
 800367a:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800367c:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003680:	6899      	ldr	r1, [r3, #8]
 8003682:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003686:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800368a:	f103 0308 	add.w	r3, r3, #8
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4413      	add	r3, r2
 8003692:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2301      	movs	r3, #1
 800369a:	2007      	movs	r0, #7
 800369c:	f7fe fe7c 	bl	8002398 <commandRespond1>
 80036a0:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
								total_respond_length += respond_lenght;
 80036a4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80036a8:	f103 0308 	add.w	r3, r3, #8
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 80036b2:	4413      	add	r3, r2
 80036b4:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80036b8:	f102 0208 	add.w	r2, r2, #8
 80036bc:	6013      	str	r3, [r2, #0]
				  break;
 80036be:	e104      	b.n	80038ca <StartDefaultTask+0x11d2>
							  current_duty_state 	= SCARA_DUTY_STATE_READY;
 80036c0:	2300      	movs	r3, #0
 80036c2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80036c6:	f102 0205 	add.w	r2, r2, #5
 80036ca:	7013      	strb	r3, [r2, #0]
							detail_array[0] = status1;
 80036cc:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80036d0:	f897 2fcb 	ldrb.w	r2, [r7, #4043]	; 0xfcb
 80036d4:	701a      	strb	r2, [r3, #0]
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80036d6:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80036e0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80036e4:	f103 0308 	add.w	r3, r3, #8
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4413      	add	r3, r2
 80036ec:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	2301      	movs	r3, #1
 80036f4:	2007      	movs	r0, #7
 80036f6:	f7fe fe4f 	bl	8002398 <commandRespond1>
 80036fa:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
							total_respond_length += respond_lenght;
 80036fe:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003702:	f103 0308 	add.w	r3, r3, #8
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 800370c:	4413      	add	r3, r2
 800370e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003712:	f102 0208 	add.w	r2, r2, #8
 8003716:	6013      	str	r3, [r2, #0]
							  LOG_REPORT("INIT FAIL", __LINE__);
 8003718:	f44f 7122 	mov.w	r1, #648	; 0x288
 800371c:	489d      	ldr	r0, [pc, #628]	; (8003994 <StartDefaultTask+0x129c>)
 800371e:	f7fe fea3 	bl	8002468 <LOG_REPORT>
				  break;
 8003722:	e0d2      	b.n	80038ca <StartDefaultTask+0x11d2>

				  case SCARA_DUTY_STATE_FLOW:
					  {
						  SCARA_StatusTypeDef status;
						  // Increase run time
						  run_time += T_SAMPLING;
 8003724:	a398      	add	r3, pc, #608	; (adr r3, 8003988 <StartDefaultTask+0x1290>)
 8003726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372a:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800372e:	f101 0110 	add.w	r1, r1, #16
 8003732:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003736:	f7fc fda9 	bl	800028c <__adddf3>
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003742:	f101 0110 	add.w	r1, r1, #16
 8003746:	e9c1 2300 	strd	r2, r3, [r1]
						  // Check Time Out
						  if (scaraIsFinish(run_time)) {
 800374a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800374e:	f103 0310 	add.w	r3, r3, #16
 8003752:	ed93 0b00 	vldr	d0, [r3]
 8003756:	f006 fed9 	bl	800a50c <scaraIsFinish>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d006      	beq.n	800376e <StartDefaultTask+0x1076>
							  current_duty_state = SCARA_DUTY_STATE_FINISH;// Work Done
 8003760:	2303      	movs	r3, #3
 8003762:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003766:	f102 0205 	add.w	r2, r2, #5
 800376a:	7013      	strb	r3, [r2, #0]
								total_respond_length += respond_lenght;
								  LOG_REPORT("STOP DUTY", __LINE__);
							  }
						  }
					  }
				  break;
 800376c:	e0ad      	b.n	80038ca <StartDefaultTask+0x11d2>
							  status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 800376e:	4c8a      	ldr	r4, [pc, #552]	; (8003998 <StartDefaultTask+0x12a0>)
 8003770:	4668      	mov	r0, sp
 8003772:	f104 0308 	add.w	r3, r4, #8
 8003776:	22b8      	movs	r2, #184	; 0xb8
 8003778:	4619      	mov	r1, r3
 800377a:	f012 fae9 	bl	8015d50 <memcpy>
 800377e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003782:	4886      	ldr	r0, [pc, #536]	; (800399c <StartDefaultTask+0x12a4>)
 8003784:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003788:	f101 0110 	add.w	r1, r1, #16
 800378c:	ed91 0b00 	vldr	d0, [r1]
 8003790:	f006 f82e 	bl	80097f0 <scaraFlowDuty>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 3fcc 	strb.w	r3, [r7, #4044]	; 0xfcc
							  if ( SCARA_STATUS_OK == status) {
 800379a:	f897 3fcc 	ldrb.w	r3, [r7, #4044]	; 0xfcc
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d113      	bne.n	80037ca <StartDefaultTask+0x10d2>
								  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 80037a2:	4c7d      	ldr	r4, [pc, #500]	; (8003998 <StartDefaultTask+0x12a0>)
 80037a4:	4a7d      	ldr	r2, [pc, #500]	; (800399c <StartDefaultTask+0x12a4>)
 80037a6:	ab2c      	add	r3, sp, #176	; 0xb0
 80037a8:	4611      	mov	r1, r2
 80037aa:	22c0      	movs	r2, #192	; 0xc0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f012 facf 	bl	8015d50 <memcpy>
 80037b2:	4668      	mov	r0, sp
 80037b4:	f104 0310 	add.w	r3, r4, #16
 80037b8:	22b0      	movs	r2, #176	; 0xb0
 80037ba:	4619      	mov	r1, r3
 80037bc:	f012 fac8 	bl	8015d50 <memcpy>
 80037c0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80037c4:	f002 fc30 	bl	8006028 <lowlayer_computeAndWritePulse>
				  break;
 80037c8:	e07f      	b.n	80038ca <StartDefaultTask+0x11d2>
								  current_duty_state = SCARA_DUTY_STATE_FINISH;
 80037ca:	2303      	movs	r3, #3
 80037cc:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80037d0:	f102 0205 	add.w	r2, r2, #5
 80037d4:	7013      	strb	r3, [r2, #0]
								detail_array[0] = status;
 80037d6:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80037da:	f897 2fcc 	ldrb.w	r2, [r7, #4044]	; 0xfcc
 80037de:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80037e0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80037e4:	6899      	ldr	r1, [r3, #8]
 80037e6:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80037ea:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80037ee:	f103 0308 	add.w	r3, r3, #8
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4413      	add	r3, r2
 80037f6:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	2301      	movs	r3, #1
 80037fe:	2006      	movs	r0, #6
 8003800:	f7fe fdca 	bl	8002398 <commandRespond1>
 8003804:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
								total_respond_length += respond_lenght;
 8003808:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800380c:	f103 0308 	add.w	r3, r3, #8
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003816:	4413      	add	r3, r2
 8003818:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800381c:	f102 0208 	add.w	r2, r2, #8
 8003820:	6013      	str	r3, [r2, #0]
								  LOG_REPORT("STOP DUTY", __LINE__);
 8003822:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8003826:	485e      	ldr	r0, [pc, #376]	; (80039a0 <StartDefaultTask+0x12a8>)
 8003828:	f7fe fe1e 	bl	8002468 <LOG_REPORT>
				  break;
 800382c:	e04d      	b.n	80038ca <StartDefaultTask+0x11d2>

				  case SCARA_DUTY_STATE_FINISH:
					  {
						  lowlayer_readTruePosition(&positionNext);
 800382e:	485b      	ldr	r0, [pc, #364]	; (800399c <StartDefaultTask+0x12a4>)
 8003830:	f002 fa6a 	bl	8005d08 <lowlayer_readTruePosition>
						  kinematicForward(&positionNext);
 8003834:	4859      	ldr	r0, [pc, #356]	; (800399c <StartDefaultTask+0x12a4>)
 8003836:	f001 fb43 	bl	8004ec0 <kinematicForward>
						  current_duty_state = SCARA_DUTY_STATE_READY;
 800383a:	2300      	movs	r3, #0
 800383c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003840:	f102 0205 	add.w	r2, r2, #5
 8003844:	7013      	strb	r3, [r2, #0]
						  positionNext.t = 0;
 8003846:	4955      	ldr	r1, [pc, #340]	; (800399c <StartDefaultTask+0x12a4>)
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
						  positionNext.total_time = 0;
 8003854:	4951      	ldr	r1, [pc, #324]	; (800399c <StartDefaultTask+0x12a4>)
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
						  positionNext.q = 0;
 8003862:	494e      	ldr	r1, [pc, #312]	; (800399c <StartDefaultTask+0x12a4>)
 8003864:	f04f 0200 	mov.w	r2, #0
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	e9c1 2300 	strd	r2, r3, [r1]
						  // Done Inform

					detail_array[0] = NONE;
 8003870:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003874:	2225      	movs	r2, #37	; 0x25
 8003876:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003878:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800387c:	6899      	ldr	r1, [r3, #8]
 800387e:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003882:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003886:	f103 0308 	add.w	r3, r3, #8
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4413      	add	r3, r2
 800388e:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	2301      	movs	r3, #1
 8003896:	2005      	movs	r0, #5
 8003898:	f7fe fd7e 	bl	8002398 <commandRespond1>
 800389c:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					total_respond_length += respond_lenght;
 80038a0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80038a4:	f103 0308 	add.w	r3, r3, #8
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 80038ae:	4413      	add	r3, r2
 80038b0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80038b4:	f102 0208 	add.w	r2, r2, #8
 80038b8:	6013      	str	r3, [r2, #0]
					  }
				  break;
 80038ba:	e006      	b.n	80038ca <StartDefaultTask+0x11d2>

				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 80038bc:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 80038c0:	4838      	ldr	r0, [pc, #224]	; (80039a4 <StartDefaultTask+0x12ac>)
 80038c2:	f7fe fdd1 	bl	8002468 <LOG_REPORT>
						  while(1);
 80038c6:	e7fe      	b.n	80038c6 <StartDefaultTask+0x11ce>
				  break;
 80038c8:	bf00      	nop
					  }
				  }

			  }
			  break;
 80038ca:	e005      	b.n	80038d8 <StartDefaultTask+0x11e0>

		  default:
			  {
				  LOG_REPORT("ERROR MODE !!!", __LINE__);
 80038cc:	f240 21c2 	movw	r1, #706	; 0x2c2
 80038d0:	4835      	ldr	r0, [pc, #212]	; (80039a8 <StartDefaultTask+0x12b0>)
 80038d2:	f7fe fdc9 	bl	8002468 <LOG_REPORT>
				  while(1);
 80038d6:	e7fe      	b.n	80038d6 <StartDefaultTask+0x11de>
			  }
		  }
	  }
	  break;
 80038d8:	f000 bd7b 	b.w	80043d2 <StartDefaultTask+0x1cda>

	  case SCARA_METHOD_GCODE:
	  {
		  switch (current_duty_state)
 80038dc:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80038e0:	f103 0305 	add.w	r3, r3, #5
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	f200 8192 	bhi.w	8003c10 <StartDefaultTask+0x1518>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <StartDefaultTask+0x11fc>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003c11 	.word	0x08003c11
 80038f8:	08003c11 	.word	0x08003c11
 80038fc:	08003aad 	.word	0x08003aad
 8003900:	08003c11 	.word	0x08003c11
 8003904:	08003909 	.word	0x08003909
		  case SCARA_DUTY_STATE_INIT:{

		  }
		  break;
		  case SCARA_DUTY_STATE_OPERATION:{
			  update_gcode_point(&duty_cmd, Gcode_Cor[run_point], run_point);
 8003908:	4928      	ldr	r1, [pc, #160]	; (80039ac <StartDefaultTask+0x12b4>)
 800390a:	f8d7 2ffc 	ldr.w	r2, [r7, #4092]	; 0xffc
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	18cc      	adds	r4, r1, r3
 8003918:	f607 56f8 	addw	r6, r7, #3576	; 0xdf8
 800391c:	f8d7 3ffc 	ldr.w	r3, [r7, #4092]	; 0xffc
 8003920:	9304      	str	r3, [sp, #16]
 8003922:	466d      	mov	r5, sp
 8003924:	f104 030c 	add.w	r3, r4, #12
 8003928:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800392a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800392e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003932:	4630      	mov	r0, r6
 8003934:	f000 ff3c 	bl	80047b0 <update_gcode_point>
			  SCARA_StatusTypeDef status;
			  status = scaraInitDuty(duty_cmd);
 8003938:	f607 54f8 	addw	r4, r7, #3576	; 0xdf8
 800393c:	4668      	mov	r0, sp
 800393e:	f104 0310 	add.w	r3, r4, #16
 8003942:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8003946:	4619      	mov	r1, r3
 8003948:	f012 fa02 	bl	8015d50 <memcpy>
 800394c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003950:	f002 ff02 	bl	8006758 <scaraInitDuty>
 8003954:	4603      	mov	r3, r0
 8003956:	f887 3fce 	strb.w	r3, [r7, #4046]	; 0xfce
			  if(status == SCARA_STATUS_OK){
 800395a:	f897 3fce 	ldrb.w	r3, [r7, #4046]	; 0xfce
 800395e:	2b00      	cmp	r3, #0
 8003960:	d177      	bne.n	8003a52 <StartDefaultTask+0x135a>
				  if(duty_cmd.trajec_type == DUTY_TRAJECTORY_LINEAR){
 8003962:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003966:	7c1b      	ldrb	r3, [r3, #16]
 8003968:	2b02      	cmp	r3, #2
 800396a:	d121      	bne.n	80039b0 <StartDefaultTask+0x12b8>
					  run_time = 0;
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003978:	f101 0110 	add.w	r1, r1, #16
 800397c:	e9c1 2300 	strd	r2, r3, [r1]
 8003980:	e024      	b.n	80039cc <StartDefaultTask+0x12d4>
 8003982:	bf00      	nop
 8003984:	f3af 8000 	nop.w
 8003988:	40000000 	.word	0x40000000
 800398c:	3f847ae1 	.word	0x3f847ae1
 8003990:	0801c120 	.word	0x0801c120
 8003994:	0801c12c 	.word	0x0801c12c
 8003998:	2000eab8 	.word	0x2000eab8
 800399c:	2000ec38 	.word	0x2000ec38
 80039a0:	0801c138 	.word	0x0801c138
 80039a4:	0801c110 	.word	0x0801c110
 80039a8:	0801c144 	.word	0x0801c144
 80039ac:	20006fa0 	.word	0x20006fa0
				  }else if(duty_cmd.trajec_type == DUTY_TRAJECTORY_GCODE_LSPB){
 80039b0:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80039b4:	7c1b      	ldrb	r3, [r3, #16]
 80039b6:	2b03      	cmp	r3, #3
 80039b8:	d108      	bne.n	80039cc <StartDefaultTask+0x12d4>
					  run_time = last_T;
 80039ba:	4bd5      	ldr	r3, [pc, #852]	; (8003d10 <StartDefaultTask+0x1618>)
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80039c4:	f101 0110 	add.w	r1, r1, #16
 80039c8:	e9c1 2300 	strd	r2, r3, [r1]
				  }
				  current_duty_state = SCARA_DUTY_STATE_FLOW;
 80039cc:	2302      	movs	r3, #2
 80039ce:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80039d2:	f102 0205 	add.w	r2, r2, #5
 80039d6:	7013      	strb	r3, [r2, #0]
				  detail_array[0] = (uint8_t)(run_point * 100.0f / total_num_of_point );
 80039d8:	f8d7 3ffc 	ldr.w	r3, [r7, #4092]	; 0xffc
 80039dc:	ee07 3a90 	vmov	s15, r3
 80039e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039e4:	ed9f 7acb 	vldr	s14, [pc, #812]	; 8003d14 <StartDefaultTask+0x161c>
 80039e8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80039ec:	4bca      	ldr	r3, [pc, #808]	; (8003d18 <StartDefaultTask+0x1620>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	ee07 3a90 	vmov	s15, r3
 80039f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a00:	edc7 7a01 	vstr	s15, [r7, #4]
 8003a04:	793b      	ldrb	r3, [r7, #4]
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003a0c:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RDP_GCODE_PROCESS, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003a0e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003a12:	6899      	ldr	r1, [r3, #8]
 8003a14:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003a18:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003a1c:	f103 0308 	add.w	r3, r3, #8
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4413      	add	r3, r2
 8003a24:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	200b      	movs	r0, #11
 8003a2e:	f7fe fcb3 	bl	8002398 <commandRespond1>
 8003a32:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				  total_respond_length += respond_lenght;
 8003a36:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003a3a:	f103 0308 	add.w	r3, r3, #8
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003a44:	4413      	add	r3, r2
 8003a46:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003a4a:	f102 0208 	add.w	r2, r2, #8
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	e02c      	b.n	8003aac <StartDefaultTask+0x13b4>
			  }else{
				  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8003a52:	2303      	movs	r3, #3
 8003a54:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003a58:	f102 0205 	add.w	r2, r2, #5
 8003a5c:	7013      	strb	r3, [r2, #0]
				  detail_array[0] = status;
 8003a5e:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003a62:	f897 2fce 	ldrb.w	r2, [r7, #4046]	; 0xfce
 8003a66:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003a68:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003a6c:	6899      	ldr	r1, [r3, #8]
 8003a6e:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003a72:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003a76:	f103 0308 	add.w	r3, r3, #8
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	2301      	movs	r3, #1
 8003a86:	2007      	movs	r0, #7
 8003a88:	f7fe fc86 	bl	8002398 <commandRespond1>
 8003a8c:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
				  total_respond_length += respond_lenght;
 8003a90:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003a94:	f103 0308 	add.w	r3, r3, #8
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003aa4:	f102 0208 	add.w	r2, r2, #8
 8003aa8:	6013      	str	r3, [r2, #0]
				  break;
 8003aaa:	e0b2      	b.n	8003c12 <StartDefaultTask+0x151a>
			  }
		  }
		  //break;

		  case SCARA_DUTY_STATE_FLOW:{
			  run_time += T_SAMPLING;
 8003aac:	a396      	add	r3, pc, #600	; (adr r3, 8003d08 <StartDefaultTask+0x1610>)
 8003aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab2:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003ab6:	f101 0110 	add.w	r1, r1, #16
 8003aba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003abe:	f7fc fbe5 	bl	800028c <__adddf3>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003aca:	f101 0110 	add.w	r1, r1, #16
 8003ace:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 8003ad2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003ad6:	f103 0310 	add.w	r3, r3, #16
 8003ada:	ed93 0b00 	vldr	d0, [r3]
 8003ade:	f006 fd15 	bl	800a50c <scaraIsFinish>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d038      	beq.n	8003b5a <StartDefaultTask+0x1462>
				if(run_point >= total_num_of_point){
 8003ae8:	4b8b      	ldr	r3, [pc, #556]	; (8003d18 <StartDefaultTask+0x1620>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f8d7 2ffc 	ldr.w	r2, [r7, #4092]	; 0xffc
 8003af0:	429a      	cmp	r2, r3
 8003af2:	db0c      	blt.n	8003b0e <StartDefaultTask+0x1416>
					current_duty_state = SCARA_DUTY_STATE_READY;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003afa:	f102 0205 	add.w	r2, r2, #5
 8003afe:	7013      	strb	r3, [r2, #0]
					lowlayer_readTruePosition(&positionNext);
 8003b00:	4886      	ldr	r0, [pc, #536]	; (8003d1c <StartDefaultTask+0x1624>)
 8003b02:	f002 f901 	bl	8005d08 <lowlayer_readTruePosition>
				    kinematicForward(&positionNext);
 8003b06:	4885      	ldr	r0, [pc, #532]	; (8003d1c <StartDefaultTask+0x1624>)
 8003b08:	f001 f9da 	bl	8004ec0 <kinematicForward>
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
					  total_respond_length += respond_lenght;
				  }
			  }
		  }
		  break;
 8003b0c:	e081      	b.n	8003c12 <StartDefaultTask+0x151a>
					accumulate_update(Gcode_Cor[run_point]);
 8003b0e:	4984      	ldr	r1, [pc, #528]	; (8003d20 <StartDefaultTask+0x1628>)
 8003b10:	f8d7 2ffc 	ldr.w	r2, [r7, #4092]	; 0xffc
 8003b14:	4613      	mov	r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	466c      	mov	r4, sp
 8003b20:	f103 0210 	add.w	r2, r3, #16
 8003b24:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b2c:	f001 f8d8 	bl	8004ce0 <accumulate_update>
					current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8003b30:	2304      	movs	r3, #4
 8003b32:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003b36:	f102 0205 	add.w	r2, r2, #5
 8003b3a:	7013      	strb	r3, [r2, #0]
					run_point++;
 8003b3c:	f8d7 3ffc 	ldr.w	r3, [r7, #4092]	; 0xffc
 8003b40:	3301      	adds	r3, #1
 8003b42:	f8c7 3ffc 	str.w	r3, [r7, #4092]	; 0xffc
					memcpy(&positionNext, &duty_cmd.target_point, sizeof(SCARA_PositionTypeDef));
 8003b46:	4a75      	ldr	r2, [pc, #468]	; (8003d1c <StartDefaultTask+0x1624>)
 8003b48:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003b4c:	4610      	mov	r0, r2
 8003b4e:	3328      	adds	r3, #40	; 0x28
 8003b50:	22c0      	movs	r2, #192	; 0xc0
 8003b52:	4619      	mov	r1, r3
 8003b54:	f012 f8fc 	bl	8015d50 <memcpy>
		  break;
 8003b58:	e05b      	b.n	8003c12 <StartDefaultTask+0x151a>
				SCARA_StatusTypeDef status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 8003b5a:	4c72      	ldr	r4, [pc, #456]	; (8003d24 <StartDefaultTask+0x162c>)
 8003b5c:	4668      	mov	r0, sp
 8003b5e:	f104 0308 	add.w	r3, r4, #8
 8003b62:	22b8      	movs	r2, #184	; 0xb8
 8003b64:	4619      	mov	r1, r3
 8003b66:	f012 f8f3 	bl	8015d50 <memcpy>
 8003b6a:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003b6e:	486b      	ldr	r0, [pc, #428]	; (8003d1c <StartDefaultTask+0x1624>)
 8003b70:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003b74:	f101 0110 	add.w	r1, r1, #16
 8003b78:	ed91 0b00 	vldr	d0, [r1]
 8003b7c:	f005 fe38 	bl	80097f0 <scaraFlowDuty>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f887 3fcd 	strb.w	r3, [r7, #4045]	; 0xfcd
				if ( SCARA_STATUS_OK == status) {
 8003b86:	f897 3fcd 	ldrb.w	r3, [r7, #4045]	; 0xfcd
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d113      	bne.n	8003bb6 <StartDefaultTask+0x14be>
					lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8003b8e:	4c65      	ldr	r4, [pc, #404]	; (8003d24 <StartDefaultTask+0x162c>)
 8003b90:	4a62      	ldr	r2, [pc, #392]	; (8003d1c <StartDefaultTask+0x1624>)
 8003b92:	ab2c      	add	r3, sp, #176	; 0xb0
 8003b94:	4611      	mov	r1, r2
 8003b96:	22c0      	movs	r2, #192	; 0xc0
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f012 f8d9 	bl	8015d50 <memcpy>
 8003b9e:	4668      	mov	r0, sp
 8003ba0:	f104 0310 	add.w	r3, r4, #16
 8003ba4:	22b0      	movs	r2, #176	; 0xb0
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	f012 f8d2 	bl	8015d50 <memcpy>
 8003bac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003bb0:	f002 fa3a 	bl	8006028 <lowlayer_computeAndWritePulse>
		  break;
 8003bb4:	e02d      	b.n	8003c12 <StartDefaultTask+0x151a>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003bbc:	f102 0205 	add.w	r2, r2, #5
 8003bc0:	7013      	strb	r3, [r2, #0]
					  detail_array[0] = status;
 8003bc2:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8003bc6:	f897 2fcd 	ldrb.w	r2, [r7, #4045]	; 0xfcd
 8003bca:	701a      	strb	r2, [r3, #0]
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003bcc:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003bd0:	6899      	ldr	r1, [r3, #8]
 8003bd2:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8003bd6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003bda:	f103 0308 	add.w	r3, r3, #8
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4413      	add	r3, r2
 8003be2:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	2301      	movs	r3, #1
 8003bea:	2007      	movs	r0, #7
 8003bec:	f7fe fbd4 	bl	8002398 <commandRespond1>
 8003bf0:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					  total_respond_length += respond_lenght;
 8003bf4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003bf8:	f103 0308 	add.w	r3, r3, #8
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8003c02:	4413      	add	r3, r2
 8003c04:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003c08:	f102 0208 	add.w	r2, r2, #8
 8003c0c:	6013      	str	r3, [r2, #0]
		  break;
 8003c0e:	e000      	b.n	8003c12 <StartDefaultTask+0x151a>

		  }
		  break;
		  
		  default:
			  break;
 8003c10:	bf00      	nop
		  }
	  }

	  break;
 8003c12:	e3de      	b.n	80043d2 <StartDefaultTask+0x1cda>
	  case SCARA_METHOD_TEST:
	  {
		  lowlayer_writePulse(test_value[0], test_value[1], test_value[2], test_value[3]);
 8003c14:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8003c18:	f993 0000 	ldrsb.w	r0, [r3]
 8003c1c:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8003c20:	f993 1001 	ldrsb.w	r1, [r3, #1]
 8003c24:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8003c28:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8003c2c:	f607 53f4 	addw	r3, r7, #3572	; 0xdf4
 8003c30:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003c34:	f002 fba0 	bl	8006378 <lowlayer_writePulse>
	  }
	  break;
 8003c38:	e3cb      	b.n	80043d2 <StartDefaultTask+0x1cda>


	  case SCARA_METHOD_PICK_AND_PLACE:
	  {
		  switch(current_duty_state) {
 8003c3a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003c3e:	f103 0305 	add.w	r3, r3, #5
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	3b01      	subs	r3, #1
 8003c46:	2b03      	cmp	r3, #3
 8003c48:	f200 83c2 	bhi.w	80043d0 <StartDefaultTask+0x1cd8>
 8003c4c:	a201      	add	r2, pc, #4	; (adr r2, 8003c54 <StartDefaultTask+0x155c>)
 8003c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c52:	bf00      	nop
 8003c54:	08003c65 	.word	0x08003c65
 8003c58:	08004225 	.word	0x08004225
 8003c5c:	080043a3 	.word	0x080043a3
 8003c60:	08003cb5 	.word	0x08003cb5
		  case SCARA_DUTY_STATE_INIT:{
			  HAL_TIM_Base_Start(&htim2);
 8003c64:	4830      	ldr	r0, [pc, #192]	; (8003d28 <StartDefaultTask+0x1630>)
 8003c66:	f00a f910 	bl	800de8a <HAL_TIM_Base_Start>
			  object_tail_pointer = 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003c70:	f102 020e 	add.w	r2, r2, #14
 8003c74:	7013      	strb	r3, [r2, #0]
			  object_head_pointer = 0;
 8003c76:	2300      	movs	r3, #0
 8003c78:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003c7c:	f102 020d 	add.w	r2, r2, #13
 8003c80:	7013      	strb	r3, [r2, #0]
			  operation_state = SCARA_MOVE_TO_TARGET;
 8003c82:	2300      	movs	r3, #0
 8003c84:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003c88:	f102 020f 	add.w	r2, r2, #15
 8003c8c:	7013      	strb	r3, [r2, #0]
			  current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8003c8e:	2304      	movs	r3, #4
 8003c90:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003c94:	f102 0205 	add.w	r2, r2, #5
 8003c98:	7013      	strb	r3, [r2, #0]
			  duty_cmd.robot_method = SCARA_METHOD_PICK_AND_PLACE;
 8003c9a:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	705a      	strb	r2, [r3, #1]
			  duty_cmd.path_type = DUTY_PATH_LINE;
 8003ca2:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	739a      	strb	r2, [r3, #14]
			  duty_cmd.space_type = DUTY_SPACE_TASK;
 8003caa:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8003cae:	2200      	movs	r2, #0
 8003cb0:	735a      	strb	r2, [r3, #13]
		  }
		  break;
 8003cb2:	e38a      	b.n	80043ca <StartDefaultTask+0x1cd2>

		  case SCARA_DUTY_STATE_OPERATION:{
			  if(object_tail_pointer != object_head_pointer){
 8003cb4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003cb8:	f103 030e 	add.w	r3, r3, #14
 8003cbc:	781a      	ldrb	r2, [r3, #0]
 8003cbe:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003cc2:	f103 030d 	add.w	r3, r3, #13
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	f000 837b 	beq.w	80043c4 <StartDefaultTask+0x1ccc>
				  switch(operation_state){
 8003cce:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003cd2:	f103 030f 	add.w	r3, r3, #15
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b07      	cmp	r3, #7
 8003cda:	f200 81d7 	bhi.w	800408c <StartDefaultTask+0x1994>
 8003cde:	a201      	add	r2, pc, #4	; (adr r2, 8003ce4 <StartDefaultTask+0x15ec>)
 8003ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce4:	08003d31 	.word	0x08003d31
 8003ce8:	08003e3f 	.word	0x08003e3f
 8003cec:	08003e73 	.word	0x08003e73
 8003cf0:	08003e89 	.word	0x08003e89
 8003cf4:	08003ebd 	.word	0x08003ebd
 8003cf8:	08003fe5 	.word	0x08003fe5
 8003cfc:	08004019 	.word	0x08004019
 8003d00:	08004059 	.word	0x08004059
 8003d04:	f3af 8000 	nop.w
 8003d08:	40000000 	.word	0x40000000
 8003d0c:	3f847ae1 	.word	0x3f847ae1
 8003d10:	2000dd18 	.word	0x2000dd18
 8003d14:	42c80000 	.word	0x42c80000
 8003d18:	20006f90 	.word	0x20006f90
 8003d1c:	2000ec38 	.word	0x2000ec38
 8003d20:	20006fa0 	.word	0x20006fa0
 8003d24:	2000eab8 	.word	0x2000eab8
 8003d28:	2000ed38 	.word	0x2000ed38
 8003d2c:	399c09bf 	.word	0x399c09bf
					  case SCARA_MOVE_TO_TARGET:{
						  double wait_time = TIMER_SCALE*((uint16_t)(TIM2->CNT - Object[object_tail_pointer].timer_value)) + MOVE_TIME + PUT_DOWN_TIME_ON_OBJECT + ATTACH_TIME;
 8003d30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003d3c:	f103 030e 	add.w	r3, r3, #14
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8003d46:	f44f 70c4 	mov.w	r0, #392	; 0x188
 8003d4a:	fb00 f303 	mul.w	r3, r0, r3
 8003d4e:	440b      	add	r3, r1
 8003d50:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	ee07 3a90 	vmov	s15, r3
 8003d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d62:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 8003d2c <StartDefaultTask+0x1634>
 8003d66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d6a:	ee17 0a90 	vmov	r0, s15
 8003d6e:	f7fc fbeb 	bl	8000548 <__aeabi_f2d>
 8003d72:	4baf      	ldr	r3, [pc, #700]	; (8004030 <StartDefaultTask+0x1938>)
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f7fc fa88 	bl	800028c <__adddf3>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4610      	mov	r0, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	4bab      	ldr	r3, [pc, #684]	; (8004034 <StartDefaultTask+0x193c>)
 8003d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8a:	f7fc fa7f 	bl	800028c <__adddf3>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	460b      	mov	r3, r1
 8003d92:	4610      	mov	r0, r2
 8003d94:	4619      	mov	r1, r3
 8003d96:	4ba8      	ldr	r3, [pc, #672]	; (8004038 <StartDefaultTask+0x1940>)
 8003d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9c:	f7fc fa76 	bl	800028c <__adddf3>
 8003da0:	4602      	mov	r2, r0
 8003da2:	460b      	mov	r3, r1
 8003da4:	f507 617d 	add.w	r1, r7, #4048	; 0xfd0
 8003da8:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.y -= wait_time*conveyor_speed;
 8003dac:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003db0:	f103 030e 	add.w	r3, r3, #14
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003dba:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003dbe:	fb01 f303 	mul.w	r3, r1, r3
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3350      	adds	r3, #80	; 0x50
 8003dc6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003dca:	4b9c      	ldr	r3, [pc, #624]	; (800403c <StartDefaultTask+0x1944>)
 8003dcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dd0:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 8003dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd8:	f7fc fc0e 	bl	80005f8 <__aeabi_dmul>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003de4:	f101 010e 	add.w	r1, r1, #14
 8003de8:	780e      	ldrb	r6, [r1, #0]
 8003dea:	4620      	mov	r0, r4
 8003dec:	4629      	mov	r1, r5
 8003dee:	f7fc fa4b 	bl	8000288 <__aeabi_dsub>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003dfa:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003dfe:	fb01 f106 	mul.w	r1, r1, r6
 8003e02:	4401      	add	r1, r0
 8003e04:	3150      	adds	r1, #80	; 0x50
 8003e06:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8003e0a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003e0e:	f103 030e 	add.w	r3, r3, #14
 8003e12:	7819      	ldrb	r1, [r3, #0]
 8003e14:	4b8a      	ldr	r3, [pc, #552]	; (8004040 <StartDefaultTask+0x1948>)
 8003e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003e1e:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003e22:	fb04 f101 	mul.w	r1, r4, r1
 8003e26:	4401      	add	r1, r0
 8003e28:	3158      	adds	r1, #88	; 0x58
 8003e2a:	e9c1 2300 	strd	r2, r3, [r1]
						  state_time = MOVE_TIME;
 8003e2e:	4b80      	ldr	r3, [pc, #512]	; (8004030 <StartDefaultTask+0x1938>)
 8003e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e34:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003e38:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8003e3c:	e126      	b.n	800408c <StartDefaultTask+0x1994>

					  case SCARA_MOVE_DOWN_ON_OBJECT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_OBJECT;
 8003e3e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003e42:	f103 030e 	add.w	r3, r3, #14
 8003e46:	7819      	ldrb	r1, [r3, #0]
 8003e48:	4b7e      	ldr	r3, [pc, #504]	; (8004044 <StartDefaultTask+0x194c>)
 8003e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4e:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003e52:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003e56:	fb04 f101 	mul.w	r1, r4, r1
 8003e5a:	4401      	add	r1, r0
 8003e5c:	3158      	adds	r1, #88	; 0x58
 8003e5e:	e9c1 2300 	strd	r2, r3, [r1]
						  state_time = PUT_DOWN_TIME_ON_OBJECT;
 8003e62:	4b74      	ldr	r3, [pc, #464]	; (8004034 <StartDefaultTask+0x193c>)
 8003e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e68:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003e6c:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8003e70:	e10c      	b.n	800408c <StartDefaultTask+0x1994>
					  case SCARA_ATTACH:{
						  state_time = ATTACH_TIME;
 8003e72:	4b71      	ldr	r3, [pc, #452]	; (8004038 <StartDefaultTask+0x1940>)
 8003e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e78:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003e7c:	e9c1 2300 	strd	r2, r3, [r1]
						  scaraSetOutput(1);
 8003e80:	2001      	movs	r0, #1
 8003e82:	f006 fab1 	bl	800a3e8 <scaraSetOutput>
					  }
					  break;
 8003e86:	e101      	b.n	800408c <StartDefaultTask+0x1994>
					  case SCARA_MOVE_UP_ON_OBJECT:{
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8003e88:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003e8c:	f103 030e 	add.w	r3, r3, #14
 8003e90:	7819      	ldrb	r1, [r3, #0]
 8003e92:	4b6b      	ldr	r3, [pc, #428]	; (8004040 <StartDefaultTask+0x1948>)
 8003e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e98:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003e9c:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003ea0:	fb04 f101 	mul.w	r1, r4, r1
 8003ea4:	4401      	add	r1, r0
 8003ea6:	3158      	adds	r1, #88	; 0x58
 8003ea8:	e9c1 2300 	strd	r2, r3, [r1]
						  state_time = PICK_UP_TIME_ON_OBJECT;
 8003eac:	4b66      	ldr	r3, [pc, #408]	; (8004048 <StartDefaultTask+0x1950>)
 8003eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb2:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003eb6:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8003eba:	e0e7      	b.n	800408c <StartDefaultTask+0x1994>
					  case SCARA_MOVE_TO_SLOT :{

						  Object[object_tail_pointer].object_position.x = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posx;
 8003ebc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003ec0:	f103 030e 	add.w	r3, r3, #14
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003eca:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003ece:	fb01 f303 	mul.w	r3, r1, r3
 8003ed2:	4413      	add	r3, r2
 8003ed4:	33b8      	adds	r3, #184	; 0xb8
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003ede:	f103 030e 	add.w	r3, r3, #14
 8003ee2:	7819      	ldrb	r1, [r3, #0]
 8003ee4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003ee8:	3a10      	subs	r2, #16
 8003eea:	4603      	mov	r3, r0
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	4403      	add	r3, r0
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4413      	add	r3, r2
 8003ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef8:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003efc:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003f00:	fb04 f101 	mul.w	r1, r4, r1
 8003f04:	4401      	add	r1, r0
 8003f06:	3148      	adds	r1, #72	; 0x48
 8003f08:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.y = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posy;
 8003f0c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003f10:	f103 030e 	add.w	r3, r3, #14
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003f1a:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003f1e:	fb01 f303 	mul.w	r3, r1, r3
 8003f22:	4413      	add	r3, r2
 8003f24:	33b8      	adds	r3, #184	; 0xb8
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003f2e:	f103 030e 	add.w	r3, r3, #14
 8003f32:	7819      	ldrb	r1, [r3, #0]
 8003f34:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003f38:	3a10      	subs	r2, #16
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	4403      	add	r3, r0
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	3308      	adds	r3, #8
 8003f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003f4e:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003f52:	fb04 f101 	mul.w	r1, r4, r1
 8003f56:	4401      	add	r1, r0
 8003f58:	3150      	adds	r1, #80	; 0x50
 8003f5a:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.roll = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].roll;
 8003f5e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003f62:	f103 030e 	add.w	r3, r3, #14
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003f6c:	f44f 71c4 	mov.w	r1, #392	; 0x188
 8003f70:	fb01 f303 	mul.w	r3, r1, r3
 8003f74:	4413      	add	r3, r2
 8003f76:	33b8      	adds	r3, #184	; 0xb8
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003f80:	f103 030e 	add.w	r3, r3, #14
 8003f84:	7819      	ldrb	r1, [r3, #0]
 8003f86:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003f8a:	3a10      	subs	r2, #16
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	4403      	add	r3, r0
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	4413      	add	r3, r2
 8003f96:	3310      	adds	r3, #16
 8003f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9c:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003fa0:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003fa4:	fb04 f101 	mul.w	r1, r4, r1
 8003fa8:	4401      	add	r1, r0
 8003faa:	3160      	adds	r1, #96	; 0x60
 8003fac:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8003fb0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003fb4:	f103 030e 	add.w	r3, r3, #14
 8003fb8:	7819      	ldrb	r1, [r3, #0]
 8003fba:	4b21      	ldr	r3, [pc, #132]	; (8004040 <StartDefaultTask+0x1948>)
 8003fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc0:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003fc4:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003fc8:	fb04 f101 	mul.w	r1, r4, r1
 8003fcc:	4401      	add	r1, r0
 8003fce:	3158      	adds	r1, #88	; 0x58
 8003fd0:	e9c1 2300 	strd	r2, r3, [r1]
						  state_time = MOVE_TIME;
 8003fd4:	4b16      	ldr	r3, [pc, #88]	; (8004030 <StartDefaultTask+0x1938>)
 8003fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fda:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003fde:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8003fe2:	e053      	b.n	800408c <StartDefaultTask+0x1994>
					  case SCARA_MOVE_DOWN_ON_SLOT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_SLOT;
 8003fe4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003fe8:	f103 030e 	add.w	r3, r3, #14
 8003fec:	7819      	ldrb	r1, [r3, #0]
 8003fee:	4b17      	ldr	r3, [pc, #92]	; (800404c <StartDefaultTask+0x1954>)
 8003ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff4:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8003ff8:	f44f 74c4 	mov.w	r4, #392	; 0x188
 8003ffc:	fb04 f101 	mul.w	r1, r4, r1
 8004000:	4401      	add	r1, r0
 8004002:	3158      	adds	r1, #88	; 0x58
 8004004:	e9c1 2300 	strd	r2, r3, [r1]
						  state_time = PUT_DOWN_TIME_ON_SLOT;
 8004008:	4b11      	ldr	r3, [pc, #68]	; (8004050 <StartDefaultTask+0x1958>)
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004012:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8004016:	e039      	b.n	800408c <StartDefaultTask+0x1994>
					  case SCARA_RELEASE:{
						  state_time = DETACH_TIME;
 8004018:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <StartDefaultTask+0x195c>)
 800401a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004022:	e9c1 2300 	strd	r2, r3, [r1]
						  scaraSetOutput(0);
 8004026:	2000      	movs	r0, #0
 8004028:	f006 f9de 	bl	800a3e8 <scaraSetOutput>
					  }
					  break;
 800402c:	e02e      	b.n	800408c <StartDefaultTask+0x1994>
 800402e:	bf00      	nop
 8004030:	20000028 	.word	0x20000028
 8004034:	20000010 	.word	0x20000010
 8004038:	20000030 	.word	0x20000030
 800403c:	20000058 	.word	0x20000058
 8004040:	20000040 	.word	0x20000040
 8004044:	20000048 	.word	0x20000048
 8004048:	20000018 	.word	0x20000018
 800404c:	20000050 	.word	0x20000050
 8004050:	20000008 	.word	0x20000008
 8004054:	20000038 	.word	0x20000038
					  case SCARA_MOVE_UP_ON_SLOT:{
						  state_time = PICK_UP_TIME_ON_SLOT;
 8004058:	4bd5      	ldr	r3, [pc, #852]	; (80043b0 <StartDefaultTask+0x1cb8>)
 800405a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004062:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8004066:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800406a:	f103 030e 	add.w	r3, r3, #14
 800406e:	7819      	ldrb	r1, [r3, #0]
 8004070:	4bd0      	ldr	r3, [pc, #832]	; (80043b4 <StartDefaultTask+0x1cbc>)
 8004072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004076:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 800407a:	f44f 74c4 	mov.w	r4, #392	; 0x188
 800407e:	fb04 f101 	mul.w	r1, r4, r1
 8004082:	4401      	add	r1, r0
 8004084:	3158      	adds	r1, #88	; 0x58
 8004086:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 800408a:	bf00      	nop
				  }
				  memcpy(&duty_cmd.target_point, &Object[object_tail_pointer].object_position, sizeof(SCARA_PositionTypeDef));
 800408c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004090:	f103 030e 	add.w	r3, r3, #14
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800409a:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800409e:	fb01 f303 	mul.w	r3, r1, r3
 80040a2:	18d1      	adds	r1, r2, r3
 80040a4:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80040a8:	3328      	adds	r3, #40	; 0x28
 80040aa:	22c0      	movs	r2, #192	; 0xc0
 80040ac:	4618      	mov	r0, r3
 80040ae:	f011 fe4f 	bl	8015d50 <memcpy>
				  duty_cmd.time_total = state_time;
 80040b2:	f607 51f8 	addw	r1, r7, #3576	; 0xdf8
 80040b6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80040ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040be:	e9c1 2308 	strd	r2, r3, [r1, #32]
				  SCARA_StatusTypeDef status1;
				  duty_cmd.v_factor = 0;
 80040c2:	f607 51f8 	addw	r1, r7, #3576	; 0xdf8
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
				  if(operation_state == SCARA_ATTACH || operation_state == SCARA_RELEASE){
 80040d2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80040d6:	f103 030f 	add.w	r3, r3, #15
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d006      	beq.n	80040ee <StartDefaultTask+0x19f6>
 80040e0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80040e4:	f103 030f 	add.w	r3, r3, #15
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b06      	cmp	r3, #6
 80040ec:	d103      	bne.n	80040f6 <StartDefaultTask+0x19fe>
					  status1 = SCARA_STATUS_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	f887 3ffb 	strb.w	r3, [r7, #4091]	; 0xffb
 80040f4:	e03d      	b.n	8004172 <StartDefaultTask+0x1a7a>
				  }else{
					  if(operation_state == SCARA_MOVE_DOWN_ON_OBJECT || operation_state == SCARA_MOVE_DOWN_ON_SLOT || operation_state == SCARA_MOVE_UP_ON_OBJECT || operation_state == SCARA_MOVE_UP_ON_SLOT){
 80040f6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80040fa:	f103 030f 	add.w	r3, r3, #15
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d014      	beq.n	800412e <StartDefaultTask+0x1a36>
 8004104:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004108:	f103 030f 	add.w	r3, r3, #15
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	2b05      	cmp	r3, #5
 8004110:	d00d      	beq.n	800412e <StartDefaultTask+0x1a36>
 8004112:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004116:	f103 030f 	add.w	r3, r3, #15
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b03      	cmp	r3, #3
 800411e:	d006      	beq.n	800412e <StartDefaultTask+0x1a36>
 8004120:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004124:	f103 030f 	add.w	r3, r3, #15
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	2b07      	cmp	r3, #7
 800412c:	d108      	bne.n	8004140 <StartDefaultTask+0x1a48>
						  duty_cmd.trajec_type = DUTY_TRAJECTORY_LINEAR;
 800412e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8004132:	2202      	movs	r2, #2
 8004134:	741a      	strb	r2, [r3, #16]
						  duty_cmd.modeInit_type = DUTY_MODE_INIT_QT;
 8004136:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800413a:	2203      	movs	r2, #3
 800413c:	745a      	strb	r2, [r3, #17]
 800413e:	e007      	b.n	8004150 <StartDefaultTask+0x1a58>
					  }else{
						  duty_cmd.trajec_type = DUTY_TRAJECTORY_SCURVE;
 8004140:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8004144:	2201      	movs	r2, #1
 8004146:	741a      	strb	r2, [r3, #16]
						  duty_cmd.modeInit_type = DUTY_MODE_INIT_QVT;
 8004148:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 800414c:	2201      	movs	r2, #1
 800414e:	745a      	strb	r2, [r3, #17]
					  }
					  status1 = scaraInitDuty(duty_cmd);
 8004150:	f607 54f8 	addw	r4, r7, #3576	; 0xdf8
 8004154:	4668      	mov	r0, sp
 8004156:	f104 0310 	add.w	r3, r4, #16
 800415a:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800415e:	4619      	mov	r1, r3
 8004160:	f011 fdf6 	bl	8015d50 <memcpy>
 8004164:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004168:	f002 faf6 	bl	8006758 <scaraInitDuty>
 800416c:	4603      	mov	r3, r0
 800416e:	f887 3ffb 	strb.w	r3, [r7, #4091]	; 0xffb
				  }
				  if ( SCARA_STATUS_OK == status1) {
 8004172:	f897 3ffb 	ldrb.w	r3, [r7, #4091]	; 0xffb
 8004176:	2b00      	cmp	r3, #0
 8004178:	d110      	bne.n	800419c <StartDefaultTask+0x1aa4>
				  	current_duty_state = SCARA_DUTY_STATE_FLOW;
 800417a:	2302      	movs	r3, #2
 800417c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004180:	f102 0205 	add.w	r2, r2, #5
 8004184:	7013      	strb	r3, [r2, #0]
				  	run_time = 0;
 8004186:	f04f 0200 	mov.w	r2, #0
 800418a:	f04f 0300 	mov.w	r3, #0
 800418e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004192:	f101 0110 	add.w	r1, r1, #16
 8004196:	e9c1 2300 	strd	r2, r3, [r1]
 800419a:	e043      	b.n	8004224 <StartDefaultTask+0x1b2c>
				  } else {
					object_tail_pointer = (object_tail_pointer+1)%8;
 800419c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80041a0:	f103 030e 	add.w	r3, r3, #14
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	3301      	adds	r3, #1
 80041a8:	425a      	negs	r2, r3
 80041aa:	f003 0307 	and.w	r3, r3, #7
 80041ae:	f002 0207 	and.w	r2, r2, #7
 80041b2:	bf58      	it	pl
 80041b4:	4253      	negpl	r3, r2
 80041b6:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80041ba:	f102 020e 	add.w	r2, r2, #14
 80041be:	7013      	strb	r3, [r2, #0]
					operation_state = SCARA_MOVE_TO_TARGET;
 80041c0:	2300      	movs	r3, #0
 80041c2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80041c6:	f102 020f 	add.w	r2, r2, #15
 80041ca:	7013      	strb	r3, [r2, #0]
					detail_array[0] = status1;
 80041cc:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 80041d0:	f897 2ffb 	ldrb.w	r2, [r7, #4091]	; 0xffb
 80041d4:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80041d6:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 80041da:	6899      	ldr	r1, [r3, #8]
 80041dc:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 80041e0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80041e4:	f103 0308 	add.w	r3, r3, #8
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4413      	add	r3, r2
 80041ec:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	2301      	movs	r3, #1
 80041f4:	2007      	movs	r0, #7
 80041f6:	f7fe f8cf 	bl	8002398 <commandRespond1>
 80041fa:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					total_respond_length += respond_lenght;
 80041fe:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004202:	f103 0308 	add.w	r3, r3, #8
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 800420c:	4413      	add	r3, r2
 800420e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004212:	f102 0208 	add.w	r2, r2, #8
 8004216:	6013      	str	r3, [r2, #0]
					LOG_REPORT("INIT FAIL", __LINE__);
 8004218:	f240 3179 	movw	r1, #889	; 0x379
 800421c:	4866      	ldr	r0, [pc, #408]	; (80043b8 <StartDefaultTask+0x1cc0>)
 800421e:	f7fe f923 	bl	8002468 <LOG_REPORT>
					break;
 8004222:	e0d2      	b.n	80043ca <StartDefaultTask+0x1cd2>


		  case SCARA_DUTY_STATE_FLOW:{
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8004224:	a360      	add	r3, pc, #384	; (adr r3, 80043a8 <StartDefaultTask+0x1cb0>)
 8004226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422a:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800422e:	f101 0110 	add.w	r1, r1, #16
 8004232:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004236:	f7fc f829 	bl	800028c <__adddf3>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004242:	f101 0110 	add.w	r1, r1, #16
 8004246:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 800424a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800424e:	f103 0310 	add.w	r3, r3, #16
 8004252:	ed93 0b00 	vldr	d0, [r3]
 8004256:	f006 f959 	bl	800a50c <scaraIsFinish>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d037      	beq.n	80042d0 <StartDefaultTask+0x1bd8>
				current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8004260:	2304      	movs	r3, #4
 8004262:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004266:	f102 0205 	add.w	r2, r2, #5
 800426a:	7013      	strb	r3, [r2, #0]
				if(operation_state == SCARA_MOVE_UP_ON_SLOT){
 800426c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004270:	f103 030f 	add.w	r3, r3, #15
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b07      	cmp	r3, #7
 8004278:	d118      	bne.n	80042ac <StartDefaultTask+0x1bb4>
					operation_state = SCARA_MOVE_TO_TARGET;
 800427a:	2300      	movs	r3, #0
 800427c:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8004280:	f102 020f 	add.w	r2, r2, #15
 8004284:	7013      	strb	r3, [r2, #0]
					object_tail_pointer = (object_tail_pointer+1)%8;
 8004286:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800428a:	f103 030e 	add.w	r3, r3, #14
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	3301      	adds	r3, #1
 8004292:	425a      	negs	r2, r3
 8004294:	f003 0307 	and.w	r3, r3, #7
 8004298:	f002 0207 	and.w	r2, r2, #7
 800429c:	bf58      	it	pl
 800429e:	4253      	negpl	r3, r2
 80042a0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80042a4:	f102 020e 	add.w	r2, r2, #14
 80042a8:	7013      	strb	r3, [r2, #0]
 80042aa:	e00a      	b.n	80042c2 <StartDefaultTask+0x1bca>
				}else{
					operation_state += 1; //next state
 80042ac:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80042b0:	f103 030f 	add.w	r3, r3, #15
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	3301      	adds	r3, #1
 80042b8:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80042bc:	f102 020f 	add.w	r2, r2, #15
 80042c0:	7013      	strb	r3, [r2, #0]
				}
				lowlayer_readTruePosition(&positionNext);
 80042c2:	483e      	ldr	r0, [pc, #248]	; (80043bc <StartDefaultTask+0x1cc4>)
 80042c4:	f001 fd20 	bl	8005d08 <lowlayer_readTruePosition>
				kinematicForward(&positionNext);
 80042c8:	483c      	ldr	r0, [pc, #240]	; (80043bc <StartDefaultTask+0x1cc4>)
 80042ca:	f000 fdf9 	bl	8004ec0 <kinematicForward>
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
					  total_respond_length += respond_lenght;
				  }
			  }
		  }
		  break;
 80042ce:	e07b      	b.n	80043c8 <StartDefaultTask+0x1cd0>
			  } else if(operation_state != SCARA_ATTACH && operation_state != SCARA_RELEASE){
 80042d0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80042d4:	f103 030f 	add.w	r3, r3, #15
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d074      	beq.n	80043c8 <StartDefaultTask+0x1cd0>
 80042de:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80042e2:	f103 030f 	add.w	r3, r3, #15
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b06      	cmp	r3, #6
 80042ea:	d06d      	beq.n	80043c8 <StartDefaultTask+0x1cd0>
				status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 80042ec:	4c34      	ldr	r4, [pc, #208]	; (80043c0 <StartDefaultTask+0x1cc8>)
 80042ee:	4668      	mov	r0, sp
 80042f0:	f104 0308 	add.w	r3, r4, #8
 80042f4:	22b8      	movs	r2, #184	; 0xb8
 80042f6:	4619      	mov	r1, r3
 80042f8:	f011 fd2a 	bl	8015d50 <memcpy>
 80042fc:	e894 000c 	ldmia.w	r4, {r2, r3}
 8004300:	482e      	ldr	r0, [pc, #184]	; (80043bc <StartDefaultTask+0x1cc4>)
 8004302:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8004306:	f101 0110 	add.w	r1, r1, #16
 800430a:	ed91 0b00 	vldr	d0, [r1]
 800430e:	f005 fa6f 	bl	80097f0 <scaraFlowDuty>
 8004312:	4603      	mov	r3, r0
 8004314:	f887 3fcf 	strb.w	r3, [r7, #4047]	; 0xfcf
				if ( SCARA_STATUS_OK == status) {
 8004318:	f897 3fcf 	ldrb.w	r3, [r7, #4047]	; 0xfcf
 800431c:	2b00      	cmp	r3, #0
 800431e:	d113      	bne.n	8004348 <StartDefaultTask+0x1c50>
					lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8004320:	4c27      	ldr	r4, [pc, #156]	; (80043c0 <StartDefaultTask+0x1cc8>)
 8004322:	4a26      	ldr	r2, [pc, #152]	; (80043bc <StartDefaultTask+0x1cc4>)
 8004324:	ab2c      	add	r3, sp, #176	; 0xb0
 8004326:	4611      	mov	r1, r2
 8004328:	22c0      	movs	r2, #192	; 0xc0
 800432a:	4618      	mov	r0, r3
 800432c:	f011 fd10 	bl	8015d50 <memcpy>
 8004330:	4668      	mov	r0, sp
 8004332:	f104 0310 	add.w	r3, r4, #16
 8004336:	22b0      	movs	r2, #176	; 0xb0
 8004338:	4619      	mov	r1, r3
 800433a:	f011 fd09 	bl	8015d50 <memcpy>
 800433e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004342:	f001 fe71 	bl	8006028 <lowlayer_computeAndWritePulse>
		  break;
 8004346:	e03f      	b.n	80043c8 <StartDefaultTask+0x1cd0>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8004348:	2303      	movs	r3, #3
 800434a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800434e:	f102 0205 	add.w	r2, r2, #5
 8004352:	7013      	strb	r3, [r2, #0]
					  detail_array[0] = status;
 8004354:	f607 5328 	addw	r3, r7, #3368	; 0xd28
 8004358:	f897 2fcf 	ldrb.w	r2, [r7, #4047]	; 0xfcf
 800435c:	701a      	strb	r2, [r3, #0]
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800435e:	f607 53f8 	addw	r3, r7, #3576	; 0xdf8
 8004362:	6899      	ldr	r1, [r3, #8]
 8004364:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8004368:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800436c:	f103 0308 	add.w	r3, r3, #8
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4413      	add	r3, r2
 8004374:	f607 5228 	addw	r2, r7, #3368	; 0xd28
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	2301      	movs	r3, #1
 800437c:	2007      	movs	r0, #7
 800437e:	f7fe f80b 	bl	8002398 <commandRespond1>
 8004382:	f8c7 0ff4 	str.w	r0, [r7, #4084]	; 0xff4
					  total_respond_length += respond_lenght;
 8004386:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800438a:	f103 0308 	add.w	r3, r3, #8
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	f8d7 3ff4 	ldr.w	r3, [r7, #4084]	; 0xff4
 8004394:	4413      	add	r3, r2
 8004396:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800439a:	f102 0208 	add.w	r2, r2, #8
 800439e:	6013      	str	r3, [r2, #0]
		  break;
 80043a0:	e012      	b.n	80043c8 <StartDefaultTask+0x1cd0>

		  case SCARA_DUTY_STATE_FINISH:

			  //error
			  //free(Object);
		  break;
 80043a2:	bf00      	nop
 80043a4:	e014      	b.n	80043d0 <StartDefaultTask+0x1cd8>
 80043a6:	bf00      	nop
 80043a8:	40000000 	.word	0x40000000
 80043ac:	3f847ae1 	.word	0x3f847ae1
 80043b0:	20000020 	.word	0x20000020
 80043b4:	20000040 	.word	0x20000040
 80043b8:	0801c12c 	.word	0x0801c12c
 80043bc:	2000ec38 	.word	0x2000ec38
 80043c0:	2000eab8 	.word	0x2000eab8
				  break;
 80043c4:	bf00      	nop
 80043c6:	e003      	b.n	80043d0 <StartDefaultTask+0x1cd8>
		  break;
 80043c8:	bf00      	nop
		  }
	  }
	  break;
 80043ca:	e001      	b.n	80043d0 <StartDefaultTask+0x1cd8>
	  break;
 80043cc:	bf00      	nop
 80043ce:	e000      	b.n	80043d2 <StartDefaultTask+0x1cda>
	  break;
 80043d0:	bf00      	nop

	  }
	  }

	  /* 4--- Send to PC Phase ---*/
	if(total_respond_length > 0){
 80043d2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80043d6:	f103 0308 	add.w	r3, r3, #8
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	dd0b      	ble.n	80043f8 <StartDefaultTask+0x1d00>
		CDC_Transmit_FS(respond, total_respond_length);
 80043e0:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80043e4:	f103 0308 	add.w	r3, r3, #8
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	f607 53cc 	addw	r3, r7, #3532	; 0xdcc
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f011 f82e 	bl	8015454 <CDC_Transmit_FS>
	}

	  /* 5--- Update ---*/
	  scaraSetMethod(current_method);
 80043f8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80043fc:	f103 0307 	add.w	r3, r3, #7
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f006 f822 	bl	800a44c <scaraSetMethod>
	  scaraSetMode(current_mode);
 8004408:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800440c:	f103 0306 	add.w	r3, r3, #6
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	4618      	mov	r0, r3
 8004414:	f006 f80a 	bl	800a42c <scaraSetMode>
	  scaraSetDutyState(current_duty_state);
 8004418:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800441c:	f103 0305 	add.w	r3, r3, #5
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f005 fff2 	bl	800a40c <scaraSetDutyState>

    osDelay(1);
 8004428:	2001      	movs	r0, #1
 800442a:	f00e f8ee 	bl	801260a <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 800442e:	f7fe b9e0 	b.w	80027f2 <StartDefaultTask+0xfa>
 8004432:	bf00      	nop

08004434 <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 8004434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004436:	f2ad 5dd4 	subw	sp, sp, #1492	; 0x5d4
 800443a:	af70      	add	r7, sp, #448	; 0x1c0
 800443c:	1d3b      	adds	r3, r7, #4
 800443e:	6018      	str	r0, [r3, #0]
	int32_t				respond_lenght;
	//int32_t				message_lenght;
	int32_t 			detail_length;

	// Default value
	duty_cmd.key_speed = 1;
 8004440:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8004444:	2201      	movs	r2, #1
 8004446:	605a      	str	r2, [r3, #4]

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, RECEIVE_END);
 8004448:	4964      	ldr	r1, [pc, #400]	; (80045dc <Start_USB_RX_Task+0x1a8>)
 800444a:	4865      	ldr	r0, [pc, #404]	; (80045e0 <Start_USB_RX_Task+0x1ac>)
 800444c:	f001 f9c5 	bl	80057da <ringBuff_DistanceOf>
 8004450:	f8c7 0408 	str.w	r0, [r7, #1032]	; 0x408
		  if (distance != -1) {
 8004454:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8004458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445c:	d0f4      	beq.n	8004448 <Start_USB_RX_Task+0x14>
 800445e:	466b      	mov	r3, sp
 8004460:	461e      	mov	r6, r3
			  uint8_t temp[distance+1];
 8004462:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8004466:	1c5c      	adds	r4, r3, #1
 8004468:	1e63      	subs	r3, r4, #1
 800446a:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 800446e:	4623      	mov	r3, r4
 8004470:	4618      	mov	r0, r3
 8004472:	f04f 0100 	mov.w	r1, #0
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	f04f 0300 	mov.w	r3, #0
 800447e:	00cb      	lsls	r3, r1, #3
 8004480:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004484:	00c2      	lsls	r2, r0, #3
 8004486:	4623      	mov	r3, r4
 8004488:	4618      	mov	r0, r3
 800448a:	f04f 0100 	mov.w	r1, #0
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	00cb      	lsls	r3, r1, #3
 8004498:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800449c:	00c2      	lsls	r2, r0, #3
 800449e:	4623      	mov	r3, r4
 80044a0:	3307      	adds	r3, #7
 80044a2:	08db      	lsrs	r3, r3, #3
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	ebad 0d03 	sub.w	sp, sp, r3
 80044aa:	ab70      	add	r3, sp, #448	; 0x1c0
 80044ac:	3300      	adds	r3, #0
 80044ae:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 80044b2:	f8d7 1400 	ldr.w	r1, [r7, #1024]	; 0x400
 80044b6:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80044ba:	3301      	adds	r3, #1
 80044bc:	461a      	mov	r2, r3
 80044be:	4848      	ldr	r0, [pc, #288]	; (80045e0 <Start_USB_RX_Task+0x1ac>)
 80044c0:	f001 f96a 	bl	8005798 <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1, data_packet);
 80044c4:	f8d7 0400 	ldr.w	r0, [r7, #1024]	; 0x400
 80044c8:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80044cc:	3301      	adds	r3, #1
 80044ce:	f107 020c 	add.w	r2, r7, #12
 80044d2:	4619      	mov	r1, r3
 80044d4:	f7fe f80e 	bl	80024f4 <unPackPayload>
 80044d8:	f8c7 03fc 	str.w	r0, [r7, #1020]	; 0x3fc

			  if( -1 == ret) {
 80044dc:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80044e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e4:	d077      	beq.n	80045d6 <Start_USB_RX_Task+0x1a2>
				  //LOG_REPORT("UNPACK FAIL", __LINE__);
			  } else {
				  //LOG_REPORT((char*) temp, __LINE__);
				  cmd_type = packetRead(data_packet, ret, &id_command, &duty_cmd);
 80044e6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80044ea:	f507 727b 	add.w	r2, r7, #1004	; 0x3ec
 80044ee:	f107 000c 	add.w	r0, r7, #12
 80044f2:	f8d7 13fc 	ldr.w	r1, [r7, #1020]	; 0x3fc
 80044f6:	f7fc fd7b 	bl	8000ff0 <packetRead>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f887 33fb 	strb.w	r3, [r7, #1019]	; 0x3fb
				  memset(detail, 0, sizeof(detail));
 8004500:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8004504:	2287      	movs	r2, #135	; 0x87
 8004506:	2100      	movs	r1, #0
 8004508:	4618      	mov	r0, r3
 800450a:	f011 fc49 	bl	8015da0 <memset>
				  detail_length = 0;
 800450e:	f107 0308 	add.w	r3, r7, #8
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]
				  rpd_type = commandReply(cmd_type, duty_cmd, detail, &detail_length);
 8004516:	f507 740a 	add.w	r4, r7, #552	; 0x228
 800451a:	f897 53fb 	ldrb.w	r5, [r7, #1019]	; 0x3fb
 800451e:	f107 0308 	add.w	r3, r7, #8
 8004522:	936f      	str	r3, [sp, #444]	; 0x1bc
 8004524:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8004528:	936e      	str	r3, [sp, #440]	; 0x1b8
 800452a:	4668      	mov	r0, sp
 800452c:	f104 0308 	add.w	r3, r4, #8
 8004530:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8004534:	4619      	mov	r1, r3
 8004536:	f011 fc0b 	bl	8015d50 <memcpy>
 800453a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800453e:	4628      	mov	r0, r5
 8004540:	f7fd fd9e 	bl	8002080 <commandReply>
 8004544:	4603      	mov	r3, r0
 8004546:	f887 33fa 	strb.w	r3, [r7, #1018]	; 0x3fa
				  //LOG_REPORT("tail", usb_rx_ringbuff.tail);
				  if ( RPD_DUTY == rpd_type) {
 800454a:	f897 33fa 	ldrb.w	r3, [r7, #1018]	; 0x3fa
 800454e:	2b09      	cmp	r3, #9
 8004550:	d123      	bne.n	800459a <Start_USB_RX_Task+0x166>
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
					  // Wait allocate
					  while (dataMail == NULL) {
 8004558:	e008      	b.n	800456c <Start_USB_RX_Task+0x138>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 800455a:	4b22      	ldr	r3, [pc, #136]	; (80045e4 <Start_USB_RX_Task+0x1b0>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f04f 31ff 	mov.w	r1, #4294967295
 8004562:	4618      	mov	r0, r3
 8004564:	f00e fa62 	bl	8012a2c <osMailAlloc>
 8004568:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
					  while (dataMail == NULL) {
 800456c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f2      	beq.n	800455a <Start_USB_RX_Task+0x126>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 8004574:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8004578:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800457c:	4619      	mov	r1, r3
 800457e:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 8004582:	f011 fbe5 	bl	8015d50 <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 8004586:	4b17      	ldr	r3, [pc, #92]	; (80045e4 <Start_USB_RX_Task+0x1b0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 800458e:	4618      	mov	r0, r3
 8004590:	f00e fa62 	bl	8012a58 <osMailPut>
 8004594:	f8c7 03f0 	str.w	r0, [r7, #1008]	; 0x3f0
 8004598:	e01d      	b.n	80045d6 <Start_USB_RX_Task+0x1a2>
						  //LOG_REPORT("DUTY SEND", __LINE__);
					  }

				//   }else if( RPD_POSITION == rpd_type) { 
				// 	  CDC_Transmit_FS(detail, 84);
				  }else if(rpd_type == RPD_TRANSFER){
 800459a:	f897 33fa 	ldrb.w	r3, [r7, #1018]	; 0x3fa
 800459e:	2b0a      	cmp	r3, #10
 80045a0:	d019      	beq.n	80045d6 <Start_USB_RX_Task+0x1a2>

				  }else {
					  respond_lenght	= commandRespond1(rpd_type, cmd_type,
 80045a2:	f897 13fb 	ldrb.w	r1, [r7, #1019]	; 0x3fb
 80045a6:	f107 0308 	add.w	r3, r7, #8
 80045aa:	681c      	ldr	r4, [r3, #0]
 80045ac:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80045b0:	f897 03fa 	ldrb.w	r0, [r7, #1018]	; 0x3fa
 80045b4:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	4623      	mov	r3, r4
 80045bc:	f7fd feec 	bl	8002398 <commandRespond1>
 80045c0:	f8c7 03f4 	str.w	r0, [r7, #1012]	; 0x3f4
							  	  	  	  (char *)detail, detail_length,
										  (char *)respond);
					  CDC_Transmit_FS(respond, respond_lenght);
 80045c4:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80045ce:	4611      	mov	r1, r2
 80045d0:	4618      	mov	r0, r3
 80045d2:	f010 ff3f 	bl	8015454 <CDC_Transmit_FS>
 80045d6:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, RECEIVE_END);
 80045d8:	e736      	b.n	8004448 <Start_USB_RX_Task+0x14>
 80045da:	bf00      	nop
 80045dc:	0801c1e8 	.word	0x0801c1e8
 80045e0:	20000068 	.word	0x20000068
 80045e4:	2000de34 	.word	0x2000de34

080045e8 <FSMC_Write>:
/* Includes ------------------------------------------------------------------*/
#include "fsmc.h"

/* USER CODE BEGIN 0 */
void FSMC_Write(uint32_t ui_address, uint32_t ui_data)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
	*(volatile uint16_t *)ui_address = ui_data;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	b292      	uxth	r2, r2
 80045f8:	801a      	strh	r2, [r3, #0]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <FSMC_Read>:

uint16_t FSMC_Read(uint32_t ui_address) {
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
	return *(volatile uint16_t *)ui_address;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	b29b      	uxth	r3, r3
}
 8004614:	4618      	mov	r0, r3
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8004626:	1d3b      	adds	r3, r7, #4
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	605a      	str	r2, [r3, #4]
 800462e:	609a      	str	r2, [r3, #8]
 8004630:	60da      	str	r2, [r3, #12]
 8004632:	611a      	str	r2, [r3, #16]
 8004634:	615a      	str	r2, [r3, #20]
 8004636:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8004638:	4b27      	ldr	r3, [pc, #156]	; (80046d8 <MX_FSMC_Init+0xb8>)
 800463a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800463e:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8004640:	4b25      	ldr	r3, [pc, #148]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004642:	4a26      	ldr	r2, [pc, #152]	; (80046dc <MX_FSMC_Init+0xbc>)
 8004644:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8004646:	4b24      	ldr	r3, [pc, #144]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004648:	2200      	movs	r2, #0
 800464a:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 800464c:	4b22      	ldr	r3, [pc, #136]	; (80046d8 <MX_FSMC_Init+0xb8>)
 800464e:	2202      	movs	r2, #2
 8004650:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 8004652:	4b21      	ldr	r3, [pc, #132]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004654:	2208      	movs	r2, #8
 8004656:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8004658:	4b1f      	ldr	r3, [pc, #124]	; (80046d8 <MX_FSMC_Init+0xb8>)
 800465a:	2210      	movs	r2, #16
 800465c:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800465e:	4b1e      	ldr	r3, [pc, #120]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004660:	2200      	movs	r2, #0
 8004662:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8004664:	4b1c      	ldr	r3, [pc, #112]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004666:	2200      	movs	r2, #0
 8004668:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800466a:	4b1b      	ldr	r3, [pc, #108]	; (80046d8 <MX_FSMC_Init+0xb8>)
 800466c:	2200      	movs	r2, #0
 800466e:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8004670:	4b19      	ldr	r3, [pc, #100]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004672:	2200      	movs	r2, #0
 8004674:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8004676:	4b18      	ldr	r3, [pc, #96]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800467c:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800467e:	4b16      	ldr	r3, [pc, #88]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004680:	2200      	movs	r2, #0
 8004682:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8004684:	4b14      	ldr	r3, [pc, #80]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004686:	2200      	movs	r2, #0
 8004688:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800468a:	4b13      	ldr	r3, [pc, #76]	; (80046d8 <MX_FSMC_Init+0xb8>)
 800468c:	2200      	movs	r2, #0
 800468e:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8004690:	4b11      	ldr	r3, [pc, #68]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004692:	2200      	movs	r2, #0
 8004694:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <MX_FSMC_Init+0xb8>)
 8004698:	2200      	movs	r2, #0
 800469a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800469c:	230f      	movs	r3, #15
 800469e:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80046a0:	230f      	movs	r3, #15
 80046a2:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80046a4:	23ff      	movs	r3, #255	; 0xff
 80046a6:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80046a8:	230f      	movs	r3, #15
 80046aa:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80046ac:	2310      	movs	r3, #16
 80046ae:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80046b0:	2311      	movs	r3, #17
 80046b2:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80046b4:	2300      	movs	r3, #0
 80046b6:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 80046b8:	1d3b      	adds	r3, r7, #4
 80046ba:	2200      	movs	r2, #0
 80046bc:	4619      	mov	r1, r3
 80046be:	4806      	ldr	r0, [pc, #24]	; (80046d8 <MX_FSMC_Init+0xb8>)
 80046c0:	f007 fd40 	bl	800c144 <HAL_NOR_Init>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 80046ca:	f000 ffab 	bl	8005624 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80046ce:	bf00      	nop
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	2000de40 	.word	0x2000de40
 80046dc:	a0000104 	.word	0xa0000104

080046e0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e6:	1d3b      	adds	r3, r7, #4
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	605a      	str	r2, [r3, #4]
 80046ee:	609a      	str	r2, [r3, #8]
 80046f0:	60da      	str	r2, [r3, #12]
 80046f2:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80046f4:	4b24      	ldr	r3, [pc, #144]	; (8004788 <HAL_FSMC_MspInit+0xa8>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d140      	bne.n	800477e <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 80046fc:	4b22      	ldr	r3, [pc, #136]	; (8004788 <HAL_FSMC_MspInit+0xa8>)
 80046fe:	2201      	movs	r2, #1
 8004700:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8004702:	2300      	movs	r3, #0
 8004704:	603b      	str	r3, [r7, #0]
 8004706:	4b21      	ldr	r3, [pc, #132]	; (800478c <HAL_FSMC_MspInit+0xac>)
 8004708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470a:	4a20      	ldr	r2, [pc, #128]	; (800478c <HAL_FSMC_MspInit+0xac>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	6393      	str	r3, [r2, #56]	; 0x38
 8004712:	4b1e      	ldr	r3, [pc, #120]	; (800478c <HAL_FSMC_MspInit+0xac>)
 8004714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800471e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004722:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004724:	2302      	movs	r3, #2
 8004726:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800472c:	2303      	movs	r3, #3
 800472e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004730:	230c      	movs	r3, #12
 8004732:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004734:	1d3b      	adds	r3, r7, #4
 8004736:	4619      	mov	r1, r3
 8004738:	4815      	ldr	r0, [pc, #84]	; (8004790 <HAL_FSMC_MspInit+0xb0>)
 800473a:	f007 fb4d 	bl	800bdd8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800473e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8004742:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004744:	2302      	movs	r3, #2
 8004746:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004748:	2300      	movs	r3, #0
 800474a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800474c:	2303      	movs	r3, #3
 800474e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004750:	230c      	movs	r3, #12
 8004752:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004754:	1d3b      	adds	r3, r7, #4
 8004756:	4619      	mov	r1, r3
 8004758:	480e      	ldr	r0, [pc, #56]	; (8004794 <HAL_FSMC_MspInit+0xb4>)
 800475a:	f007 fb3d 	bl	800bdd8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800475e:	2380      	movs	r3, #128	; 0x80
 8004760:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004762:	2302      	movs	r3, #2
 8004764:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476a:	2303      	movs	r3, #3
 800476c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800476e:	230c      	movs	r3, #12
 8004770:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004772:	1d3b      	adds	r3, r7, #4
 8004774:	4619      	mov	r1, r3
 8004776:	4808      	ldr	r0, [pc, #32]	; (8004798 <HAL_FSMC_MspInit+0xb8>)
 8004778:	f007 fb2e 	bl	800bdd8 <HAL_GPIO_Init>
 800477c:	e000      	b.n	8004780 <HAL_FSMC_MspInit+0xa0>
    return;
 800477e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	2000285c 	.word	0x2000285c
 800478c:	40023800 	.word	0x40023800
 8004790:	40021000 	.word	0x40021000
 8004794:	40020c00 	.word	0x40020c00
 8004798:	40020400 	.word	0x40020400

0800479c <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 80047a4:	f7ff ff9c 	bl	80046e0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 80047a8:	bf00      	nop
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <update_gcode_point>:
extern int16_t 							pre_clutch_index;
extern Gcode_Packet_Command_TypeDef 	pre_height;
extern Gcode_Packet_Command_TypeDef 	Gcode_Mode;

void update_gcode_point(DUTY_Command_TypeDef *duty_cmd, SCARA_Gcode_Cor_TypeDef gcode_point, int32_t run_point)
{
 80047b0:	b084      	sub	sp, #16
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b082      	sub	sp, #8
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	f107 0014 	add.w	r0, r7, #20
 80047be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	duty_cmd->target_point.x = (double)gcode_point.X * COR_INVERSE_SCALE + offset_x;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fb fead 	bl	8000524 <__aeabi_i2d>
 80047ca:	a3a3      	add	r3, pc, #652	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 80047cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d0:	f7fb ff12 	bl	80005f8 <__aeabi_dmul>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4610      	mov	r0, r2
 80047da:	4619      	mov	r1, r3
 80047dc:	4ba0      	ldr	r3, [pc, #640]	; (8004a60 <update_gcode_point+0x2b0>)
 80047de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e2:	f7fb fd53 	bl	800028c <__adddf3>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	duty_cmd->target_point.y = (double)gcode_point.Y * COR_INVERSE_SCALE + offset_y;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fb fe96 	bl	8000524 <__aeabi_i2d>
 80047f8:	a397      	add	r3, pc, #604	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 80047fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fe:	f7fb fefb 	bl	80005f8 <__aeabi_dmul>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4610      	mov	r0, r2
 8004808:	4619      	mov	r1, r3
 800480a:	4b96      	ldr	r3, [pc, #600]	; (8004a64 <update_gcode_point+0x2b4>)
 800480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004810:	f7fb fd3c 	bl	800028c <__adddf3>
 8004814:	4602      	mov	r2, r0
 8004816:	460b      	mov	r3, r1
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	if(gcode_point.configure.type_define[1] == UP_Z){
 800481e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004822:	2b05      	cmp	r3, #5
 8004824:	d10d      	bne.n	8004842 <update_gcode_point+0x92>
	  duty_cmd->target_point.z = up_z_height + offset_z;
 8004826:	4b90      	ldr	r3, [pc, #576]	; (8004a68 <update_gcode_point+0x2b8>)
 8004828:	e9d3 0100 	ldrd	r0, r1, [r3]
 800482c:	4b8f      	ldr	r3, [pc, #572]	; (8004a6c <update_gcode_point+0x2bc>)
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	f7fb fd2b 	bl	800028c <__adddf3>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	6879      	ldr	r1, [r7, #4]
 800483c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 8004840:	e00c      	b.n	800485c <update_gcode_point+0xac>
	}else{
	  duty_cmd->target_point.z = down_z_height + offset_z;
 8004842:	4b8b      	ldr	r3, [pc, #556]	; (8004a70 <update_gcode_point+0x2c0>)
 8004844:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004848:	4b88      	ldr	r3, [pc, #544]	; (8004a6c <update_gcode_point+0x2bc>)
 800484a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484e:	f7fb fd1d 	bl	800028c <__adddf3>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	}
	duty_cmd->target_point.roll = roll_angle;
 800485c:	4b85      	ldr	r3, [pc, #532]	; (8004a74 <update_gcode_point+0x2c4>)
 800485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	duty_cmd->space_type = DUTY_SPACE_TASK;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	735a      	strb	r2, [r3, #13]
	duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	731a      	strb	r2, [r3, #12]
	if(gcode_point.configure.type_define[0] == LINEAR_TYPE){
 8004874:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004878:	2b01      	cmp	r3, #1
 800487a:	d103      	bne.n	8004884 <update_gcode_point+0xd4>
	  duty_cmd->path_type = DUTY_PATH_LINE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	739a      	strb	r2, [r3, #14]
 8004882:	e04d      	b.n	8004920 <update_gcode_point+0x170>
	}else if(gcode_point.configure.type_define[0] == ARC_AW_TYPE){
 8004884:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004888:	2b03      	cmp	r3, #3
 800488a:	d122      	bne.n	80048d2 <update_gcode_point+0x122>
	  duty_cmd->sub_point.x = (double)gcode_point.I * COR_INVERSE_SCALE;
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	4618      	mov	r0, r3
 8004890:	f7fb fe48 	bl	8000524 <__aeabi_i2d>
 8004894:	a370      	add	r3, pc, #448	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 8004896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489a:	f7fb fead 	bl	80005f8 <__aeabi_dmul>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	6879      	ldr	r1, [r7, #4]
 80048a4:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	  duty_cmd->sub_point.y = (double)gcode_point.J * COR_INVERSE_SCALE;
 80048a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fb fe3a 	bl	8000524 <__aeabi_i2d>
 80048b0:	a369      	add	r3, pc, #420	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	f7fb fe9f 	bl	80005f8 <__aeabi_dmul>
 80048ba:	4602      	mov	r2, r0
 80048bc:	460b      	mov	r3, r1
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
	  duty_cmd->path_type = DUTY_PATH_CIRCLE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	739a      	strb	r2, [r3, #14]
	  duty_cmd->arc_dir = 1;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	615a      	str	r2, [r3, #20]
 80048d0:	e026      	b.n	8004920 <update_gcode_point+0x170>
	}else if(gcode_point.configure.type_define[0] == ARC_CW_TYPE){
 80048d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d122      	bne.n	8004920 <update_gcode_point+0x170>
	  duty_cmd->sub_point.x = (double)gcode_point.I * COR_INVERSE_SCALE;
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	4618      	mov	r0, r3
 80048de:	f7fb fe21 	bl	8000524 <__aeabi_i2d>
 80048e2:	a35d      	add	r3, pc, #372	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 80048e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e8:	f7fb fe86 	bl	80005f8 <__aeabi_dmul>
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	6879      	ldr	r1, [r7, #4]
 80048f2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	  duty_cmd->sub_point.y = (double)gcode_point.J * COR_INVERSE_SCALE;
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fb fe13 	bl	8000524 <__aeabi_i2d>
 80048fe:	a356      	add	r3, pc, #344	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 8004900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004904:	f7fb fe78 	bl	80005f8 <__aeabi_dmul>
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
	  duty_cmd->path_type = DUTY_PATH_CIRCLE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	739a      	strb	r2, [r3, #14]
	  duty_cmd->arc_dir = -1;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f04f 32ff 	mov.w	r2, #4294967295
 800491e:	615a      	str	r2, [r3, #20]
	}

	if(Gcode_Mode == GCODE_LINEAR){
 8004920:	4b55      	ldr	r3, [pc, #340]	; (8004a78 <update_gcode_point+0x2c8>)
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	2b07      	cmp	r3, #7
 8004926:	d12e      	bne.n	8004986 <update_gcode_point+0x1d6>
		duty_cmd->v_factor = (double)gcode_point.F * COR_INVERSE_SCALE / V_MOVE_MAX;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	4618      	mov	r0, r3
 800492c:	f7fb fdfa 	bl	8000524 <__aeabi_i2d>
 8004930:	a349      	add	r3, pc, #292	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 8004932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004936:	f7fb fe5f 	bl	80005f8 <__aeabi_dmul>
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4610      	mov	r0, r2
 8004940:	4619      	mov	r1, r3
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	4b4d      	ldr	r3, [pc, #308]	; (8004a7c <update_gcode_point+0x2cc>)
 8004948:	f7fb ff80 	bl	800084c <__aeabi_ddiv>
 800494c:	4602      	mov	r2, r0
 800494e:	460b      	mov	r3, r1
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
		if(run_point == 1){
 8004956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004958:	2b01      	cmp	r3, #1
 800495a:	d10d      	bne.n	8004978 <update_gcode_point+0x1c8>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	741a      	strb	r2, [r3, #16]
			duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	745a      	strb	r2, [r3, #17]
			duty_cmd->time_total = 0;
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	e9c1 2308 	strd	r2, r3, [r1, #32]
			duty_cmd->v_factor = (double)gcode_clutch_configure[gcode_point.configure.clutch_index].Depth_Feed*COR_INVERSE_SCALE/V_MOVE_MAX;
			pre_height = gcode_point.configure.type_define[1];
		}
	}

}
 8004976:	e067      	b.n	8004a48 <update_gcode_point+0x298>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LINEAR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	741a      	strb	r2, [r3, #16]
			duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	745a      	strb	r2, [r3, #17]
}
 8004984:	e060      	b.n	8004a48 <update_gcode_point+0x298>
	}else if(Gcode_Mode == GCODE_SMOOTH_LSPB){
 8004986:	4b3c      	ldr	r3, [pc, #240]	; (8004a78 <update_gcode_point+0x2c8>)
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	2b08      	cmp	r3, #8
 800498c:	d15c      	bne.n	8004a48 <update_gcode_point+0x298>
		if(gcode_point.configure.type_define[1] == pre_height){
 800498e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8004992:	4b3b      	ldr	r3, [pc, #236]	; (8004a80 <update_gcode_point+0x2d0>)
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d12c      	bne.n	80049f4 <update_gcode_point+0x244>
			if(gcode_point.configure.clutch_index != pre_clutch_index){
 800499a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800499c:	461a      	mov	r2, r3
 800499e:	4b39      	ldr	r3, [pc, #228]	; (8004a84 <update_gcode_point+0x2d4>)
 80049a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d00f      	beq.n	80049c8 <update_gcode_point+0x218>
				LSPB_calculation(gcode_clutch_configure[gcode_point.configure.clutch_index]);
 80049a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80049aa:	4619      	mov	r1, r3
 80049ac:	4a36      	ldr	r2, [pc, #216]	; (8004a88 <update_gcode_point+0x2d8>)
 80049ae:	460b      	mov	r3, r1
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	440b      	add	r3, r1
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80049bc:	f000 f868 	bl	8004a90 <LSPB_calculation>
				pre_clutch_index = gcode_point.configure.clutch_index;
 80049c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80049c2:	b21a      	sxth	r2, r3
 80049c4:	4b2f      	ldr	r3, [pc, #188]	; (8004a84 <update_gcode_point+0x2d4>)
 80049c6:	801a      	strh	r2, [r3, #0]
			duty_cmd->trajec_type = DUTY_TRAJECTORY_GCODE_LSPB;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2203      	movs	r2, #3
 80049cc:	741a      	strb	r2, [r3, #16]
			duty_cmd->time_total = (double)(gcode_point.T*COR_INVERSE_SCALE);
 80049ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d0:	ee07 3a90 	vmov	s15, r3
 80049d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049d8:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8004a8c <update_gcode_point+0x2dc>
 80049dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049e0:	ee17 0a90 	vmov	r0, s15
 80049e4:	f7fb fdb0 	bl	8000548 <__aeabi_f2d>
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 80049f2:	e029      	b.n	8004a48 <update_gcode_point+0x298>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LINEAR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2202      	movs	r2, #2
 80049f8:	741a      	strb	r2, [r3, #16]
			duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2202      	movs	r2, #2
 80049fe:	745a      	strb	r2, [r3, #17]
			duty_cmd->v_factor = (double)gcode_clutch_configure[gcode_point.configure.clutch_index].Depth_Feed*COR_INVERSE_SCALE/V_MOVE_MAX;
 8004a00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004a02:	4619      	mov	r1, r3
 8004a04:	4a20      	ldr	r2, [pc, #128]	; (8004a88 <update_gcode_point+0x2d8>)
 8004a06:	460b      	mov	r3, r1
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	440b      	add	r3, r1
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	3308      	adds	r3, #8
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7fb fd85 	bl	8000524 <__aeabi_i2d>
 8004a1a:	a30f      	add	r3, pc, #60	; (adr r3, 8004a58 <update_gcode_point+0x2a8>)
 8004a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a20:	f7fb fdea 	bl	80005f8 <__aeabi_dmul>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4610      	mov	r0, r2
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	4b12      	ldr	r3, [pc, #72]	; (8004a7c <update_gcode_point+0x2cc>)
 8004a32:	f7fb ff0b 	bl	800084c <__aeabi_ddiv>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			pre_height = gcode_point.configure.type_define[1];
 8004a40:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8004a44:	4b0e      	ldr	r3, [pc, #56]	; (8004a80 <update_gcode_point+0x2d0>)
 8004a46:	701a      	strb	r2, [r3, #0]
}
 8004a48:	bf00      	nop
 8004a4a:	3708      	adds	r7, #8
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a52:	b004      	add	sp, #16
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	a0000000 	.word	0xa0000000
 8004a5c:	3eb0c6f7 	.word	0x3eb0c6f7
 8004a60:	20006f88 	.word	0x20006f88
 8004a64:	2000dd20 	.word	0x2000dd20
 8004a68:	200065c0 	.word	0x200065c0
 8004a6c:	2000dd10 	.word	0x2000dd10
 8004a70:	20006f38 	.word	0x20006f38
 8004a74:	20006f80 	.word	0x20006f80
 8004a78:	200065c8 	.word	0x200065c8
 8004a7c:	40877000 	.word	0x40877000
 8004a80:	20006f68 	.word	0x20006f68
 8004a84:	2000dd0a 	.word	0x2000dd0a
 8004a88:	200065d8 	.word	0x200065d8
 8004a8c:	358637bd 	.word	0x358637bd

08004a90 <LSPB_calculation>:
void LSPB_calculation(SCARA_LSPB_Clutch_TypeDef configure)
{
 8004a90:	b5b0      	push	{r4, r5, r7, lr}
 8004a92:	b08a      	sub	sp, #40	; 0x28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	1d3b      	adds	r3, r7, #4
 8004a98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	double accel = 0;
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	f04f 0300 	mov.w	r3, #0
 8004aa4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double total_s = (double)configure.total_s*COR_INVERSE_SCALE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7fb fd3a 	bl	8000524 <__aeabi_i2d>
 8004ab0:	a388      	add	r3, pc, #544	; (adr r3, 8004cd4 <LSPB_calculation+0x244>)
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f7fb fd9f 	bl	80005f8 <__aeabi_dmul>
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double veloc   = (double)configure.veloc*COR_INVERSE_SCALE;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7fb fd2d 	bl	8000524 <__aeabi_i2d>
 8004aca:	a382      	add	r3, pc, #520	; (adr r3, 8004cd4 <LSPB_calculation+0x244>)
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	f7fb fd92 	bl	80005f8 <__aeabi_dmul>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	time_move = 1.2*total_s/veloc;
 8004adc:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004ae0:	4b71      	ldr	r3, [pc, #452]	; (8004ca8 <LSPB_calculation+0x218>)
 8004ae2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004ae6:	f7fb fd87 	bl	80005f8 <__aeabi_dmul>
 8004aea:	4602      	mov	r2, r0
 8004aec:	460b      	mov	r3, r1
 8004aee:	4610      	mov	r0, r2
 8004af0:	4619      	mov	r1, r3
 8004af2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004af6:	f7fb fea9 	bl	800084c <__aeabi_ddiv>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	496b      	ldr	r1, [pc, #428]	; (8004cac <LSPB_calculation+0x21c>)
 8004b00:	e9c1 2300 	strd	r2, r3, [r1]
	time_acc = time_move - total_s/veloc;
 8004b04:	4b69      	ldr	r3, [pc, #420]	; (8004cac <LSPB_calculation+0x21c>)
 8004b06:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004b0a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b0e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b12:	f7fb fe9b 	bl	800084c <__aeabi_ddiv>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4620      	mov	r0, r4
 8004b1c:	4629      	mov	r1, r5
 8004b1e:	f7fb fbb3 	bl	8000288 <__aeabi_dsub>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4962      	ldr	r1, [pc, #392]	; (8004cb0 <LSPB_calculation+0x220>)
 8004b28:	e9c1 2300 	strd	r2, r3, [r1]
	time_dec = time_move - time_acc;
 8004b2c:	4b5f      	ldr	r3, [pc, #380]	; (8004cac <LSPB_calculation+0x21c>)
 8004b2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b32:	4b5f      	ldr	r3, [pc, #380]	; (8004cb0 <LSPB_calculation+0x220>)
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f7fb fba6 	bl	8000288 <__aeabi_dsub>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	495c      	ldr	r1, [pc, #368]	; (8004cb4 <LSPB_calculation+0x224>)
 8004b42:	e9c1 2300 	strd	r2, r3, [r1]
	accel = veloc / time_acc;
 8004b46:	4b5a      	ldr	r3, [pc, #360]	; (8004cb0 <LSPB_calculation+0x220>)
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b50:	f7fb fe7c 	bl	800084c <__aeabi_ddiv>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	e9c7 2308 	strd	r2, r3, [r7, #32]
	acc0 = 0.5*accel;
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	4b55      	ldr	r3, [pc, #340]	; (8004cb8 <LSPB_calculation+0x228>)
 8004b62:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004b66:	f7fb fd47 	bl	80005f8 <__aeabi_dmul>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4953      	ldr	r1, [pc, #332]	; (8004cbc <LSPB_calculation+0x22c>)
 8004b70:	e9c1 2300 	strd	r2, r3, [r1]
	constant[0] = veloc;
 8004b74:	4952      	ldr	r1, [pc, #328]	; (8004cc0 <LSPB_calculation+0x230>)
 8004b76:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b7a:	e9c1 2300 	strd	r2, r3, [r1]
	constant[1] = -0.5*time_acc*veloc;
 8004b7e:	4b4c      	ldr	r3, [pc, #304]	; (8004cb0 <LSPB_calculation+0x220>)
 8004b80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	4b4e      	ldr	r3, [pc, #312]	; (8004cc4 <LSPB_calculation+0x234>)
 8004b8a:	f7fb fd35 	bl	80005f8 <__aeabi_dmul>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4610      	mov	r0, r2
 8004b94:	4619      	mov	r1, r3
 8004b96:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b9a:	f7fb fd2d 	bl	80005f8 <__aeabi_dmul>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4947      	ldr	r1, [pc, #284]	; (8004cc0 <LSPB_calculation+0x230>)
 8004ba4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    deacc[0] 	= -0.5*accel;
 8004ba8:	f04f 0200 	mov.w	r2, #0
 8004bac:	4b45      	ldr	r3, [pc, #276]	; (8004cc4 <LSPB_calculation+0x234>)
 8004bae:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004bb2:	f7fb fd21 	bl	80005f8 <__aeabi_dmul>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	460b      	mov	r3, r1
 8004bba:	4943      	ldr	r1, [pc, #268]	; (8004cc8 <LSPB_calculation+0x238>)
 8004bbc:	e9c1 2300 	strd	r2, r3, [r1]
    deacc[1]	= veloc + accel*time_dec;
 8004bc0:	4b3c      	ldr	r3, [pc, #240]	; (8004cb4 <LSPB_calculation+0x224>)
 8004bc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bca:	f7fb fd15 	bl	80005f8 <__aeabi_dmul>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4610      	mov	r0, r2
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004bda:	f7fb fb57 	bl	800028c <__adddf3>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4939      	ldr	r1, [pc, #228]	; (8004cc8 <LSPB_calculation+0x238>)
 8004be4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    deacc[2]    = total_s - time_move*(2*veloc + 2*accel*time_dec - accel*time_move)/2;
 8004be8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004bec:	4602      	mov	r2, r0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	f7fb fb4c 	bl	800028c <__adddf3>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4614      	mov	r4, r2
 8004bfa:	461d      	mov	r5, r3
 8004bfc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	f7fb fb42 	bl	800028c <__adddf3>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4b28      	ldr	r3, [pc, #160]	; (8004cb4 <LSPB_calculation+0x224>)
 8004c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c16:	f7fb fcef 	bl	80005f8 <__aeabi_dmul>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4620      	mov	r0, r4
 8004c20:	4629      	mov	r1, r5
 8004c22:	f7fb fb33 	bl	800028c <__adddf3>
 8004c26:	4602      	mov	r2, r0
 8004c28:	460b      	mov	r3, r1
 8004c2a:	4614      	mov	r4, r2
 8004c2c:	461d      	mov	r5, r3
 8004c2e:	4b1f      	ldr	r3, [pc, #124]	; (8004cac <LSPB_calculation+0x21c>)
 8004c30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c38:	f7fb fcde 	bl	80005f8 <__aeabi_dmul>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4620      	mov	r0, r4
 8004c42:	4629      	mov	r1, r5
 8004c44:	f7fb fb20 	bl	8000288 <__aeabi_dsub>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4610      	mov	r0, r2
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4b16      	ldr	r3, [pc, #88]	; (8004cac <LSPB_calculation+0x21c>)
 8004c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c56:	f7fb fccf 	bl	80005f8 <__aeabi_dmul>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4610      	mov	r0, r2
 8004c60:	4619      	mov	r1, r3
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c6a:	f7fb fdef 	bl	800084c <__aeabi_ddiv>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004c76:	f7fb fb07 	bl	8000288 <__aeabi_dsub>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4912      	ldr	r1, [pc, #72]	; (8004cc8 <LSPB_calculation+0x238>)
 8004c80:	e9c1 2304 	strd	r2, r3, [r1, #16]
    accumulate_s = 0;
 8004c84:	4911      	ldr	r1, [pc, #68]	; (8004ccc <LSPB_calculation+0x23c>)
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	e9c1 2300 	strd	r2, r3, [r1]
    last_T = 0;
 8004c92:	490f      	ldr	r1, [pc, #60]	; (8004cd0 <LSPB_calculation+0x240>)
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004ca0:	bf00      	nop
 8004ca2:	3728      	adds	r7, #40	; 0x28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bdb0      	pop	{r4, r5, r7, pc}
 8004ca8:	3ff33333 	.word	0x3ff33333
 8004cac:	20006f98 	.word	0x20006f98
 8004cb0:	20006f40 	.word	0x20006f40
 8004cb4:	20006f60 	.word	0x20006f60
 8004cb8:	3fe00000 	.word	0x3fe00000
 8004cbc:	2000dd00 	.word	0x2000dd00
 8004cc0:	20006f70 	.word	0x20006f70
 8004cc4:	bfe00000 	.word	0xbfe00000
 8004cc8:	20006f48 	.word	0x20006f48
 8004ccc:	200065d0 	.word	0x200065d0
 8004cd0:	2000dd18 	.word	0x2000dd18
 8004cd4:	a0000000 	.word	0xa0000000
 8004cd8:	3eb0c6f7 	.word	0x3eb0c6f7
 8004cdc:	00000000 	.word	0x00000000

08004ce0 <accumulate_update>:
void accumulate_update(SCARA_Gcode_Cor_TypeDef gcode_point){
 8004ce0:	b084      	sub	sp, #16
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	f107 0c08 	add.w	ip, r7, #8
 8004cea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	scaraFlowGCODE(&accumulate_s, (double)gcode_point.T*COR_INVERSE_SCALE);
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7fb fc17 	bl	8000524 <__aeabi_i2d>
 8004cf6:	a312      	add	r3, pc, #72	; (adr r3, 8004d40 <accumulate_update+0x60>)
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	f7fb fc7c 	bl	80005f8 <__aeabi_dmul>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	ec43 2b17 	vmov	d7, r2, r3
 8004d08:	eeb0 0a47 	vmov.f32	s0, s14
 8004d0c:	eef0 0a67 	vmov.f32	s1, s15
 8004d10:	480d      	ldr	r0, [pc, #52]	; (8004d48 <accumulate_update+0x68>)
 8004d12:	f003 fed5 	bl	8008ac0 <scaraFlowGCODE>
	last_T = (double)gcode_point.T*COR_INVERSE_SCALE;
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fb fc03 	bl	8000524 <__aeabi_i2d>
 8004d1e:	a308      	add	r3, pc, #32	; (adr r3, 8004d40 <accumulate_update+0x60>)
 8004d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d24:	f7fb fc68 	bl	80005f8 <__aeabi_dmul>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	4907      	ldr	r1, [pc, #28]	; (8004d4c <accumulate_update+0x6c>)
 8004d2e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004d32:	bf00      	nop
 8004d34:	46bd      	mov	sp, r7
 8004d36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d3a:	b004      	add	sp, #16
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	a0000000 	.word	0xa0000000
 8004d44:	3eb0c6f7 	.word	0x3eb0c6f7
 8004d48:	200065d0 	.word	0x200065d0
 8004d4c:	2000dd18 	.word	0x2000dd18

08004d50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	; 0x28
 8004d54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d56:	f107 0314 	add.w	r3, r7, #20
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	605a      	str	r2, [r3, #4]
 8004d60:	609a      	str	r2, [r3, #8]
 8004d62:	60da      	str	r2, [r3, #12]
 8004d64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d66:	2300      	movs	r3, #0
 8004d68:	613b      	str	r3, [r7, #16]
 8004d6a:	4b51      	ldr	r3, [pc, #324]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d6e:	4a50      	ldr	r2, [pc, #320]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d74:	6313      	str	r3, [r2, #48]	; 0x30
 8004d76:	4b4e      	ldr	r3, [pc, #312]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7e:	613b      	str	r3, [r7, #16]
 8004d80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	4b4a      	ldr	r3, [pc, #296]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8a:	4a49      	ldr	r2, [pc, #292]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	6313      	str	r3, [r2, #48]	; 0x30
 8004d92:	4b47      	ldr	r3, [pc, #284]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60bb      	str	r3, [r7, #8]
 8004da2:	4b43      	ldr	r3, [pc, #268]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da6:	4a42      	ldr	r2, [pc, #264]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004da8:	f043 0310 	orr.w	r3, r3, #16
 8004dac:	6313      	str	r3, [r2, #48]	; 0x30
 8004dae:	4b40      	ldr	r3, [pc, #256]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	60bb      	str	r3, [r7, #8]
 8004db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dba:	2300      	movs	r3, #0
 8004dbc:	607b      	str	r3, [r7, #4]
 8004dbe:	4b3c      	ldr	r3, [pc, #240]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	4a3b      	ldr	r2, [pc, #236]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004dc4:	f043 0302 	orr.w	r3, r3, #2
 8004dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dca:	4b39      	ldr	r3, [pc, #228]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	607b      	str	r3, [r7, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	603b      	str	r3, [r7, #0]
 8004dda:	4b35      	ldr	r3, [pc, #212]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	4a34      	ldr	r2, [pc, #208]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004de0:	f043 0308 	orr.w	r3, r3, #8
 8004de4:	6313      	str	r3, [r2, #48]	; 0x30
 8004de6:	4b32      	ldr	r3, [pc, #200]	; (8004eb0 <MX_GPIO_Init+0x160>)
 8004de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	603b      	str	r3, [r7, #0]
 8004df0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 8004df2:	2200      	movs	r2, #0
 8004df4:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 8004df8:	482e      	ldr	r0, [pc, #184]	; (8004eb4 <MX_GPIO_Init+0x164>)
 8004dfa:	f007 f989 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|CAPTURE_ENABLE_Pin|STOP_Pin, GPIO_PIN_RESET);
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f641 0148 	movw	r1, #6216	; 0x1848
 8004e04:	482c      	ldr	r0, [pc, #176]	; (8004eb8 <MX_GPIO_Init+0x168>)
 8004e06:	f007 f983 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8004e10:	482a      	ldr	r0, [pc, #168]	; (8004ebc <MX_GPIO_Init+0x16c>)
 8004e12:	f007 f97d 	bl	800c110 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 8004e16:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 8004e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e24:	2300      	movs	r3, #0
 8004e26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e28:	f107 0314 	add.w	r3, r7, #20
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4821      	ldr	r0, [pc, #132]	; (8004eb4 <MX_GPIO_Init+0x164>)
 8004e30:	f006 ffd2 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|CAPTURE_ENABLE_Pin|STOP_Pin;
 8004e34:	f640 0348 	movw	r3, #2120	; 0x848
 8004e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e42:	2300      	movs	r3, #0
 8004e44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e46:	f107 0314 	add.w	r3, r7, #20
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	481a      	ldr	r0, [pc, #104]	; (8004eb8 <MX_GPIO_Init+0x168>)
 8004e4e:	f006 ffc3 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PULSE_WRITE_Pin;
 8004e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e60:	2303      	movs	r3, #3
 8004e62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PULSE_WRITE_GPIO_Port, &GPIO_InitStruct);
 8004e64:	f107 0314 	add.w	r3, r7, #20
 8004e68:	4619      	mov	r1, r3
 8004e6a:	4813      	ldr	r0, [pc, #76]	; (8004eb8 <MX_GPIO_Init+0x168>)
 8004e6c:	f006 ffb4 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = CPLD_LIMIT_Pin|CPLD_BUSY_Pin;
 8004e70:	f242 0304 	movw	r3, #8196	; 0x2004
 8004e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e76:	2300      	movs	r3, #0
 8004e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e7e:	f107 0314 	add.w	r3, r7, #20
 8004e82:	4619      	mov	r1, r3
 8004e84:	480c      	ldr	r0, [pc, #48]	; (8004eb8 <MX_GPIO_Init+0x168>)
 8004e86:	f006 ffa7 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin;
 8004e8a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e90:	2301      	movs	r3, #1
 8004e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e9c:	f107 0314 	add.w	r3, r7, #20
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4806      	ldr	r0, [pc, #24]	; (8004ebc <MX_GPIO_Init+0x16c>)
 8004ea4:	f006 ff98 	bl	800bdd8 <HAL_GPIO_Init>

}
 8004ea8:	bf00      	nop
 8004eaa:	3728      	adds	r7, #40	; 0x28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	40020400 	.word	0x40020400
 8004eb8:	40020c00 	.word	0x40020c00
 8004ebc:	40020000 	.word	0x40020000

08004ec0 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8004ec0:	b5b0      	push	{r4, r5, r7, lr}
 8004ec2:	b08a      	sub	sp, #40	; 0x28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8004ece:	eeb0 0a47 	vmov.f32	s0, s14
 8004ed2:	eef0 0a67 	vmov.f32	s1, s15
 8004ed6:	f015 fc1b 	bl	801a710 <cos>
 8004eda:	ec51 0b10 	vmov	r0, r1, d0
 8004ede:	a382      	add	r3, pc, #520	; (adr r3, 80050e8 <kinematicForward+0x228>)
 8004ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee4:	f7fb fb88 	bl	80005f8 <__aeabi_dmul>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	4614      	mov	r4, r2
 8004eee:	461d      	mov	r5, r3
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004efc:	f7fb f9c6 	bl	800028c <__adddf3>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	ec43 2b17 	vmov	d7, r2, r3
 8004f08:	eeb0 0a47 	vmov.f32	s0, s14
 8004f0c:	eef0 0a67 	vmov.f32	s1, s15
 8004f10:	f015 fbfe 	bl	801a710 <cos>
 8004f14:	ec51 0b10 	vmov	r0, r1, d0
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	4b78      	ldr	r3, [pc, #480]	; (8005100 <kinematicForward+0x240>)
 8004f1e:	f7fb fb6b 	bl	80005f8 <__aeabi_dmul>
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4620      	mov	r0, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7fb f9af 	bl	800028c <__adddf3>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4614      	mov	r4, r2
 8004f34:	461d      	mov	r5, r3
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004f42:	f7fb f9a3 	bl	800028c <__adddf3>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8004f54:	f7fb f998 	bl	8000288 <__aeabi_dsub>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	ec43 2b17 	vmov	d7, r2, r3
 8004f60:	eeb0 0a47 	vmov.f32	s0, s14
 8004f64:	eef0 0a67 	vmov.f32	s1, s15
 8004f68:	f015 fbd2 	bl	801a710 <cos>
 8004f6c:	ec51 0b10 	vmov	r0, r1, d0
 8004f70:	a35b      	add	r3, pc, #364	; (adr r3, 80050e0 <kinematicForward+0x220>)
 8004f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f76:	f7fb fb3f 	bl	80005f8 <__aeabi_dmul>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
	x =   a1*cos(pnt->Theta1)
 8004f7e:	4620      	mov	r0, r4
 8004f80:	4629      	mov	r1, r5
 8004f82:	f7fb f983 	bl	800028c <__adddf3>
 8004f86:	4602      	mov	r2, r0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8004f94:	eeb0 0a47 	vmov.f32	s0, s14
 8004f98:	eef0 0a67 	vmov.f32	s1, s15
 8004f9c:	f015 fc50 	bl	801a840 <sin>
 8004fa0:	ec51 0b10 	vmov	r0, r1, d0
 8004fa4:	a350      	add	r3, pc, #320	; (adr r3, 80050e8 <kinematicForward+0x228>)
 8004fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004faa:	f7fb fb25 	bl	80005f8 <__aeabi_dmul>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4614      	mov	r4, r2
 8004fb4:	461d      	mov	r5, r3
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004fc2:	f7fb f963 	bl	800028c <__adddf3>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	460b      	mov	r3, r1
 8004fca:	ec43 2b17 	vmov	d7, r2, r3
 8004fce:	eeb0 0a47 	vmov.f32	s0, s14
 8004fd2:	eef0 0a67 	vmov.f32	s1, s15
 8004fd6:	f015 fc33 	bl	801a840 <sin>
 8004fda:	ec51 0b10 	vmov	r0, r1, d0
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	4b47      	ldr	r3, [pc, #284]	; (8005100 <kinematicForward+0x240>)
 8004fe4:	f7fb fb08 	bl	80005f8 <__aeabi_dmul>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4620      	mov	r0, r4
 8004fee:	4629      	mov	r1, r5
 8004ff0:	f7fb f94c 	bl	800028c <__adddf3>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4614      	mov	r4, r2
 8004ffa:	461d      	mov	r5, r3
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8005008:	f7fb f940 	bl	800028c <__adddf3>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4610      	mov	r0, r2
 8005012:	4619      	mov	r1, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800501a:	f7fb f935 	bl	8000288 <__aeabi_dsub>
 800501e:	4602      	mov	r2, r0
 8005020:	460b      	mov	r3, r1
 8005022:	ec43 2b17 	vmov	d7, r2, r3
 8005026:	eeb0 0a47 	vmov.f32	s0, s14
 800502a:	eef0 0a67 	vmov.f32	s1, s15
 800502e:	f015 fc07 	bl	801a840 <sin>
 8005032:	ec51 0b10 	vmov	r0, r1, d0
 8005036:	a32a      	add	r3, pc, #168	; (adr r3, 80050e0 <kinematicForward+0x220>)
 8005038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503c:	f7fb fadc 	bl	80005f8 <__aeabi_dmul>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
	y =   a1*sin(pnt->Theta1)
 8005044:	4620      	mov	r0, r4
 8005046:	4629      	mov	r1, r5
 8005048:	f7fb f920 	bl	800028c <__adddf3>
 800504c:	4602      	mov	r2, r0
 800504e:	460b      	mov	r3, r1
 8005050:	e9c7 2306 	strd	r2, r3, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800505a:	a125      	add	r1, pc, #148	; (adr r1, 80050f0 <kinematicForward+0x230>)
 800505c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005060:	f7fb f912 	bl	8000288 <__aeabi_dsub>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	4610      	mov	r0, r2
 800506a:	4619      	mov	r1, r3
 800506c:	a322      	add	r3, pc, #136	; (adr r3, 80050f8 <kinematicForward+0x238>)
 800506e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005072:	f7fb f909 	bl	8000288 <__aeabi_dsub>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800508a:	f7fb f8ff 	bl	800028c <__adddf3>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4610      	mov	r0, r2
 8005094:	4619      	mov	r1, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800509c:	f7fb f8f4 	bl	8000288 <__aeabi_dsub>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	e9c7 2302 	strd	r2, r3, [r7, #8]

	pnt->x = x;
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050ae:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	pnt->y = y;
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050b8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	pnt->z = z;
 80050bc:	6879      	ldr	r1, [r7, #4]
 80050be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80050c2:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	pnt->roll = roll;
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050cc:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	return TRUE;
 80050d0:	2301      	movs	r3, #1
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3728      	adds	r7, #40	; 0x28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bdb0      	pop	{r4, r5, r7, pc}
 80050da:	bf00      	nop
 80050dc:	f3af 8000 	nop.w
 80050e0:	80000000 	.word	0x80000000
 80050e4:	40402e14 	.word	0x40402e14
 80050e8:	00000000 	.word	0x00000000
 80050ec:	4068a000 	.word	0x4068a000
 80050f0:	00000000 	.word	0x00000000
 80050f4:	406a6000 	.word	0x406a6000
 80050f8:	e0000000 	.word	0xe0000000
 80050fc:	40536b22 	.word	0x40536b22
 8005100:	40640000 	.word	0x40640000
 8005104:	00000000 	.word	0x00000000

08005108 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 8005108:	b082      	sub	sp, #8
 800510a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800510e:	b0a0      	sub	sp, #128	; 0x80
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8005118:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8005122:	a1f0      	add	r1, pc, #960	; (adr r1, 80054e4 <kinematicInverse+0x3dc>)
 8005124:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005128:	f7fb f8ae 	bl	8000288 <__aeabi_dsub>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	e9d3 ab12 	ldrd	sl, fp, [r3, #72]	; 0x48
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8005140:	eeb0 0a47 	vmov.f32	s0, s14
 8005144:	eef0 0a67 	vmov.f32	s1, s15
 8005148:	f015 fae2 	bl	801a710 <cos>
 800514c:	ec51 0b10 	vmov	r0, r1, d0
 8005150:	a3e6      	add	r3, pc, #920	; (adr r3, 80054ec <kinematicInverse+0x3e4>)
 8005152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005156:	f7fb fa4f 	bl	80005f8 <__aeabi_dmul>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4650      	mov	r0, sl
 8005160:	4659      	mov	r1, fp
 8005162:	f7fb f891 	bl	8000288 <__aeabi_dsub>
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 800517a:	eeb0 0a47 	vmov.f32	s0, s14
 800517e:	eef0 0a67 	vmov.f32	s1, s15
 8005182:	f015 fb5d 	bl	801a840 <sin>
 8005186:	ec51 0b10 	vmov	r0, r1, d0
 800518a:	a3d8      	add	r3, pc, #864	; (adr r3, 80054ec <kinematicInverse+0x3e4>)
 800518c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005190:	f7fb fa32 	bl	80005f8 <__aeabi_dmul>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4650      	mov	r0, sl
 800519a:	4659      	mov	r1, fp
 800519c:	f7fb f874 	bl	8000288 <__aeabi_dsub>
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 80051a8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80051ac:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80051b0:	f7fb fa22 	bl	80005f8 <__aeabi_dmul>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4692      	mov	sl, r2
 80051ba:	469b      	mov	fp, r3
 80051bc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051c0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80051c4:	f7fb fa18 	bl	80005f8 <__aeabi_dmul>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4650      	mov	r0, sl
 80051ce:	4659      	mov	r1, fp
 80051d0:	f7fb f85c 	bl	800028c <__adddf3>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4610      	mov	r0, r2
 80051da:	4619      	mov	r1, r3
 80051dc:	a3c5      	add	r3, pc, #788	; (adr r3, 80054f4 <kinematicInverse+0x3ec>)
 80051de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e2:	f7fb f851 	bl	8000288 <__aeabi_dsub>
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	4610      	mov	r0, r2
 80051ec:	4619      	mov	r1, r3
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	4bb9      	ldr	r3, [pc, #740]	; (80054d8 <kinematicInverse+0x3d0>)
 80051f4:	f7fb f848 	bl	8000288 <__aeabi_dsub>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4610      	mov	r0, r2
 80051fe:	4619      	mov	r1, r3
 8005200:	a3b1      	add	r3, pc, #708	; (adr r3, 80054c8 <kinematicInverse+0x3c0>)
 8005202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005206:	f7fb fb21 	bl	800084c <__aeabi_ddiv>
 800520a:	4602      	mov	r2, r0
 800520c:	460b      	mov	r3, r1
 800520e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8005212:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005216:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800521a:	f7fb f9ed 	bl	80005f8 <__aeabi_dmul>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	f04f 0000 	mov.w	r0, #0
 8005226:	49ad      	ldr	r1, [pc, #692]	; (80054dc <kinematicInverse+0x3d4>)
 8005228:	f7fb f82e 	bl	8000288 <__aeabi_dsub>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005240:	f7fb fc4c 	bl	8000adc <__aeabi_dcmplt>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <kinematicInverse+0x146>
		return FALSE;
 800524a:	2300      	movs	r3, #0
 800524c:	e134      	b.n	80054b8 <kinematicInverse+0x3b0>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 800524e:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8005252:	f015 fb8d 	bl	801a970 <sqrt>
 8005256:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 800525a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800525c:	63bb      	str	r3, [r7, #56]	; 0x38
 800525e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005260:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005264:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8005266:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800526a:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800526e:	f015 fb7d 	bl	801a96c <atan2>
 8005272:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8005276:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800527a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800527e:	f015 fb75 	bl	801a96c <atan2>
 8005282:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8005286:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800528a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800528e:	f7fa fffb 	bl	8000288 <__aeabi_dsub>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	4614      	mov	r4, r2
 8005298:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800529c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80052a0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80052a4:	f7fa fff0 	bl	8000288 <__aeabi_dsub>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	4690      	mov	r8, r2
 80052ae:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80052b2:	4642      	mov	r2, r8
 80052b4:	464b      	mov	r3, r9
 80052b6:	4620      	mov	r0, r4
 80052b8:	4629      	mov	r1, r5
 80052ba:	f7fb fc19 	bl	8000af0 <__aeabi_dcmple>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d008      	beq.n	80052d6 <kinematicInverse+0x1ce>
		s2 		= s2_positive;
 80052c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052c8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 80052cc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80052d0:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 80052d4:	e007      	b.n	80052e6 <kinematicInverse+0x1de>
	} else {
		s2 		= s2_negative;
 80052d6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80052da:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 80052de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052e2:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 80052e6:	f04f 0200 	mov.w	r2, #0
 80052ea:	4b7d      	ldr	r3, [pc, #500]	; (80054e0 <kinematicInverse+0x3d8>)
 80052ec:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80052f0:	f7fb f982 	bl	80005f8 <__aeabi_dmul>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4610      	mov	r0, r2
 80052fa:	4619      	mov	r1, r3
 80052fc:	a374      	add	r3, pc, #464	; (adr r3, 80054d0 <kinematicInverse+0x3c8>)
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	f7fa ffc3 	bl	800028c <__adddf3>
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4610      	mov	r0, r2
 800530c:	4619      	mov	r1, r3
 800530e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005312:	f7fb f971 	bl	80005f8 <__aeabi_dmul>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	4614      	mov	r4, r2
 800531c:	461d      	mov	r5, r3
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	4b6f      	ldr	r3, [pc, #444]	; (80054e0 <kinematicInverse+0x3d8>)
 8005324:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005328:	f7fb f966 	bl	80005f8 <__aeabi_dmul>
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	4610      	mov	r0, r2
 8005332:	4619      	mov	r1, r3
 8005334:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005338:	f7fb f95e 	bl	80005f8 <__aeabi_dmul>
 800533c:	4602      	mov	r2, r0
 800533e:	460b      	mov	r3, r1
 8005340:	4620      	mov	r0, r4
 8005342:	4629      	mov	r1, r5
 8005344:	f7fa ffa0 	bl	8000288 <__aeabi_dsub>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4614      	mov	r4, r2
 800534e:	461d      	mov	r5, r3
 8005350:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005354:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005358:	f7fb f94e 	bl	80005f8 <__aeabi_dmul>
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4690      	mov	r8, r2
 8005362:	4699      	mov	r9, r3
 8005364:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005368:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800536c:	f7fb f944 	bl	80005f8 <__aeabi_dmul>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4640      	mov	r0, r8
 8005376:	4649      	mov	r1, r9
 8005378:	f7fa ff88 	bl	800028c <__adddf3>
 800537c:	4602      	mov	r2, r0
 800537e:	460b      	mov	r3, r1
 8005380:	4620      	mov	r0, r4
 8005382:	4629      	mov	r1, r5
 8005384:	f7fb fa62 	bl	800084c <__aeabi_ddiv>
 8005388:	4602      	mov	r2, r0
 800538a:	460b      	mov	r3, r1
 800538c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	4b52      	ldr	r3, [pc, #328]	; (80054e0 <kinematicInverse+0x3d8>)
 8005396:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800539a:	f7fb f92d 	bl	80005f8 <__aeabi_dmul>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	4610      	mov	r0, r2
 80053a4:	4619      	mov	r1, r3
 80053a6:	a34a      	add	r3, pc, #296	; (adr r3, 80054d0 <kinematicInverse+0x3c8>)
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f7fa ff6e 	bl	800028c <__adddf3>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	4610      	mov	r0, r2
 80053b6:	4619      	mov	r1, r3
 80053b8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80053bc:	f7fb f91c 	bl	80005f8 <__aeabi_dmul>
 80053c0:	4602      	mov	r2, r0
 80053c2:	460b      	mov	r3, r1
 80053c4:	4614      	mov	r4, r2
 80053c6:	461d      	mov	r5, r3
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	4b44      	ldr	r3, [pc, #272]	; (80054e0 <kinematicInverse+0x3d8>)
 80053ce:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80053d2:	f7fb f911 	bl	80005f8 <__aeabi_dmul>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4610      	mov	r0, r2
 80053dc:	4619      	mov	r1, r3
 80053de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80053e2:	f7fb f909 	bl	80005f8 <__aeabi_dmul>
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	4620      	mov	r0, r4
 80053ec:	4629      	mov	r1, r5
 80053ee:	f7fa ff4d 	bl	800028c <__adddf3>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4614      	mov	r4, r2
 80053f8:	461d      	mov	r5, r3
 80053fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80053fe:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005402:	f7fb f8f9 	bl	80005f8 <__aeabi_dmul>
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	4690      	mov	r8, r2
 800540c:	4699      	mov	r9, r3
 800540e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005412:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005416:	f7fb f8ef 	bl	80005f8 <__aeabi_dmul>
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f7fa ff33 	bl	800028c <__adddf3>
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	4620      	mov	r0, r4
 800542c:	4629      	mov	r1, r5
 800542e:	f7fb fa0d 	bl	800084c <__aeabi_ddiv>
 8005432:	4602      	mov	r2, r0
 8005434:	460b      	mov	r3, r1
 8005436:	e9c7 2306 	strd	r2, r3, [r7, #24]
	theta1 = atan2(s1,c1);
 800543a:	ed97 1b06 	vldr	d1, [r7, #24]
 800543e:	ed97 0b08 	vldr	d0, [r7, #32]
 8005442:	f015 fa93 	bl	801a96c <atan2>
 8005446:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 800544a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800544e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005452:	f7fa ff1b 	bl	800028c <__adddf3>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	4610      	mov	r0, r2
 800545c:	4619      	mov	r1, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8005464:	f7fa ff10 	bl	8000288 <__aeabi_dsub>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 8005470:	ed97 3b02 	vldr	d3, [r7, #8]
 8005474:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 8005478:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 800547c:	ed97 0b04 	vldr	d0, [r7, #16]
 8005480:	f004 fea2 	bl	800a1c8 <scaraCheckWorkSpace4>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <kinematicInverse+0x386>
		return FALSE; // Over workspace !!!
 800548a:	2300      	movs	r3, #0
 800548c:	e014      	b.n	80054b8 <kinematicInverse+0x3b0>
	}
	pnt->Theta1 = theta1;
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005494:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	pnt->Theta2 = theta2;
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800549e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	pnt->D3		= d3;
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80054a8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	pnt->Theta4 = theta4;
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054b2:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	return TRUE; // All is well
 80054b6:	2301      	movs	r3, #1
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3780      	adds	r7, #128	; 0x80
 80054bc:	46bd      	mov	sp, r7
 80054be:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c2:	b002      	add	sp, #8
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	00000000 	.word	0x00000000
 80054cc:	40eec800 	.word	0x40eec800
 80054d0:	00000000 	.word	0x00000000
 80054d4:	4068a000 	.word	0x4068a000
 80054d8:	40d90000 	.word	0x40d90000
 80054dc:	3ff00000 	.word	0x3ff00000
 80054e0:	40640000 	.word	0x40640000
 80054e4:	80000000 	.word	0x80000000
 80054e8:	4060aa6e 	.word	0x4060aa6e
 80054ec:	80000000 	.word	0x80000000
 80054f0:	40402e14 	.word	0x40402e14
 80054f4:	00000000 	.word	0x00000000
 80054f8:	40e2f320 	.word	0x40e2f320

080054fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005500:	f005 ff82 	bl	800b408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005504:	f000 f812 	bl	800552c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005508:	f7ff fc22 	bl	8004d50 <MX_GPIO_Init>
  MX_DMA_Init();
 800550c:	f7fd f864 	bl	80025d8 <MX_DMA_Init>
  MX_UART4_Init();
 8005510:	f005 fe7c 	bl	800b20c <MX_UART4_Init>
  MX_FSMC_Init();
 8005514:	f7ff f884 	bl	8004620 <MX_FSMC_Init>
  MX_TIM7_Init();
 8005518:	f005 fe06 	bl	800b128 <MX_TIM7_Init>
  MX_TIM2_Init();
 800551c:	f005 fdb6 	bl	800b08c <MX_TIM2_Init>
  //lowlayer_writePulse(0, 0, 0, 0);
  //HAL_Delay(10);
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8005520:	f7fd f894 	bl	800264c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8005524:	f00d f81e 	bl	8012564 <osKernelStart>
//  		  HAL_Delay(10);
//  	  }
//  lowlayer_writePulse(0, 0, 0, 0);
//  __NOP();

  while (1)
 8005528:	e7fe      	b.n	8005528 <main+0x2c>
	...

0800552c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b094      	sub	sp, #80	; 0x50
 8005530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005532:	f107 0320 	add.w	r3, r7, #32
 8005536:	2230      	movs	r2, #48	; 0x30
 8005538:	2100      	movs	r1, #0
 800553a:	4618      	mov	r0, r3
 800553c:	f010 fc30 	bl	8015da0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005540:	f107 030c 	add.w	r3, r7, #12
 8005544:	2200      	movs	r2, #0
 8005546:	601a      	str	r2, [r3, #0]
 8005548:	605a      	str	r2, [r3, #4]
 800554a:	609a      	str	r2, [r3, #8]
 800554c:	60da      	str	r2, [r3, #12]
 800554e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005550:	2300      	movs	r3, #0
 8005552:	60bb      	str	r3, [r7, #8]
 8005554:	4b28      	ldr	r3, [pc, #160]	; (80055f8 <SystemClock_Config+0xcc>)
 8005556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005558:	4a27      	ldr	r2, [pc, #156]	; (80055f8 <SystemClock_Config+0xcc>)
 800555a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800555e:	6413      	str	r3, [r2, #64]	; 0x40
 8005560:	4b25      	ldr	r3, [pc, #148]	; (80055f8 <SystemClock_Config+0xcc>)
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800556c:	2300      	movs	r3, #0
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	4b22      	ldr	r3, [pc, #136]	; (80055fc <SystemClock_Config+0xd0>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a21      	ldr	r2, [pc, #132]	; (80055fc <SystemClock_Config+0xd0>)
 8005576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800557a:	6013      	str	r3, [r2, #0]
 800557c:	4b1f      	ldr	r3, [pc, #124]	; (80055fc <SystemClock_Config+0xd0>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005584:	607b      	str	r3, [r7, #4]
 8005586:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005588:	2301      	movs	r3, #1
 800558a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800558c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005592:	2302      	movs	r3, #2
 8005594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800559a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800559c:	2308      	movs	r3, #8
 800559e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80055a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80055a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80055a6:	2302      	movs	r3, #2
 80055a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80055aa:	2307      	movs	r3, #7
 80055ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055ae:	f107 0320 	add.w	r3, r7, #32
 80055b2:	4618      	mov	r0, r3
 80055b4:	f007 ffa0 	bl	800d4f8 <HAL_RCC_OscConfig>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80055be:	f000 f831 	bl	8005624 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80055c2:	230f      	movs	r3, #15
 80055c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80055c6:	2302      	movs	r3, #2
 80055c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055ca:	2300      	movs	r3, #0
 80055cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80055ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80055d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80055d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80055da:	f107 030c 	add.w	r3, r7, #12
 80055de:	2105      	movs	r1, #5
 80055e0:	4618      	mov	r0, r3
 80055e2:	f008 f9f9 	bl	800d9d8 <HAL_RCC_ClockConfig>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80055ec:	f000 f81a 	bl	8005624 <Error_Handler>
  }
}
 80055f0:	bf00      	nop
 80055f2:	3750      	adds	r7, #80	; 0x50
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	40023800 	.word	0x40023800
 80055fc:	40007000 	.word	0x40007000

08005600 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a04      	ldr	r2, [pc, #16]	; (8005620 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d101      	bne.n	8005616 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005612:	f005 ff1b 	bl	800b44c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005616:	bf00      	nop
 8005618:	3708      	adds	r7, #8
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40001000 	.word	0x40001000

08005624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005624:	b480      	push	{r7}
 8005626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005628:	bf00      	nop
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 8005632:	b480      	push	{r7}
 8005634:	b083      	sub	sp, #12
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
 800563a:	460b      	mov	r3, r1
 800563c:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005644:	3308      	adds	r3, #8
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <ringBuff_PushChar+0x1e>
		return FALSE;
 800564c:	2300      	movs	r3, #0
 800564e:	e02e      	b.n	80056ae <ringBuff_PushChar+0x7c>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	78f9      	ldrb	r1, [r7, #3]
 800565c:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3301      	adds	r3, #1
 8005668:	425a      	negs	r2, r3
 800566a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005672:	bf58      	it	pl
 8005674:	4253      	negpl	r3, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800567c:	6013      	str	r3, [r2, #0]
			if (ringbuff->head == ringbuff->tail) {
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800568c:	3304      	adds	r3, #4
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d105      	bne.n	80056a0 <ringBuff_PushChar+0x6e>
				ringbuff->isFull_Flag = TRUE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800569a:	3308      	adds	r3, #8
 800569c:	2201      	movs	r2, #1
 800569e:	701a      	strb	r2, [r3, #0]
			}
			ringbuff->isEmpty_Flag = FALSE;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056a6:	3309      	adds	r3, #9
 80056a8:	2200      	movs	r2, #0
 80056aa:	701a      	strb	r2, [r3, #0]
			return TRUE;
 80056ac:	2301      	movs	r3, #1
	}
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 80056ba:	b480      	push	{r7}
 80056bc:	b083      	sub	sp, #12
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
 80056c2:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056ca:	3309      	adds	r3, #9
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <ringBuff_PopChar+0x1c>
		return FALSE;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e032      	b.n	800573c <ringBuff_PopChar+0x82>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056dc:	3304      	adds	r3, #4
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	5cd2      	ldrb	r2, [r2, r3]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056ee:	3304      	adds	r3, #4
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3301      	adds	r3, #1
 80056f4:	4259      	negs	r1, r3
 80056f6:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80056fa:	f3c1 030b 	ubfx	r3, r1, #0, #12
 80056fe:	bf58      	it	pl
 8005700:	425a      	negpl	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005708:	3304      	adds	r3, #4
 800570a:	601a      	str	r2, [r3, #0]
			if (ringbuff->head == ringbuff->tail) {
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800571a:	3304      	adds	r3, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d105      	bne.n	800572e <ringBuff_PopChar+0x74>
				ringbuff->isEmpty_Flag = TRUE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005728:	3309      	adds	r3, #9
 800572a:	2201      	movs	r2, #1
 800572c:	701a      	strb	r2, [r3, #0]
			}
			ringbuff->isFull_Flag = FALSE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005734:	3308      	adds	r3, #8
 8005736:	2200      	movs	r2, #0
 8005738:	701a      	strb	r2, [r3, #0]
			return TRUE;
 800573a:	2301      	movs	r3, #1
	}
}
 800573c:	4618      	mov	r0, r3
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8005748:	b580      	push	{r7, lr}
 800574a:	b086      	sub	sp, #24
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8005754:	2300      	movs	r3, #0
 8005756:	82fb      	strh	r3, [r7, #22]
 8005758:	e011      	b.n	800577e <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 800575a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	4413      	add	r3, r2
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	4619      	mov	r1, r3
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f7ff ff63 	bl	8005632 <ringBuff_PushChar>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00b      	beq.n	800578a <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8005772:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005776:	b29b      	uxth	r3, r3
 8005778:	3301      	adds	r3, #1
 800577a:	b29b      	uxth	r3, r3
 800577c:	82fb      	strh	r3, [r7, #22]
 800577e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	429a      	cmp	r2, r3
 8005786:	dce8      	bgt.n	800575a <ringBuff_PushArray+0x12>
 8005788:	e000      	b.n	800578c <ringBuff_PushArray+0x44>
			break;
 800578a:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 800578c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	e00c      	b.n	80057c4 <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	4413      	add	r3, r2
 80057b0:	4619      	mov	r1, r3
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f7ff ff81 	bl	80056ba <ringBuff_PopChar>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d007      	beq.n	80057ce <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	3301      	adds	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	dbee      	blt.n	80057aa <ringBuff_PopArray+0x12>
 80057cc:	e000      	b.n	80057d0 <ringBuff_PopArray+0x38>
			break;
 80057ce:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 80057d0:	697b      	ldr	r3, [r7, #20]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, const char* cmp_char) {
 80057da:	b580      	push	{r7, lr}
 80057dc:	b088      	sub	sp, #32
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	6039      	str	r1, [r7, #0]
	int32_t index = ringbuff->tail;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057ea:	3304      	adds	r3, #4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	61fb      	str	r3, [r7, #28]
	int32_t distance = 0;
 80057f0:	2300      	movs	r3, #0
 80057f2:	61bb      	str	r3, [r7, #24]
	int32_t sync_state = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	617b      	str	r3, [r7, #20]
	int32_t head_ptr = ringbuff->head;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60fb      	str	r3, [r7, #12]
	int32_t number_of_state = strlen(cmp_char);
 8005802:	6838      	ldr	r0, [r7, #0]
 8005804:	f7fa fce4 	bl	80001d0 <strlen>
 8005808:	4603      	mov	r3, r0
 800580a:	60bb      	str	r3, [r7, #8]
	if (ringbuff->isFull_Flag) {
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005812:	3308      	adds	r3, #8
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d066      	beq.n	80058e8 <ringBuff_DistanceOf+0x10e>
	    for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 800581a:	2300      	movs	r3, #0
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	e030      	b.n	8005882 <ringBuff_DistanceOf+0xa8>
	            if(ringbuff->Array[index] == cmp_char[sync_state]){
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	4413      	add	r3, r2
 8005826:	781a      	ldrb	r2, [r3, #0]
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	6839      	ldr	r1, [r7, #0]
 800582c:	440b      	add	r3, r1
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	429a      	cmp	r2, r3
 8005832:	d103      	bne.n	800583c <ringBuff_DistanceOf+0x62>
	                sync_state++;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	3301      	adds	r3, #1
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	e00c      	b.n	8005856 <ringBuff_DistanceOf+0x7c>
	            }else if(ringbuff->Array[index] == cmp_char[0]){
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	4413      	add	r3, r2
 8005842:	781a      	ldrb	r2, [r3, #0]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d102      	bne.n	8005852 <ringBuff_DistanceOf+0x78>
	                sync_state = 1;
 800584c:	2301      	movs	r3, #1
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	e001      	b.n	8005856 <ringBuff_DistanceOf+0x7c>
	            }else{
	                sync_state = 0;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
	            }
	            if(sync_state == number_of_state){
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	429a      	cmp	r2, r3
 800585c:	d101      	bne.n	8005862 <ringBuff_DistanceOf+0x88>
	                return distance;
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	e048      	b.n	80058f4 <ringBuff_DistanceOf+0x11a>
	            }
	//				if ( cmp_char == ringbuff->.Array[index]) {
	//					return distance;
	//				}
	            distance++;
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	3301      	adds	r3, #1
 8005866:	61bb      	str	r3, [r7, #24]
	    for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	3301      	adds	r3, #1
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	3301      	adds	r3, #1
 8005872:	425a      	negs	r2, r3
 8005874:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005878:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800587c:	bf58      	it	pl
 800587e:	4253      	negpl	r3, r2
 8005880:	61fb      	str	r3, [r7, #28]
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005888:	dbca      	blt.n	8005820 <ringBuff_DistanceOf+0x46>
 800588a:	e031      	b.n	80058f0 <ringBuff_DistanceOf+0x116>
	        }
	} else {
	    for ( ; (index != head_ptr); index = (index + 1) % RINGBUFFER_SIZE) {
	        if(ringbuff->Array[index] == cmp_char[sync_state]){
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	4413      	add	r3, r2
 8005892:	781a      	ldrb	r2, [r3, #0]
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	6839      	ldr	r1, [r7, #0]
 8005898:	440b      	add	r3, r1
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d103      	bne.n	80058a8 <ringBuff_DistanceOf+0xce>
	                //LOG_REPORT("dis1", ringbuff->.tail);
	                sync_state++;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	3301      	adds	r3, #1
 80058a4:	617b      	str	r3, [r7, #20]
 80058a6:	e00c      	b.n	80058c2 <ringBuff_DistanceOf+0xe8>
	            }else if(ringbuff->Array[index] == cmp_char[0]){
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	4413      	add	r3, r2
 80058ae:	781a      	ldrb	r2, [r3, #0]
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d102      	bne.n	80058be <ringBuff_DistanceOf+0xe4>
	                sync_state = 1;
 80058b8:	2301      	movs	r3, #1
 80058ba:	617b      	str	r3, [r7, #20]
 80058bc:	e001      	b.n	80058c2 <ringBuff_DistanceOf+0xe8>
	            }else{
	                sync_state = 0;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
	            }
	            if(sync_state == number_of_state){
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d101      	bne.n	80058ce <ringBuff_DistanceOf+0xf4>
	                //LOG_REPORT("dis", distance);
	                return distance;
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	e012      	b.n	80058f4 <ringBuff_DistanceOf+0x11a>
	            }
	//				if ( cmp_char == ringbuff->.Array[index]) {
	//					return distance;
	//				}
	            distance++;
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	3301      	adds	r3, #1
 80058d2:	61bb      	str	r3, [r7, #24]
	    for ( ; (index != head_ptr); index = (index + 1) % RINGBUFFER_SIZE) {
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	3301      	adds	r3, #1
 80058d8:	425a      	negs	r2, r3
 80058da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058de:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80058e2:	bf58      	it	pl
 80058e4:	4253      	negpl	r3, r2
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	69fa      	ldr	r2, [r7, #28]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d1cd      	bne.n	800588c <ringBuff_DistanceOf+0xb2>
	        }
	    //LOG_REPORT("hai", 2);
	}

	return -1;
 80058f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3720      	adds	r7, #32
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <lowlayer_scanReset>:
uint8_t state_scan;
uint8_t scan_flag;

const int8_t	pulse_scan[4] = {3, 5, 5, 10};

void	lowlayer_scanReset(void) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	af00      	add	r7, sp, #0
	lowlayer_resetEncoder();
 8005900:	f000 fdfe 	bl	8006500 <lowlayer_resetEncoder>
	pulse_accumulate[0] = 0;
 8005904:	4b10      	ldr	r3, [pc, #64]	; (8005948 <lowlayer_scanReset+0x4c>)
 8005906:	2200      	movs	r2, #0
 8005908:	601a      	str	r2, [r3, #0]
	pulse_accumulate[1] = 0;
 800590a:	4b0f      	ldr	r3, [pc, #60]	; (8005948 <lowlayer_scanReset+0x4c>)
 800590c:	2200      	movs	r2, #0
 800590e:	605a      	str	r2, [r3, #4]
	pulse_accumulate[2] = 0;
 8005910:	4b0d      	ldr	r3, [pc, #52]	; (8005948 <lowlayer_scanReset+0x4c>)
 8005912:	2200      	movs	r2, #0
 8005914:	609a      	str	r2, [r3, #8]
	pulse_accumulate[3] = 0;
 8005916:	4b0c      	ldr	r3, [pc, #48]	; (8005948 <lowlayer_scanReset+0x4c>)
 8005918:	2200      	movs	r2, #0
 800591a:	60da      	str	r2, [r3, #12]

	position_encoder[0] = 0;
 800591c:	4b0b      	ldr	r3, [pc, #44]	; (800594c <lowlayer_scanReset+0x50>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
	position_encoder[1] = 0;
 8005922:	4b0a      	ldr	r3, [pc, #40]	; (800594c <lowlayer_scanReset+0x50>)
 8005924:	2200      	movs	r2, #0
 8005926:	605a      	str	r2, [r3, #4]
	position_encoder[2] = 0;
 8005928:	4b08      	ldr	r3, [pc, #32]	; (800594c <lowlayer_scanReset+0x50>)
 800592a:	2200      	movs	r2, #0
 800592c:	609a      	str	r2, [r3, #8]

	scan_flag = 0;
 800592e:	4b08      	ldr	r3, [pc, #32]	; (8005950 <lowlayer_scanReset+0x54>)
 8005930:	2200      	movs	r2, #0
 8005932:	701a      	strb	r2, [r3, #0]
	state_scan = 0;
 8005934:	4b07      	ldr	r3, [pc, #28]	; (8005954 <lowlayer_scanReset+0x58>)
 8005936:	2200      	movs	r2, #0
 8005938:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_RESET);
 800593a:	2200      	movs	r2, #0
 800593c:	2108      	movs	r1, #8
 800593e:	4806      	ldr	r0, [pc, #24]	; (8005958 <lowlayer_scanReset+0x5c>)
 8005940:	f006 fbe6 	bl	800c110 <HAL_GPIO_WritePin>
}
 8005944:	bf00      	nop
 8005946:	bd80      	pop	{r7, pc}
 8005948:	2000de90 	.word	0x2000de90
 800594c:	2000dea4 	.word	0x2000dea4
 8005950:	2000dea0 	.word	0x2000dea0
 8005954:	2000dec0 	.word	0x2000dec0
 8005958:	40020c00 	.word	0x40020c00
 800595c:	00000000 	.word	0x00000000

08005960 <lowlayer_scanFlow>:

uint8_t	lowlayer_scanFlow(void) {
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
	// Scan limit switch from 3 to 0
	int8_t pulse[4] = {0, 0, 0 ,0};
 8005966:	2300      	movs	r3, #0
 8005968:	607b      	str	r3, [r7, #4]
	lowlayer_updateLimit();
 800596a:	f000 fe87 	bl	800667c <lowlayer_updateLimit>
	if (state_scan < 4) {
 800596e:	4b96      	ldr	r3, [pc, #600]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b03      	cmp	r3, #3
 8005974:	d837      	bhi.n	80059e6 <lowlayer_scanFlow+0x86>
		if (limit_switch[3 - state_scan] == 0) {
 8005976:	4b94      	ldr	r3, [pc, #592]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	f1c3 0303 	rsb	r3, r3, #3
 800597e:	4a93      	ldr	r2, [pc, #588]	; (8005bcc <lowlayer_scanFlow+0x26c>)
 8005980:	5cd3      	ldrb	r3, [r2, r3]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d121      	bne.n	80059ca <lowlayer_scanFlow+0x6a>
			pulse[3 - state_scan] = pulse_scan[3 - state_scan];
 8005986:	4b90      	ldr	r3, [pc, #576]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	f1c3 0203 	rsb	r2, r3, #3
 800598e:	4b8e      	ldr	r3, [pc, #568]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	f1c3 0303 	rsb	r3, r3, #3
 8005996:	498e      	ldr	r1, [pc, #568]	; (8005bd0 <lowlayer_scanFlow+0x270>)
 8005998:	568a      	ldrsb	r2, [r1, r2]
 800599a:	f107 0108 	add.w	r1, r7, #8
 800599e:	440b      	add	r3, r1
 80059a0:	f803 2c04 	strb.w	r2, [r3, #-4]
			lowlayer_writePulse(-pulse[0], pulse[1], -pulse[2], pulse[3]);
 80059a4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	425b      	negs	r3, r3
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	b258      	sxtb	r0, r3
 80059b0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80059b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	425b      	negs	r3, r3
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	b25a      	sxtb	r2, r3
 80059c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c4:	f000 fcd8 	bl	8006378 <lowlayer_writePulse>
 80059c8:	e00b      	b.n	80059e2 <lowlayer_scanFlow+0x82>
		} else {
			state_scan++;
 80059ca:	4b7f      	ldr	r3, [pc, #508]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	3301      	adds	r3, #1
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	4b7d      	ldr	r3, [pc, #500]	; (8005bc8 <lowlayer_scanFlow+0x268>)
 80059d4:	701a      	strb	r2, [r3, #0]
			lowlayer_writePulse(0, 0, 0, 0);
 80059d6:	2300      	movs	r3, #0
 80059d8:	2200      	movs	r2, #0
 80059da:	2100      	movs	r1, #0
 80059dc:	2000      	movs	r0, #0
 80059de:	f000 fccb 	bl	8006378 <lowlayer_writePulse>
		}

		return FALSE;
 80059e2:	2300      	movs	r3, #0
 80059e4:	e0d2      	b.n	8005b8c <lowlayer_scanFlow+0x22c>
	} else {
		HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_SET);
 80059e6:	2201      	movs	r2, #1
 80059e8:	2108      	movs	r1, #8
 80059ea:	487a      	ldr	r0, [pc, #488]	; (8005bd4 <lowlayer_scanFlow+0x274>)
 80059ec:	f006 fb90 	bl	800c110 <HAL_GPIO_WritePin>
		lowlayer_updateCapture();
 80059f0:	f000 fe28 	bl	8006644 <lowlayer_updateCapture>
		lowlayer_writePulse(0, 0, 0, 0);
 80059f4:	2300      	movs	r3, #0
 80059f6:	2200      	movs	r2, #0
 80059f8:	2100      	movs	r1, #0
 80059fa:	2000      	movs	r0, #0
 80059fc:	f000 fcbc 	bl	8006378 <lowlayer_writePulse>
		scan_flag = 1;
 8005a00:	4b75      	ldr	r3, [pc, #468]	; (8005bd8 <lowlayer_scanFlow+0x278>)
 8005a02:	2201      	movs	r2, #1
 8005a04:	701a      	strb	r2, [r3, #0]
		// Update offset
		offset_encoder[0] 	= position_capture[0];
 8005a06:	4b75      	ldr	r3, [pc, #468]	; (8005bdc <lowlayer_scanFlow+0x27c>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a75      	ldr	r2, [pc, #468]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a0c:	6013      	str	r3, [r2, #0]
		offset_encoder[1] 	= position_capture[1];
 8005a0e:	4b73      	ldr	r3, [pc, #460]	; (8005bdc <lowlayer_scanFlow+0x27c>)
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	4a73      	ldr	r2, [pc, #460]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a14:	6053      	str	r3, [r2, #4]
		offset_encoder[2] 	= position_capture[2];
 8005a16:	4b71      	ldr	r3, [pc, #452]	; (8005bdc <lowlayer_scanFlow+0x27c>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	4a71      	ldr	r2, [pc, #452]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a1c:	6093      	str	r3, [r2, #8]
		offset_stepper		= pulse_accumulate[3];
 8005a1e:	4b71      	ldr	r3, [pc, #452]	; (8005be4 <lowlayer_scanFlow+0x284>)
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	4a71      	ldr	r2, [pc, #452]	; (8005be8 <lowlayer_scanFlow+0x288>)
 8005a24:	6013      	str	r3, [r2, #0]
		// LOG offset
		LOG_REPORT("offset encoder 0", offset_encoder[0]);
 8005a26:	4b6e      	ldr	r3, [pc, #440]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	486f      	ldr	r0, [pc, #444]	; (8005bec <lowlayer_scanFlow+0x28c>)
 8005a30:	f7fc fd1a 	bl	8002468 <LOG_REPORT>
		LOG_REPORT("offset encoder 1", offset_encoder[1]);
 8005a34:	4b6a      	ldr	r3, [pc, #424]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	486c      	ldr	r0, [pc, #432]	; (8005bf0 <lowlayer_scanFlow+0x290>)
 8005a3e:	f7fc fd13 	bl	8002468 <LOG_REPORT>
		LOG_REPORT("offset encoder 2", offset_encoder[2]);
 8005a42:	4b67      	ldr	r3, [pc, #412]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	4619      	mov	r1, r3
 8005a4a:	486a      	ldr	r0, [pc, #424]	; (8005bf4 <lowlayer_scanFlow+0x294>)
 8005a4c:	f7fc fd0c 	bl	8002468 <LOG_REPORT>
		LOG_REPORT("offset stepper", offset_stepper);
 8005a50:	4b65      	ldr	r3, [pc, #404]	; (8005be8 <lowlayer_scanFlow+0x288>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	4619      	mov	r1, r3
 8005a58:	4867      	ldr	r0, [pc, #412]	; (8005bf8 <lowlayer_scanFlow+0x298>)
 8005a5a:	f7fc fd05 	bl	8002468 <LOG_REPORT>

		offset_setpoint[0]	= HARD_LIM0_NEG
				- DIR_ENCODER_0*offset_encoder[0]*2.0*PI/ENCODER_J0;
 8005a5e:	4b60      	ldr	r3, [pc, #384]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	ee07 3a90 	vmov	s15, r3
 8005a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a6a:	ee17 0a90 	vmov	r0, s15
 8005a6e:	f7fa fd6b 	bl	8000548 <__aeabi_f2d>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	f7fa fc09 	bl	800028c <__adddf3>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4610      	mov	r0, r2
 8005a80:	4619      	mov	r1, r3
 8005a82:	a345      	add	r3, pc, #276	; (adr r3, 8005b98 <lowlayer_scanFlow+0x238>)
 8005a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a88:	f7fa fdb6 	bl	80005f8 <__aeabi_dmul>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4610      	mov	r0, r2
 8005a92:	4619      	mov	r1, r3
 8005a94:	a342      	add	r3, pc, #264	; (adr r3, 8005ba0 <lowlayer_scanFlow+0x240>)
 8005a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9a:	f7fa fed7 	bl	800084c <__aeabi_ddiv>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	a141      	add	r1, pc, #260	; (adr r1, 8005ba8 <lowlayer_scanFlow+0x248>)
 8005aa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005aa8:	f7fa fbee 	bl	8000288 <__aeabi_dsub>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
		offset_setpoint[0]	= HARD_LIM0_NEG
 8005ab0:	4952      	ldr	r1, [pc, #328]	; (8005bfc <lowlayer_scanFlow+0x29c>)
 8005ab2:	e9c1 2300 	strd	r2, r3, [r1]
		offset_setpoint[1]	= HARD_LIM1_POS
				- DIR_ENCODER_1*offset_encoder[1]*2.0*PI/ENCODER_J1;
 8005ab6:	4b4a      	ldr	r3, [pc, #296]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ac2:	ee17 0a90 	vmov	r0, s15
 8005ac6:	f7fa fd3f 	bl	8000548 <__aeabi_f2d>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	f7fa fbdd 	bl	800028c <__adddf3>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	4619      	mov	r1, r3
 8005ada:	a32f      	add	r3, pc, #188	; (adr r3, 8005b98 <lowlayer_scanFlow+0x238>)
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	f7fa fd8a 	bl	80005f8 <__aeabi_dmul>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4610      	mov	r0, r2
 8005aea:	4619      	mov	r1, r3
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	4b43      	ldr	r3, [pc, #268]	; (8005c00 <lowlayer_scanFlow+0x2a0>)
 8005af2:	f7fa feab 	bl	800084c <__aeabi_ddiv>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	a12d      	add	r1, pc, #180	; (adr r1, 8005bb0 <lowlayer_scanFlow+0x250>)
 8005afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b00:	f7fa fbc2 	bl	8000288 <__aeabi_dsub>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
		offset_setpoint[1]	= HARD_LIM1_POS
 8005b08:	493c      	ldr	r1, [pc, #240]	; (8005bfc <lowlayer_scanFlow+0x29c>)
 8005b0a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		offset_setpoint[2]	= HARD_LIM2_NEG
				- DIR_ENCODER_2*offset_encoder[2]/ENCODER_J2;
 8005b0e:	4b34      	ldr	r3, [pc, #208]	; (8005be0 <lowlayer_scanFlow+0x280>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	ee07 3a90 	vmov	s15, r3
 8005b16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b1a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8005c04 <lowlayer_scanFlow+0x2a4>
 8005b1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b22:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005c08 <lowlayer_scanFlow+0x2a8>
 8005b26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b2a:	ee17 0a90 	vmov	r0, s15
 8005b2e:	f7fa fd0b 	bl	8000548 <__aeabi_f2d>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
		offset_setpoint[2]	= HARD_LIM2_NEG
 8005b36:	4931      	ldr	r1, [pc, #196]	; (8005bfc <lowlayer_scanFlow+0x29c>)
 8005b38:	e9c1 2304 	strd	r2, r3, [r1, #16]
		offset_setpoint[3]  = HARD_LIM3_POS
				- offset_stepper*2.0*PI/GEAR_J3;
 8005b3c:	4b2a      	ldr	r3, [pc, #168]	; (8005be8 <lowlayer_scanFlow+0x288>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7fa fcef 	bl	8000524 <__aeabi_i2d>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	f7fa fb9f 	bl	800028c <__adddf3>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4610      	mov	r0, r2
 8005b54:	4619      	mov	r1, r3
 8005b56:	a310      	add	r3, pc, #64	; (adr r3, 8005b98 <lowlayer_scanFlow+0x238>)
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f7fa fd4c 	bl	80005f8 <__aeabi_dmul>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4610      	mov	r0, r2
 8005b66:	4619      	mov	r1, r3
 8005b68:	a313      	add	r3, pc, #76	; (adr r3, 8005bb8 <lowlayer_scanFlow+0x258>)
 8005b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6e:	f7fa fe6d 	bl	800084c <__aeabi_ddiv>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	a112      	add	r1, pc, #72	; (adr r1, 8005bc0 <lowlayer_scanFlow+0x260>)
 8005b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b7c:	f7fa fb84 	bl	8000288 <__aeabi_dsub>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
		offset_setpoint[3]  = HARD_LIM3_POS
 8005b84:	491d      	ldr	r1, [pc, #116]	; (8005bfc <lowlayer_scanFlow+0x29c>)
 8005b86:	e9c1 2306 	strd	r2, r3, [r1, #24]

		return TRUE;
 8005b8a:	2301      	movs	r3, #1
	}
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	f3af 8000 	nop.w
 8005b98:	60000000 	.word	0x60000000
 8005b9c:	400921fb 	.word	0x400921fb
 8005ba0:	00000000 	.word	0x00000000
 8005ba4:	40f38800 	.word	0x40f38800
 8005ba8:	40000000 	.word	0x40000000
 8005bac:	bff9f17a 	.word	0xbff9f17a
 8005bb0:	80000000 	.word	0x80000000
 8005bb4:	40039716 	.word	0x40039716
 8005bb8:	a0000000 	.word	0xa0000000
 8005bbc:	40d3bca1 	.word	0x40d3bca1
 8005bc0:	a0000000 	.word	0xa0000000
 8005bc4:	4008330d 	.word	0x4008330d
 8005bc8:	2000dec0 	.word	0x2000dec0
 8005bcc:	2000deb0 	.word	0x2000deb0
 8005bd0:	0801c2c4 	.word	0x0801c2c4
 8005bd4:	40020c00 	.word	0x40020c00
 8005bd8:	2000dea0 	.word	0x2000dea0
 8005bdc:	2000deb4 	.word	0x2000deb4
 8005be0:	2000dee8 	.word	0x2000dee8
 8005be4:	2000de90 	.word	0x2000de90
 8005be8:	2000dec4 	.word	0x2000dec4
 8005bec:	0801c1ec 	.word	0x0801c1ec
 8005bf0:	0801c200 	.word	0x0801c200
 8005bf4:	0801c214 	.word	0x0801c214
 8005bf8:	0801c228 	.word	0x0801c228
 8005bfc:	2000dec8 	.word	0x2000dec8
 8005c00:	40ff4000 	.word	0x40ff4000
 8005c04:	4426aaab 	.word	0x4426aaab
 8005c08:	400f1aa0 	.word	0x400f1aa0
 8005c0c:	00000000 	.word	0x00000000

08005c10 <lowlayer_goToSoftLimit>:

uint8_t	lowlayer_goToSoftLimit(SCARA_PositionTypeDef *setpoint) {
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
	int8_t pulse[4] = {0, 0, 0 ,0};
 8005c18:	2300      	movs	r3, #0
 8005c1a:	60bb      	str	r3, [r7, #8]
	uint8_t check = 0;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	73fb      	strb	r3, [r7, #15]
	lowlayer_readSetPosition(setpoint);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f94d 	bl	8005ec0 <lowlayer_readSetPosition>
	if (setpoint->Theta1 < LIM_MIN_J0) {
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8005c2c:	a330      	add	r3, pc, #192	; (adr r3, 8005cf0 <lowlayer_goToSoftLimit+0xe0>)
 8005c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c32:	f7fa ff53 	bl	8000adc <__aeabi_dcmplt>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d004      	beq.n	8005c46 <lowlayer_goToSoftLimit+0x36>
		pulse[0] = pulse_scan[0];
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	723b      	strb	r3, [r7, #8]
		check++;
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	3301      	adds	r3, #1
 8005c44:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta2 > LIM_MAX_J1) {
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8005c4c:	a32a      	add	r3, pc, #168	; (adr r3, 8005cf8 <lowlayer_goToSoftLimit+0xe8>)
 8005c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c52:	f7fa ff61 	bl	8000b18 <__aeabi_dcmpgt>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d004      	beq.n	8005c66 <lowlayer_goToSoftLimit+0x56>
		pulse[1] = pulse_scan[1];
 8005c5c:	2305      	movs	r3, #5
 8005c5e:	727b      	strb	r3, [r7, #9]
		check++;
 8005c60:	7bfb      	ldrb	r3, [r7, #15]
 8005c62:	3301      	adds	r3, #1
 8005c64:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->D3 < LIM_MIN_J2) {
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8005c6c:	f04f 0200 	mov.w	r2, #0
 8005c70:	f04f 0300 	mov.w	r3, #0
 8005c74:	f7fa ff32 	bl	8000adc <__aeabi_dcmplt>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d004      	beq.n	8005c88 <lowlayer_goToSoftLimit+0x78>
		pulse[2] = pulse_scan[2];
 8005c7e:	2305      	movs	r3, #5
 8005c80:	72bb      	strb	r3, [r7, #10]
		check++;
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
 8005c84:	3301      	adds	r3, #1
 8005c86:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta4 > LIM_MAX_J3) {
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8005c8e:	a31c      	add	r3, pc, #112	; (adr r3, 8005d00 <lowlayer_goToSoftLimit+0xf0>)
 8005c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c94:	f7fa ff40 	bl	8000b18 <__aeabi_dcmpgt>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d004      	beq.n	8005ca8 <lowlayer_goToSoftLimit+0x98>
		pulse[3] = pulse_scan[3];
 8005c9e:	230a      	movs	r3, #10
 8005ca0:	72fb      	strb	r3, [r7, #11]
		check++;
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
	}

	if (check > 0) {
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d013      	beq.n	8005cd6 <lowlayer_goToSoftLimit+0xc6>
		lowlayer_writePulse(pulse[0], -pulse[1], pulse[2], -pulse[3]);
 8005cae:	f997 0008 	ldrsb.w	r0, [r7, #8]
 8005cb2:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	425b      	negs	r3, r3
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	b259      	sxtb	r1, r3
 8005cbe:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8005cc2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	425b      	negs	r3, r3
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	b25b      	sxtb	r3, r3
 8005cce:	f000 fb53 	bl	8006378 <lowlayer_writePulse>
		return FALSE;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e006      	b.n	8005ce4 <lowlayer_goToSoftLimit+0xd4>
	} else {
		lowlayer_writePulse(0, 0, 0, 0);
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	2200      	movs	r2, #0
 8005cda:	2100      	movs	r1, #0
 8005cdc:	2000      	movs	r0, #0
 8005cde:	f000 fb4b 	bl	8006378 <lowlayer_writePulse>
		return TRUE;
 8005ce2:	2301      	movs	r3, #1
	}
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	f3af 8000 	nop.w
 8005cf0:	daaaaaab 	.word	0xdaaaaaab
 8005cf4:	bff7bc89 	.word	0xbff7bc89
 8005cf8:	88000000 	.word	0x88000000
 8005cfc:	4002d97c 	.word	0x4002d97c
 8005d00:	daaaaaab 	.word	0xdaaaaaab
 8005d04:	4007bc89 	.word	0x4007bc89

08005d08 <lowlayer_readTruePosition>:

void	lowlayer_readTruePosition(SCARA_PositionTypeDef *true) {
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
	lowlayer_updateEncoder();
 8005d10:	f000 fc7c 	bl	800660c <lowlayer_updateEncoder>
	true->Theta1 = HARD_LIM0_NEG
			+ DIR_ENCODER_0*(position_encoder[0] - offset_encoder[0])*2.0*PI/ENCODER_J0; // Servo Motor
 8005d14:	4b62      	ldr	r3, [pc, #392]	; (8005ea0 <lowlayer_readTruePosition+0x198>)
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	4b62      	ldr	r3, [pc, #392]	; (8005ea4 <lowlayer_readTruePosition+0x19c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	ee07 3a90 	vmov	s15, r3
 8005d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d26:	ee17 0a90 	vmov	r0, s15
 8005d2a:	f7fa fc0d 	bl	8000548 <__aeabi_f2d>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	460b      	mov	r3, r1
 8005d32:	f7fa faab 	bl	800028c <__adddf3>
 8005d36:	4602      	mov	r2, r0
 8005d38:	460b      	mov	r3, r1
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	a34c      	add	r3, pc, #304	; (adr r3, 8005e70 <lowlayer_readTruePosition+0x168>)
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f7fa fc58 	bl	80005f8 <__aeabi_dmul>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	4619      	mov	r1, r3
 8005d50:	a349      	add	r3, pc, #292	; (adr r3, 8005e78 <lowlayer_readTruePosition+0x170>)
 8005d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d56:	f7fa fd79 	bl	800084c <__aeabi_ddiv>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4610      	mov	r0, r2
 8005d60:	4619      	mov	r1, r3
 8005d62:	a347      	add	r3, pc, #284	; (adr r3, 8005e80 <lowlayer_readTruePosition+0x178>)
 8005d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d68:	f7fa fa8e 	bl	8000288 <__aeabi_dsub>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
	true->Theta1 = HARD_LIM0_NEG
 8005d70:	6879      	ldr	r1, [r7, #4]
 8005d72:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	true->Theta2 = HARD_LIM1_POS
			+ DIR_ENCODER_1*(position_encoder[1] - offset_encoder[1])*2.0*PI/ENCODER_J1; // Servo Motor
 8005d76:	4b4a      	ldr	r3, [pc, #296]	; (8005ea0 <lowlayer_readTruePosition+0x198>)
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	4b4a      	ldr	r3, [pc, #296]	; (8005ea4 <lowlayer_readTruePosition+0x19c>)
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	ee07 3a90 	vmov	s15, r3
 8005d84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d88:	ee17 0a90 	vmov	r0, s15
 8005d8c:	f7fa fbdc 	bl	8000548 <__aeabi_f2d>
 8005d90:	4602      	mov	r2, r0
 8005d92:	460b      	mov	r3, r1
 8005d94:	f7fa fa7a 	bl	800028c <__adddf3>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	4619      	mov	r1, r3
 8005da0:	a333      	add	r3, pc, #204	; (adr r3, 8005e70 <lowlayer_readTruePosition+0x168>)
 8005da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da6:	f7fa fc27 	bl	80005f8 <__aeabi_dmul>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	4610      	mov	r0, r2
 8005db0:	4619      	mov	r1, r3
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	4b3c      	ldr	r3, [pc, #240]	; (8005ea8 <lowlayer_readTruePosition+0x1a0>)
 8005db8:	f7fa fd48 	bl	800084c <__aeabi_ddiv>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	a330      	add	r3, pc, #192	; (adr r3, 8005e88 <lowlayer_readTruePosition+0x180>)
 8005dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dca:	f7fa fa5f 	bl	800028c <__adddf3>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
	true->Theta2 = HARD_LIM1_POS
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	true->D3	 = HARD_LIM2_NEG
			+ DIR_ENCODER_2*(position_encoder[2] - offset_encoder[2])/ENCODER_J2; // Servo Motor
 8005dd8:	4b31      	ldr	r3, [pc, #196]	; (8005ea0 <lowlayer_readTruePosition+0x198>)
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	4b31      	ldr	r3, [pc, #196]	; (8005ea4 <lowlayer_readTruePosition+0x19c>)
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	ee07 3a90 	vmov	s15, r3
 8005de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dea:	eeb1 7a67 	vneg.f32	s14, s15
 8005dee:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8005eac <lowlayer_readTruePosition+0x1a4>
 8005df2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005df6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8005eb0 <lowlayer_readTruePosition+0x1a8>
 8005dfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005dfe:	ee17 0a90 	vmov	r0, s15
 8005e02:	f7fa fba1 	bl	8000548 <__aeabi_f2d>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
	true->D3	 = HARD_LIM2_NEG
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78

	true->Theta4 = HARD_LIM3_POS
			+ (pulse_accumulate[3] - offset_stepper)*2.0*PI/GEAR_J3; // Stepper Motor
 8005e10:	4b28      	ldr	r3, [pc, #160]	; (8005eb4 <lowlayer_readTruePosition+0x1ac>)
 8005e12:	68da      	ldr	r2, [r3, #12]
 8005e14:	4b28      	ldr	r3, [pc, #160]	; (8005eb8 <lowlayer_readTruePosition+0x1b0>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7fa fb82 	bl	8000524 <__aeabi_i2d>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	f7fa fa32 	bl	800028c <__adddf3>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	4619      	mov	r1, r3
 8005e30:	a30f      	add	r3, pc, #60	; (adr r3, 8005e70 <lowlayer_readTruePosition+0x168>)
 8005e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e36:	f7fa fbdf 	bl	80005f8 <__aeabi_dmul>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4610      	mov	r0, r2
 8005e40:	4619      	mov	r1, r3
 8005e42:	a313      	add	r3, pc, #76	; (adr r3, 8005e90 <lowlayer_readTruePosition+0x188>)
 8005e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e48:	f7fa fd00 	bl	800084c <__aeabi_ddiv>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	460b      	mov	r3, r1
 8005e50:	4610      	mov	r0, r2
 8005e52:	4619      	mov	r1, r3
 8005e54:	a310      	add	r3, pc, #64	; (adr r3, 8005e98 <lowlayer_readTruePosition+0x190>)
 8005e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5a:	f7fa fa17 	bl	800028c <__adddf3>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
	true->Theta4 = HARD_LIM3_POS
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
}
 8005e68:	bf00      	nop
 8005e6a:	3708      	adds	r7, #8
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	60000000 	.word	0x60000000
 8005e74:	400921fb 	.word	0x400921fb
 8005e78:	00000000 	.word	0x00000000
 8005e7c:	40f38800 	.word	0x40f38800
 8005e80:	40000000 	.word	0x40000000
 8005e84:	3ff9f17a 	.word	0x3ff9f17a
 8005e88:	80000000 	.word	0x80000000
 8005e8c:	40039716 	.word	0x40039716
 8005e90:	a0000000 	.word	0xa0000000
 8005e94:	40d3bca1 	.word	0x40d3bca1
 8005e98:	a0000000 	.word	0xa0000000
 8005e9c:	4008330d 	.word	0x4008330d
 8005ea0:	2000dea4 	.word	0x2000dea4
 8005ea4:	2000dee8 	.word	0x2000dee8
 8005ea8:	40ff4000 	.word	0x40ff4000
 8005eac:	4426aaab 	.word	0x4426aaab
 8005eb0:	400f1aa0 	.word	0x400f1aa0
 8005eb4:	2000de90 	.word	0x2000de90
 8005eb8:	2000dec4 	.word	0x2000dec4
 8005ebc:	00000000 	.word	0x00000000

08005ec0 <lowlayer_readSetPosition>:

void	lowlayer_readSetPosition(SCARA_PositionTypeDef *setpoint) {
 8005ec0:	b5b0      	push	{r4, r5, r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
	setpoint->Theta1 = offset_setpoint[0] + pulse_accumulate[0]*2.0*PI/GEAR_J0;
 8005ec8:	4b53      	ldr	r3, [pc, #332]	; (8006018 <lowlayer_readSetPosition+0x158>)
 8005eca:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005ece:	4b53      	ldr	r3, [pc, #332]	; (800601c <lowlayer_readSetPosition+0x15c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7fa fb26 	bl	8000524 <__aeabi_i2d>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	f7fa f9d6 	bl	800028c <__adddf3>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	a345      	add	r3, pc, #276	; (adr r3, 8006000 <lowlayer_readSetPosition+0x140>)
 8005eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eee:	f7fa fb83 	bl	80005f8 <__aeabi_dmul>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	a343      	add	r3, pc, #268	; (adr r3, 8006008 <lowlayer_readSetPosition+0x148>)
 8005efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f00:	f7fa fca4 	bl	800084c <__aeabi_ddiv>
 8005f04:	4602      	mov	r2, r0
 8005f06:	460b      	mov	r3, r1
 8005f08:	4620      	mov	r0, r4
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	f7fa f9be 	bl	800028c <__adddf3>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	setpoint->Theta2 = offset_setpoint[1] + pulse_accumulate[1]*2.0*PI/GEAR_J1;
 8005f1a:	4b3f      	ldr	r3, [pc, #252]	; (8006018 <lowlayer_readSetPosition+0x158>)
 8005f1c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8005f20:	4b3e      	ldr	r3, [pc, #248]	; (800601c <lowlayer_readSetPosition+0x15c>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7fa fafd 	bl	8000524 <__aeabi_i2d>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	f7fa f9ad 	bl	800028c <__adddf3>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	4610      	mov	r0, r2
 8005f38:	4619      	mov	r1, r3
 8005f3a:	a331      	add	r3, pc, #196	; (adr r3, 8006000 <lowlayer_readSetPosition+0x140>)
 8005f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f40:	f7fa fb5a 	bl	80005f8 <__aeabi_dmul>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4610      	mov	r0, r2
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	4b33      	ldr	r3, [pc, #204]	; (8006020 <lowlayer_readSetPosition+0x160>)
 8005f52:	f7fa fc7b 	bl	800084c <__aeabi_ddiv>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	4629      	mov	r1, r5
 8005f5e:	f7fa f995 	bl	800028c <__adddf3>
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	setpoint->D3	 = offset_setpoint[2] + pulse_accumulate[2]/GEAR_J2;
 8005f6c:	4b2a      	ldr	r3, [pc, #168]	; (8006018 <lowlayer_readSetPosition+0x158>)
 8005f6e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8005f72:	4b2a      	ldr	r3, [pc, #168]	; (800601c <lowlayer_readSetPosition+0x15c>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	ee07 3a90 	vmov	s15, r3
 8005f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f7e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006024 <lowlayer_readSetPosition+0x164>
 8005f82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005f86:	ee16 0a90 	vmov	r0, s13
 8005f8a:	f7fa fadd 	bl	8000548 <__aeabi_f2d>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4620      	mov	r0, r4
 8005f94:	4629      	mov	r1, r5
 8005f96:	f7fa f979 	bl	800028c <__adddf3>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78

	setpoint->Theta4 = offset_setpoint[3] + pulse_accumulate[3]*2.0*PI/GEAR_J3;
 8005fa4:	4b1c      	ldr	r3, [pc, #112]	; (8006018 <lowlayer_readSetPosition+0x158>)
 8005fa6:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005faa:	4b1c      	ldr	r3, [pc, #112]	; (800601c <lowlayer_readSetPosition+0x15c>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7fa fab8 	bl	8000524 <__aeabi_i2d>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	f7fa f968 	bl	800028c <__adddf3>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	a30e      	add	r3, pc, #56	; (adr r3, 8006000 <lowlayer_readSetPosition+0x140>)
 8005fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fca:	f7fa fb15 	bl	80005f8 <__aeabi_dmul>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	a30e      	add	r3, pc, #56	; (adr r3, 8006010 <lowlayer_readSetPosition+0x150>)
 8005fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fdc:	f7fa fc36 	bl	800084c <__aeabi_ddiv>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	4629      	mov	r1, r5
 8005fe8:	f7fa f950 	bl	800028c <__adddf3>
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	6879      	ldr	r1, [r7, #4]
 8005ff2:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
}
 8005ff6:	bf00      	nop
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8005ffe:	bf00      	nop
 8006000:	60000000 	.word	0x60000000
 8006004:	400921fb 	.word	0x400921fb
 8006008:	00000000 	.word	0x00000000
 800600c:	40d38800 	.word	0x40d38800
 8006010:	a0000000 	.word	0xa0000000
 8006014:	40d3bca1 	.word	0x40d3bca1
 8006018:	2000dec8 	.word	0x2000dec8
 800601c:	2000de90 	.word	0x2000de90
 8006020:	40df4000 	.word	0x40df4000
 8006024:	42c80000 	.word	0x42c80000

08006028 <lowlayer_computeAndWritePulse>:

uint8_t	lowlayer_computeAndWritePulse(SCARA_PositionTypeDef current, SCARA_PositionTypeDef next) {
 8006028:	b084      	sub	sp, #16
 800602a:	b580      	push	{r7, lr}
 800602c:	b092      	sub	sp, #72	; 0x48
 800602e:	af00      	add	r7, sp, #0
 8006030:	f107 0c50 	add.w	ip, r7, #80	; 0x50
 8006034:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t	current_var0, current_var1, current_var2, current_var3;
	uint32_t	next_var0, next_var1, next_var2, next_var3;
	int64_t		delta_var0, delta_var1, delta_var2, delta_var3;
	uint8_t 	result;

	current_var0	= round((current.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 8006038:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800603c:	a3c6      	add	r3, pc, #792	; (adr r3, 8006358 <lowlayer_computeAndWritePulse+0x330>)
 800603e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006042:	f7fa f923 	bl	800028c <__adddf3>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4610      	mov	r0, r2
 800604c:	4619      	mov	r1, r3
 800604e:	a3c4      	add	r3, pc, #784	; (adr r3, 8006360 <lowlayer_computeAndWritePulse+0x338>)
 8006050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006054:	f7fa fad0 	bl	80005f8 <__aeabi_dmul>
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	4610      	mov	r0, r2
 800605e:	4619      	mov	r1, r3
 8006060:	a3b7      	add	r3, pc, #732	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	f7fa fbf1 	bl	800084c <__aeabi_ddiv>
 800606a:	4602      	mov	r2, r0
 800606c:	460b      	mov	r3, r1
 800606e:	ec43 2b17 	vmov	d7, r2, r3
 8006072:	eeb0 0a47 	vmov.f32	s0, s14
 8006076:	eef0 0a67 	vmov.f32	s1, s15
 800607a:	f014 fb99 	bl	801a7b0 <round>
 800607e:	ec53 2b10 	vmov	r2, r3, d0
 8006082:	4610      	mov	r0, r2
 8006084:	4619      	mov	r1, r3
 8006086:	f7fa fd8f 	bl	8000ba8 <__aeabi_d2uiz>
 800608a:	4603      	mov	r3, r0
 800608c:	647b      	str	r3, [r7, #68]	; 0x44
	current_var1 	= round((current.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 800608e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8006092:	a3b5      	add	r3, pc, #724	; (adr r3, 8006368 <lowlayer_computeAndWritePulse+0x340>)
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	f7fa f8f8 	bl	800028c <__adddf3>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	4bb1      	ldr	r3, [pc, #708]	; (8006370 <lowlayer_computeAndWritePulse+0x348>)
 80060aa:	f7fa faa5 	bl	80005f8 <__aeabi_dmul>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4610      	mov	r0, r2
 80060b4:	4619      	mov	r1, r3
 80060b6:	a3a2      	add	r3, pc, #648	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f7fa fbc6 	bl	800084c <__aeabi_ddiv>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	ec43 2b17 	vmov	d7, r2, r3
 80060c8:	eeb0 0a47 	vmov.f32	s0, s14
 80060cc:	eef0 0a67 	vmov.f32	s1, s15
 80060d0:	f014 fb6e 	bl	801a7b0 <round>
 80060d4:	ec53 2b10 	vmov	r2, r3, d0
 80060d8:	4610      	mov	r0, r2
 80060da:	4619      	mov	r1, r3
 80060dc:	f7fa fd64 	bl	8000ba8 <__aeabi_d2uiz>
 80060e0:	4603      	mov	r3, r0
 80060e2:	643b      	str	r3, [r7, #64]	; 0x40
	current_var2 	= round((current.D3 - LIM_MIN_J2) * GEAR_J2);
 80060e4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	4ba1      	ldr	r3, [pc, #644]	; (8006374 <lowlayer_computeAndWritePulse+0x34c>)
 80060ee:	f7fa fa83 	bl	80005f8 <__aeabi_dmul>
 80060f2:	4602      	mov	r2, r0
 80060f4:	460b      	mov	r3, r1
 80060f6:	ec43 2b17 	vmov	d7, r2, r3
 80060fa:	eeb0 0a47 	vmov.f32	s0, s14
 80060fe:	eef0 0a67 	vmov.f32	s1, s15
 8006102:	f014 fb55 	bl	801a7b0 <round>
 8006106:	ec53 2b10 	vmov	r2, r3, d0
 800610a:	4610      	mov	r0, r2
 800610c:	4619      	mov	r1, r3
 800610e:	f7fa fd4b 	bl	8000ba8 <__aeabi_d2uiz>
 8006112:	4603      	mov	r3, r0
 8006114:	63fb      	str	r3, [r7, #60]	; 0x3c
	current_var3 	= round((current.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 8006116:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800611a:	a38b      	add	r3, pc, #556	; (adr r3, 8006348 <lowlayer_computeAndWritePulse+0x320>)
 800611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006120:	f7fa f8b4 	bl	800028c <__adddf3>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4610      	mov	r0, r2
 800612a:	4619      	mov	r1, r3
 800612c:	a388      	add	r3, pc, #544	; (adr r3, 8006350 <lowlayer_computeAndWritePulse+0x328>)
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	f7fa fa61 	bl	80005f8 <__aeabi_dmul>
 8006136:	4602      	mov	r2, r0
 8006138:	460b      	mov	r3, r1
 800613a:	4610      	mov	r0, r2
 800613c:	4619      	mov	r1, r3
 800613e:	a380      	add	r3, pc, #512	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	f7fa fb82 	bl	800084c <__aeabi_ddiv>
 8006148:	4602      	mov	r2, r0
 800614a:	460b      	mov	r3, r1
 800614c:	ec43 2b17 	vmov	d7, r2, r3
 8006150:	eeb0 0a47 	vmov.f32	s0, s14
 8006154:	eef0 0a67 	vmov.f32	s1, s15
 8006158:	f014 fb2a 	bl	801a7b0 <round>
 800615c:	ec53 2b10 	vmov	r2, r3, d0
 8006160:	4610      	mov	r0, r2
 8006162:	4619      	mov	r1, r3
 8006164:	f7fa fd20 	bl	8000ba8 <__aeabi_d2uiz>
 8006168:	4603      	mov	r3, r0
 800616a:	63bb      	str	r3, [r7, #56]	; 0x38
	next_var0 		= round((next.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 800616c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8006170:	a379      	add	r3, pc, #484	; (adr r3, 8006358 <lowlayer_computeAndWritePulse+0x330>)
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	f7fa f889 	bl	800028c <__adddf3>
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	4610      	mov	r0, r2
 8006180:	4619      	mov	r1, r3
 8006182:	a377      	add	r3, pc, #476	; (adr r3, 8006360 <lowlayer_computeAndWritePulse+0x338>)
 8006184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006188:	f7fa fa36 	bl	80005f8 <__aeabi_dmul>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4610      	mov	r0, r2
 8006192:	4619      	mov	r1, r3
 8006194:	a36a      	add	r3, pc, #424	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	f7fa fb57 	bl	800084c <__aeabi_ddiv>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	ec43 2b17 	vmov	d7, r2, r3
 80061a6:	eeb0 0a47 	vmov.f32	s0, s14
 80061aa:	eef0 0a67 	vmov.f32	s1, s15
 80061ae:	f014 faff 	bl	801a7b0 <round>
 80061b2:	ec53 2b10 	vmov	r2, r3, d0
 80061b6:	4610      	mov	r0, r2
 80061b8:	4619      	mov	r1, r3
 80061ba:	f7fa fcf5 	bl	8000ba8 <__aeabi_d2uiz>
 80061be:	4603      	mov	r3, r0
 80061c0:	637b      	str	r3, [r7, #52]	; 0x34
	next_var1 		= round((next.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 80061c2:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 80061c6:	a368      	add	r3, pc, #416	; (adr r3, 8006368 <lowlayer_computeAndWritePulse+0x340>)
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7fa f85e 	bl	800028c <__adddf3>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	4610      	mov	r0, r2
 80061d6:	4619      	mov	r1, r3
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	4b64      	ldr	r3, [pc, #400]	; (8006370 <lowlayer_computeAndWritePulse+0x348>)
 80061de:	f7fa fa0b 	bl	80005f8 <__aeabi_dmul>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	4610      	mov	r0, r2
 80061e8:	4619      	mov	r1, r3
 80061ea:	a355      	add	r3, pc, #340	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 80061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f0:	f7fa fb2c 	bl	800084c <__aeabi_ddiv>
 80061f4:	4602      	mov	r2, r0
 80061f6:	460b      	mov	r3, r1
 80061f8:	ec43 2b17 	vmov	d7, r2, r3
 80061fc:	eeb0 0a47 	vmov.f32	s0, s14
 8006200:	eef0 0a67 	vmov.f32	s1, s15
 8006204:	f014 fad4 	bl	801a7b0 <round>
 8006208:	ec53 2b10 	vmov	r2, r3, d0
 800620c:	4610      	mov	r0, r2
 800620e:	4619      	mov	r1, r3
 8006210:	f7fa fcca 	bl	8000ba8 <__aeabi_d2uiz>
 8006214:	4603      	mov	r3, r0
 8006216:	633b      	str	r3, [r7, #48]	; 0x30
	next_var2 		= round((next.D3 - LIM_MIN_J2) * GEAR_J2);
 8006218:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800621c:	f04f 0200 	mov.w	r2, #0
 8006220:	4b54      	ldr	r3, [pc, #336]	; (8006374 <lowlayer_computeAndWritePulse+0x34c>)
 8006222:	f7fa f9e9 	bl	80005f8 <__aeabi_dmul>
 8006226:	4602      	mov	r2, r0
 8006228:	460b      	mov	r3, r1
 800622a:	ec43 2b17 	vmov	d7, r2, r3
 800622e:	eeb0 0a47 	vmov.f32	s0, s14
 8006232:	eef0 0a67 	vmov.f32	s1, s15
 8006236:	f014 fabb 	bl	801a7b0 <round>
 800623a:	ec53 2b10 	vmov	r2, r3, d0
 800623e:	4610      	mov	r0, r2
 8006240:	4619      	mov	r1, r3
 8006242:	f7fa fcb1 	bl	8000ba8 <__aeabi_d2uiz>
 8006246:	4603      	mov	r3, r0
 8006248:	62fb      	str	r3, [r7, #44]	; 0x2c
	next_var3 		= round((next.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 800624a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800624e:	a33e      	add	r3, pc, #248	; (adr r3, 8006348 <lowlayer_computeAndWritePulse+0x320>)
 8006250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006254:	f7fa f81a 	bl	800028c <__adddf3>
 8006258:	4602      	mov	r2, r0
 800625a:	460b      	mov	r3, r1
 800625c:	4610      	mov	r0, r2
 800625e:	4619      	mov	r1, r3
 8006260:	a33b      	add	r3, pc, #236	; (adr r3, 8006350 <lowlayer_computeAndWritePulse+0x328>)
 8006262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006266:	f7fa f9c7 	bl	80005f8 <__aeabi_dmul>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4610      	mov	r0, r2
 8006270:	4619      	mov	r1, r3
 8006272:	a333      	add	r3, pc, #204	; (adr r3, 8006340 <lowlayer_computeAndWritePulse+0x318>)
 8006274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006278:	f7fa fae8 	bl	800084c <__aeabi_ddiv>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	ec43 2b17 	vmov	d7, r2, r3
 8006284:	eeb0 0a47 	vmov.f32	s0, s14
 8006288:	eef0 0a67 	vmov.f32	s1, s15
 800628c:	f014 fa90 	bl	801a7b0 <round>
 8006290:	ec53 2b10 	vmov	r2, r3, d0
 8006294:	4610      	mov	r0, r2
 8006296:	4619      	mov	r1, r3
 8006298:	f7fa fc86 	bl	8000ba8 <__aeabi_d2uiz>
 800629c:	4603      	mov	r3, r0
 800629e:	62bb      	str	r3, [r7, #40]	; 0x28

	delta_var0 = next_var0 - current_var0;
 80062a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	461a      	mov	r2, r3
 80062a8:	f04f 0300 	mov.w	r3, #0
 80062ac:	e9c7 2308 	strd	r2, r3, [r7, #32]
	delta_var1 = next_var1 - current_var1;
 80062b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	delta_var2 = next_var2 - current_var2;
 80062c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	461a      	mov	r2, r3
 80062c8:	f04f 0300 	mov.w	r3, #0
 80062cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	delta_var3 = next_var3 - current_var3;
 80062d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	461a      	mov	r2, r3
 80062d8:	f04f 0300 	mov.w	r3, #0
 80062dc:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (abs(delta_var0) > 127
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	bfb8      	it	lt
 80062e6:	425b      	neglt	r3, r3
 80062e8:	2b7f      	cmp	r3, #127	; 0x7f
 80062ea:	dc11      	bgt.n	8006310 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var1) > 127
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	bfb8      	it	lt
 80062f2:	425b      	neglt	r3, r3
 80062f4:	2b7f      	cmp	r3, #127	; 0x7f
 80062f6:	dc0b      	bgt.n	8006310 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var2) > 127
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	bfb8      	it	lt
 80062fe:	425b      	neglt	r3, r3
 8006300:	2b7f      	cmp	r3, #127	; 0x7f
 8006302:	dc05      	bgt.n	8006310 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var3) > 127) {
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	2b00      	cmp	r3, #0
 8006308:	bfb8      	it	lt
 800630a:	425b      	neglt	r3, r3
 800630c:	2b7f      	cmp	r3, #127	; 0x7f
 800630e:	dd01      	ble.n	8006314 <lowlayer_computeAndWritePulse+0x2ec>
		return FALSE;
 8006310:	2300      	movs	r3, #0
 8006312:	e00c      	b.n	800632e <lowlayer_computeAndWritePulse+0x306>
	} // Can't convert to int8_t , over range

	result = lowlayer_writePulse((int8_t)delta_var0,
 8006314:	f997 0020 	ldrsb.w	r0, [r7, #32]
 8006318:	f997 1018 	ldrsb.w	r1, [r7, #24]
 800631c:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8006320:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8006324:	f000 f828 	bl	8006378 <lowlayer_writePulse>
 8006328:	4603      	mov	r3, r0
 800632a:	71fb      	strb	r3, [r7, #7]
								 (int8_t)delta_var1,
								 (int8_t)delta_var2,
								 (int8_t)delta_var3);

	return result;
 800632c:	79fb      	ldrb	r3, [r7, #7]
}
 800632e:	4618      	mov	r0, r3
 8006330:	3748      	adds	r7, #72	; 0x48
 8006332:	46bd      	mov	sp, r7
 8006334:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006338:	b004      	add	sp, #16
 800633a:	4770      	bx	lr
 800633c:	f3af 8000 	nop.w
 8006340:	60000000 	.word	0x60000000
 8006344:	401921fb 	.word	0x401921fb
 8006348:	daaaaaab 	.word	0xdaaaaaab
 800634c:	4007bc89 	.word	0x4007bc89
 8006350:	a0000000 	.word	0xa0000000
 8006354:	40d3bca1 	.word	0x40d3bca1
 8006358:	daaaaaab 	.word	0xdaaaaaab
 800635c:	3ff7bc89 	.word	0x3ff7bc89
 8006360:	00000000 	.word	0x00000000
 8006364:	40d38800 	.word	0x40d38800
 8006368:	88000000 	.word	0x88000000
 800636c:	4002d97c 	.word	0x4002d97c
 8006370:	40df4000 	.word	0x40df4000
 8006374:	40590000 	.word	0x40590000

08006378 <lowlayer_writePulse>:


uint8_t	lowlayer_writePulse(int8_t pulse0, int8_t pulse1, int8_t pulse2, int8_t pulse3) {
 8006378:	b590      	push	{r4, r7, lr}
 800637a:	b087      	sub	sp, #28
 800637c:	af00      	add	r7, sp, #0
 800637e:	4604      	mov	r4, r0
 8006380:	4608      	mov	r0, r1
 8006382:	4611      	mov	r1, r2
 8006384:	461a      	mov	r2, r3
 8006386:	4623      	mov	r3, r4
 8006388:	71fb      	strb	r3, [r7, #7]
 800638a:	4603      	mov	r3, r0
 800638c:	71bb      	strb	r3, [r7, #6]
 800638e:	460b      	mov	r3, r1
 8006390:	717b      	strb	r3, [r7, #5]
 8006392:	4613      	mov	r3, r2
 8006394:	713b      	strb	r3, [r7, #4]
	uint8_t pulse0_combine, pulse1_combine, pulse2_combine, pulse3_combine;
	uint8_t pulse0_abs, pulse1_abs, pulse2_abs, pulse3_abs;

	// Var 0
	if (pulse0 < 0) {
 8006396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800639a:	2b00      	cmp	r3, #0
 800639c:	da06      	bge.n	80063ac <lowlayer_writePulse+0x34>
		pulse0_abs = -pulse0;
 800639e:	79fb      	ldrb	r3, [r7, #7]
 80063a0:	425b      	negs	r3, r3
 80063a2:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = -pulse0 | ((!DIR_J0) << 7); // Negative : Clockwise
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	425b      	negs	r3, r3
 80063a8:	75fb      	strb	r3, [r7, #23]
 80063aa:	e006      	b.n	80063ba <lowlayer_writePulse+0x42>
	} else {
		pulse0_abs = pulse0;
 80063ac:	79fb      	ldrb	r3, [r7, #7]
 80063ae:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = pulse0 | (DIR_J0 << 7); // Positive : Anti-Clockwise
 80063b0:	79fb      	ldrb	r3, [r7, #7]
 80063b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063b6:	b25b      	sxtb	r3, r3
 80063b8:	75fb      	strb	r3, [r7, #23]
	}
	// Var 1
	if (pulse1 < 0) {
 80063ba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	da06      	bge.n	80063d0 <lowlayer_writePulse+0x58>
		pulse1_abs = -pulse1;
 80063c2:	79bb      	ldrb	r3, [r7, #6]
 80063c4:	425b      	negs	r3, r3
 80063c6:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = -pulse1 | ((!DIR_J1) << 7);
 80063c8:	79bb      	ldrb	r3, [r7, #6]
 80063ca:	425b      	negs	r3, r3
 80063cc:	75bb      	strb	r3, [r7, #22]
 80063ce:	e006      	b.n	80063de <lowlayer_writePulse+0x66>
	} else {
		pulse1_abs = pulse1;
 80063d0:	79bb      	ldrb	r3, [r7, #6]
 80063d2:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = pulse1 | (DIR_J1 << 7);
 80063d4:	79bb      	ldrb	r3, [r7, #6]
 80063d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063da:	b25b      	sxtb	r3, r3
 80063dc:	75bb      	strb	r3, [r7, #22]
	}
	// Var 2
	if (pulse2 < 0) {
 80063de:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	da0b      	bge.n	80063fe <lowlayer_writePulse+0x86>
		pulse2_abs = -pulse2;
 80063e6:	797b      	ldrb	r3, [r7, #5]
 80063e8:	425b      	negs	r3, r3
 80063ea:	747b      	strb	r3, [r7, #17]
		pulse2_combine = -pulse2 | ((!DIR_J2) << 7);
 80063ec:	797b      	ldrb	r3, [r7, #5]
 80063ee:	425b      	negs	r3, r3
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	b25b      	sxtb	r3, r3
 80063f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063f8:	b25b      	sxtb	r3, r3
 80063fa:	757b      	strb	r3, [r7, #21]
 80063fc:	e003      	b.n	8006406 <lowlayer_writePulse+0x8e>
	} else {
		pulse2_abs = pulse2;
 80063fe:	797b      	ldrb	r3, [r7, #5]
 8006400:	747b      	strb	r3, [r7, #17]
		pulse2_combine = pulse2 | (DIR_J2 << 7);
 8006402:	797b      	ldrb	r3, [r7, #5]
 8006404:	757b      	strb	r3, [r7, #21]
	}
	// Var 3
	if (pulse3 < 0) {
 8006406:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	da06      	bge.n	800641c <lowlayer_writePulse+0xa4>
		pulse3_abs = -pulse3;
 800640e:	793b      	ldrb	r3, [r7, #4]
 8006410:	425b      	negs	r3, r3
 8006412:	743b      	strb	r3, [r7, #16]
		pulse3_combine = -pulse3 | ((!DIR_J3) << 7);
 8006414:	793b      	ldrb	r3, [r7, #4]
 8006416:	425b      	negs	r3, r3
 8006418:	753b      	strb	r3, [r7, #20]
 800641a:	e006      	b.n	800642a <lowlayer_writePulse+0xb2>
	} else {
		pulse3_abs = pulse3;
 800641c:	793b      	ldrb	r3, [r7, #4]
 800641e:	743b      	strb	r3, [r7, #16]
		pulse3_combine = pulse3 | (DIR_J3 << 7);
 8006420:	793b      	ldrb	r3, [r7, #4]
 8006422:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006426:	b25b      	sxtb	r3, r3
 8006428:	753b      	strb	r3, [r7, #20]
	}

	// Check limit
	if (pulse0_abs > LIM_PULSE_J0
 800642a:	7cfb      	ldrb	r3, [r7, #19]
 800642c:	2b4b      	cmp	r3, #75	; 0x4b
 800642e:	d808      	bhi.n	8006442 <lowlayer_writePulse+0xca>
		|| pulse1_abs > LIM_PULSE_J1
 8006430:	7cbb      	ldrb	r3, [r7, #18]
 8006432:	2b78      	cmp	r3, #120	; 0x78
 8006434:	d805      	bhi.n	8006442 <lowlayer_writePulse+0xca>
		|| pulse2_abs > LIM_PULSE_J2
 8006436:	7c7b      	ldrb	r3, [r7, #17]
 8006438:	2b7d      	cmp	r3, #125	; 0x7d
 800643a:	d802      	bhi.n	8006442 <lowlayer_writePulse+0xca>
		|| pulse3_abs > LIM_PULSE_J3) {
 800643c:	7c3b      	ldrb	r3, [r7, #16]
 800643e:	2b65      	cmp	r3, #101	; 0x65
 8006440:	d901      	bls.n	8006446 <lowlayer_writePulse+0xce>
		return FALSE;
 8006442:	2300      	movs	r3, #0
 8006444:	e04b      	b.n	80064de <lowlayer_writePulse+0x166>
//	if (pulse3_abs == 0) {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // Disable
//	} else {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8006446:	2200      	movs	r2, #0
 8006448:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800644c:	4826      	ldr	r0, [pc, #152]	; (80064e8 <lowlayer_writePulse+0x170>)
 800644e:	f005 fe5f 	bl	800c110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_RESET);
 8006452:	2200      	movs	r2, #0
 8006454:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006458:	4824      	ldr	r0, [pc, #144]	; (80064ec <lowlayer_writePulse+0x174>)
 800645a:	f005 fe59 	bl	800c110 <HAL_GPIO_WritePin>
	// Write to Module DDA
	FSMC_Write(ADDRESS_DDA_0, (uint32_t)pulse0_combine);
 800645e:	7dfb      	ldrb	r3, [r7, #23]
 8006460:	4619      	mov	r1, r3
 8006462:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
 8006466:	f7fe f8bf 	bl	80045e8 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_1, (uint32_t)pulse1_combine);
 800646a:	7dbb      	ldrb	r3, [r7, #22]
 800646c:	4619      	mov	r1, r3
 800646e:	4820      	ldr	r0, [pc, #128]	; (80064f0 <lowlayer_writePulse+0x178>)
 8006470:	f7fe f8ba 	bl	80045e8 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_2, (uint32_t)pulse2_combine);
 8006474:	7d7b      	ldrb	r3, [r7, #21]
 8006476:	4619      	mov	r1, r3
 8006478:	481e      	ldr	r0, [pc, #120]	; (80064f4 <lowlayer_writePulse+0x17c>)
 800647a:	f7fe f8b5 	bl	80045e8 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_3, (uint32_t)pulse3_combine);
 800647e:	7d3b      	ldrb	r3, [r7, #20]
 8006480:	4619      	mov	r1, r3
 8006482:	481d      	ldr	r0, [pc, #116]	; (80064f8 <lowlayer_writePulse+0x180>)
 8006484:	f7fe f8b0 	bl	80045e8 <FSMC_Write>

	// Trigger
	uint8_t delay = 100;
 8006488:	2364      	movs	r3, #100	; 0x64
 800648a:	73fb      	strb	r3, [r7, #15]
	
	 while (delay--);
 800648c:	bf00      	nop
 800648e:	7bfb      	ldrb	r3, [r7, #15]
 8006490:	1e5a      	subs	r2, r3, #1
 8006492:	73fa      	strb	r2, [r7, #15]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1fa      	bne.n	800648e <lowlayer_writePulse+0x116>

//	int16_t wow = HAL_GPIO_ReadPin(CPLD_BUSY_GPIO_Port, CPLD_BUSY_Pin);
//	LOG_REPORT(" Busy: ", wow);
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_SET);
 8006498:	2201      	movs	r2, #1
 800649a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800649e:	4813      	ldr	r0, [pc, #76]	; (80064ec <lowlayer_writePulse+0x174>)
 80064a0:	f005 fe36 	bl	800c110 <HAL_GPIO_WritePin>

	// Accumulate
	pulse_accumulate[0] += pulse0;
 80064a4:	4b15      	ldr	r3, [pc, #84]	; (80064fc <lowlayer_writePulse+0x184>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ac:	4413      	add	r3, r2
 80064ae:	4a13      	ldr	r2, [pc, #76]	; (80064fc <lowlayer_writePulse+0x184>)
 80064b0:	6013      	str	r3, [r2, #0]
	pulse_accumulate[1] += pulse1;
 80064b2:	4b12      	ldr	r3, [pc, #72]	; (80064fc <lowlayer_writePulse+0x184>)
 80064b4:	685a      	ldr	r2, [r3, #4]
 80064b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80064ba:	4413      	add	r3, r2
 80064bc:	4a0f      	ldr	r2, [pc, #60]	; (80064fc <lowlayer_writePulse+0x184>)
 80064be:	6053      	str	r3, [r2, #4]
	pulse_accumulate[2] += pulse2;
 80064c0:	4b0e      	ldr	r3, [pc, #56]	; (80064fc <lowlayer_writePulse+0x184>)
 80064c2:	689a      	ldr	r2, [r3, #8]
 80064c4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80064c8:	4413      	add	r3, r2
 80064ca:	4a0c      	ldr	r2, [pc, #48]	; (80064fc <lowlayer_writePulse+0x184>)
 80064cc:	6093      	str	r3, [r2, #8]
	pulse_accumulate[3] += pulse3;
 80064ce:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <lowlayer_writePulse+0x184>)
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80064d6:	4413      	add	r3, r2
 80064d8:	4a08      	ldr	r2, [pc, #32]	; (80064fc <lowlayer_writePulse+0x184>)
 80064da:	60d3      	str	r3, [r2, #12]

	return TRUE;
 80064dc:	2301      	movs	r3, #1
}
 80064de:	4618      	mov	r0, r3
 80064e0:	371c      	adds	r7, #28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd90      	pop	{r4, r7, pc}
 80064e6:	bf00      	nop
 80064e8:	40020000 	.word	0x40020000
 80064ec:	40020c00 	.word	0x40020c00
 80064f0:	60000002 	.word	0x60000002
 80064f4:	60000004 	.word	0x60000004
 80064f8:	60000006 	.word	0x60000006
 80064fc:	2000de90 	.word	0x2000de90

08006500 <lowlayer_resetEncoder>:

void	lowlayer_resetEncoder(void) {
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
	// Trigger
	uint8_t delay = 100;
 8006506:	2364      	movs	r3, #100	; 0x64
 8006508:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_SET);
 800650a:	2201      	movs	r2, #1
 800650c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006510:	4809      	ldr	r0, [pc, #36]	; (8006538 <lowlayer_resetEncoder+0x38>)
 8006512:	f005 fdfd 	bl	800c110 <HAL_GPIO_WritePin>
	while (delay--);
 8006516:	bf00      	nop
 8006518:	79fb      	ldrb	r3, [r7, #7]
 800651a:	1e5a      	subs	r2, r3, #1
 800651c:	71fa      	strb	r2, [r7, #7]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1fa      	bne.n	8006518 <lowlayer_resetEncoder+0x18>
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_RESET);
 8006522:	2200      	movs	r2, #0
 8006524:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006528:	4803      	ldr	r0, [pc, #12]	; (8006538 <lowlayer_resetEncoder+0x38>)
 800652a:	f005 fdf1 	bl	800c110 <HAL_GPIO_WritePin>
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40020c00 	.word	0x40020c00

0800653c <lowlayer_readLimitSwitch>:

uint8_t lowlayer_readLimitSwitch(void) {
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
	uint16_t read_data = FSMC_Read(ADDRESS_LIMIT);
 8006542:	4805      	ldr	r0, [pc, #20]	; (8006558 <lowlayer_readLimitSwitch+0x1c>)
 8006544:	f7fe f85f 	bl	8004606 <FSMC_Read>
 8006548:	4603      	mov	r3, r0
 800654a:	80fb      	strh	r3, [r7, #6]

	return (uint8_t)read_data;
 800654c:	88fb      	ldrh	r3, [r7, #6]
 800654e:	b2db      	uxtb	r3, r3
}
 8006550:	4618      	mov	r0, r3
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	60000020 	.word	0x60000020

0800655c <lowlayer_readEncoder>:

int32_t lowlayer_readEncoder(uint8_t encoder_num) {
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (encoder_num <= 2) {
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	2b02      	cmp	r3, #2
 800656a:	d81c      	bhi.n	80065a6 <lowlayer_readEncoder+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4);
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8006572:	3310      	adds	r3, #16
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4618      	mov	r0, r3
 8006578:	f7fe f845 	bl	8004606 <FSMC_Read>
 800657c:	4603      	mov	r3, r0
 800657e:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4 + 2);
 8006580:	79fb      	ldrb	r3, [r7, #7]
 8006582:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8006586:	3310      	adds	r3, #16
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	3302      	adds	r3, #2
 800658c:	4618      	mov	r0, r3
 800658e:	f7fe f83a 	bl	8004606 <FSMC_Read>
 8006592:	4603      	mov	r3, r0
 8006594:	813b      	strh	r3, [r7, #8]
		data = high_word;
 8006596:	893b      	ldrh	r3, [r7, #8]
 8006598:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	041a      	lsls	r2, r3, #16
 800659e:	897b      	ldrh	r3, [r7, #10]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	e001      	b.n	80065aa <lowlayer_readEncoder+0x4e>
	} else {
		data = 0;
 80065a6:	2300      	movs	r3, #0
 80065a8:	60fb      	str	r3, [r7, #12]
	}
	return data;
 80065aa:	68fb      	ldr	r3, [r7, #12]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <lowlayer_readCapture>:

int32_t lowlayer_readCapture(uint8_t capture_num) {
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	4603      	mov	r3, r0
 80065bc:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (capture_num <= 2) {
 80065be:	79fb      	ldrb	r3, [r7, #7]
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d81c      	bhi.n	80065fe <lowlayer_readCapture+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4);
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 80065ca:	3318      	adds	r3, #24
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4618      	mov	r0, r3
 80065d0:	f7fe f819 	bl	8004606 <FSMC_Read>
 80065d4:	4603      	mov	r3, r0
 80065d6:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4 + 2);
 80065d8:	79fb      	ldrb	r3, [r7, #7]
 80065da:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 80065de:	3318      	adds	r3, #24
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	3302      	adds	r3, #2
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7fe f80e 	bl	8004606 <FSMC_Read>
 80065ea:	4603      	mov	r3, r0
 80065ec:	813b      	strh	r3, [r7, #8]
		data = high_word;
 80065ee:	893b      	ldrh	r3, [r7, #8]
 80065f0:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	041a      	lsls	r2, r3, #16
 80065f6:	897b      	ldrh	r3, [r7, #10]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	e001      	b.n	8006602 <lowlayer_readCapture+0x4e>
	} else {
		data = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	60fb      	str	r3, [r7, #12]
	}
	return data;
 8006602:	68fb      	ldr	r3, [r7, #12]
}
 8006604:	4618      	mov	r0, r3
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <lowlayer_updateEncoder>:

void	lowlayer_updateEncoder(void) {
 800660c:	b590      	push	{r4, r7, lr}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 8006612:	2300      	movs	r3, #0
 8006614:	71fb      	strb	r3, [r7, #7]
 8006616:	e00b      	b.n	8006630 <lowlayer_updateEncoder+0x24>
		position_encoder[i] = lowlayer_readEncoder(i);
 8006618:	79fc      	ldrb	r4, [r7, #7]
 800661a:	79fb      	ldrb	r3, [r7, #7]
 800661c:	4618      	mov	r0, r3
 800661e:	f7ff ff9d 	bl	800655c <lowlayer_readEncoder>
 8006622:	4603      	mov	r3, r0
 8006624:	4a06      	ldr	r2, [pc, #24]	; (8006640 <lowlayer_updateEncoder+0x34>)
 8006626:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 800662a:	79fb      	ldrb	r3, [r7, #7]
 800662c:	3301      	adds	r3, #1
 800662e:	71fb      	strb	r3, [r7, #7]
 8006630:	79fb      	ldrb	r3, [r7, #7]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d9f0      	bls.n	8006618 <lowlayer_updateEncoder+0xc>
	}
}
 8006636:	bf00      	nop
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	bd90      	pop	{r4, r7, pc}
 8006640:	2000dea4 	.word	0x2000dea4

08006644 <lowlayer_updateCapture>:

void	lowlayer_updateCapture(void) {
 8006644:	b590      	push	{r4, r7, lr}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 800664a:	2300      	movs	r3, #0
 800664c:	71fb      	strb	r3, [r7, #7]
 800664e:	e00b      	b.n	8006668 <lowlayer_updateCapture+0x24>
			position_capture[i] = lowlayer_readCapture(i);
 8006650:	79fc      	ldrb	r4, [r7, #7]
 8006652:	79fb      	ldrb	r3, [r7, #7]
 8006654:	4618      	mov	r0, r3
 8006656:	f7ff ffad 	bl	80065b4 <lowlayer_readCapture>
 800665a:	4603      	mov	r3, r0
 800665c:	4a06      	ldr	r2, [pc, #24]	; (8006678 <lowlayer_updateCapture+0x34>)
 800665e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 8006662:	79fb      	ldrb	r3, [r7, #7]
 8006664:	3301      	adds	r3, #1
 8006666:	71fb      	strb	r3, [r7, #7]
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	2b02      	cmp	r3, #2
 800666c:	d9f0      	bls.n	8006650 <lowlayer_updateCapture+0xc>
	}
}
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	bd90      	pop	{r4, r7, pc}
 8006678:	2000deb4 	.word	0x2000deb4

0800667c <lowlayer_updateLimit>:

void	lowlayer_updateLimit(void) {
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
	uint8_t limit_data = lowlayer_readLimitSwitch();
 8006682:	f7ff ff5b 	bl	800653c <lowlayer_readLimitSwitch>
 8006686:	4603      	mov	r3, r0
 8006688:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 4; i++) {
 800668a:	2300      	movs	r3, #0
 800668c:	71fb      	strb	r3, [r7, #7]
 800668e:	e00d      	b.n	80066ac <lowlayer_updateLimit+0x30>
			limit_switch[i] = (limit_data & (0x01 << i)) ? 1 : 0;
 8006690:	79ba      	ldrb	r2, [r7, #6]
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	fa42 f303 	asr.w	r3, r2, r3
 8006698:	b2da      	uxtb	r2, r3
 800669a:	79fb      	ldrb	r3, [r7, #7]
 800669c:	f002 0201 	and.w	r2, r2, #1
 80066a0:	b2d1      	uxtb	r1, r2
 80066a2:	4a06      	ldr	r2, [pc, #24]	; (80066bc <lowlayer_updateLimit+0x40>)
 80066a4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 4; i++) {
 80066a6:	79fb      	ldrb	r3, [r7, #7]
 80066a8:	3301      	adds	r3, #1
 80066aa:	71fb      	strb	r3, [r7, #7]
 80066ac:	79fb      	ldrb	r3, [r7, #7]
 80066ae:	2b03      	cmp	r3, #3
 80066b0:	d9ee      	bls.n	8006690 <lowlayer_updateLimit+0x14>
	}
}
 80066b2:	bf00      	nop
 80066b4:	bf00      	nop
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	2000deb0 	.word	0x2000deb0

080066c0 <lowlayer_setOutput>:

void	lowlayer_setOutput(uint8_t value) {
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	71fb      	strb	r3, [r7, #7]
	if (value > 0) {
 80066ca:	79fb      	ldrb	r3, [r7, #7]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d006      	beq.n	80066de <lowlayer_setOutput+0x1e>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_SET);
 80066d0:	2201      	movs	r2, #1
 80066d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066d6:	4807      	ldr	r0, [pc, #28]	; (80066f4 <lowlayer_setOutput+0x34>)
 80066d8:	f005 fd1a 	bl	800c110 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
	}
}
 80066dc:	e005      	b.n	80066ea <lowlayer_setOutput+0x2a>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
 80066de:	2200      	movs	r2, #0
 80066e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066e4:	4803      	ldr	r0, [pc, #12]	; (80066f4 <lowlayer_setOutput+0x34>)
 80066e6:	f005 fd13 	bl	800c110 <HAL_GPIO_WritePin>
}
 80066ea:	bf00      	nop
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	40020400 	.word	0x40020400

080066f8 <lowlayer_CPLD_Init>:

void	lowlayer_CPLD_Init(void) {
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STOP_GPIO_Port, STOP_Pin, GPIO_PIN_SET); // STOP low active
 80066fc:	2201      	movs	r2, #1
 80066fe:	2140      	movs	r1, #64	; 0x40
 8006700:	4802      	ldr	r0, [pc, #8]	; (800670c <lowlayer_CPLD_Init+0x14>)
 8006702:	f005 fd05 	bl	800c110 <HAL_GPIO_WritePin>
}
 8006706:	bf00      	nop
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	40020c00 	.word	0x40020c00

08006710 <lowlayer_stepMotorInit>:

void	lowlayer_stepMotorInit(void) {
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // ENABLE low active
 8006714:	2201      	movs	r2, #1
 8006716:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800671a:	4808      	ldr	r0, [pc, #32]	; (800673c <lowlayer_stepMotorInit+0x2c>)
 800671c:	f005 fcf8 	bl	800c110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_RESET_GPIO_Port, STEP_RESET_Pin, GPIO_PIN_SET); // RESET low active
 8006720:	2201      	movs	r2, #1
 8006722:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006726:	4805      	ldr	r0, [pc, #20]	; (800673c <lowlayer_stepMotorInit+0x2c>)
 8006728:	f005 fcf2 	bl	800c110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_SET); // SLEEP low active
 800672c:	2201      	movs	r2, #1
 800672e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006732:	4802      	ldr	r0, [pc, #8]	; (800673c <lowlayer_stepMotorInit+0x2c>)
 8006734:	f005 fcec 	bl	800c110 <HAL_GPIO_WritePin>
}
 8006738:	bf00      	nop
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40020000 	.word	0x40020000

08006740 <scaraStartup>:
//											 "Over Velocity",
//											 "Over Accelerate",
//											 "Wrong Joint Num",
//											 "Wrong Coordinate"
//											};
void				scaraStartup(void) {
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	scaraSetScanFlag();
#endif
	lowlayer_CPLD_Init();
 8006744:	f7ff ffd8 	bl	80066f8 <lowlayer_CPLD_Init>
	lowlayer_stepMotorInit();
 8006748:	f7ff ffe2 	bl	8006710 <lowlayer_stepMotorInit>
	lowlayer_resetEncoder();
 800674c:	f7ff fed8 	bl	8006500 <lowlayer_resetEncoder>
	//lowlayer_writePulse(0, 0, 0, 0);
}
 8006750:	bf00      	nop
 8006752:	bd80      	pop	{r7, pc}
 8006754:	0000      	movs	r0, r0
	...

08006758 <scaraInitDuty>:
	return SCARA_STATUS_OK;
	
}

/* Compute duty corresponding to new command */
SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 8006758:	b084      	sub	sp, #16
 800675a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800675c:	ed2d 8b02 	vpush	{d8}
 8006760:	f5ad 7d7d 	sub.w	sp, sp, #1012	; 0x3f4
 8006764:	af90      	add	r7, sp, #576	; 0x240
 8006766:	f507 74e8 	add.w	r4, r7, #464	; 0x1d0
 800676a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if(DUTY_SPACE_TASK == command.space_type) {
 800676e:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8006772:	2b00      	cmp	r3, #0
 8006774:	f040 83d4 	bne.w	8006f20 <scaraInitDuty+0x7c8>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 8006778:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 800677c:	a3bd      	add	r3, pc, #756	; (adr r3, 8006a74 <scaraInitDuty+0x31c>)
 800677e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006782:	f7f9 ff39 	bl	80005f8 <__aeabi_dmul>
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	4610      	mov	r0, r2
 800678c:	4619      	mov	r1, r3
 800678e:	f04f 0200 	mov.w	r2, #0
 8006792:	4bb1      	ldr	r3, [pc, #708]	; (8006a58 <scaraInitDuty+0x300>)
 8006794:	f7fa f85a 	bl	800084c <__aeabi_ddiv>
 8006798:	4602      	mov	r2, r0
 800679a:	460b      	mov	r3, r1
 800679c:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80067a0:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d134      	bne.n	8006812 <scaraInitDuty+0xba>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 80067a8:	4bac      	ldr	r3, [pc, #688]	; (8006a5c <scaraInitDuty+0x304>)
 80067aa:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80067ae:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 80067b2:	f7f9 fd6b 	bl	800028c <__adddf3>
 80067b6:	4602      	mov	r2, r0
 80067b8:	460b      	mov	r3, r1
 80067ba:	f107 0108 	add.w	r1, r7, #8
 80067be:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= positionCurrent.y + command.target_point.y;
 80067c2:	4ba6      	ldr	r3, [pc, #664]	; (8006a5c <scaraInitDuty+0x304>)
 80067c4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80067c8:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 80067cc:	f7f9 fd5e 	bl	800028c <__adddf3>
 80067d0:	4602      	mov	r2, r0
 80067d2:	460b      	mov	r3, r1
 80067d4:	f107 0108 	add.w	r1, r7, #8
 80067d8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= positionCurrent.z + command.target_point.z;
 80067dc:	4b9f      	ldr	r3, [pc, #636]	; (8006a5c <scaraInitDuty+0x304>)
 80067de:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80067e2:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 80067e6:	f7f9 fd51 	bl	800028c <__adddf3>
 80067ea:	4602      	mov	r2, r0
 80067ec:	460b      	mov	r3, r1
 80067ee:	f107 0108 	add.w	r1, r7, #8
 80067f2:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 80067f6:	4b99      	ldr	r3, [pc, #612]	; (8006a5c <scaraInitDuty+0x304>)
 80067f8:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80067fc:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 8006800:	f7f9 fd44 	bl	800028c <__adddf3>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	f107 0108 	add.w	r1, r7, #8
 800680c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 8006810:	e01f      	b.n	8006852 <scaraInitDuty+0xfa>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8006812:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006816:	2b00      	cmp	r3, #0
 8006818:	d118      	bne.n	800684c <scaraInitDuty+0xf4>
			target_point.x 		= command.target_point.x;
 800681a:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 800681e:	f107 0108 	add.w	r1, r7, #8
 8006822:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= command.target_point.y;
 8006826:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800682a:	f107 0108 	add.w	r1, r7, #8
 800682e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= command.target_point.z;
 8006832:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8006836:	f107 0108 	add.w	r1, r7, #8
 800683a:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= command.target_point.roll;
 800683e:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 8006842:	f107 0108 	add.w	r1, r7, #8
 8006846:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 800684a:	e002      	b.n	8006852 <scaraInitDuty+0xfa>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 800684c:	230c      	movs	r3, #12
 800684e:	f000 bf0a 	b.w	8007666 <scaraInitDuty+0xf0e>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 8006852:	f107 0308 	add.w	r3, r7, #8
 8006856:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 800685a:	4b80      	ldr	r3, [pc, #512]	; (8006a5c <scaraInitDuty+0x304>)
 800685c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8006860:	f7f9 fd12 	bl	8000288 <__aeabi_dsub>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
		dir_angle = 1;
 800686c:	2301      	movs	r3, #1
 800686e:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
		if ( angle_s < 0) {
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	f04f 0300 	mov.w	r3, #0
 800687a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800687e:	f7fa f92d 	bl	8000adc <__aeabi_dcmplt>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <scaraInitDuty+0x136>
			dir_angle = -1;
 8006888:	23ff      	movs	r3, #255	; 0xff
 800688a:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
//		if(positionCurrent.roll + angle_s < -3.14 || positionCurrent.roll + angle_s > 3.14){
//			dir_angle = -dir_angle;
//			angle_s = (2*PI - fabs(angle_s))*dir_angle;
//		}

		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 800688e:	4b74      	ldr	r3, [pc, #464]	; (8006a60 <scaraInitDuty+0x308>)
 8006890:	2200      	movs	r2, #0
 8006892:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 8006894:	4b71      	ldr	r3, [pc, #452]	; (8006a5c <scaraInitDuty+0x304>)
 8006896:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800689a:	4971      	ldr	r1, [pc, #452]	; (8006a60 <scaraInitDuty+0x308>)
 800689c:	f501 6182 	add.w	r1, r1, #1040	; 0x410
 80068a0:	e9c1 2300 	strd	r2, r3, [r1]
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 80068a4:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d120      	bne.n	80068ee <scaraInitDuty+0x196>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 80068ac:	4b6c      	ldr	r3, [pc, #432]	; (8006a60 <scaraInitDuty+0x308>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 80068b2:	4c6a      	ldr	r4, [pc, #424]	; (8006a5c <scaraInitDuty+0x304>)
 80068b4:	f107 0208 	add.w	r2, r7, #8
 80068b8:	ab2e      	add	r3, sp, #184	; 0xb8
 80068ba:	4611      	mov	r1, r2
 80068bc:	22c0      	movs	r2, #192	; 0xc0
 80068be:	4618      	mov	r0, r3
 80068c0:	f00f fa46 	bl	8015d50 <memcpy>
 80068c4:	4668      	mov	r0, sp
 80068c6:	f104 0308 	add.w	r3, r4, #8
 80068ca:	22b8      	movs	r2, #184	; 0xb8
 80068cc:	4619      	mov	r1, r3
 80068ce:	f00f fa3f 	bl	8015d50 <memcpy>
 80068d2:	e894 000c 	ldmia.w	r4, {r2, r3}
 80068d6:	4863      	ldr	r0, [pc, #396]	; (8006a64 <scaraInitDuty+0x30c>)
 80068d8:	f000 feda 	bl	8007690 <scaraInitLine>
 80068dc:	4603      	mov	r3, r0
 80068de:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
			total_s = myDUTY.task.path.line.total_s;
 80068e2:	4b5f      	ldr	r3, [pc, #380]	; (8006a60 <scaraInitDuty+0x308>)
 80068e4:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80068e8:	e9c7 2368 	strd	r2, r3, [r7, #416]	; 0x1a0
 80068ec:	e053      	b.n	8006996 <scaraInitDuty+0x23e>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 80068ee:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d14c      	bne.n	8006990 <scaraInitDuty+0x238>
			SCARA_PositionTypeDef	center_point;
			target_point.z = positionCurrent.z;
 80068f6:	4b59      	ldr	r3, [pc, #356]	; (8006a5c <scaraInitDuty+0x304>)
 80068f8:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80068fc:	f107 0108 	add.w	r1, r7, #8
 8006900:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

			center_point.x 		= positionCurrent.x + command.sub_point.x;
 8006904:	4b55      	ldr	r3, [pc, #340]	; (8006a5c <scaraInitDuty+0x304>)
 8006906:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800690a:	e9d7 23c0 	ldrd	r2, r3, [r7, #768]	; 0x300
 800690e:	f7f9 fcbd 	bl	800028c <__adddf3>
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			center_point.y 		= positionCurrent.y + command.sub_point.y;
 800691a:	4b50      	ldr	r3, [pc, #320]	; (8006a5c <scaraInitDuty+0x304>)
 800691c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8006920:	e9d7 23c2 	ldrd	r2, r3, [r7, #776]	; 0x308
 8006924:	f7f9 fcb2 	bl	800028c <__adddf3>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			center_point.z 		= positionCurrent.z;
 8006930:	4b4a      	ldr	r3, [pc, #296]	; (8006a5c <scaraInitDuty+0x304>)
 8006932:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8006936:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 800693a:	4b49      	ldr	r3, [pc, #292]	; (8006a60 <scaraInitDuty+0x308>)
 800693c:	2201      	movs	r2, #1
 800693e:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 8006940:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8006944:	4c45      	ldr	r4, [pc, #276]	; (8006a5c <scaraInitDuty+0x304>)
 8006946:	938e      	str	r3, [sp, #568]	; 0x238
 8006948:	a85e      	add	r0, sp, #376	; 0x178
 800694a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800694e:	22c0      	movs	r2, #192	; 0xc0
 8006950:	4619      	mov	r1, r3
 8006952:	f00f f9fd 	bl	8015d50 <memcpy>
 8006956:	f107 0208 	add.w	r2, r7, #8
 800695a:	ab2e      	add	r3, sp, #184	; 0xb8
 800695c:	4611      	mov	r1, r2
 800695e:	22c0      	movs	r2, #192	; 0xc0
 8006960:	4618      	mov	r0, r3
 8006962:	f00f f9f5 	bl	8015d50 <memcpy>
 8006966:	4668      	mov	r0, sp
 8006968:	f104 0308 	add.w	r3, r4, #8
 800696c:	22b8      	movs	r2, #184	; 0xb8
 800696e:	4619      	mov	r1, r3
 8006970:	f00f f9ee 	bl	8015d50 <memcpy>
 8006974:	e894 000c 	ldmia.w	r4, {r2, r3}
 8006978:	483b      	ldr	r0, [pc, #236]	; (8006a68 <scaraInitDuty+0x310>)
 800697a:	f000 ff3d 	bl	80077f8 <scaraInitCircle>
 800697e:	4603      	mov	r3, r0
 8006980:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
										positionCurrent,
										target_point,
										center_point,
										command.arc_dir );
			total_s = myDUTY.task.path.circle.total_s;
 8006984:	4b36      	ldr	r3, [pc, #216]	; (8006a60 <scaraInitDuty+0x308>)
 8006986:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800698a:	e9c7 2368 	strd	r2, r3, [r7, #416]	; 0x1a0
 800698e:	e002      	b.n	8006996 <scaraInitDuty+0x23e>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 8006990:	2303      	movs	r3, #3
 8006992:	f000 be68 	b.w	8007666 <scaraInitDuty+0xf0e>
		}

		if ( SCARA_STATUS_OK != status) {
 8006996:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <scaraInitDuty+0x24e>
			return status;
 800699e:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 80069a2:	f000 be60 	b.w	8007666 <scaraInitDuty+0xf0e>
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 80069a6:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f040 80f7 	bne.w	8006b9e <scaraInitDuty+0x446>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80069b0:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d161      	bne.n	8006a7c <scaraInitDuty+0x324>
				//myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80069b8:	4b29      	ldr	r3, [pc, #164]	; (8006a60 <scaraInitDuty+0x308>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB1(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80069c0:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80069c4:	ed97 6b7c 	vldr	d6, [r7, #496]	; 0x1f0
 80069c8:	eeb0 2a46 	vmov.f32	s4, s12
 80069cc:	eef0 2a66 	vmov.f32	s5, s13
 80069d0:	eeb0 1a47 	vmov.f32	s2, s14
 80069d4:	eef0 1a67 	vmov.f32	s3, s15
 80069d8:	2201      	movs	r2, #1
 80069da:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 80069de:	2104      	movs	r1, #4
 80069e0:	4822      	ldr	r0, [pc, #136]	; (8006a6c <scaraInitDuty+0x314>)
 80069e2:	f001 f905 	bl	8007bf0 <scaraInitLSPB1>
 80069e6:	4603      	mov	r3, r0
 80069e8:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
										 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.time_total);
				//myDUTY.task.trajectory_3d.lspb.Tf might change at this point,
				myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 80069ec:	4a1c      	ldr	r2, [pc, #112]	; (8006a60 <scaraInitDuty+0x308>)
 80069ee:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 80069f2:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
				//myDUTY.task.trajectory_roll.linear.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
				myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 80069f6:	4b1a      	ldr	r3, [pc, #104]	; (8006a60 <scaraInitDuty+0x308>)
 80069f8:	e9d3 235a 	ldrd	r2, r3, [r3, #360]	; 0x168
 80069fc:	4918      	ldr	r1, [pc, #96]	; (8006a60 <scaraInitDuty+0x308>)
 80069fe:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006a02:	e9c1 2300 	strd	r2, r3, [r1]
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8006a06:	4b16      	ldr	r3, [pc, #88]	; (8006a60 <scaraInitDuty+0x308>)
 8006a08:	2202      	movs	r2, #2
 8006a0a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, myDUTY.time_total);
 8006a0e:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7f9 fd86 	bl	8000524 <__aeabi_i2d>
 8006a18:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8006a1c:	f7f9 fdec 	bl	80005f8 <__aeabi_dmul>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	ec43 2b16 	vmov	d6, r2, r3
 8006a28:	4b0d      	ldr	r3, [pc, #52]	; (8006a60 <scaraInitDuty+0x308>)
 8006a2a:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006a2e:	ed93 7b00 	vldr	d7, [r3]
 8006a32:	eeb0 1a47 	vmov.f32	s2, s14
 8006a36:	eef0 1a67 	vmov.f32	s3, s15
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	eeb0 0a46 	vmov.f32	s0, s12
 8006a40:	eef0 0a66 	vmov.f32	s1, s13
 8006a44:	2105      	movs	r1, #5
 8006a46:	480a      	ldr	r0, [pc, #40]	; (8006a70 <scaraInitDuty+0x318>)
 8006a48:	f001 f884 	bl	8007b54 <scaraInitLinear>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
 8006a52:	e256      	b.n	8006f02 <scaraInitDuty+0x7aa>
 8006a54:	f3af 8000 	nop.w
 8006a58:	40668000 	.word	0x40668000
 8006a5c:	2000eab8 	.word	0x2000eab8
 8006a60:	2000def8 	.word	0x2000def8
 8006a64:	2000df08 	.word	0x2000df08
 8006a68:	2000df78 	.word	0x2000df78
 8006a6c:	2000e010 	.word	0x2000e010
 8006a70:	2000e2e0 	.word	0x2000e2e0
 8006a74:	60000000 	.word	0x60000000
 8006a78:	400921fb 	.word	0x400921fb
			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006a7c:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f040 8089 	bne.w	8006b98 <scaraInitDuty+0x440>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8006a86:	4bba      	ldr	r3, [pc, #744]	; (8006d70 <scaraInitDuty+0x618>)
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8006a8e:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006a92:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006a96:	eeb0 2a46 	vmov.f32	s4, s12
 8006a9a:	eef0 2a66 	vmov.f32	s5, s13
 8006a9e:	eeb0 1a47 	vmov.f32	s2, s14
 8006aa2:	eef0 1a67 	vmov.f32	s3, s15
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8006aac:	2104      	movs	r1, #4
 8006aae:	48b1      	ldr	r0, [pc, #708]	; (8006d74 <scaraInitDuty+0x61c>)
 8006ab0:	f002 fab6 	bl	8009020 <scaraInitLSPB>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8006aba:	4bad      	ldr	r3, [pc, #692]	; (8006d70 <scaraInitDuty+0x618>)
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8006ac2:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006ac6:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006aca:	eeb0 2a46 	vmov.f32	s4, s12
 8006ace:	eef0 2a66 	vmov.f32	s5, s13
 8006ad2:	eeb0 1a47 	vmov.f32	s2, s14
 8006ad6:	eef0 1a67 	vmov.f32	s3, s15
 8006ada:	2200      	movs	r2, #0
 8006adc:	ed97 0b62 	vldr	d0, [r7, #392]	; 0x188
 8006ae0:	2105      	movs	r1, #5
 8006ae2:	48a5      	ldr	r0, [pc, #660]	; (8006d78 <scaraInitDuty+0x620>)
 8006ae4:	f002 fa9c 	bl	8009020 <scaraInitLSPB>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 8006aee:	4ba0      	ldr	r3, [pc, #640]	; (8006d70 <scaraInitDuty+0x618>)
 8006af0:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 8006af4:	4b9e      	ldr	r3, [pc, #632]	; (8006d70 <scaraInitDuty+0x618>)
 8006af6:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 8006afa:	f7fa f80d 	bl	8000b18 <__aeabi_dcmpgt>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d024      	beq.n	8006b4e <scaraInitDuty+0x3f6>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 8006b04:	4b9a      	ldr	r3, [pc, #616]	; (8006d70 <scaraInitDuty+0x618>)
 8006b06:	e9d3 235a 	ldrd	r2, r3, [r3, #360]	; 0x168
 8006b0a:	4999      	ldr	r1, [pc, #612]	; (8006d70 <scaraInitDuty+0x618>)
 8006b0c:	e9c1 23ba 	strd	r2, r3, [r1, #744]	; 0x2e8
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8006b10:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006b14:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006b18:	eeb0 2a46 	vmov.f32	s4, s12
 8006b1c:	eef0 2a66 	vmov.f32	s5, s13
 8006b20:	eeb0 1a47 	vmov.f32	s2, s14
 8006b24:	eef0 1a67 	vmov.f32	s3, s15
 8006b28:	2201      	movs	r2, #1
 8006b2a:	ed97 0b62 	vldr	d0, [r7, #392]	; 0x188
 8006b2e:	2105      	movs	r1, #5
 8006b30:	4891      	ldr	r0, [pc, #580]	; (8006d78 <scaraInitDuty+0x620>)
 8006b32:	f002 fa75 	bl	8009020 <scaraInitLSPB>
 8006b36:	4603      	mov	r3, r0
 8006b38:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 8006b3c:	4b8c      	ldr	r3, [pc, #560]	; (8006d70 <scaraInitDuty+0x618>)
 8006b3e:	e9d3 235a 	ldrd	r2, r3, [r3, #360]	; 0x168
 8006b42:	498b      	ldr	r1, [pc, #556]	; (8006d70 <scaraInitDuty+0x618>)
 8006b44:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006b48:	e9c1 2300 	strd	r2, r3, [r1]
 8006b4c:	e1d9      	b.n	8006f02 <scaraInitDuty+0x7aa>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 8006b4e:	4b88      	ldr	r3, [pc, #544]	; (8006d70 <scaraInitDuty+0x618>)
 8006b50:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 8006b54:	4986      	ldr	r1, [pc, #536]	; (8006d70 <scaraInitDuty+0x618>)
 8006b56:	e9c1 235a 	strd	r2, r3, [r1, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8006b5a:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006b5e:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006b62:	eeb0 2a46 	vmov.f32	s4, s12
 8006b66:	eef0 2a66 	vmov.f32	s5, s13
 8006b6a:	eeb0 1a47 	vmov.f32	s2, s14
 8006b6e:	eef0 1a67 	vmov.f32	s3, s15
 8006b72:	2201      	movs	r2, #1
 8006b74:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8006b78:	2104      	movs	r1, #4
 8006b7a:	487e      	ldr	r0, [pc, #504]	; (8006d74 <scaraInitDuty+0x61c>)
 8006b7c:	f002 fa50 	bl	8009020 <scaraInitLSPB>
 8006b80:	4603      	mov	r3, r0
 8006b82:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 8006b86:	4b7a      	ldr	r3, [pc, #488]	; (8006d70 <scaraInitDuty+0x618>)
 8006b88:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 8006b8c:	4978      	ldr	r1, [pc, #480]	; (8006d70 <scaraInitDuty+0x618>)
 8006b8e:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006b92:	e9c1 2300 	strd	r2, r3, [r1]
 8006b96:	e1b4      	b.n	8006f02 <scaraInitDuty+0x7aa>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 8006b98:	2308      	movs	r3, #8
 8006b9a:	f000 bd64 	b.w	8007666 <scaraInitDuty+0xf0e>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 8006b9e:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	f040 80f0 	bne.w	8006d88 <scaraInitDuty+0x630>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8006ba8:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d14d      	bne.n	8006c4c <scaraInitDuty+0x4f4>
				//myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006bb0:	4b6f      	ldr	r3, [pc, #444]	; (8006d70 <scaraInitDuty+0x618>)
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve1(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8006bb8:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006bbc:	ed97 6b7c 	vldr	d6, [r7, #496]	; 0x1f0
 8006bc0:	eeb0 2a46 	vmov.f32	s4, s12
 8006bc4:	eef0 2a66 	vmov.f32	s5, s13
 8006bc8:	eeb0 1a47 	vmov.f32	s2, s14
 8006bcc:	eef0 1a67 	vmov.f32	s3, s15
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8006bd6:	2104      	movs	r1, #4
 8006bd8:	4868      	ldr	r0, [pc, #416]	; (8006d7c <scaraInitDuty+0x624>)
 8006bda:	f001 facd 	bl	8008178 <scaraInitScurve1>
 8006bde:	4603      	mov	r3, r0
 8006be0:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
										 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.time_total);
				//myDUTY.task.trajectory_3d.lspb.Tf might change at this point,
				myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8006be4:	4a62      	ldr	r2, [pc, #392]	; (8006d70 <scaraInitDuty+0x618>)
 8006be6:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8006bea:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
				//myDUTY.task.trajectory_roll.linear.Tf = command.time_total;
				myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8006bee:	4b60      	ldr	r3, [pc, #384]	; (8006d70 <scaraInitDuty+0x618>)
 8006bf0:	e9d3 237e 	ldrd	r2, r3, [r3, #504]	; 0x1f8
 8006bf4:	495e      	ldr	r1, [pc, #376]	; (8006d70 <scaraInitDuty+0x618>)
 8006bf6:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006bfa:	e9c1 2300 	strd	r2, r3, [r1]
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8006bfe:	4b5c      	ldr	r3, [pc, #368]	; (8006d70 <scaraInitDuty+0x618>)
 8006c00:	2202      	movs	r2, #2
 8006c02:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, myDUTY.time_total);
 8006c06:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7f9 fc8a 	bl	8000524 <__aeabi_i2d>
 8006c10:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8006c14:	f7f9 fcf0 	bl	80005f8 <__aeabi_dmul>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	ec43 2b16 	vmov	d6, r2, r3
 8006c20:	4b53      	ldr	r3, [pc, #332]	; (8006d70 <scaraInitDuty+0x618>)
 8006c22:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006c26:	ed93 7b00 	vldr	d7, [r3]
 8006c2a:	eeb0 1a47 	vmov.f32	s2, s14
 8006c2e:	eef0 1a67 	vmov.f32	s3, s15
 8006c32:	2203      	movs	r2, #3
 8006c34:	eeb0 0a46 	vmov.f32	s0, s12
 8006c38:	eef0 0a66 	vmov.f32	s1, s13
 8006c3c:	2105      	movs	r1, #5
 8006c3e:	4850      	ldr	r0, [pc, #320]	; (8006d80 <scaraInitDuty+0x628>)
 8006c40:	f000 ff88 	bl	8007b54 <scaraInitLinear>
 8006c44:	4603      	mov	r3, r0
 8006c46:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
 8006c4a:	e15a      	b.n	8006f02 <scaraInitDuty+0x7aa>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006c4c:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f040 8089 	bne.w	8006d68 <scaraInitDuty+0x610>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006c56:	4b46      	ldr	r3, [pc, #280]	; (8006d70 <scaraInitDuty+0x618>)
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8006c5e:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006c62:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006c66:	eeb0 2a46 	vmov.f32	s4, s12
 8006c6a:	eef0 2a66 	vmov.f32	s5, s13
 8006c6e:	eeb0 1a47 	vmov.f32	s2, s14
 8006c72:	eef0 1a67 	vmov.f32	s3, s15
 8006c76:	2200      	movs	r2, #0
 8006c78:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8006c7c:	2104      	movs	r1, #4
 8006c7e:	483f      	ldr	r0, [pc, #252]	; (8006d7c <scaraInitDuty+0x624>)
 8006c80:	f002 fda0 	bl	80097c4 <scaraInitScurve>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006c8a:	4b39      	ldr	r3, [pc, #228]	; (8006d70 <scaraInitDuty+0x618>)
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8006c92:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006c96:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006c9a:	eeb0 2a46 	vmov.f32	s4, s12
 8006c9e:	eef0 2a66 	vmov.f32	s5, s13
 8006ca2:	eeb0 1a47 	vmov.f32	s2, s14
 8006ca6:	eef0 1a67 	vmov.f32	s3, s15
 8006caa:	2200      	movs	r2, #0
 8006cac:	ed97 0b62 	vldr	d0, [r7, #392]	; 0x188
 8006cb0:	2105      	movs	r1, #5
 8006cb2:	4834      	ldr	r0, [pc, #208]	; (8006d84 <scaraInitDuty+0x62c>)
 8006cb4:	f002 fd86 	bl	80097c4 <scaraInitScurve>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 8006cbe:	4b2c      	ldr	r3, [pc, #176]	; (8006d70 <scaraInitDuty+0x618>)
 8006cc0:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 8006cc4:	4b2a      	ldr	r3, [pc, #168]	; (8006d70 <scaraInitDuty+0x618>)
 8006cc6:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 8006cca:	f7f9 ff25 	bl	8000b18 <__aeabi_dcmpgt>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d024      	beq.n	8006d1e <scaraInitDuty+0x5c6>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 8006cd4:	4b26      	ldr	r3, [pc, #152]	; (8006d70 <scaraInitDuty+0x618>)
 8006cd6:	e9d3 237e 	ldrd	r2, r3, [r3, #504]	; 0x1f8
 8006cda:	4925      	ldr	r1, [pc, #148]	; (8006d70 <scaraInitDuty+0x618>)
 8006cdc:	e9c1 23de 	strd	r2, r3, [r1, #888]	; 0x378
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8006ce0:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006ce4:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006ce8:	eeb0 2a46 	vmov.f32	s4, s12
 8006cec:	eef0 2a66 	vmov.f32	s5, s13
 8006cf0:	eeb0 1a47 	vmov.f32	s2, s14
 8006cf4:	eef0 1a67 	vmov.f32	s3, s15
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	ed97 0b62 	vldr	d0, [r7, #392]	; 0x188
 8006cfe:	2105      	movs	r1, #5
 8006d00:	4820      	ldr	r0, [pc, #128]	; (8006d84 <scaraInitDuty+0x62c>)
 8006d02:	f002 fd5f 	bl	80097c4 <scaraInitScurve>
 8006d06:	4603      	mov	r3, r0
 8006d08:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8006d0c:	4b18      	ldr	r3, [pc, #96]	; (8006d70 <scaraInitDuty+0x618>)
 8006d0e:	e9d3 237e 	ldrd	r2, r3, [r3, #504]	; 0x1f8
 8006d12:	4917      	ldr	r1, [pc, #92]	; (8006d70 <scaraInitDuty+0x618>)
 8006d14:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006d18:	e9c1 2300 	strd	r2, r3, [r1]
 8006d1c:	e0f1      	b.n	8006f02 <scaraInitDuty+0x7aa>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8006d1e:	4b14      	ldr	r3, [pc, #80]	; (8006d70 <scaraInitDuty+0x618>)
 8006d20:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 8006d24:	4912      	ldr	r1, [pc, #72]	; (8006d70 <scaraInitDuty+0x618>)
 8006d26:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8006d2a:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006d2e:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006d32:	eeb0 2a46 	vmov.f32	s4, s12
 8006d36:	eef0 2a66 	vmov.f32	s5, s13
 8006d3a:	eeb0 1a47 	vmov.f32	s2, s14
 8006d3e:	eef0 1a67 	vmov.f32	s3, s15
 8006d42:	2201      	movs	r2, #1
 8006d44:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8006d48:	2104      	movs	r1, #4
 8006d4a:	480c      	ldr	r0, [pc, #48]	; (8006d7c <scaraInitDuty+0x624>)
 8006d4c:	f002 fd3a 	bl	80097c4 <scaraInitScurve>
 8006d50:	4603      	mov	r3, r0
 8006d52:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 8006d56:	4b06      	ldr	r3, [pc, #24]	; (8006d70 <scaraInitDuty+0x618>)
 8006d58:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 8006d5c:	4904      	ldr	r1, [pc, #16]	; (8006d70 <scaraInitDuty+0x618>)
 8006d5e:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006d62:	e9c1 2300 	strd	r2, r3, [r1]
 8006d66:	e0cc      	b.n	8006f02 <scaraInitDuty+0x7aa>
				}
			}else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 8006d68:	2308      	movs	r3, #8
 8006d6a:	f000 bc7c 	b.w	8007666 <scaraInitDuty+0xf0e>
 8006d6e:	bf00      	nop
 8006d70:	2000def8 	.word	0x2000def8
 8006d74:	2000e010 	.word	0x2000e010
 8006d78:	2000e190 	.word	0x2000e190
 8006d7c:	2000e090 	.word	0x2000e090
 8006d80:	2000e2e0 	.word	0x2000e2e0
 8006d84:	2000e210 	.word	0x2000e210
			}
		}else if(DUTY_TRAJECTORY_LINEAR == command.trajec_type){
 8006d88:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d172      	bne.n	8006e76 <scaraInitDuty+0x71e>
			//myDUTY.time_total = command.time_total;
			myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8006d90:	4ab1      	ldr	r2, [pc, #708]	; (8007058 <scaraInitDuty+0x900>)
 8006d92:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8006d96:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
			myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8006d9a:	4baf      	ldr	r3, [pc, #700]	; (8007058 <scaraInitDuty+0x900>)
 8006d9c:	2202      	movs	r2, #2
 8006d9e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
			myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8006da2:	4bad      	ldr	r3, [pc, #692]	; (8007058 <scaraInitDuty+0x900>)
 8006da4:	2202      	movs	r2, #2
 8006da6:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			if(command.modeInit_type == DUTY_MODE_INIT_QT){
 8006daa:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d118      	bne.n	8006de4 <scaraInitDuty+0x68c>
				status1 = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, fabs(total_s), DUTY_MODE_INIT_QT, command.time_total);
 8006db2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006db6:	603b      	str	r3, [r7, #0]
 8006db8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006dbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dc0:	607b      	str	r3, [r7, #4]
 8006dc2:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8006dc6:	eeb0 1a47 	vmov.f32	s2, s14
 8006dca:	eef0 1a67 	vmov.f32	s3, s15
 8006dce:	2203      	movs	r2, #3
 8006dd0:	ed97 0b00 	vldr	d0, [r7]
 8006dd4:	2104      	movs	r1, #4
 8006dd6:	48a1      	ldr	r0, [pc, #644]	; (800705c <scaraInitDuty+0x904>)
 8006dd8:	f000 febc 	bl	8007b54 <scaraInitLinear>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
 8006de2:	e01d      	b.n	8006e20 <scaraInitDuty+0x6c8>
			}else if(command.modeInit_type == DUTY_MODE_INIT_QV){
 8006de4:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d116      	bne.n	8006e1a <scaraInitDuty+0x6c2>
				status1 = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, fabs(total_s), DUTY_MODE_INIT_QV, command.v_factor);
 8006dec:	f8d7 51a0 	ldr.w	r5, [r7, #416]	; 0x1a0
 8006df0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006df4:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8006df8:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006dfc:	eeb0 1a47 	vmov.f32	s2, s14
 8006e00:	eef0 1a67 	vmov.f32	s3, s15
 8006e04:	2202      	movs	r2, #2
 8006e06:	ec46 5b10 	vmov	d0, r5, r6
 8006e0a:	2104      	movs	r1, #4
 8006e0c:	4893      	ldr	r0, [pc, #588]	; (800705c <scaraInitDuty+0x904>)
 8006e0e:	f000 fea1 	bl	8007b54 <scaraInitLinear>
 8006e12:	4603      	mov	r3, r0
 8006e14:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
 8006e18:	e002      	b.n	8006e20 <scaraInitDuty+0x6c8>
			}else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 8006e1a:	2308      	movs	r3, #8
 8006e1c:	f000 bc23 	b.w	8007666 <scaraInitDuty+0xf0e>
			}
			myDUTY.time_total = myDUTY.task.trajectory_3d.linear.Tf;
 8006e20:	4b8d      	ldr	r3, [pc, #564]	; (8007058 <scaraInitDuty+0x900>)
 8006e22:	e9d3 23a0 	ldrd	r2, r3, [r3, #640]	; 0x280
 8006e26:	498c      	ldr	r1, [pc, #560]	; (8007058 <scaraInitDuty+0x900>)
 8006e28:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006e2c:	e9c1 2300 	strd	r2, r3, [r1]
			status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, myDUTY.time_total);
 8006e30:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7f9 fb75 	bl	8000524 <__aeabi_i2d>
 8006e3a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8006e3e:	f7f9 fbdb 	bl	80005f8 <__aeabi_dmul>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	ec43 2b16 	vmov	d6, r2, r3
 8006e4a:	4b83      	ldr	r3, [pc, #524]	; (8007058 <scaraInitDuty+0x900>)
 8006e4c:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006e50:	ed93 7b00 	vldr	d7, [r3]
 8006e54:	eeb0 1a47 	vmov.f32	s2, s14
 8006e58:	eef0 1a67 	vmov.f32	s3, s15
 8006e5c:	2203      	movs	r2, #3
 8006e5e:	eeb0 0a46 	vmov.f32	s0, s12
 8006e62:	eef0 0a66 	vmov.f32	s1, s13
 8006e66:	2105      	movs	r1, #5
 8006e68:	487d      	ldr	r0, [pc, #500]	; (8007060 <scaraInitDuty+0x908>)
 8006e6a:	f000 fe73 	bl	8007b54 <scaraInitLinear>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
 8006e74:	e045      	b.n	8006f02 <scaraInitDuty+0x7aa>
		}else if(DUTY_TRAJECTORY_GCODE_LSPB == command.trajec_type){
 8006e76:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d13f      	bne.n	8006efe <scaraInitDuty+0x7a6>
			status1 = SCARA_STATUS_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
			myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8006e84:	4a74      	ldr	r2, [pc, #464]	; (8007058 <scaraInitDuty+0x900>)
 8006e86:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8006e8a:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
			myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_GCODE_LSPB;
 8006e8e:	4b72      	ldr	r3, [pc, #456]	; (8007058 <scaraInitDuty+0x900>)
 8006e90:	2203      	movs	r2, #3
 8006e92:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
			myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8006e96:	4b70      	ldr	r3, [pc, #448]	; (8007058 <scaraInitDuty+0x900>)
 8006e98:	2202      	movs	r2, #2
 8006e9a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			myDUTY.time_total = command.time_total;
 8006e9e:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8006ea2:	496d      	ldr	r1, [pc, #436]	; (8007058 <scaraInitDuty+0x900>)
 8006ea4:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006ea8:	e9c1 2300 	strd	r2, r3, [r1]
			status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, command.time_total - last_T);
 8006eac:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7f9 fb37 	bl	8000524 <__aeabi_i2d>
 8006eb6:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8006eba:	f7f9 fb9d 	bl	80005f8 <__aeabi_dmul>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	ec43 2b18 	vmov	d8, r2, r3
 8006ec6:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8006eca:	4b66      	ldr	r3, [pc, #408]	; (8007064 <scaraInitDuty+0x90c>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	f7f9 f9da 	bl	8000288 <__aeabi_dsub>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	ec43 2b17 	vmov	d7, r2, r3
 8006edc:	eeb0 1a47 	vmov.f32	s2, s14
 8006ee0:	eef0 1a67 	vmov.f32	s3, s15
 8006ee4:	2203      	movs	r2, #3
 8006ee6:	eeb0 0a48 	vmov.f32	s0, s16
 8006eea:	eef0 0a68 	vmov.f32	s1, s17
 8006eee:	2105      	movs	r1, #5
 8006ef0:	485b      	ldr	r0, [pc, #364]	; (8007060 <scaraInitDuty+0x908>)
 8006ef2:	f000 fe2f 	bl	8007b54 <scaraInitLinear>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
 8006efc:	e001      	b.n	8006f02 <scaraInitDuty+0x7aa>
		}else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8006efe:	2305      	movs	r3, #5
 8006f00:	e3b1      	b.n	8007666 <scaraInitDuty+0xf0e>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 8006f02:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d002      	beq.n	8006f10 <scaraInitDuty+0x7b8>
			return status1;
 8006f0a:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 8006f0e:	e3aa      	b.n	8007666 <scaraInitDuty+0xf0e>
		}
		if ( SCARA_STATUS_OK != status2) {
 8006f10:	f897 31ad 	ldrb.w	r3, [r7, #429]	; 0x1ad
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 8378 	beq.w	800760a <scaraInitDuty+0xeb2>
			return status2;
 8006f1a:	f897 31ad 	ldrb.w	r3, [r7, #429]	; 0x1ad
 8006f1e:	e3a2      	b.n	8007666 <scaraInitDuty+0xf0e>
		}


	
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 8006f20:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	f040 836e 	bne.w	8007606 <scaraInitDuty+0xeae>
		/*----------- Space Joint ------------*/
		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 8006f2a:	4b4b      	ldr	r3, [pc, #300]	; (8007058 <scaraInitDuty+0x900>)
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 8006f30:	4b4d      	ldr	r3, [pc, #308]	; (8007068 <scaraInitDuty+0x910>)
 8006f32:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8006f36:	4948      	ldr	r1, [pc, #288]	; (8007058 <scaraInitDuty+0x900>)
 8006f38:	f601 2118 	addw	r1, r1, #2584	; 0xa18
 8006f3c:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 8006f40:	4b49      	ldr	r3, [pc, #292]	; (8007068 <scaraInitDuty+0x910>)
 8006f42:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8006f46:	4944      	ldr	r1, [pc, #272]	; (8007058 <scaraInitDuty+0x900>)
 8006f48:	f501 6122 	add.w	r1, r1, #2592	; 0xa20
 8006f4c:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 8006f50:	4b45      	ldr	r3, [pc, #276]	; (8007068 <scaraInitDuty+0x910>)
 8006f52:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8006f56:	4940      	ldr	r1, [pc, #256]	; (8007058 <scaraInitDuty+0x900>)
 8006f58:	f601 2128 	addw	r1, r1, #2600	; 0xa28
 8006f5c:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 8006f60:	4b41      	ldr	r3, [pc, #260]	; (8007068 <scaraInitDuty+0x910>)
 8006f62:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8006f66:	493c      	ldr	r1, [pc, #240]	; (8007058 <scaraInitDuty+0x900>)
 8006f68:	f501 6123 	add.w	r1, r1, #2608	; 0xa30
 8006f6c:	e9c1 2300 	strd	r2, r3, [r1]

		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 8006f70:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 8006f74:	a336      	add	r3, pc, #216	; (adr r3, 8007050 <scaraInitDuty+0x8f8>)
 8006f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7a:	f7f9 fb3d 	bl	80005f8 <__aeabi_dmul>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4610      	mov	r0, r2
 8006f84:	4619      	mov	r1, r3
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	4b38      	ldr	r3, [pc, #224]	; (800706c <scaraInitDuty+0x914>)
 8006f8c:	f7f9 fc5e 	bl	800084c <__aeabi_ddiv>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8006f98:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d12c      	bne.n	8006ffa <scaraInitDuty+0x8a2>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 8006fa0:	4b31      	ldr	r3, [pc, #196]	; (8007068 <scaraInitDuty+0x910>)
 8006fa2:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8006fa6:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006faa:	f7f9 f96f 	bl	800028c <__adddf3>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			target_point.y 		= positionCurrent.y + command.target_point.y;
 8006fb6:	4b2c      	ldr	r3, [pc, #176]	; (8007068 <scaraInitDuty+0x910>)
 8006fb8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8006fbc:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 8006fc0:	f7f9 f964 	bl	800028c <__adddf3>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			target_point.z 		= positionCurrent.z + command.target_point.z;
 8006fcc:	4b26      	ldr	r3, [pc, #152]	; (8007068 <scaraInitDuty+0x910>)
 8006fce:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8006fd2:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8006fd6:	f7f9 f959 	bl	800028c <__adddf3>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8006fe2:	4b21      	ldr	r3, [pc, #132]	; (8007068 <scaraInitDuty+0x910>)
 8006fe4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 8006fe8:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 8006fec:	f7f9 f94e 	bl	800028c <__adddf3>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
 8006ff8:	e016      	b.n	8007028 <scaraInitDuty+0x8d0>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8006ffa:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d110      	bne.n	8007024 <scaraInitDuty+0x8cc>
			target_point.x 		= command.target_point.x;
 8007002:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8007006:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			target_point.y 		= command.target_point.y;
 800700a:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800700e:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			target_point.z 		= command.target_point.z;
 8007012:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8007016:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
			target_point.roll	= command.target_point.roll;
 800701a:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 800701e:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
 8007022:	e001      	b.n	8007028 <scaraInitDuty+0x8d0>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 8007024:	230c      	movs	r3, #12
 8007026:	e31e      	b.n	8007666 <scaraInitDuty+0xf0e>
		}

		if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 8007028:	4c0f      	ldr	r4, [pc, #60]	; (8007068 <scaraInitDuty+0x910>)
 800702a:	f107 05c8 	add.w	r5, r7, #200	; 0xc8
 800702e:	4668      	mov	r0, sp
 8007030:	f104 0308 	add.w	r3, r4, #8
 8007034:	22b8      	movs	r2, #184	; 0xb8
 8007036:	4619      	mov	r1, r3
 8007038:	f00e fe8a 	bl	8015d50 <memcpy>
 800703c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8007040:	4628      	mov	r0, r5
 8007042:	f7fe f861 	bl	8005108 <kinematicInverse>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d111      	bne.n	8007070 <scaraInitDuty+0x918>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 800704c:	2307      	movs	r3, #7
 800704e:	e30a      	b.n	8007666 <scaraInitDuty+0xf0e>
 8007050:	60000000 	.word	0x60000000
 8007054:	400921fb 	.word	0x400921fb
 8007058:	2000def8 	.word	0x2000def8
 800705c:	2000e160 	.word	0x2000e160
 8007060:	2000e2e0 	.word	0x2000e2e0
 8007064:	2000dd18 	.word	0x2000dd18
 8007068:	2000eab8 	.word	0x2000eab8
 800706c:	40668000 	.word	0x40668000
		}
		// Trajectory 4 profile
		double q[4];
		q[0] = target_point.Theta1 - positionCurrent.Theta1;
 8007070:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 8007074:	4bc4      	ldr	r3, [pc, #784]	; (8007388 <scaraInitDuty+0xc30>)
 8007076:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800707a:	f7f9 f905 	bl	8000288 <__aeabi_dsub>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	f107 0108 	add.w	r1, r7, #8
 8007086:	e9c1 2300 	strd	r2, r3, [r1]
		q[1] = target_point.Theta2 - positionCurrent.Theta2;
 800708a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 800708e:	4bbe      	ldr	r3, [pc, #760]	; (8007388 <scaraInitDuty+0xc30>)
 8007090:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8007094:	f7f9 f8f8 	bl	8000288 <__aeabi_dsub>
 8007098:	4602      	mov	r2, r0
 800709a:	460b      	mov	r3, r1
 800709c:	f107 0108 	add.w	r1, r7, #8
 80070a0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		q[2] = target_point.D3 	   - positionCurrent.D3;
 80070a4:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80070a8:	4bb7      	ldr	r3, [pc, #732]	; (8007388 <scaraInitDuty+0xc30>)
 80070aa:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80070ae:	f7f9 f8eb 	bl	8000288 <__aeabi_dsub>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	f107 0108 	add.w	r1, r7, #8
 80070ba:	e9c1 2304 	strd	r2, r3, [r1, #16]
		q[3] = target_point.Theta4 - positionCurrent.Theta4;
 80070be:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80070c2:	4bb1      	ldr	r3, [pc, #708]	; (8007388 <scaraInitDuty+0xc30>)
 80070c4:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80070c8:	f7f9 f8de 	bl	8000288 <__aeabi_dsub>
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	f107 0108 	add.w	r1, r7, #8
 80070d4:	e9c1 2306 	strd	r2, r3, [r1, #24]

		// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 80070d8:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f040 8146 	bne.w	800736e <scaraInitDuty+0xc16>
			// Mode Init Time
			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80070e2:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d161      	bne.n	80071ae <scaraInitDuty+0xa56>
				for ( uint8_t i = 0; i < 4; i++) {
 80070ea:	2300      	movs	r3, #0
 80070ec:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
 80070f0:	e051      	b.n	8007196 <scaraInitDuty+0xa3e>
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80070f2:	f897 219e 	ldrb.w	r2, [r7, #414]	; 0x19e
 80070f6:	49a5      	ldr	r1, [pc, #660]	; (800738c <scaraInitDuty+0xc34>)
 80070f8:	4613      	mov	r3, r2
 80070fa:	005b      	lsls	r3, r3, #1
 80070fc:	4413      	add	r3, r2
 80070fe:	01db      	lsls	r3, r3, #7
 8007100:	440b      	add	r3, r1
 8007102:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007106:	2200      	movs	r2, #0
 8007108:	701a      	strb	r2, [r3, #0]
					myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 800710a:	f897 219e 	ldrb.w	r2, [r7, #414]	; 0x19e
 800710e:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8007112:	4c9e      	ldr	r4, [pc, #632]	; (800738c <scaraInitDuty+0xc34>)
 8007114:	4613      	mov	r3, r2
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	4413      	add	r3, r2
 800711a:	01db      	lsls	r3, r3, #7
 800711c:	4423      	add	r3, r4
 800711e:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8007122:	e9c3 0100 	strd	r0, r1, [r3]
					status1 = scaraInitLSPB1(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8007126:	f897 219e 	ldrb.w	r2, [r7, #414]	; 0x19e
 800712a:	4613      	mov	r3, r2
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	4413      	add	r3, r2
 8007130:	01db      	lsls	r3, r3, #7
 8007132:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8007136:	4a95      	ldr	r2, [pc, #596]	; (800738c <scaraInitDuty+0xc34>)
 8007138:	1898      	adds	r0, r3, r2
 800713a:	f897 319e 	ldrb.w	r3, [r7, #414]	; 0x19e
 800713e:	4a94      	ldr	r2, [pc, #592]	; (8007390 <scaraInitDuty+0xc38>)
 8007140:	5cd1      	ldrb	r1, [r2, r3]
 8007142:	f897 319e 	ldrb.w	r3, [r7, #414]	; 0x19e
 8007146:	f107 0208 	add.w	r2, r7, #8
 800714a:	00db      	lsls	r3, r3, #3
 800714c:	4413      	add	r3, r2
 800714e:	ed93 7b00 	vldr	d7, [r3]
 8007152:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8007156:	ed97 5b7c 	vldr	d5, [r7, #496]	; 0x1f0
 800715a:	eeb0 2a45 	vmov.f32	s4, s10
 800715e:	eef0 2a65 	vmov.f32	s5, s11
 8007162:	eeb0 1a46 	vmov.f32	s2, s12
 8007166:	eef0 1a66 	vmov.f32	s3, s13
 800716a:	2201      	movs	r2, #1
 800716c:	eeb0 0a47 	vmov.f32	s0, s14
 8007170:	eef0 0a67 	vmov.f32	s1, s15
 8007174:	f000 fd3c 	bl	8007bf0 <scaraInitLSPB1>
 8007178:	4603      	mov	r3, r0
 800717a:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
										q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.time_total);
					if(status1 != SCARA_STATUS_OK){
 800717e:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 8007182:	2b00      	cmp	r3, #0
 8007184:	d002      	beq.n	800718c <scaraInitDuty+0xa34>
						return status1;
 8007186:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 800718a:	e26c      	b.n	8007666 <scaraInitDuty+0xf0e>
				for ( uint8_t i = 0; i < 4; i++) {
 800718c:	f897 319e 	ldrb.w	r3, [r7, #414]	; 0x19e
 8007190:	3301      	adds	r3, #1
 8007192:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
 8007196:	f897 319e 	ldrb.w	r3, [r7, #414]	; 0x19e
 800719a:	2b03      	cmp	r3, #3
 800719c:	d9a9      	bls.n	80070f2 <scaraInitDuty+0x99a>
					}
				}
				myDUTY.time_total = command.time_total;
 800719e:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 80071a2:	497a      	ldr	r1, [pc, #488]	; (800738c <scaraInitDuty+0xc34>)
 80071a4:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80071a8:	e9c1 2300 	strd	r2, r3, [r1]
 80071ac:	e22d      	b.n	800760a <scaraInitDuty+0xeb2>
			// Mode Init Acc
			} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 80071ae:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f040 80d9 	bne.w	800736a <scaraInitDuty+0xc12>
				for ( uint8_t i = 0; i < 4; i++) {
 80071b8:	2300      	movs	r3, #0
 80071ba:	f887 319d 	strb.w	r3, [r7, #413]	; 0x19d
 80071be:	e03c      	b.n	800723a <scaraInitDuty+0xae2>
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80071c0:	f897 219d 	ldrb.w	r2, [r7, #413]	; 0x19d
 80071c4:	4971      	ldr	r1, [pc, #452]	; (800738c <scaraInitDuty+0xc34>)
 80071c6:	4613      	mov	r3, r2
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	4413      	add	r3, r2
 80071cc:	01db      	lsls	r3, r3, #7
 80071ce:	440b      	add	r3, r1
 80071d0:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80071d4:	2200      	movs	r2, #0
 80071d6:	701a      	strb	r2, [r3, #0]
					status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80071d8:	f897 219d 	ldrb.w	r2, [r7, #413]	; 0x19d
 80071dc:	4613      	mov	r3, r2
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	4413      	add	r3, r2
 80071e2:	01db      	lsls	r3, r3, #7
 80071e4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80071e8:	4a68      	ldr	r2, [pc, #416]	; (800738c <scaraInitDuty+0xc34>)
 80071ea:	1898      	adds	r0, r3, r2
 80071ec:	f897 319d 	ldrb.w	r3, [r7, #413]	; 0x19d
 80071f0:	4a67      	ldr	r2, [pc, #412]	; (8007390 <scaraInitDuty+0xc38>)
 80071f2:	5cd1      	ldrb	r1, [r2, r3]
 80071f4:	f897 319d 	ldrb.w	r3, [r7, #413]	; 0x19d
 80071f8:	f107 0208 	add.w	r2, r7, #8
 80071fc:	00db      	lsls	r3, r3, #3
 80071fe:	4413      	add	r3, r2
 8007200:	ed93 7b00 	vldr	d7, [r3]
 8007204:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8007208:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 800720c:	eeb0 2a45 	vmov.f32	s4, s10
 8007210:	eef0 2a65 	vmov.f32	s5, s11
 8007214:	eeb0 1a46 	vmov.f32	s2, s12
 8007218:	eef0 1a66 	vmov.f32	s3, s13
 800721c:	2200      	movs	r2, #0
 800721e:	eeb0 0a47 	vmov.f32	s0, s14
 8007222:	eef0 0a67 	vmov.f32	s1, s15
 8007226:	f001 fefb 	bl	8009020 <scaraInitLSPB>
 800722a:	4603      	mov	r3, r0
 800722c:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
				for ( uint8_t i = 0; i < 4; i++) {
 8007230:	f897 319d 	ldrb.w	r3, [r7, #413]	; 0x19d
 8007234:	3301      	adds	r3, #1
 8007236:	f887 319d 	strb.w	r3, [r7, #413]	; 0x19d
 800723a:	f897 319d 	ldrb.w	r3, [r7, #413]	; 0x19d
 800723e:	2b03      	cmp	r3, #3
 8007240:	d9be      	bls.n	80071c0 <scaraInitDuty+0xa68>
										q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				}
				myDUTY.time_total = 0;
 8007242:	4b52      	ldr	r3, [pc, #328]	; (800738c <scaraInitDuty+0xc34>)
 8007244:	f603 2138 	addw	r1, r3, #2616	; 0xa38
 8007248:	f04f 0200 	mov.w	r2, #0
 800724c:	f04f 0300 	mov.w	r3, #0
 8007250:	e9c1 2300 	strd	r2, r3, [r1]
				for ( uint8_t i = 0; i < 4; i++) {
 8007254:	2300      	movs	r3, #0
 8007256:	f887 319c 	strb.w	r3, [r7, #412]	; 0x19c
 800725a:	e02b      	b.n	80072b4 <scaraInitDuty+0xb5c>
					if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 800725c:	f897 219c 	ldrb.w	r2, [r7, #412]	; 0x19c
 8007260:	494a      	ldr	r1, [pc, #296]	; (800738c <scaraInitDuty+0xc34>)
 8007262:	4613      	mov	r3, r2
 8007264:	005b      	lsls	r3, r3, #1
 8007266:	4413      	add	r3, r2
 8007268:	01db      	lsls	r3, r3, #7
 800726a:	440b      	add	r3, r1
 800726c:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8007270:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007274:	4b45      	ldr	r3, [pc, #276]	; (800738c <scaraInitDuty+0xc34>)
 8007276:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f7f9 fc4b 	bl	8000b18 <__aeabi_dcmpgt>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d010      	beq.n	80072aa <scaraInitDuty+0xb52>
						myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8007288:	f897 219c 	ldrb.w	r2, [r7, #412]	; 0x19c
 800728c:	493f      	ldr	r1, [pc, #252]	; (800738c <scaraInitDuty+0xc34>)
 800728e:	4613      	mov	r3, r2
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	4413      	add	r3, r2
 8007294:	01db      	lsls	r3, r3, #7
 8007296:	440b      	add	r3, r1
 8007298:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	493a      	ldr	r1, [pc, #232]	; (800738c <scaraInitDuty+0xc34>)
 80072a2:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80072a6:	e9c1 2300 	strd	r2, r3, [r1]
				for ( uint8_t i = 0; i < 4; i++) {
 80072aa:	f897 319c 	ldrb.w	r3, [r7, #412]	; 0x19c
 80072ae:	3301      	adds	r3, #1
 80072b0:	f887 319c 	strb.w	r3, [r7, #412]	; 0x19c
 80072b4:	f897 319c 	ldrb.w	r3, [r7, #412]	; 0x19c
 80072b8:	2b03      	cmp	r3, #3
 80072ba:	d9cf      	bls.n	800725c <scaraInitDuty+0xb04>
					}
				}
				for ( uint8_t i = 0; i < 4; i++) {
 80072bc:	2300      	movs	r3, #0
 80072be:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b
 80072c2:	e04d      	b.n	8007360 <scaraInitDuty+0xc08>
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80072c4:	f897 219b 	ldrb.w	r2, [r7, #411]	; 0x19b
 80072c8:	4930      	ldr	r1, [pc, #192]	; (800738c <scaraInitDuty+0xc34>)
 80072ca:	4613      	mov	r3, r2
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	4413      	add	r3, r2
 80072d0:	01db      	lsls	r3, r3, #7
 80072d2:	440b      	add	r3, r1
 80072d4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80072d8:	2200      	movs	r2, #0
 80072da:	701a      	strb	r2, [r3, #0]
					myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 80072dc:	f897 219b 	ldrb.w	r2, [r7, #411]	; 0x19b
 80072e0:	4b2a      	ldr	r3, [pc, #168]	; (800738c <scaraInitDuty+0xc34>)
 80072e2:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80072e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80072ea:	4c28      	ldr	r4, [pc, #160]	; (800738c <scaraInitDuty+0xc34>)
 80072ec:	4613      	mov	r3, r2
 80072ee:	005b      	lsls	r3, r3, #1
 80072f0:	4413      	add	r3, r2
 80072f2:	01db      	lsls	r3, r3, #7
 80072f4:	4423      	add	r3, r4
 80072f6:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80072fa:	e9c3 0100 	strd	r0, r1, [r3]
					status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80072fe:	f897 219b 	ldrb.w	r2, [r7, #411]	; 0x19b
 8007302:	4613      	mov	r3, r2
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	4413      	add	r3, r2
 8007308:	01db      	lsls	r3, r3, #7
 800730a:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800730e:	4a1f      	ldr	r2, [pc, #124]	; (800738c <scaraInitDuty+0xc34>)
 8007310:	1898      	adds	r0, r3, r2
 8007312:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8007316:	4a1e      	ldr	r2, [pc, #120]	; (8007390 <scaraInitDuty+0xc38>)
 8007318:	5cd1      	ldrb	r1, [r2, r3]
 800731a:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 800731e:	f107 0208 	add.w	r2, r7, #8
 8007322:	00db      	lsls	r3, r3, #3
 8007324:	4413      	add	r3, r2
 8007326:	ed93 7b00 	vldr	d7, [r3]
 800732a:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 800732e:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8007332:	eeb0 2a45 	vmov.f32	s4, s10
 8007336:	eef0 2a65 	vmov.f32	s5, s11
 800733a:	eeb0 1a46 	vmov.f32	s2, s12
 800733e:	eef0 1a66 	vmov.f32	s3, s13
 8007342:	2201      	movs	r2, #1
 8007344:	eeb0 0a47 	vmov.f32	s0, s14
 8007348:	eef0 0a67 	vmov.f32	s1, s15
 800734c:	f001 fe68 	bl	8009020 <scaraInitLSPB>
 8007350:	4603      	mov	r3, r0
 8007352:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
				for ( uint8_t i = 0; i < 4; i++) {
 8007356:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 800735a:	3301      	adds	r3, #1
 800735c:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b
 8007360:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8007364:	2b03      	cmp	r3, #3
 8007366:	d9ad      	bls.n	80072c4 <scaraInitDuty+0xb6c>
 8007368:	e14f      	b.n	800760a <scaraInitDuty+0xeb2>
										q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
				}

			} else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 800736a:	2308      	movs	r3, #8
 800736c:	e17b      	b.n	8007666 <scaraInitDuty+0xf0e>
			}
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 800736e:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8007372:	2b01      	cmp	r3, #1
 8007374:	f040 8145 	bne.w	8007602 <scaraInitDuty+0xeaa>
			// Mode Init Time
			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8007378:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 800737c:	2b01      	cmp	r3, #1
 800737e:	d160      	bne.n	8007442 <scaraInitDuty+0xcea>
				for ( uint8_t i = 0; i < 4; i++) {
 8007380:	2300      	movs	r3, #0
 8007382:	f887 319a 	strb.w	r3, [r7, #410]	; 0x19a
 8007386:	e050      	b.n	800742a <scaraInitDuty+0xcd2>
 8007388:	2000eab8 	.word	0x2000eab8
 800738c:	2000def8 	.word	0x2000def8
 8007390:	20002088 	.word	0x20002088
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8007394:	f897 219a 	ldrb.w	r2, [r7, #410]	; 0x19a
 8007398:	49b8      	ldr	r1, [pc, #736]	; (800767c <scaraInitDuty+0xf24>)
 800739a:	4613      	mov	r3, r2
 800739c:	005b      	lsls	r3, r3, #1
 800739e:	4413      	add	r3, r2
 80073a0:	01db      	lsls	r3, r3, #7
 80073a2:	440b      	add	r3, r1
 80073a4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80073a8:	2201      	movs	r2, #1
 80073aa:	701a      	strb	r2, [r3, #0]
					myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 80073ac:	f897 219a 	ldrb.w	r2, [r7, #410]	; 0x19a
 80073b0:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 80073b4:	4cb1      	ldr	r4, [pc, #708]	; (800767c <scaraInitDuty+0xf24>)
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	01db      	lsls	r3, r3, #7
 80073be:	4423      	add	r3, r4
 80073c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073c4:	e9c3 0100 	strd	r0, r1, [r3]
					status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 80073c8:	f897 219a 	ldrb.w	r2, [r7, #410]	; 0x19a
 80073cc:	4613      	mov	r3, r2
 80073ce:	005b      	lsls	r3, r3, #1
 80073d0:	4413      	add	r3, r2
 80073d2:	01db      	lsls	r3, r3, #7
 80073d4:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80073d8:	4aa8      	ldr	r2, [pc, #672]	; (800767c <scaraInitDuty+0xf24>)
 80073da:	1898      	adds	r0, r3, r2
 80073dc:	f897 319a 	ldrb.w	r3, [r7, #410]	; 0x19a
 80073e0:	4aa7      	ldr	r2, [pc, #668]	; (8007680 <scaraInitDuty+0xf28>)
 80073e2:	5cd1      	ldrb	r1, [r2, r3]
 80073e4:	f897 319a 	ldrb.w	r3, [r7, #410]	; 0x19a
 80073e8:	f107 0208 	add.w	r2, r7, #8
 80073ec:	00db      	lsls	r3, r3, #3
 80073ee:	4413      	add	r3, r2
 80073f0:	ed93 7b00 	vldr	d7, [r3]
 80073f4:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80073f8:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80073fc:	eeb0 2a45 	vmov.f32	s4, s10
 8007400:	eef0 2a65 	vmov.f32	s5, s11
 8007404:	eeb0 1a46 	vmov.f32	s2, s12
 8007408:	eef0 1a66 	vmov.f32	s3, s13
 800740c:	2201      	movs	r2, #1
 800740e:	eeb0 0a47 	vmov.f32	s0, s14
 8007412:	eef0 0a67 	vmov.f32	s1, s15
 8007416:	f002 f9d5 	bl	80097c4 <scaraInitScurve>
 800741a:	4603      	mov	r3, r0
 800741c:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
				for ( uint8_t i = 0; i < 4; i++) {
 8007420:	f897 319a 	ldrb.w	r3, [r7, #410]	; 0x19a
 8007424:	3301      	adds	r3, #1
 8007426:	f887 319a 	strb.w	r3, [r7, #410]	; 0x19a
 800742a:	f897 319a 	ldrb.w	r3, [r7, #410]	; 0x19a
 800742e:	2b03      	cmp	r3, #3
 8007430:	d9b0      	bls.n	8007394 <scaraInitDuty+0xc3c>
										q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

				}
				myDUTY.time_total = command.time_total;
 8007432:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8007436:	4991      	ldr	r1, [pc, #580]	; (800767c <scaraInitDuty+0xf24>)
 8007438:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 800743c:	e9c1 2300 	strd	r2, r3, [r1]
 8007440:	e0e3      	b.n	800760a <scaraInitDuty+0xeb2>
			// Mode Init Acc
			} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8007442:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8007446:	2b00      	cmp	r3, #0
 8007448:	f040 80d9 	bne.w	80075fe <scaraInitDuty+0xea6>
				for ( uint8_t i = 0; i < 4; i++) {
 800744c:	2300      	movs	r3, #0
 800744e:	f887 3199 	strb.w	r3, [r7, #409]	; 0x199
 8007452:	e03c      	b.n	80074ce <scaraInitDuty+0xd76>
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8007454:	f897 2199 	ldrb.w	r2, [r7, #409]	; 0x199
 8007458:	4988      	ldr	r1, [pc, #544]	; (800767c <scaraInitDuty+0xf24>)
 800745a:	4613      	mov	r3, r2
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	4413      	add	r3, r2
 8007460:	01db      	lsls	r3, r3, #7
 8007462:	440b      	add	r3, r1
 8007464:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007468:	2201      	movs	r2, #1
 800746a:	701a      	strb	r2, [r3, #0]
					status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 800746c:	f897 2199 	ldrb.w	r2, [r7, #409]	; 0x199
 8007470:	4613      	mov	r3, r2
 8007472:	005b      	lsls	r3, r3, #1
 8007474:	4413      	add	r3, r2
 8007476:	01db      	lsls	r3, r3, #7
 8007478:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 800747c:	4a7f      	ldr	r2, [pc, #508]	; (800767c <scaraInitDuty+0xf24>)
 800747e:	1898      	adds	r0, r3, r2
 8007480:	f897 3199 	ldrb.w	r3, [r7, #409]	; 0x199
 8007484:	4a7e      	ldr	r2, [pc, #504]	; (8007680 <scaraInitDuty+0xf28>)
 8007486:	5cd1      	ldrb	r1, [r2, r3]
 8007488:	f897 3199 	ldrb.w	r3, [r7, #409]	; 0x199
 800748c:	f107 0208 	add.w	r2, r7, #8
 8007490:	00db      	lsls	r3, r3, #3
 8007492:	4413      	add	r3, r2
 8007494:	ed93 7b00 	vldr	d7, [r3]
 8007498:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 800749c:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80074a0:	eeb0 2a45 	vmov.f32	s4, s10
 80074a4:	eef0 2a65 	vmov.f32	s5, s11
 80074a8:	eeb0 1a46 	vmov.f32	s2, s12
 80074ac:	eef0 1a66 	vmov.f32	s3, s13
 80074b0:	2200      	movs	r2, #0
 80074b2:	eeb0 0a47 	vmov.f32	s0, s14
 80074b6:	eef0 0a67 	vmov.f32	s1, s15
 80074ba:	f002 f983 	bl	80097c4 <scaraInitScurve>
 80074be:	4603      	mov	r3, r0
 80074c0:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
				for ( uint8_t i = 0; i < 4; i++) {
 80074c4:	f897 3199 	ldrb.w	r3, [r7, #409]	; 0x199
 80074c8:	3301      	adds	r3, #1
 80074ca:	f887 3199 	strb.w	r3, [r7, #409]	; 0x199
 80074ce:	f897 3199 	ldrb.w	r3, [r7, #409]	; 0x199
 80074d2:	2b03      	cmp	r3, #3
 80074d4:	d9be      	bls.n	8007454 <scaraInitDuty+0xcfc>
										q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				}
				myDUTY.time_total = 0;
 80074d6:	4b69      	ldr	r3, [pc, #420]	; (800767c <scaraInitDuty+0xf24>)
 80074d8:	f603 2138 	addw	r1, r3, #2616	; 0xa38
 80074dc:	f04f 0200 	mov.w	r2, #0
 80074e0:	f04f 0300 	mov.w	r3, #0
 80074e4:	e9c1 2300 	strd	r2, r3, [r1]
				for ( uint8_t i = 0; i < 4; i++) {
 80074e8:	2300      	movs	r3, #0
 80074ea:	f887 3198 	strb.w	r3, [r7, #408]	; 0x198
 80074ee:	e02b      	b.n	8007548 <scaraInitDuty+0xdf0>
					if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 80074f0:	f897 2198 	ldrb.w	r2, [r7, #408]	; 0x198
 80074f4:	4961      	ldr	r1, [pc, #388]	; (800767c <scaraInitDuty+0xf24>)
 80074f6:	4613      	mov	r3, r2
 80074f8:	005b      	lsls	r3, r3, #1
 80074fa:	4413      	add	r3, r2
 80074fc:	01db      	lsls	r3, r3, #7
 80074fe:	440b      	add	r3, r1
 8007500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007504:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007508:	4b5c      	ldr	r3, [pc, #368]	; (800767c <scaraInitDuty+0xf24>)
 800750a:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007512:	f7f9 fb01 	bl	8000b18 <__aeabi_dcmpgt>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d010      	beq.n	800753e <scaraInitDuty+0xde6>
						myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 800751c:	f897 2198 	ldrb.w	r2, [r7, #408]	; 0x198
 8007520:	4956      	ldr	r1, [pc, #344]	; (800767c <scaraInitDuty+0xf24>)
 8007522:	4613      	mov	r3, r2
 8007524:	005b      	lsls	r3, r3, #1
 8007526:	4413      	add	r3, r2
 8007528:	01db      	lsls	r3, r3, #7
 800752a:	440b      	add	r3, r1
 800752c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	4951      	ldr	r1, [pc, #324]	; (800767c <scaraInitDuty+0xf24>)
 8007536:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 800753a:	e9c1 2300 	strd	r2, r3, [r1]
				for ( uint8_t i = 0; i < 4; i++) {
 800753e:	f897 3198 	ldrb.w	r3, [r7, #408]	; 0x198
 8007542:	3301      	adds	r3, #1
 8007544:	f887 3198 	strb.w	r3, [r7, #408]	; 0x198
 8007548:	f897 3198 	ldrb.w	r3, [r7, #408]	; 0x198
 800754c:	2b03      	cmp	r3, #3
 800754e:	d9cf      	bls.n	80074f0 <scaraInitDuty+0xd98>
					}
				}
				for ( uint8_t i = 0; i < 4; i++) {
 8007550:	2300      	movs	r3, #0
 8007552:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
 8007556:	e04d      	b.n	80075f4 <scaraInitDuty+0xe9c>
					myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8007558:	f897 2197 	ldrb.w	r2, [r7, #407]	; 0x197
 800755c:	4947      	ldr	r1, [pc, #284]	; (800767c <scaraInitDuty+0xf24>)
 800755e:	4613      	mov	r3, r2
 8007560:	005b      	lsls	r3, r3, #1
 8007562:	4413      	add	r3, r2
 8007564:	01db      	lsls	r3, r3, #7
 8007566:	440b      	add	r3, r1
 8007568:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800756c:	2201      	movs	r2, #1
 800756e:	701a      	strb	r2, [r3, #0]
					myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 8007570:	f897 2197 	ldrb.w	r2, [r7, #407]	; 0x197
 8007574:	4b41      	ldr	r3, [pc, #260]	; (800767c <scaraInitDuty+0xf24>)
 8007576:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800757a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800757e:	4c3f      	ldr	r4, [pc, #252]	; (800767c <scaraInitDuty+0xf24>)
 8007580:	4613      	mov	r3, r2
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	4413      	add	r3, r2
 8007586:	01db      	lsls	r3, r3, #7
 8007588:	4423      	add	r3, r4
 800758a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800758e:	e9c3 0100 	strd	r0, r1, [r3]
					status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8007592:	f897 2197 	ldrb.w	r2, [r7, #407]	; 0x197
 8007596:	4613      	mov	r3, r2
 8007598:	005b      	lsls	r3, r3, #1
 800759a:	4413      	add	r3, r2
 800759c:	01db      	lsls	r3, r3, #7
 800759e:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80075a2:	4a36      	ldr	r2, [pc, #216]	; (800767c <scaraInitDuty+0xf24>)
 80075a4:	1898      	adds	r0, r3, r2
 80075a6:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 80075aa:	4a35      	ldr	r2, [pc, #212]	; (8007680 <scaraInitDuty+0xf28>)
 80075ac:	5cd1      	ldrb	r1, [r2, r3]
 80075ae:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 80075b2:	f107 0208 	add.w	r2, r7, #8
 80075b6:	00db      	lsls	r3, r3, #3
 80075b8:	4413      	add	r3, r2
 80075ba:	ed93 7b00 	vldr	d7, [r3]
 80075be:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80075c2:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80075c6:	eeb0 2a45 	vmov.f32	s4, s10
 80075ca:	eef0 2a65 	vmov.f32	s5, s11
 80075ce:	eeb0 1a46 	vmov.f32	s2, s12
 80075d2:	eef0 1a66 	vmov.f32	s3, s13
 80075d6:	2201      	movs	r2, #1
 80075d8:	eeb0 0a47 	vmov.f32	s0, s14
 80075dc:	eef0 0a67 	vmov.f32	s1, s15
 80075e0:	f002 f8f0 	bl	80097c4 <scaraInitScurve>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
				for ( uint8_t i = 0; i < 4; i++) {
 80075ea:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 80075ee:	3301      	adds	r3, #1
 80075f0:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
 80075f4:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 80075f8:	2b03      	cmp	r3, #3
 80075fa:	d9ad      	bls.n	8007558 <scaraInitDuty+0xe00>
 80075fc:	e005      	b.n	800760a <scaraInitDuty+0xeb2>
										q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
				}

			} else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 80075fe:	2308      	movs	r3, #8
 8007600:	e031      	b.n	8007666 <scaraInitDuty+0xf0e>
			}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8007602:	2305      	movs	r3, #5
 8007604:	e02f      	b.n	8007666 <scaraInitDuty+0xf0e>
			}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8007606:	2302      	movs	r3, #2
 8007608:	e02d      	b.n	8007666 <scaraInitDuty+0xf0e>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 800760a:	491e      	ldr	r1, [pc, #120]	; (8007684 <scaraInitDuty+0xf2c>)
 800760c:	f04f 0200 	mov.w	r2, #0
 8007610:	f04f 0300 	mov.w	r3, #0
 8007614:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionCurrent.total_time = myDUTY.time_total;
 8007618:	4b18      	ldr	r3, [pc, #96]	; (800767c <scaraInitDuty+0xf24>)
 800761a:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	4918      	ldr	r1, [pc, #96]	; (8007684 <scaraInitDuty+0xf2c>)
 8007624:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	positionNext.t = 0;
 8007628:	4917      	ldr	r1, [pc, #92]	; (8007688 <scaraInitDuty+0xf30>)
 800762a:	f04f 0200 	mov.w	r2, #0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionNext.total_time = myDUTY.time_total;
 8007636:	4b11      	ldr	r3, [pc, #68]	; (800767c <scaraInitDuty+0xf24>)
 8007638:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800763c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007640:	4911      	ldr	r1, [pc, #68]	; (8007688 <scaraInitDuty+0xf30>)
 8007642:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	positionTrue.t = 0;
 8007646:	4911      	ldr	r1, [pc, #68]	; (800768c <scaraInitDuty+0xf34>)
 8007648:	f04f 0200 	mov.w	r2, #0
 800764c:	f04f 0300 	mov.w	r3, #0
 8007650:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionTrue.total_time = myDUTY.time_total;
 8007654:	4b09      	ldr	r3, [pc, #36]	; (800767c <scaraInitDuty+0xf24>)
 8007656:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	490b      	ldr	r1, [pc, #44]	; (800768c <scaraInitDuty+0xf34>)
 8007660:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	return SCARA_STATUS_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 800766c:	46bd      	mov	sp, r7
 800766e:	ecbd 8b02 	vpop	{d8}
 8007672:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8007676:	b004      	add	sp, #16
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	2000def8 	.word	0x2000def8
 8007680:	20002088 	.word	0x20002088
 8007684:	2000eab8 	.word	0x2000eab8
 8007688:	2000ec38 	.word	0x2000ec38
 800768c:	2000eb78 	.word	0x2000eb78

08007690 <scaraInitLine>:

/* Compute straight line path parameters */
SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 8007690:	b082      	sub	sp, #8
 8007692:	b5b0      	push	{r4, r5, r7, lr}
 8007694:	b0b0      	sub	sp, #192	; 0xc0
 8007696:	af2e      	add	r7, sp, #184	; 0xb8
 8007698:	6078      	str	r0, [r7, #4]
 800769a:	f107 0118 	add.w	r1, r7, #24
 800769e:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 80076a2:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 80076a6:	4668      	mov	r0, sp
 80076a8:	f107 0320 	add.w	r3, r7, #32
 80076ac:	22b8      	movs	r2, #184	; 0xb8
 80076ae:	4619      	mov	r1, r3
 80076b0:	f00e fb4e 	bl	8015d50 <memcpy>
 80076b4:	f107 0318 	add.w	r3, r7, #24
 80076b8:	cb0c      	ldmia	r3, {r2, r3}
 80076ba:	4620      	mov	r0, r4
 80076bc:	f7fd fd24 	bl	8005108 <kinematicInverse>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80076c6:	2307      	movs	r3, #7
 80076c8:	e08e      	b.n	80077e8 <scaraInitLine+0x158>
	}
	// Init line params
	line->x1 = end.x;
 80076ca:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80076ce:	6879      	ldr	r1, [r7, #4]
 80076d0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	line->y1 = end.y;
 80076d4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80076d8:	6879      	ldr	r1, [r7, #4]
 80076da:	e9c1 2306 	strd	r2, r3, [r1, #24]
	line->z1 = end.z;
 80076de:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 80076e2:	6879      	ldr	r1, [r7, #4]
 80076e4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	line->x0 = start.x;
 80076e8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80076ec:	6879      	ldr	r1, [r7, #4]
 80076ee:	e9c1 2300 	strd	r2, r3, [r1]
	line->y0 = start.y;
 80076f2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80076f6:	6879      	ldr	r1, [r7, #4]
 80076f8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	line->z0 = start.z;
 80076fc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007700:	6879      	ldr	r1, [r7, #4]
 8007702:	e9c1 2308 	strd	r2, r3, [r1, #32]
	line->denta_x = end.x  -  start.x;
 8007706:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 800770a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800770e:	f7f8 fdbb 	bl	8000288 <__aeabi_dsub>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	6879      	ldr	r1, [r7, #4]
 8007718:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 800771c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8007720:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007724:	f7f8 fdb0 	bl	8000288 <__aeabi_dsub>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	6879      	ldr	r1, [r7, #4]
 800772e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 8007732:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 8007736:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800773a:	f7f8 fda5 	bl	8000288 <__aeabi_dsub>
 800773e:	4602      	mov	r2, r0
 8007740:	460b      	mov	r3, r1
 8007742:	6879      	ldr	r1, [r7, #4]
 8007744:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8007754:	f7f8 ff50 	bl	80005f8 <__aeabi_dmul>
 8007758:	4602      	mov	r2, r0
 800775a:	460b      	mov	r3, r1
 800775c:	4614      	mov	r4, r2
 800775e:	461d      	mov	r5, r3
			       +(line->denta_y)*(line->denta_y)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800776c:	f7f8 ff44 	bl	80005f8 <__aeabi_dmul>
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	4620      	mov	r0, r4
 8007776:	4629      	mov	r1, r5
 8007778:	f7f8 fd88 	bl	800028c <__adddf3>
 800777c:	4602      	mov	r2, r0
 800777e:	460b      	mov	r3, r1
 8007780:	4614      	mov	r4, r2
 8007782:	461d      	mov	r5, r3
				   +(line->denta_z)*(line->denta_z));
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8007790:	f7f8 ff32 	bl	80005f8 <__aeabi_dmul>
 8007794:	4602      	mov	r2, r0
 8007796:	460b      	mov	r3, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8007798:	4620      	mov	r0, r4
 800779a:	4629      	mov	r1, r5
 800779c:	f7f8 fd76 	bl	800028c <__adddf3>
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	ec43 2b17 	vmov	d7, r2, r3
 80077a8:	eeb0 0a47 	vmov.f32	s0, s14
 80077ac:	eef0 0a67 	vmov.f32	s1, s15
 80077b0:	f013 f8de 	bl	801a970 <sqrt>
 80077b4:	eeb0 7a40 	vmov.f32	s14, s0
 80077b8:	eef0 7a60 	vmov.f32	s15, s1
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c8:	6879      	ldr	r1, [r7, #4]
 80077ca:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	line->y_current = line->y0;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80077d4:	6879      	ldr	r1, [r7, #4]
 80077d6:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	line->z_current = line->z0;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	return SCARA_STATUS_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3708      	adds	r7, #8
 80077ec:	46bd      	mov	sp, r7
 80077ee:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80077f2:	b002      	add	sp, #8
 80077f4:	4770      	bx	lr
	...

080077f8 <scaraInitCircle>:
/* Compute circular path parameters */
SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 80077f8:	b082      	sub	sp, #8
 80077fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077fe:	b0c5      	sub	sp, #276	; 0x114
 8007800:	af2e      	add	r7, sp, #184	; 0xb8
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8007808:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 800780c:	f507 76a0 	add.w	r6, r7, #320	; 0x140
 8007810:	4668      	mov	r0, sp
 8007812:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8007816:	22b8      	movs	r2, #184	; 0xb8
 8007818:	4619      	mov	r1, r3
 800781a:	f00e fa99 	bl	8015d50 <memcpy>
 800781e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8007822:	cb0c      	ldmia	r3, {r2, r3}
 8007824:	4630      	mov	r0, r6
 8007826:	f7fd fc6f 	bl	8005108 <kinematicInverse>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007830:	2307      	movs	r3, #7
 8007832:	e17b      	b.n	8007b2c <scaraInitCircle+0x334>
	}

//	if( 1 != dir && -1 != dir) {
//		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
//	}
	if(dir != 1 && dir != -1){
 8007834:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 8007838:	2b01      	cmp	r3, #1
 800783a:	d006      	beq.n	800784a <scaraInitCircle+0x52>
 800783c:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 8007840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007844:	d001      	beq.n	800784a <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;
 8007846:	2306      	movs	r3, #6
 8007848:	e170      	b.n	8007b2c <scaraInitCircle+0x334>
	}

	double x_start, y_start, x_stop, y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	x_start = start.x - center.x;
 800784a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800784e:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 8007852:	f7f8 fd19 	bl	8000288 <__aeabi_dsub>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	y_start = start.y - center.y;
 800785e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8007862:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8007866:	f7f8 fd0f 	bl	8000288 <__aeabi_dsub>
 800786a:	4602      	mov	r2, r0
 800786c:	460b      	mov	r3, r1
 800786e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	x_stop  = end.x  - center.x;
 8007872:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8007876:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800787a:	f7f8 fd05 	bl	8000288 <__aeabi_dsub>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	y_stop  = end.y  - center.y;
 8007886:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800788a:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 800788e:	f7f8 fcfb 	bl	8000288 <__aeabi_dsub>
 8007892:	4602      	mov	r2, r0
 8007894:	460b      	mov	r3, r1
 8007896:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	r1 = sqrt(x_start*x_start + y_start*y_start);
 800789a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800789e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80078a2:	f7f8 fea9 	bl	80005f8 <__aeabi_dmul>
 80078a6:	4602      	mov	r2, r0
 80078a8:	460b      	mov	r3, r1
 80078aa:	4692      	mov	sl, r2
 80078ac:	469b      	mov	fp, r3
 80078ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80078b2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80078b6:	f7f8 fe9f 	bl	80005f8 <__aeabi_dmul>
 80078ba:	4602      	mov	r2, r0
 80078bc:	460b      	mov	r3, r1
 80078be:	4650      	mov	r0, sl
 80078c0:	4659      	mov	r1, fp
 80078c2:	f7f8 fce3 	bl	800028c <__adddf3>
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	ec43 2b17 	vmov	d7, r2, r3
 80078ce:	eeb0 0a47 	vmov.f32	s0, s14
 80078d2:	eef0 0a67 	vmov.f32	s1, s15
 80078d6:	f013 f84b 	bl	801a970 <sqrt>
 80078da:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	r2 = sqrt(x_stop*x_stop + y_stop*y_stop);
 80078de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80078e2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80078e6:	f7f8 fe87 	bl	80005f8 <__aeabi_dmul>
 80078ea:	4602      	mov	r2, r0
 80078ec:	460b      	mov	r3, r1
 80078ee:	4692      	mov	sl, r2
 80078f0:	469b      	mov	fp, r3
 80078f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80078f6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80078fa:	f7f8 fe7d 	bl	80005f8 <__aeabi_dmul>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4650      	mov	r0, sl
 8007904:	4659      	mov	r1, fp
 8007906:	f7f8 fcc1 	bl	800028c <__adddf3>
 800790a:	4602      	mov	r2, r0
 800790c:	460b      	mov	r3, r1
 800790e:	ec43 2b17 	vmov	d7, r2, r3
 8007912:	eeb0 0a47 	vmov.f32	s0, s14
 8007916:	eef0 0a67 	vmov.f32	s1, s15
 800791a:	f013 f829 	bl	801a970 <sqrt>
 800791e:	ed87 0b08 	vstr	d0, [r7, #32]

	if( 1.0 < fabs(r1 - r2)) {
 8007922:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007926:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800792a:	f7f8 fcad 	bl	8000288 <__aeabi_dsub>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4690      	mov	r8, r2
 8007934:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8007938:	f04f 0200 	mov.w	r2, #0
 800793c:	4b84      	ldr	r3, [pc, #528]	; (8007b50 <scaraInitCircle+0x358>)
 800793e:	4640      	mov	r0, r8
 8007940:	4649      	mov	r1, r9
 8007942:	f7f9 f8e9 	bl	8000b18 <__aeabi_dcmpgt>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 800794c:	2306      	movs	r3, #6
 800794e:	e0ed      	b.n	8007b2c <scaraInitCircle+0x334>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 8007950:	a37b      	add	r3, pc, #492	; (adr r3, 8007b40 <scaraInitCircle+0x348>)
 8007952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007956:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800795a:	f7f9 f8bf 	bl	8000adc <__aeabi_dcmplt>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d109      	bne.n	8007978 <scaraInitCircle+0x180>
 8007964:	a376      	add	r3, pc, #472	; (adr r3, 8007b40 <scaraInitCircle+0x348>)
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800796e:	f7f9 f8b5 	bl	8000adc <__aeabi_dcmplt>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d001      	beq.n	800797c <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8007978:	2306      	movs	r3, #6
 800797a:	e0d7      	b.n	8007b2c <scaraInitCircle+0x334>
	}

	angle_start = atan2(y_start, x_start);
 800797c:	ed97 1b12 	vldr	d1, [r7, #72]	; 0x48
 8007980:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8007984:	f012 fff2 	bl	801a96c <atan2>
 8007988:	ed87 0b06 	vstr	d0, [r7, #24]
	angle_stop  = atan2(y_stop, x_stop);
 800798c:	ed97 1b0e 	vldr	d1, [r7, #56]	; 0x38
 8007990:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8007994:	f012 ffea 	bl	801a96c <atan2>
 8007998:	ed87 0b04 	vstr	d0, [r7, #16]
	delta_angle = angle_stop - angle_start;
 800799c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80079a4:	f7f8 fc70 	bl	8000288 <__aeabi_dsub>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	if (delta_angle < 0 && dir > 0) {
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	f04f 0300 	mov.w	r3, #0
 80079b8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80079bc:	f7f9 f88e 	bl	8000adc <__aeabi_dcmplt>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d015      	beq.n	80079f2 <scaraInitCircle+0x1fa>
 80079c6:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dd11      	ble.n	80079f2 <scaraInitCircle+0x1fa>
		delta_angle = 2*PI - fabs(delta_angle); //this state mean that the arc radius is over 180
 80079ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079d0:	603b      	str	r3, [r7, #0]
 80079d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079d8:	607b      	str	r3, [r7, #4]
 80079da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079de:	a15a      	add	r1, pc, #360	; (adr r1, 8007b48 <scaraInitCircle+0x350>)
 80079e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079e4:	f7f8 fc50 	bl	8000288 <__aeabi_dsub>
 80079e8:	4602      	mov	r2, r0
 80079ea:	460b      	mov	r3, r1
 80079ec:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80079f0:	e01d      	b.n	8007a2e <scaraInitCircle+0x236>
	}else if(delta_angle > 0 && dir < 0){
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	f04f 0300 	mov.w	r3, #0
 80079fa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80079fe:	f7f9 f88b 	bl	8000b18 <__aeabi_dcmpgt>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d012      	beq.n	8007a2e <scaraInitCircle+0x236>
 8007a08:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	da0e      	bge.n	8007a2e <scaraInitCircle+0x236>
		delta_angle = 2*PI - fabs(delta_angle);
 8007a10:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8007a12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a14:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007a18:	4622      	mov	r2, r4
 8007a1a:	462b      	mov	r3, r5
 8007a1c:	a14a      	add	r1, pc, #296	; (adr r1, 8007b48 <scaraInitCircle+0x350>)
 8007a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a22:	f7f8 fc31 	bl	8000288 <__aeabi_dsub>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	}
	if(delta_angle*dir < 0){
 8007a2e:	f8d7 02c0 	ldr.w	r0, [r7, #704]	; 0x2c0
 8007a32:	f7f8 fd77 	bl	8000524 <__aeabi_i2d>
 8007a36:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007a3a:	f7f8 fddd 	bl	80005f8 <__aeabi_dmul>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	4610      	mov	r0, r2
 8007a44:	4619      	mov	r1, r3
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	f04f 0300 	mov.w	r3, #0
 8007a4e:	f7f9 f845 	bl	8000adc <__aeabi_dcmplt>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d005      	beq.n	8007a64 <scaraInitCircle+0x26c>
		delta_angle = fabs(delta_angle);
 8007a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a5a:	653b      	str	r3, [r7, #80]	; 0x50
 8007a5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a62:	657b      	str	r3, [r7, #84]	; 0x54

//	if ( 0 > dir) {
//		delta_angle = 2*PI - delta_angle;
//	}
	// Init circle params
	circle->dir = dir;
 8007a64:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 8007a68:	b25a      	sxtb	r2, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 8007a6e:	68f9      	ldr	r1, [r7, #12]
 8007a70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a74:	e9c1 2302 	strd	r2, r3, [r1, #8]
	circle->angle_start = angle_start;
 8007a78:	68f9      	ldr	r1, [r7, #12]
 8007a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a7e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	circle->angle_stop  = angle_stop;
 8007a82:	68f9      	ldr	r1, [r7, #12]
 8007a84:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007a88:	e9c1 2306 	strd	r2, r3, [r1, #24]
	circle->total_angle = delta_angle;
 8007a8c:	68f9      	ldr	r1, [r7, #12]
 8007a8e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007a92:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 8007a96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a9a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007a9e:	f7f8 fdab 	bl	80005f8 <__aeabi_dmul>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	68f9      	ldr	r1, [r7, #12]
 8007aa8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	circle->x0 = start.x;
 8007aac:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8007ab0:	68f9      	ldr	r1, [r7, #12]
 8007ab2:	e9c1 2308 	strd	r2, r3, [r1, #32]
	circle->y0 = start.y;
 8007ab6:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8007aba:	68f9      	ldr	r1, [r7, #12]
 8007abc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	circle->x1 = end.x;
 8007ac0:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8007ac4:	68f9      	ldr	r1, [r7, #12]
 8007ac6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	circle->y1 = end.y;
 8007aca:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	; 0x190
 8007ace:	68f9      	ldr	r1, [r7, #12]
 8007ad0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	circle->xi = center.x;
 8007ad4:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 8007ad8:	68f9      	ldr	r1, [r7, #12]
 8007ada:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	circle->yi = center.y;
 8007ade:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8007ae2:	68f9      	ldr	r1, [r7, #12]
 8007ae4:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	circle->z0 = start.z;
 8007ae8:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007aec:	68f9      	ldr	r1, [r7, #12]
 8007aee:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	circle->z1 = start.z;
 8007af2:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007af6:	68f9      	ldr	r1, [r7, #12]
 8007af8:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	circle->zi = start.z;
 8007afc:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007b00:	68f9      	ldr	r1, [r7, #12]
 8007b02:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	circle->x_current = circle->x0;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b0c:	68f9      	ldr	r1, [r7, #12]
 8007b0e:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	circle->y_current = circle->y0;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8007b18:	68f9      	ldr	r1, [r7, #12]
 8007b1a:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	circle->z_current = circle->z0;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8007b24:	68f9      	ldr	r1, [r7, #12]
 8007b26:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

	return SCARA_STATUS_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	375c      	adds	r7, #92	; 0x5c
 8007b30:	46bd      	mov	sp, r7
 8007b32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b36:	b002      	add	sp, #8
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	f3af 8000 	nop.w
 8007b40:	9999999a 	.word	0x9999999a
 8007b44:	3fb99999 	.word	0x3fb99999
 8007b48:	60000000 	.word	0x60000000
 8007b4c:	401921fb 	.word	0x401921fb
 8007b50:	3ff00000 	.word	0x3ff00000

08007b54 <scaraInitLinear>:

SCARA_StatusTypeDef scaraInitLinear(Trajectory_Linear_TypeDef *linear, Trajectory_TargetTypeDef target, double total_s,
									ModeInitTypeDef modeinit, double additional_factor)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6178      	str	r0, [r7, #20]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	ed87 0b02 	vstr	d0, [r7, #8]
 8007b62:	ed87 1b00 	vstr	d1, [r7]
 8007b66:	74fb      	strb	r3, [r7, #19]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	74bb      	strb	r3, [r7, #18]

	if(target == TRAJECTORY_3D){
 8007b6c:	7cfb      	ldrb	r3, [r7, #19]
 8007b6e:	2b04      	cmp	r3, #4
 8007b70:	d004      	beq.n	8007b7c <scaraInitLinear+0x28>

	}else if(target == TRAJECTORY_ROLL){
 8007b72:	7cfb      	ldrb	r3, [r7, #19]
 8007b74:	2b05      	cmp	r3, #5
 8007b76:	d001      	beq.n	8007b7c <scaraInitLinear+0x28>

	}else{
		return SCARA_STATUS_ERROR_PARA;
 8007b78:	2306      	movs	r3, #6
 8007b7a:	e032      	b.n	8007be2 <scaraInitLinear+0x8e>
	}

	if(modeinit == DUTY_MODE_INIT_QT){
 8007b7c:	7cbb      	ldrb	r3, [r7, #18]
 8007b7e:	2b03      	cmp	r3, #3
 8007b80:	d110      	bne.n	8007ba4 <scaraInitLinear+0x50>
		linear->constant_v = total_s / additional_factor;
 8007b82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007b8a:	f7f8 fe5f 	bl	800084c <__aeabi_ddiv>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	6979      	ldr	r1, [r7, #20]
 8007b94:	e9c1 2302 	strd	r2, r3, [r1, #8]
		linear->Tf = additional_factor;
 8007b98:	6979      	ldr	r1, [r7, #20]
 8007b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b9e:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8007ba2:	e01d      	b.n	8007be0 <scaraInitLinear+0x8c>
		//linear->number_of_sample = ceilf(additional_factor / T_SAMPLING); // ceiling
	}else if(modeinit == DUTY_MODE_INIT_QV){
 8007ba4:	7cbb      	ldrb	r3, [r7, #18]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d118      	bne.n	8007bdc <scaraInitLinear+0x88>
		linear->constant_v = additional_factor * V_MOVE_MAX;
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	4b0f      	ldr	r3, [pc, #60]	; (8007bec <scaraInitLinear+0x98>)
 8007bb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007bb4:	f7f8 fd20 	bl	80005f8 <__aeabi_dmul>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	460b      	mov	r3, r1
 8007bbc:	6979      	ldr	r1, [r7, #20]
 8007bbe:	e9c1 2302 	strd	r2, r3, [r1, #8]
		linear->Tf = total_s / linear->constant_v;
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007bc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007bcc:	f7f8 fe3e 	bl	800084c <__aeabi_ddiv>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	6979      	ldr	r1, [r7, #20]
 8007bd6:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8007bda:	e001      	b.n	8007be0 <scaraInitLinear+0x8c>
	}else{
		return SCARA_STATUS_ERROR_PARA;
 8007bdc:	2306      	movs	r3, #6
 8007bde:	e000      	b.n	8007be2 <scaraInitLinear+0x8e>
	}

	return SCARA_STATUS_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	40877000 	.word	0x40877000

08007bf0 <scaraInitLSPB1>:
SCARA_StatusTypeDef	scaraInitLSPB1		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double additional_factor){
 8007bf0:	b5b0      	push	{r4, r5, r7, lr}
 8007bf2:	b096      	sub	sp, #88	; 0x58
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	61f8      	str	r0, [r7, #28]
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	ed87 0b04 	vstr	d0, [r7, #16]
 8007bfe:	ed87 1b02 	vstr	d1, [r7, #8]
 8007c02:	ed87 2b00 	vstr	d2, [r7]
 8007c06:	76fb      	strb	r3, [r7, #27]
 8007c08:	4613      	mov	r3, r2
 8007c0a:	76bb      	strb	r3, [r7, #26]
	double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	uint32_t no_sample;
	if(total_s < 0){
 8007c0c:	f04f 0200 	mov.w	r2, #0
 8007c10:	f04f 0300 	mov.w	r3, #0
 8007c14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007c18:	f7f8 ff60 	bl	8000adc <__aeabi_dcmplt>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d009      	beq.n	8007c36 <scaraInitLSPB1+0x46>
		total_s = -total_s;
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	613b      	str	r3, [r7, #16]
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007c2c:	617b      	str	r3, [r7, #20]
		lspb->dir= -1;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	22ff      	movs	r2, #255	; 0xff
 8007c32:	701a      	strb	r2, [r3, #0]
 8007c34:	e002      	b.n	8007c3c <scaraInitLSPB1+0x4c>
	}else{
		lspb->dir= 1;
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	701a      	strb	r2, [r3, #0]
	}
	if(target == TRAJECTORY_3D){
 8007c3c:	7efb      	ldrb	r3, [r7, #27]
 8007c3e:	2b04      	cmp	r3, #4
 8007c40:	d12c      	bne.n	8007c9c <scaraInitLSPB1+0xac>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8007c42:	7ebb      	ldrb	r3, [r7, #26]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d10f      	bne.n	8007c68 <scaraInitLSPB1+0x78>
			v_design = V_MOVE_MAX*v_factor;
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	4b98      	ldr	r3, [pc, #608]	; (8007eb0 <scaraInitLSPB1+0x2c0>)
 8007c4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c52:	f7f8 fcd1 	bl	80005f8 <__aeabi_dmul>
 8007c56:	4602      	mov	r2, r0
 8007c58:	460b      	mov	r3, r1
 8007c5a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8007c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c62:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007c66:	e073      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
 8007c68:	7ebb      	ldrb	r3, [r7, #26]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d170      	bne.n	8007d50 <scaraInitLSPB1+0x160>
			a_design = A_MOVE_MAX*additional_factor;
 8007c6e:	f04f 0200 	mov.w	r2, #0
 8007c72:	4b90      	ldr	r3, [pc, #576]	; (8007eb4 <scaraInitLSPB1+0x2c4>)
 8007c74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c78:	f7f8 fcbe 	bl	80005f8 <__aeabi_dmul>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			v_design = V_MOVE_MAX*v_factor;
 8007c84:	f04f 0200 	mov.w	r2, #0
 8007c88:	4b89      	ldr	r3, [pc, #548]	; (8007eb0 <scaraInitLSPB1+0x2c0>)
 8007c8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c8e:	f7f8 fcb3 	bl	80005f8 <__aeabi_dmul>
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8007c9a:	e059      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}
	}else if(target == TRAJECTORY_J0){
 8007c9c:	7efb      	ldrb	r3, [r7, #27]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d112      	bne.n	8007cc8 <scaraInitLSPB1+0xd8>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8007ca2:	7ebb      	ldrb	r3, [r7, #26]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d153      	bne.n	8007d50 <scaraInitLSPB1+0x160>
			v_design = V_DESIGN_J0*v_factor;
 8007ca8:	a373      	add	r3, pc, #460	; (adr r3, 8007e78 <scaraInitLSPB1+0x288>)
 8007caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007cb2:	f7f8 fca1 	bl	80005f8 <__aeabi_dmul>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8007cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cc2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007cc6:	e043      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){

		}
	}else if(target == TRAJECTORY_J1){
 8007cc8:	7efb      	ldrb	r3, [r7, #27]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d112      	bne.n	8007cf4 <scaraInitLSPB1+0x104>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8007cce:	7ebb      	ldrb	r3, [r7, #26]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d13d      	bne.n	8007d50 <scaraInitLSPB1+0x160>
			v_design = V_DESIGN_J1*v_factor;
 8007cd4:	a368      	add	r3, pc, #416	; (adr r3, 8007e78 <scaraInitLSPB1+0x288>)
 8007cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007cde:	f7f8 fc8b 	bl	80005f8 <__aeabi_dmul>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8007cea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007cf2:	e02d      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){

		}
	}else if(target == TRAJECTORY_J2){
 8007cf4:	7efb      	ldrb	r3, [r7, #27]
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d112      	bne.n	8007d20 <scaraInitLSPB1+0x130>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8007cfa:	7ebb      	ldrb	r3, [r7, #26]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d127      	bne.n	8007d50 <scaraInitLSPB1+0x160>
			v_design = V_DESIGN_J2*v_factor;
 8007d00:	a35f      	add	r3, pc, #380	; (adr r3, 8007e80 <scaraInitLSPB1+0x290>)
 8007d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007d0a:	f7f8 fc75 	bl	80005f8 <__aeabi_dmul>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	460b      	mov	r3, r1
 8007d12:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8007d16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d1a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007d1e:	e017      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){

		}
	}else if(target == TRAJECTORY_J3){
 8007d20:	7efb      	ldrb	r3, [r7, #27]
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d112      	bne.n	8007d4c <scaraInitLSPB1+0x15c>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8007d26:	7ebb      	ldrb	r3, [r7, #26]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d111      	bne.n	8007d50 <scaraInitLSPB1+0x160>
			v_design = V_DESIGN_J3*v_factor;
 8007d2c:	a356      	add	r3, pc, #344	; (adr r3, 8007e88 <scaraInitLSPB1+0x298>)
 8007d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007d36:	f7f8 fc5f 	bl	80005f8 <__aeabi_dmul>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8007d42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d46:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007d4a:	e001      	b.n	8007d50 <scaraInitLSPB1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){

		}
	}else{
		return SCARA_STATUS_ERROR_PARA;
 8007d4c:	2306      	movs	r3, #6
 8007d4e:	e201      	b.n	8008154 <scaraInitLSPB1+0x564>
	}
	if(modeinit == DUTY_MODE_INIT_QVT){
 8007d50:	7ebb      	ldrb	r3, [r7, #26]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	f040 80f2 	bne.w	8007f3c <scaraInitLSPB1+0x34c>
		if(tf < 0.1 && v_design > 3){ //check if time valid or not
 8007d58:	a34d      	add	r3, pc, #308	; (adr r3, 8007e90 <scaraInitLSPB1+0x2a0>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007d62:	f7f8 febb 	bl	8000adc <__aeabi_dcmplt>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d01d      	beq.n	8007da8 <scaraInitLSPB1+0x1b8>
 8007d6c:	f04f 0200 	mov.w	r2, #0
 8007d70:	4b51      	ldr	r3, [pc, #324]	; (8007eb8 <scaraInitLSPB1+0x2c8>)
 8007d72:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007d76:	f7f8 fecf 	bl	8000b18 <__aeabi_dcmpgt>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d013      	beq.n	8007da8 <scaraInitLSPB1+0x1b8>
			tf = 1.5*total_s/v_design;
 8007d80:	f04f 0200 	mov.w	r2, #0
 8007d84:	4b4d      	ldr	r3, [pc, #308]	; (8007ebc <scaraInitLSPB1+0x2cc>)
 8007d86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007d8a:	f7f8 fc35 	bl	80005f8 <__aeabi_dmul>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4610      	mov	r0, r2
 8007d94:	4619      	mov	r1, r3
 8007d96:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d9a:	f7f8 fd57 	bl	800084c <__aeabi_ddiv>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	460b      	mov	r3, r1
 8007da2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8007da6:	e0a4      	b.n	8007ef2 <scaraInitLSPB1+0x302>
			//return SCARA_STATUS_ERROR_OVER_VELOC;
		}else if(v_design < 0.1 && tf > 0.15){ //check if velocity valid or not
 8007da8:	a339      	add	r3, pc, #228	; (adr r3, 8007e90 <scaraInitLSPB1+0x2a0>)
 8007daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007db2:	f7f8 fe93 	bl	8000adc <__aeabi_dcmplt>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d01d      	beq.n	8007df8 <scaraInitLSPB1+0x208>
 8007dbc:	a336      	add	r3, pc, #216	; (adr r3, 8007e98 <scaraInitLSPB1+0x2a8>)
 8007dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007dc6:	f7f8 fea7 	bl	8000b18 <__aeabi_dcmpgt>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d013      	beq.n	8007df8 <scaraInitLSPB1+0x208>
			v_design = 1.5*total_s/tf;
 8007dd0:	f04f 0200 	mov.w	r2, #0
 8007dd4:	4b39      	ldr	r3, [pc, #228]	; (8007ebc <scaraInitLSPB1+0x2cc>)
 8007dd6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007dda:	f7f8 fc0d 	bl	80005f8 <__aeabi_dmul>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4610      	mov	r0, r2
 8007de4:	4619      	mov	r1, r3
 8007de6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007dea:	f7f8 fd2f 	bl	800084c <__aeabi_ddiv>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8007df6:	e07c      	b.n	8007ef2 <scaraInitLSPB1+0x302>
		}else if(v_design < 0.1 && tf < 0.1){
 8007df8:	a325      	add	r3, pc, #148	; (adr r3, 8007e90 <scaraInitLSPB1+0x2a0>)
 8007dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007e02:	f7f8 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00b      	beq.n	8007e24 <scaraInitLSPB1+0x234>
 8007e0c:	a320      	add	r3, pc, #128	; (adr r3, 8007e90 <scaraInitLSPB1+0x2a0>)
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007e16:	f7f8 fe61 	bl	8000adc <__aeabi_dcmplt>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <scaraInitLSPB1+0x234>
			return SCARA_STATUS_ERROR_OVER_VELOC;
 8007e20:	2309      	movs	r3, #9
 8007e22:	e197      	b.n	8008154 <scaraInitLSPB1+0x564>
		}
		else{
			if(tf < 0.001){
 8007e24:	a31e      	add	r3, pc, #120	; (adr r3, 8007ea0 <scaraInitLSPB1+0x2b0>)
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007e2e:	f7f8 fe55 	bl	8000adc <__aeabi_dcmplt>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d001      	beq.n	8007e3c <scaraInitLSPB1+0x24c>
				return SCARA_STATUS_ERROR_OVER_VELOC;
 8007e38:	2309      	movs	r3, #9
 8007e3a:	e18b      	b.n	8008154 <scaraInitLSPB1+0x564>
			}else{
				v_lim = total_s/tf;
 8007e3c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e40:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007e44:	f7f8 fd02 	bl	800084c <__aeabi_ddiv>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			}
			if(v_design < 1.1*v_lim){ //the accelaration part is too large
 8007e50:	a315      	add	r3, pc, #84	; (adr r3, 8007ea8 <scaraInitLSPB1+0x2b8>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007e5a:	f7f8 fbcd 	bl	80005f8 <__aeabi_dmul>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007e66:	f7f8 fe39 	bl	8000adc <__aeabi_dcmplt>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d027      	beq.n	8007ec0 <scaraInitLSPB1+0x2d0>
				return SCARA_STATUS_ERROR_OVER_ACCEL;
 8007e70:	230a      	movs	r3, #10
 8007e72:	e16f      	b.n	8008154 <scaraInitLSPB1+0x564>
 8007e74:	f3af 8000 	nop.w
 8007e78:	14000000 	.word	0x14000000
 8007e7c:	4000f6f0 	.word	0x4000f6f0
 8007e80:	00000000 	.word	0x00000000
 8007e84:	405c2000 	.word	0x405c2000
 8007e88:	6b259425 	.word	0x6b259425
 8007e8c:	40069b91 	.word	0x40069b91
 8007e90:	9999999a 	.word	0x9999999a
 8007e94:	3fb99999 	.word	0x3fb99999
 8007e98:	33333333 	.word	0x33333333
 8007e9c:	3fc33333 	.word	0x3fc33333
 8007ea0:	d2f1a9fc 	.word	0xd2f1a9fc
 8007ea4:	3f50624d 	.word	0x3f50624d
 8007ea8:	9999999a 	.word	0x9999999a
 8007eac:	3ff19999 	.word	0x3ff19999
 8007eb0:	40877000 	.word	0x40877000
 8007eb4:	407f4000 	.word	0x407f4000
 8007eb8:	40080000 	.word	0x40080000
 8007ebc:	3ff80000 	.word	0x3ff80000
			}else if(v_design > 2*v_lim){
 8007ec0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	f7f8 f9e0 	bl	800028c <__adddf3>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007ed4:	f7f8 fe20 	bl	8000b18 <__aeabi_dcmpgt>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d009      	beq.n	8007ef2 <scaraInitLSPB1+0x302>
				v_design = 2*v_lim;
 8007ede:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	f7f8 f9d1 	bl	800028c <__adddf3>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			}else{

			}
		}
		ta = tf - total_s/v_design;
 8007ef2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007ef6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007efa:	f7f8 fca7 	bl	800084c <__aeabi_ddiv>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007f06:	f7f8 f9bf 	bl	8000288 <__aeabi_dsub>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		a_design = v_design/ta;
 8007f12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007f16:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f1a:	f7f8 fc97 	bl	800084c <__aeabi_ddiv>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	460b      	mov	r3, r1
 8007f22:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		td = tf - ta;
 8007f26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007f2a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007f2e:	f7f8 f9ab 	bl	8000288 <__aeabi_dsub>
 8007f32:	4602      	mov	r2, r0
 8007f34:	460b      	mov	r3, r1
 8007f36:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8007f3a:	e0a9      	b.n	8008090 <scaraInitLSPB1+0x4a0>

	}else if(modeinit == DUTY_MODE_INIT_QVA){
 8007f3c:	7ebb      	ldrb	r3, [r7, #26]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f040 80a6 	bne.w	8008090 <scaraInitLSPB1+0x4a0>
		//check qva condition
		if(total_s*a_design < v_design*v_design){ //condition for ta smaller than td
 8007f44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007f48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007f4c:	f7f8 fb54 	bl	80005f8 <__aeabi_dmul>
 8007f50:	4602      	mov	r2, r0
 8007f52:	460b      	mov	r3, r1
 8007f54:	4614      	mov	r4, r2
 8007f56:	461d      	mov	r5, r3
 8007f58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f5c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f60:	f7f8 fb4a 	bl	80005f8 <__aeabi_dmul>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4620      	mov	r0, r4
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	f7f8 fdb6 	bl	8000adc <__aeabi_dcmplt>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d058      	beq.n	8008028 <scaraInitLSPB1+0x438>
			if(total_s/v_design < 0.3){ //td too small
 8007f76:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007f7e:	f7f8 fc65 	bl	800084c <__aeabi_ddiv>
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	4610      	mov	r0, r2
 8007f88:	4619      	mov	r1, r3
 8007f8a:	a375      	add	r3, pc, #468	; (adr r3, 8008160 <scaraInitLSPB1+0x570>)
 8007f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f90:	f7f8 fda4 	bl	8000adc <__aeabi_dcmplt>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00a      	beq.n	8007fb0 <scaraInitLSPB1+0x3c0>
				//recalculate v_design
				v_design = total_s/0.3;
 8007f9a:	a371      	add	r3, pc, #452	; (adr r3, 8008160 <scaraInitLSPB1+0x570>)
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007fa4:	f7f8 fc52 	bl	800084c <__aeabi_ddiv>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			}
			if(v_design/a_design < 0.1){ //ta is too small
 8007fb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007fb4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007fb8:	f7f8 fc48 	bl	800084c <__aeabi_ddiv>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	a368      	add	r3, pc, #416	; (adr r3, 8008168 <scaraInitLSPB1+0x578>)
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	f7f8 fd87 	bl	8000adc <__aeabi_dcmplt>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00a      	beq.n	8007fea <scaraInitLSPB1+0x3fa>
				//recalculate a_design
				a_design = v_design/0.1;
 8007fd4:	a364      	add	r3, pc, #400	; (adr r3, 8008168 <scaraInitLSPB1+0x578>)
 8007fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fda:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007fde:	f7f8 fc35 	bl	800084c <__aeabi_ddiv>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			}
			ta = v_design/a_design;
 8007fea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007fee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007ff2:	f7f8 fc2b 	bl	800084c <__aeabi_ddiv>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			td = total_s/v_design;
 8007ffe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008002:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008006:	f7f8 fc21 	bl	800084c <__aeabi_ddiv>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			tf = ta + td;
 8008012:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008016:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800801a:	f7f8 f937 	bl	800028c <__adddf3>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8008026:	e033      	b.n	8008090 <scaraInitLSPB1+0x4a0>
//				td = total_s/v_design;
//				tf = ta + td;
//			}

		}else{
			tf = 2*total_s/v_design;
 8008028:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	f7f8 f92c 	bl	800028c <__adddf3>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4610      	mov	r0, r2
 800803a:	4619      	mov	r1, r3
 800803c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008040:	f7f8 fc04 	bl	800084c <__aeabi_ddiv>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			ta = tf/2;
 800804c:	f04f 0200 	mov.w	r2, #0
 8008050:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008054:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008058:	f7f8 fbf8 	bl	800084c <__aeabi_ddiv>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			td = tf/2;
 8008064:	f04f 0200 	mov.w	r2, #0
 8008068:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800806c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008070:	f7f8 fbec 	bl	800084c <__aeabi_ddiv>
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			a_design = v_design/ta;
 800807c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008080:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008084:	f7f8 fbe2 	bl	800084c <__aeabi_ddiv>
 8008088:	4602      	mov	r2, r0
 800808a:	460b      	mov	r3, r1
 800808c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		}
	}
	no_sample = ceilf(tf / T_SAMPLING); // ceiling
 8008090:	a337      	add	r3, pc, #220	; (adr r3, 8008170 <scaraInitLSPB1+0x580>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800809a:	f7f8 fbd7 	bl	800084c <__aeabi_ddiv>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	4610      	mov	r0, r2
 80080a4:	4619      	mov	r1, r3
 80080a6:	f7f8 fd9f 	bl	8000be8 <__aeabi_d2f>
 80080aa:	4603      	mov	r3, r0
 80080ac:	ee00 3a10 	vmov	s0, r3
 80080b0:	f012 fc1a 	bl	801a8e8 <ceilf>
 80080b4:	eef0 7a40 	vmov.f32	s15, s0
 80080b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080bc:	ee17 3a90 	vmov	r3, s15
 80080c0:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params

	 lspb->s0 = 0;
 80080c2:	69f9      	ldr	r1, [r7, #28]
 80080c4:	f04f 0200 	mov.w	r2, #0
 80080c8:	f04f 0300 	mov.w	r3, #0
 80080cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 lspb->s1 = total_s;
 80080d0:	69f9      	ldr	r1, [r7, #28]
 80080d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80080d6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	 lspb->Ta = ta;
 80080da:	69f9      	ldr	r1, [r7, #28]
 80080dc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80080e0:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 lspb->Td = td;
 80080e4:	69f9      	ldr	r1, [r7, #28]
 80080e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080ea:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	 lspb->Tf = tf;
 80080ee:	69f9      	ldr	r1, [r7, #28]
 80080f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80080f4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	 lspb->a_design = a_design;
 80080f8:	69f9      	ldr	r1, [r7, #28]
 80080fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80080fe:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	 lspb->v_design = v_design;
 8008102:	69f9      	ldr	r1, [r7, #28]
 8008104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008108:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 lspb->v_lim = v_design;
 800810c:	69f9      	ldr	r1, [r7, #28]
 800810e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008112:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 lspb->v0 = 0;
 8008116:	69f9      	ldr	r1, [r7, #28]
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 lspb->v1 = 0;
 8008124:	69f9      	ldr	r1, [r7, #28]
 8008126:	f04f 0200 	mov.w	r2, #0
 800812a:	f04f 0300 	mov.w	r3, #0
 800812e:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 lspb->num_of_sampling = no_sample;
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008136:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8008144:	f7f8 f8a0 	bl	8000288 <__aeabi_dsub>
 8008148:	4602      	mov	r2, r0
 800814a:	460b      	mov	r3, r1
 800814c:	69f9      	ldr	r1, [r7, #28]
 800814e:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	 return SCARA_STATUS_OK;
 8008152:	2300      	movs	r3, #0
}
 8008154:	4618      	mov	r0, r3
 8008156:	3758      	adds	r7, #88	; 0x58
 8008158:	46bd      	mov	sp, r7
 800815a:	bdb0      	pop	{r4, r5, r7, pc}
 800815c:	f3af 8000 	nop.w
 8008160:	33333333 	.word	0x33333333
 8008164:	3fd33333 	.word	0x3fd33333
 8008168:	9999999a 	.word	0x9999999a
 800816c:	3fb99999 	.word	0x3fb99999
 8008170:	40000000 	.word	0x40000000
 8008174:	3f847ae1 	.word	0x3f847ae1

08008178 <scaraInitScurve1>:
												Trajectory_TargetTypeDef target,
												double total_s,
												ModeInitTypeDef modeinit,
												double v_factor,
												double additional_factor)
{
 8008178:	b5b0      	push	{r4, r5, r7, lr}
 800817a:	b094      	sub	sp, #80	; 0x50
 800817c:	af00      	add	r7, sp, #0
 800817e:	61f8      	str	r0, [r7, #28]
 8008180:	460b      	mov	r3, r1
 8008182:	ed87 0b04 	vstr	d0, [r7, #16]
 8008186:	ed87 1b02 	vstr	d1, [r7, #8]
 800818a:	ed87 2b00 	vstr	d2, [r7]
 800818e:	76fb      	strb	r3, [r7, #27]
 8008190:	4613      	mov	r3, r2
 8008192:	76bb      	strb	r3, [r7, #26]
	double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	uint32_t no_sample;
	if(total_s < 0){
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80081a0:	f7f8 fc9c 	bl	8000adc <__aeabi_dcmplt>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d009      	beq.n	80081be <scaraInitScurve1+0x46>
		total_s = -total_s;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	613b      	str	r3, [r7, #16]
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80081b4:	617b      	str	r3, [r7, #20]
		scurve->dir= -1;
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	22ff      	movs	r2, #255	; 0xff
 80081ba:	701a      	strb	r2, [r3, #0]
 80081bc:	e002      	b.n	80081c4 <scaraInitScurve1+0x4c>
	}else{
		scurve->dir= 1;
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	2201      	movs	r2, #1
 80081c2:	701a      	strb	r2, [r3, #0]
	}
	if(target == TRAJECTORY_3D){
 80081c4:	7efb      	ldrb	r3, [r7, #27]
 80081c6:	2b04      	cmp	r3, #4
 80081c8:	d12c      	bne.n	8008224 <scaraInitScurve1+0xac>
		if(modeinit == DUTY_MODE_INIT_QVT){
 80081ca:	7ebb      	ldrb	r3, [r7, #26]
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d10f      	bne.n	80081f0 <scaraInitScurve1+0x78>
			v_design = V_MOVE_MAX*v_factor;
 80081d0:	f04f 0200 	mov.w	r2, #0
 80081d4:	4b90      	ldr	r3, [pc, #576]	; (8008418 <scaraInitScurve1+0x2a0>)
 80081d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80081da:	f7f8 fa0d 	bl	80005f8 <__aeabi_dmul>
 80081de:	4602      	mov	r2, r0
 80081e0:	460b      	mov	r3, r1
 80081e2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			tf = additional_factor;
 80081e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80081ee:	e073      	b.n	80082d8 <scaraInitScurve1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
 80081f0:	7ebb      	ldrb	r3, [r7, #26]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d170      	bne.n	80082d8 <scaraInitScurve1+0x160>
			a_design = A_MOVE_MAX*additional_factor;
 80081f6:	f04f 0200 	mov.w	r2, #0
 80081fa:	4b88      	ldr	r3, [pc, #544]	; (800841c <scaraInitScurve1+0x2a4>)
 80081fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008200:	f7f8 f9fa 	bl	80005f8 <__aeabi_dmul>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			v_design = V_MOVE_MAX*v_factor;
 800820c:	f04f 0200 	mov.w	r2, #0
 8008210:	4b81      	ldr	r3, [pc, #516]	; (8008418 <scaraInitScurve1+0x2a0>)
 8008212:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008216:	f7f8 f9ef 	bl	80005f8 <__aeabi_dmul>
 800821a:	4602      	mov	r2, r0
 800821c:	460b      	mov	r3, r1
 800821e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8008222:	e059      	b.n	80082d8 <scaraInitScurve1+0x160>
		}
	}else if(target == TRAJECTORY_J0){
 8008224:	7efb      	ldrb	r3, [r7, #27]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d112      	bne.n	8008250 <scaraInitScurve1+0xd8>
		if(modeinit == DUTY_MODE_INIT_QVT){
 800822a:	7ebb      	ldrb	r3, [r7, #26]
 800822c:	2b01      	cmp	r3, #1
 800822e:	d153      	bne.n	80082d8 <scaraInitScurve1+0x160>
			v_design = V_DESIGN_J0*v_factor;
 8008230:	a36d      	add	r3, pc, #436	; (adr r3, 80083e8 <scaraInitScurve1+0x270>)
 8008232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008236:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800823a:	f7f8 f9dd 	bl	80005f8 <__aeabi_dmul>
 800823e:	4602      	mov	r2, r0
 8008240:	460b      	mov	r3, r1
 8008242:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			tf = additional_factor;
 8008246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800824a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800824e:	e043      	b.n	80082d8 <scaraInitScurve1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
	
		}
	}else if(target == TRAJECTORY_J1){
 8008250:	7efb      	ldrb	r3, [r7, #27]
 8008252:	2b01      	cmp	r3, #1
 8008254:	d112      	bne.n	800827c <scaraInitScurve1+0x104>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8008256:	7ebb      	ldrb	r3, [r7, #26]
 8008258:	2b01      	cmp	r3, #1
 800825a:	d13d      	bne.n	80082d8 <scaraInitScurve1+0x160>
			v_design = V_DESIGN_J1*v_factor;
 800825c:	a362      	add	r3, pc, #392	; (adr r3, 80083e8 <scaraInitScurve1+0x270>)
 800825e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008262:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008266:	f7f8 f9c7 	bl	80005f8 <__aeabi_dmul>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			tf = additional_factor;
 8008272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008276:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800827a:	e02d      	b.n	80082d8 <scaraInitScurve1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
	
		}
	}else if(target == TRAJECTORY_J2){
 800827c:	7efb      	ldrb	r3, [r7, #27]
 800827e:	2b02      	cmp	r3, #2
 8008280:	d112      	bne.n	80082a8 <scaraInitScurve1+0x130>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8008282:	7ebb      	ldrb	r3, [r7, #26]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d127      	bne.n	80082d8 <scaraInitScurve1+0x160>
			v_design = V_DESIGN_J2*v_factor;
 8008288:	a359      	add	r3, pc, #356	; (adr r3, 80083f0 <scaraInitScurve1+0x278>)
 800828a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008292:	f7f8 f9b1 	bl	80005f8 <__aeabi_dmul>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			tf = additional_factor;
 800829e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082a2:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80082a6:	e017      	b.n	80082d8 <scaraInitScurve1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
	
		}
	}else if(target == TRAJECTORY_J3){
 80082a8:	7efb      	ldrb	r3, [r7, #27]
 80082aa:	2b03      	cmp	r3, #3
 80082ac:	d112      	bne.n	80082d4 <scaraInitScurve1+0x15c>
		if(modeinit == DUTY_MODE_INIT_QVT){
 80082ae:	7ebb      	ldrb	r3, [r7, #26]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d111      	bne.n	80082d8 <scaraInitScurve1+0x160>
			v_design = V_DESIGN_J3*v_factor;
 80082b4:	a350      	add	r3, pc, #320	; (adr r3, 80083f8 <scaraInitScurve1+0x280>)
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80082be:	f7f8 f99b 	bl	80005f8 <__aeabi_dmul>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			tf = additional_factor;
 80082ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ce:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80082d2:	e001      	b.n	80082d8 <scaraInitScurve1+0x160>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
	
		}
	}else{
		return SCARA_STATUS_ERROR_PARA;
 80082d4:	2306      	movs	r3, #6
 80082d6:	e24c      	b.n	8008772 <scaraInitScurve1+0x5fa>
	}
	if(modeinit == DUTY_MODE_INIT_QVT){
 80082d8:	7ebb      	ldrb	r3, [r7, #26]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	f040 80fc 	bne.w	80084d8 <scaraInitScurve1+0x360>
		if(tf < 0.1 && v_design > 7.5){ //check if time valid or not
 80082e0:	a347      	add	r3, pc, #284	; (adr r3, 8008400 <scaraInitScurve1+0x288>)
 80082e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80082ea:	f7f8 fbf7 	bl	8000adc <__aeabi_dcmplt>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d01d      	beq.n	8008330 <scaraInitScurve1+0x1b8>
 80082f4:	f04f 0200 	mov.w	r2, #0
 80082f8:	4b49      	ldr	r3, [pc, #292]	; (8008420 <scaraInitScurve1+0x2a8>)
 80082fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80082fe:	f7f8 fc0b 	bl	8000b18 <__aeabi_dcmpgt>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d013      	beq.n	8008330 <scaraInitScurve1+0x1b8>
			tf = 1.5*total_s/v_design;
 8008308:	f04f 0200 	mov.w	r2, #0
 800830c:	4b45      	ldr	r3, [pc, #276]	; (8008424 <scaraInitScurve1+0x2ac>)
 800830e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008312:	f7f8 f971 	bl	80005f8 <__aeabi_dmul>
 8008316:	4602      	mov	r2, r0
 8008318:	460b      	mov	r3, r1
 800831a:	4610      	mov	r0, r2
 800831c:	4619      	mov	r1, r3
 800831e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008322:	f7f8 fa93 	bl	800084c <__aeabi_ddiv>
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800832e:	e094      	b.n	800845a <scaraInitScurve1+0x2e2>
		}else if(v_design < 0.1 && tf > 0.15){ //check if velocity valid or not
 8008330:	a333      	add	r3, pc, #204	; (adr r3, 8008400 <scaraInitScurve1+0x288>)
 8008332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008336:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800833a:	f7f8 fbcf 	bl	8000adc <__aeabi_dcmplt>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01d      	beq.n	8008380 <scaraInitScurve1+0x208>
 8008344:	a330      	add	r3, pc, #192	; (adr r3, 8008408 <scaraInitScurve1+0x290>)
 8008346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800834e:	f7f8 fbe3 	bl	8000b18 <__aeabi_dcmpgt>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d013      	beq.n	8008380 <scaraInitScurve1+0x208>
			v_design = 1.5*total_s/tf;
 8008358:	f04f 0200 	mov.w	r2, #0
 800835c:	4b31      	ldr	r3, [pc, #196]	; (8008424 <scaraInitScurve1+0x2ac>)
 800835e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008362:	f7f8 f949 	bl	80005f8 <__aeabi_dmul>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	4610      	mov	r0, r2
 800836c:	4619      	mov	r1, r3
 800836e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008372:	f7f8 fa6b 	bl	800084c <__aeabi_ddiv>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 800837e:	e06c      	b.n	800845a <scaraInitScurve1+0x2e2>
		}else if(tf < 0.1 && v_design < 0.1){
 8008380:	a31f      	add	r3, pc, #124	; (adr r3, 8008400 <scaraInitScurve1+0x288>)
 8008382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008386:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800838a:	f7f8 fba7 	bl	8000adc <__aeabi_dcmplt>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00b      	beq.n	80083ac <scaraInitScurve1+0x234>
 8008394:	a31a      	add	r3, pc, #104	; (adr r3, 8008400 <scaraInitScurve1+0x288>)
 8008396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800839e:	f7f8 fb9d 	bl	8000adc <__aeabi_dcmplt>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d001      	beq.n	80083ac <scaraInitScurve1+0x234>
			return SCARA_STATUS_ERROR_OVER_VELOC;
 80083a8:	2309      	movs	r3, #9
 80083aa:	e1e2      	b.n	8008772 <scaraInitScurve1+0x5fa>
		}else{
			v_lim = total_s/tf;
 80083ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80083b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80083b4:	f7f8 fa4a 	bl	800084c <__aeabi_ddiv>
 80083b8:	4602      	mov	r2, r0
 80083ba:	460b      	mov	r3, r1
 80083bc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			if(v_design < 1.1*v_lim){ // the accelaration part is too large
 80083c0:	a313      	add	r3, pc, #76	; (adr r3, 8008410 <scaraInitScurve1+0x298>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80083ca:	f7f8 f915 	bl	80005f8 <__aeabi_dmul>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80083d6:	f7f8 fb81 	bl	8000adc <__aeabi_dcmplt>
 80083da:	4603      	mov	r3, r0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d023      	beq.n	8008428 <scaraInitScurve1+0x2b0>
				return SCARA_STATUS_ERROR_OVER_ACCEL;
 80083e0:	230a      	movs	r3, #10
 80083e2:	e1c6      	b.n	8008772 <scaraInitScurve1+0x5fa>
 80083e4:	f3af 8000 	nop.w
 80083e8:	14000000 	.word	0x14000000
 80083ec:	4000f6f0 	.word	0x4000f6f0
 80083f0:	00000000 	.word	0x00000000
 80083f4:	405c2000 	.word	0x405c2000
 80083f8:	6b259425 	.word	0x6b259425
 80083fc:	40069b91 	.word	0x40069b91
 8008400:	9999999a 	.word	0x9999999a
 8008404:	3fb99999 	.word	0x3fb99999
 8008408:	33333333 	.word	0x33333333
 800840c:	3fc33333 	.word	0x3fc33333
 8008410:	9999999a 	.word	0x9999999a
 8008414:	3ff19999 	.word	0x3ff19999
 8008418:	40877000 	.word	0x40877000
 800841c:	407f4000 	.word	0x407f4000
 8008420:	401e0000 	.word	0x401e0000
 8008424:	3ff80000 	.word	0x3ff80000
			}else if(v_design > 2*v_lim){
 8008428:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800842c:	4602      	mov	r2, r0
 800842e:	460b      	mov	r3, r1
 8008430:	f7f7 ff2c 	bl	800028c <__adddf3>
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800843c:	f7f8 fb6c 	bl	8000b18 <__aeabi_dcmpgt>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d009      	beq.n	800845a <scaraInitScurve1+0x2e2>
				v_design = 2*v_lim;
 8008446:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800844a:	4602      	mov	r2, r0
 800844c:	460b      	mov	r3, r1
 800844e:	f7f7 ff1d 	bl	800028c <__adddf3>
 8008452:	4602      	mov	r2, r0
 8008454:	460b      	mov	r3, r1
 8008456:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			}else{
	
			}
		}
		a_design = 2*v_design*v_design/(v_design*tf - total_s);
 800845a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	f7f7 ff13 	bl	800028c <__adddf3>
 8008466:	4602      	mov	r2, r0
 8008468:	460b      	mov	r3, r1
 800846a:	4610      	mov	r0, r2
 800846c:	4619      	mov	r1, r3
 800846e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008472:	f7f8 f8c1 	bl	80005f8 <__aeabi_dmul>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	4614      	mov	r4, r2
 800847c:	461d      	mov	r5, r3
 800847e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008482:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008486:	f7f8 f8b7 	bl	80005f8 <__aeabi_dmul>
 800848a:	4602      	mov	r2, r0
 800848c:	460b      	mov	r3, r1
 800848e:	4610      	mov	r0, r2
 8008490:	4619      	mov	r1, r3
 8008492:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008496:	f7f7 fef7 	bl	8000288 <__aeabi_dsub>
 800849a:	4602      	mov	r2, r0
 800849c:	460b      	mov	r3, r1
 800849e:	4620      	mov	r0, r4
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f8 f9d3 	bl	800084c <__aeabi_ddiv>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		ta = v_design/a_design;		
 80084ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80084b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80084b6:	f7f8 f9c9 	bl	800084c <__aeabi_ddiv>
 80084ba:	4602      	mov	r2, r0
 80084bc:	460b      	mov	r3, r1
 80084be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		td = tf - ta;
 80084c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80084c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80084ca:	f7f7 fedd 	bl	8000288 <__aeabi_dsub>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80084d6:	e0be      	b.n	8008656 <scaraInitScurve1+0x4de>
	
	}else if(modeinit == DUTY_MODE_INIT_QVA){
 80084d8:	7ebb      	ldrb	r3, [r7, #26]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f040 80bb 	bne.w	8008656 <scaraInitScurve1+0x4de>
		//check qva condition
		if(total_s*a_design < 2*v_design*v_design){ //condition for ta smaller than tc
 80084e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80084e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80084e8:	f7f8 f886 	bl	80005f8 <__aeabi_dmul>
 80084ec:	4602      	mov	r2, r0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4614      	mov	r4, r2
 80084f2:	461d      	mov	r5, r3
 80084f4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80084f8:	4602      	mov	r2, r0
 80084fa:	460b      	mov	r3, r1
 80084fc:	f7f7 fec6 	bl	800028c <__adddf3>
 8008500:	4602      	mov	r2, r0
 8008502:	460b      	mov	r3, r1
 8008504:	4610      	mov	r0, r2
 8008506:	4619      	mov	r1, r3
 8008508:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800850c:	f7f8 f874 	bl	80005f8 <__aeabi_dmul>
 8008510:	4602      	mov	r2, r0
 8008512:	460b      	mov	r3, r1
 8008514:	4620      	mov	r0, r4
 8008516:	4629      	mov	r1, r5
 8008518:	f7f8 fae0 	bl	8000adc <__aeabi_dcmplt>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d05e      	beq.n	80085e0 <scaraInitScurve1+0x468>
			if(total_s/v_design < 0.3){ //tc too small
 8008522:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008526:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800852a:	f7f8 f98f 	bl	800084c <__aeabi_ddiv>
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	4610      	mov	r0, r2
 8008534:	4619      	mov	r1, r3
 8008536:	a395      	add	r3, pc, #596	; (adr r3, 800878c <scaraInitScurve1+0x614>)
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f7f8 face 	bl	8000adc <__aeabi_dcmplt>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00a      	beq.n	800855c <scaraInitScurve1+0x3e4>
				//recalculate v_design
				v_design = total_s/0.3;
 8008546:	a391      	add	r3, pc, #580	; (adr r3, 800878c <scaraInitScurve1+0x614>)
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008550:	f7f8 f97c 	bl	800084c <__aeabi_ddiv>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			}
			if(v_design/a_design < 0.1){ //ta is too small
 800855c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008560:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008564:	f7f8 f972 	bl	800084c <__aeabi_ddiv>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	4610      	mov	r0, r2
 800856e:	4619      	mov	r1, r3
 8008570:	a388      	add	r3, pc, #544	; (adr r3, 8008794 <scaraInitScurve1+0x61c>)
 8008572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008576:	f7f8 fab1 	bl	8000adc <__aeabi_dcmplt>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00a      	beq.n	8008596 <scaraInitScurve1+0x41e>
				//recalculate a_design
				a_design = v_design/0.1;
 8008580:	a384      	add	r3, pc, #528	; (adr r3, 8008794 <scaraInitScurve1+0x61c>)
 8008582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008586:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800858a:	f7f8 f95f 	bl	800084c <__aeabi_ddiv>
 800858e:	4602      	mov	r2, r0
 8008590:	460b      	mov	r3, r1
 8008592:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			}
			ta = v_design/a_design;
 8008596:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800859a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800859e:	f7f8 f955 	bl	800084c <__aeabi_ddiv>
 80085a2:	4602      	mov	r2, r0
 80085a4:	460b      	mov	r3, r1
 80085a6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			td = total_s/v_design + ta;
 80085aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80085ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80085b2:	f7f8 f94b 	bl	800084c <__aeabi_ddiv>
 80085b6:	4602      	mov	r2, r0
 80085b8:	460b      	mov	r3, r1
 80085ba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80085be:	f7f7 fe65 	bl	800028c <__adddf3>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			tf = ta + td;
 80085ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80085ce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80085d2:	f7f7 fe5b 	bl	800028c <__adddf3>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80085de:	e03a      	b.n	8008656 <scaraInitScurve1+0x4de>
//				td = total_s/v_design;
//				tf = ta + td;
//			}
	
		}else{
			tf = 2*total_s/v_design;
 80085e0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	f7f7 fe50 	bl	800028c <__adddf3>
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	4610      	mov	r0, r2
 80085f2:	4619      	mov	r1, r3
 80085f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80085f8:	f7f8 f928 	bl	800084c <__aeabi_ddiv>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	e9c7 2308 	strd	r2, r3, [r7, #32]
			ta = tf/4;
 8008604:	f04f 0200 	mov.w	r2, #0
 8008608:	4b5d      	ldr	r3, [pc, #372]	; (8008780 <scaraInitScurve1+0x608>)
 800860a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800860e:	f7f8 f91d 	bl	800084c <__aeabi_ddiv>
 8008612:	4602      	mov	r2, r0
 8008614:	460b      	mov	r3, r1
 8008616:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			td = 3*tf/4;
 800861a:	f04f 0200 	mov.w	r2, #0
 800861e:	4b59      	ldr	r3, [pc, #356]	; (8008784 <scaraInitScurve1+0x60c>)
 8008620:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008624:	f7f7 ffe8 	bl	80005f8 <__aeabi_dmul>
 8008628:	4602      	mov	r2, r0
 800862a:	460b      	mov	r3, r1
 800862c:	4610      	mov	r0, r2
 800862e:	4619      	mov	r1, r3
 8008630:	f04f 0200 	mov.w	r2, #0
 8008634:	4b52      	ldr	r3, [pc, #328]	; (8008780 <scaraInitScurve1+0x608>)
 8008636:	f7f8 f909 	bl	800084c <__aeabi_ddiv>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			a_design = v_design/ta;
 8008642:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008646:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800864a:	f7f8 f8ff 	bl	800084c <__aeabi_ddiv>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		}
	}
	//no_sample = ceilf(tf / T_SAMPLING); // ceiling
	 // Init lspb params
	
	scurve->Ta = ta;
 8008656:	69f9      	ldr	r1, [r7, #28]
 8008658:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800865c:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	scurve->Tf = tf;
 8008660:	69f9      	ldr	r1, [r7, #28]
 8008662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008666:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	scurve->Td = td;
 800866a:	69f9      	ldr	r1, [r7, #28]
 800866c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008670:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	scurve->a_design = a_design;
 8008674:	69f9      	ldr	r1, [r7, #28]
 8008676:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800867a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	scurve->v_design = v_design;
 800867e:	69f9      	ldr	r1, [r7, #28]
 8008680:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008684:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	scurve->v_lim = v_lim;
 8008688:	69f9      	ldr	r1, [r7, #28]
 800868a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800868e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	scurve->total_s = total_s;
 8008692:	69f9      	ldr	r1, [r7, #28]
 8008694:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008698:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	scurve->a_current = 0;
 800869c:	69f9      	ldr	r1, [r7, #28]
 800869e:	f04f 0200 	mov.w	r2, #0
 80086a2:	f04f 0300 	mov.w	r3, #0
 80086a6:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
	scurve->v_current = 0;
 80086aa:	69f9      	ldr	r1, [r7, #28]
 80086ac:	f04f 0200 	mov.w	r2, #0
 80086b0:	f04f 0300 	mov.w	r3, #0
 80086b4:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
	scurve->s_current = 0;
 80086b8:	69f9      	ldr	r1, [r7, #28]
 80086ba:	f04f 0200 	mov.w	r2, #0
 80086be:	f04f 0300 	mov.w	r3, #0
 80086c2:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
	//define duplicate value when calculating scurve flow
	scurve->k_1        = v_design/(6*ta*ta);
 80086c6:	f04f 0200 	mov.w	r2, #0
 80086ca:	4b2f      	ldr	r3, [pc, #188]	; (8008788 <scaraInitScurve1+0x610>)
 80086cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80086d0:	f7f7 ff92 	bl	80005f8 <__aeabi_dmul>
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	4610      	mov	r0, r2
 80086da:	4619      	mov	r1, r3
 80086dc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80086e0:	f7f7 ff8a 	bl	80005f8 <__aeabi_dmul>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80086ec:	f7f8 f8ae 	bl	800084c <__aeabi_ddiv>
 80086f0:	4602      	mov	r2, r0
 80086f2:	460b      	mov	r3, r1
 80086f4:	69f9      	ldr	r1, [r7, #28]
 80086f6:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	scurve->k_2		   = 2*ta*ta*ta;
 80086fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80086fe:	4602      	mov	r2, r0
 8008700:	460b      	mov	r3, r1
 8008702:	f7f7 fdc3 	bl	800028c <__adddf3>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	4610      	mov	r0, r2
 800870c:	4619      	mov	r1, r3
 800870e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008712:	f7f7 ff71 	bl	80005f8 <__aeabi_dmul>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	4610      	mov	r0, r2
 800871c:	4619      	mov	r1, r3
 800871e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008722:	f7f7 ff69 	bl	80005f8 <__aeabi_dmul>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	69f9      	ldr	r1, [r7, #28]
 800872c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	scurve->k_3        = 6*ta;
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	4b14      	ldr	r3, [pc, #80]	; (8008788 <scaraInitScurve1+0x610>)
 8008736:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800873a:	f7f7 ff5d 	bl	80005f8 <__aeabi_dmul>
 800873e:	4602      	mov	r2, r0
 8008740:	460b      	mov	r3, r1
 8008742:	69f9      	ldr	r1, [r7, #28]
 8008744:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	scurve->k_4        = 6*ta*ta;
 8008748:	f04f 0200 	mov.w	r2, #0
 800874c:	4b0e      	ldr	r3, [pc, #56]	; (8008788 <scaraInitScurve1+0x610>)
 800874e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008752:	f7f7 ff51 	bl	80005f8 <__aeabi_dmul>
 8008756:	4602      	mov	r2, r0
 8008758:	460b      	mov	r3, r1
 800875a:	4610      	mov	r0, r2
 800875c:	4619      	mov	r1, r3
 800875e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008762:	f7f7 ff49 	bl	80005f8 <__aeabi_dmul>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	69f9      	ldr	r1, [r7, #28]
 800876c:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
	return SCARA_STATUS_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3750      	adds	r7, #80	; 0x50
 8008776:	46bd      	mov	sp, r7
 8008778:	bdb0      	pop	{r4, r5, r7, pc}
 800877a:	bf00      	nop
 800877c:	f3af 8000 	nop.w
 8008780:	40100000 	.word	0x40100000
 8008784:	40080000 	.word	0x40080000
 8008788:	40180000 	.word	0x40180000
 800878c:	33333333 	.word	0x33333333
 8008790:	3fd33333 	.word	0x3fd33333
 8008794:	9999999a 	.word	0x9999999a
 8008798:	3fb99999 	.word	0x3fb99999

0800879c <scaraFlowLSPB1>:
SCARA_StatusTypeDef	scaraFlowLSPB1	(Trajectory_LSPB_TypeDef *lspb, double time){
 800879c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80087a0:	b08a      	sub	sp, #40	; 0x28
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	60f8      	str	r0, [r7, #12]
 80087a6:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80087b0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80087ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80087c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	f04f 0300 	mov.w	r3, #0
 80087d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087d4:	f7f8 f996 	bl	8000b04 <__aeabi_dcmpge>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d05b      	beq.n	8008896 <scaraFlowLSPB1+0xfa>
 80087de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80087e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087e6:	f7f8 f983 	bl	8000af0 <__aeabi_dcmple>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d052      	beq.n	8008896 <scaraFlowLSPB1+0xfa>
		lspb->a_current		=	lspb->a_design;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80087f6:	68f9      	ldr	r1, [r7, #12]
 80087f8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800880c:	f7f7 fef4 	bl	80005f8 <__aeabi_dmul>
 8008810:	4602      	mov	r2, r0
 8008812:	460b      	mov	r3, r1
 8008814:	4620      	mov	r0, r4
 8008816:	4629      	mov	r1, r5
 8008818:	f7f7 fd38 	bl	800028c <__adddf3>
 800881c:	4602      	mov	r2, r0
 800881e:	460b      	mov	r3, r1
 8008820:	68f9      	ldr	r1, [r7, #12]
 8008822:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8008832:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008836:	f7f7 fedf 	bl	80005f8 <__aeabi_dmul>
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	4620      	mov	r0, r4
 8008840:	4629      	mov	r1, r5
 8008842:	f7f7 fd23 	bl	800028c <__adddf3>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	4614      	mov	r4, r2
 800884c:	461d      	mov	r5, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008854:	f04f 0200 	mov.w	r2, #0
 8008858:	4b98      	ldr	r3, [pc, #608]	; (8008abc <scaraFlowLSPB1+0x320>)
 800885a:	f7f7 fecd 	bl	80005f8 <__aeabi_dmul>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4610      	mov	r0, r2
 8008864:	4619      	mov	r1, r3
 8008866:	e9d7 2300 	ldrd	r2, r3, [r7]
 800886a:	f7f7 fec5 	bl	80005f8 <__aeabi_dmul>
 800886e:	4602      	mov	r2, r0
 8008870:	460b      	mov	r3, r1
 8008872:	4610      	mov	r0, r2
 8008874:	4619      	mov	r1, r3
 8008876:	e9d7 2300 	ldrd	r2, r3, [r7]
 800887a:	f7f7 febd 	bl	80005f8 <__aeabi_dmul>
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4620      	mov	r0, r4
 8008884:	4629      	mov	r1, r5
 8008886:	f7f7 fd01 	bl	800028c <__adddf3>
 800888a:	4602      	mov	r2, r0
 800888c:	460b      	mov	r3, r1
 800888e:	68f9      	ldr	r1, [r7, #12]
 8008890:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008894:	e10b      	b.n	8008aae <scaraFlowLSPB1+0x312>
	// Constant velocity
	} else if (ta < time && time <= td) {
 8008896:	e9d7 2300 	ldrd	r2, r3, [r7]
 800889a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800889e:	f7f8 f91d 	bl	8000adc <__aeabi_dcmplt>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d054      	beq.n	8008952 <scaraFlowLSPB1+0x1b6>
 80088a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088b0:	f7f8 f91e 	bl	8000af0 <__aeabi_dcmple>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d04b      	beq.n	8008952 <scaraFlowLSPB1+0x1b6>
		lspb->a_current		=	0;
 80088ba:	68f9      	ldr	r1, [r7, #12]
 80088bc:	f04f 0200 	mov.w	r2, #0
 80088c0:	f04f 0300 	mov.w	r3, #0
 80088c4:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80088ce:	68f9      	ldr	r1, [r7, #12]
 80088d0:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta*0.5 + lspb->v_design*(time - ta*0.5);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80088e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80088e4:	f7f7 fe88 	bl	80005f8 <__aeabi_dmul>
 80088e8:	4602      	mov	r2, r0
 80088ea:	460b      	mov	r3, r1
 80088ec:	4610      	mov	r0, r2
 80088ee:	4619      	mov	r1, r3
 80088f0:	f04f 0200 	mov.w	r2, #0
 80088f4:	4b71      	ldr	r3, [pc, #452]	; (8008abc <scaraFlowLSPB1+0x320>)
 80088f6:	f7f7 fe7f 	bl	80005f8 <__aeabi_dmul>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	4620      	mov	r0, r4
 8008900:	4629      	mov	r1, r5
 8008902:	f7f7 fcc3 	bl	800028c <__adddf3>
 8008906:	4602      	mov	r2, r0
 8008908:	460b      	mov	r3, r1
 800890a:	4690      	mov	r8, r2
 800890c:	4699      	mov	r9, r3
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8008914:	f04f 0200 	mov.w	r2, #0
 8008918:	4b68      	ldr	r3, [pc, #416]	; (8008abc <scaraFlowLSPB1+0x320>)
 800891a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800891e:	f7f7 fe6b 	bl	80005f8 <__aeabi_dmul>
 8008922:	4602      	mov	r2, r0
 8008924:	460b      	mov	r3, r1
 8008926:	e9d7 0100 	ldrd	r0, r1, [r7]
 800892a:	f7f7 fcad 	bl	8000288 <__aeabi_dsub>
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4620      	mov	r0, r4
 8008934:	4629      	mov	r1, r5
 8008936:	f7f7 fe5f 	bl	80005f8 <__aeabi_dmul>
 800893a:	4602      	mov	r2, r0
 800893c:	460b      	mov	r3, r1
 800893e:	4640      	mov	r0, r8
 8008940:	4649      	mov	r1, r9
 8008942:	f7f7 fca3 	bl	800028c <__adddf3>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	68f9      	ldr	r1, [r7, #12]
 800894c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008950:	e0ad      	b.n	8008aae <scaraFlowLSPB1+0x312>
	// Decelerate
	} else if (td < time && time <= tf) {
 8008952:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008956:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800895a:	f7f8 f8bf 	bl	8000adc <__aeabi_dcmplt>
 800895e:	4603      	mov	r3, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	f000 8090 	beq.w	8008a86 <scaraFlowLSPB1+0x2ea>
 8008966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800896a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800896e:	f7f8 f8bf 	bl	8000af0 <__aeabi_dcmple>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8086 	beq.w	8008a86 <scaraFlowLSPB1+0x2ea>
		lspb->a_current		=	-lspb->a_design;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008980:	4614      	mov	r4, r2
 8008982:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v_design + lspb->a_design*(td - time);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8008998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800899c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80089a0:	f7f7 fc72 	bl	8000288 <__aeabi_dsub>
 80089a4:	4602      	mov	r2, r0
 80089a6:	460b      	mov	r3, r1
 80089a8:	4640      	mov	r0, r8
 80089aa:	4649      	mov	r1, r9
 80089ac:	f7f7 fe24 	bl	80005f8 <__aeabi_dmul>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4620      	mov	r0, r4
 80089b6:	4629      	mov	r1, r5
 80089b8:	f7f7 fc68 	bl	800028c <__adddf3>
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	68f9      	ldr	r1, [r7, #12]
 80089c2:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 80089d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80089da:	f7f7 fc55 	bl	8000288 <__aeabi_dsub>
 80089de:	4602      	mov	r2, r0
 80089e0:	460b      	mov	r3, r1
 80089e2:	4640      	mov	r0, r8
 80089e4:	4649      	mov	r1, r9
 80089e6:	f7f7 fe07 	bl	80005f8 <__aeabi_dmul>
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	4620      	mov	r0, r4
 80089f0:	4629      	mov	r1, r5
 80089f2:	f7f7 fc49 	bl	8000288 <__aeabi_dsub>
 80089f6:	4602      	mov	r2, r0
 80089f8:	460b      	mov	r3, r1
 80089fa:	4614      	mov	r4, r2
 80089fc:	461d      	mov	r5, r3
								- (lspb->v_lim - lspb->v0)*(tf - time)*(tf - time)/(2*ta);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008a0a:	f7f7 fc3d 	bl	8000288 <__aeabi_dsub>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	460b      	mov	r3, r1
 8008a12:	4690      	mov	r8, r2
 8008a14:	4699      	mov	r9, r3
 8008a16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a1a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008a1e:	f7f7 fc33 	bl	8000288 <__aeabi_dsub>
 8008a22:	4602      	mov	r2, r0
 8008a24:	460b      	mov	r3, r1
 8008a26:	4640      	mov	r0, r8
 8008a28:	4649      	mov	r1, r9
 8008a2a:	f7f7 fde5 	bl	80005f8 <__aeabi_dmul>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	460b      	mov	r3, r1
 8008a32:	4690      	mov	r8, r2
 8008a34:	4699      	mov	r9, r3
 8008a36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a3a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008a3e:	f7f7 fc23 	bl	8000288 <__aeabi_dsub>
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	4640      	mov	r0, r8
 8008a48:	4649      	mov	r1, r9
 8008a4a:	f7f7 fdd5 	bl	80005f8 <__aeabi_dmul>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	460b      	mov	r3, r1
 8008a52:	4690      	mov	r8, r2
 8008a54:	4699      	mov	r9, r3
 8008a56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	f7f7 fc15 	bl	800028c <__adddf3>
 8008a62:	4602      	mov	r2, r0
 8008a64:	460b      	mov	r3, r1
 8008a66:	4640      	mov	r0, r8
 8008a68:	4649      	mov	r1, r9
 8008a6a:	f7f7 feef 	bl	800084c <__aeabi_ddiv>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	460b      	mov	r3, r1
 8008a72:	4620      	mov	r0, r4
 8008a74:	4629      	mov	r1, r5
 8008a76:	f7f7 fc07 	bl	8000288 <__aeabi_dsub>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	460b      	mov	r3, r1
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 8008a7e:	68f9      	ldr	r1, [r7, #12]
 8008a80:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008a84:	e013      	b.n	8008aae <scaraFlowLSPB1+0x312>
	} else {
		lspb->a_current 	=	0;
 8008a86:	68f9      	ldr	r1, [r7, #12]
 8008a88:	f04f 0200 	mov.w	r2, #0
 8008a8c:	f04f 0300 	mov.w	r3, #0
 8008a90:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	0;
 8008a94:	68f9      	ldr	r1, [r7, #12]
 8008a96:	f04f 0200 	mov.w	r2, #0
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008aa8:	68f9      	ldr	r1, [r7, #12]
 8008aaa:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3728      	adds	r7, #40	; 0x28
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008aba:	bf00      	nop
 8008abc:	3fe00000 	.word	0x3fe00000

08008ac0 <scaraFlowGCODE>:
SCARA_StatusTypeDef	scaraFlowGCODE(double *s, double time)
{
 8008ac0:	b5b0      	push	{r4, r5, r7, lr}
 8008ac2:	b084      	sub	sp, #16
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	ed87 0b00 	vstr	d0, [r7]
	if ( 0.0f <= time && time <= time_acc) {
 8008acc:	f04f 0200 	mov.w	r2, #0
 8008ad0:	f04f 0300 	mov.w	r3, #0
 8008ad4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ad8:	f7f8 f814 	bl	8000b04 <__aeabi_dcmpge>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d01e      	beq.n	8008b20 <scaraFlowGCODE+0x60>
 8008ae2:	4b5f      	ldr	r3, [pc, #380]	; (8008c60 <scaraFlowGCODE+0x1a0>)
 8008ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008aec:	f7f8 f800 	bl	8000af0 <__aeabi_dcmple>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d014      	beq.n	8008b20 <scaraFlowGCODE+0x60>
		*s = acc0*time*time;
 8008af6:	4b5b      	ldr	r3, [pc, #364]	; (8008c64 <scaraFlowGCODE+0x1a4>)
 8008af8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008afc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b00:	f7f7 fd7a 	bl	80005f8 <__aeabi_dmul>
 8008b04:	4602      	mov	r2, r0
 8008b06:	460b      	mov	r3, r1
 8008b08:	4610      	mov	r0, r2
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b10:	f7f7 fd72 	bl	80005f8 <__aeabi_dmul>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	68f9      	ldr	r1, [r7, #12]
 8008b1a:	e9c1 2300 	strd	r2, r3, [r1]
 8008b1e:	e09a      	b.n	8008c56 <scaraFlowGCODE+0x196>
	// Constant velocity
	} else if (time_acc < time && time <= time_dec) {
 8008b20:	4b4f      	ldr	r3, [pc, #316]	; (8008c60 <scaraFlowGCODE+0x1a0>)
 8008b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b2a:	f7f7 fff5 	bl	8000b18 <__aeabi_dcmpgt>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d01f      	beq.n	8008b74 <scaraFlowGCODE+0xb4>
 8008b34:	4b4c      	ldr	r3, [pc, #304]	; (8008c68 <scaraFlowGCODE+0x1a8>)
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b3e:	f7f7 ffd7 	bl	8000af0 <__aeabi_dcmple>
 8008b42:	4603      	mov	r3, r0
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d015      	beq.n	8008b74 <scaraFlowGCODE+0xb4>
		*s = constant[0]*time + constant[1];
 8008b48:	4b48      	ldr	r3, [pc, #288]	; (8008c6c <scaraFlowGCODE+0x1ac>)
 8008b4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008b4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b52:	f7f7 fd51 	bl	80005f8 <__aeabi_dmul>
 8008b56:	4602      	mov	r2, r0
 8008b58:	460b      	mov	r3, r1
 8008b5a:	4610      	mov	r0, r2
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	4b43      	ldr	r3, [pc, #268]	; (8008c6c <scaraFlowGCODE+0x1ac>)
 8008b60:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8008b64:	f7f7 fb92 	bl	800028c <__adddf3>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	68f9      	ldr	r1, [r7, #12]
 8008b6e:	e9c1 2300 	strd	r2, r3, [r1]
 8008b72:	e070      	b.n	8008c56 <scaraFlowGCODE+0x196>
	// Decelerate
	} else if (time_dec < time && time <= time_move) {
 8008b74:	4b3c      	ldr	r3, [pc, #240]	; (8008c68 <scaraFlowGCODE+0x1a8>)
 8008b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b7e:	f7f7 ffcb 	bl	8000b18 <__aeabi_dcmpgt>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d038      	beq.n	8008bfa <scaraFlowGCODE+0x13a>
 8008b88:	4b39      	ldr	r3, [pc, #228]	; (8008c70 <scaraFlowGCODE+0x1b0>)
 8008b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b92:	f7f7 ffad 	bl	8000af0 <__aeabi_dcmple>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d02e      	beq.n	8008bfa <scaraFlowGCODE+0x13a>
		*s = deacc[0]*time*time + deacc[1]*time + deacc[2];
 8008b9c:	4b35      	ldr	r3, [pc, #212]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008b9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008ba2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ba6:	f7f7 fd27 	bl	80005f8 <__aeabi_dmul>
 8008baa:	4602      	mov	r2, r0
 8008bac:	460b      	mov	r3, r1
 8008bae:	4610      	mov	r0, r2
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bb6:	f7f7 fd1f 	bl	80005f8 <__aeabi_dmul>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	4614      	mov	r4, r2
 8008bc0:	461d      	mov	r5, r3
 8008bc2:	4b2c      	ldr	r3, [pc, #176]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008bc4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8008bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bcc:	f7f7 fd14 	bl	80005f8 <__aeabi_dmul>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f7f7 fb58 	bl	800028c <__adddf3>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	460b      	mov	r3, r1
 8008be0:	4610      	mov	r0, r2
 8008be2:	4619      	mov	r1, r3
 8008be4:	4b23      	ldr	r3, [pc, #140]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008be6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8008bea:	f7f7 fb4f 	bl	800028c <__adddf3>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	68f9      	ldr	r1, [r7, #12]
 8008bf4:	e9c1 2300 	strd	r2, r3, [r1]
 8008bf8:	e02d      	b.n	8008c56 <scaraFlowGCODE+0x196>
	} else {
		*s = deacc[0]*time*time + deacc[1]*time + deacc[2];
 8008bfa:	4b1e      	ldr	r3, [pc, #120]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008bfc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008c00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c04:	f7f7 fcf8 	bl	80005f8 <__aeabi_dmul>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	4619      	mov	r1, r3
 8008c10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c14:	f7f7 fcf0 	bl	80005f8 <__aeabi_dmul>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	461d      	mov	r5, r3
 8008c20:	4b14      	ldr	r3, [pc, #80]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008c22:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8008c26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c2a:	f7f7 fce5 	bl	80005f8 <__aeabi_dmul>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	460b      	mov	r3, r1
 8008c32:	4620      	mov	r0, r4
 8008c34:	4629      	mov	r1, r5
 8008c36:	f7f7 fb29 	bl	800028c <__adddf3>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	4610      	mov	r0, r2
 8008c40:	4619      	mov	r1, r3
 8008c42:	4b0c      	ldr	r3, [pc, #48]	; (8008c74 <scaraFlowGCODE+0x1b4>)
 8008c44:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8008c48:	f7f7 fb20 	bl	800028c <__adddf3>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	68f9      	ldr	r1, [r7, #12]
 8008c52:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return SCARA_STATUS_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bdb0      	pop	{r4, r5, r7, pc}
 8008c60:	20006f40 	.word	0x20006f40
 8008c64:	2000dd00 	.word	0x2000dd00
 8008c68:	20006f60 	.word	0x20006f60
 8008c6c:	20006f70 	.word	0x20006f70
 8008c70:	20006f98 	.word	0x20006f98
 8008c74:	20006f48 	.word	0x20006f48

08008c78 <scaraFLowScurve1>:
SCARA_StatusTypeDef	scaraFLowScurve1(Trajectory_Scurve_TypeDef *scurve, double t)
{
 8008c78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008c7c:	b08c      	sub	sp, #48	; 0x30
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	60f8      	str	r0, [r7, #12]
 8008c82:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta, vc;
	tf = scurve->Tf;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008c8c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	ta = scurve->Ta;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8008c96:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = scurve->Td;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8008ca0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	vc = scurve->v_design;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8008caa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if ( 0.0f <= t && t <= ta) {
 8008cae:	f04f 0200 	mov.w	r2, #0
 8008cb2:	f04f 0300 	mov.w	r3, #0
 8008cb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cba:	f7f7 ff23 	bl	8000b04 <__aeabi_dcmpge>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d025      	beq.n	8008d10 <scaraFLowScurve1+0x98>
 8008cc4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ccc:	f7f7 ff10 	bl	8000af0 <__aeabi_dcmple>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d01c      	beq.n	8008d10 <scaraFLowScurve1+0x98>
//		lspb->a_current		=	(time*vc)/ta*ta;
//		lspb->v_current		=	(time*time*vc)/(2*ta*ta);
		scurve->s_current	=	t*t*t*scurve->k_1;
 8008cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cde:	f7f7 fc8b 	bl	80005f8 <__aeabi_dmul>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4610      	mov	r0, r2
 8008ce8:	4619      	mov	r1, r3
 8008cea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cee:	f7f7 fc83 	bl	80005f8 <__aeabi_dmul>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008d00:	f7f7 fc7a 	bl	80005f8 <__aeabi_dmul>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	68f9      	ldr	r1, [r7, #12]
 8008d0a:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8008d0e:	e17c      	b.n	800900a <scaraFLowScurve1+0x392>
	// Constant velocity
	} else if (ta < t && t <= 2*ta) {
 8008d10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008d18:	f7f7 fee0 	bl	8000adc <__aeabi_dcmplt>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d061      	beq.n	8008de6 <scaraFLowScurve1+0x16e>
 8008d22:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008d26:	4602      	mov	r2, r0
 8008d28:	460b      	mov	r3, r1
 8008d2a:	f7f7 faaf 	bl	800028c <__adddf3>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	460b      	mov	r3, r1
 8008d32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d36:	f7f7 fedb 	bl	8000af0 <__aeabi_dcmple>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d052      	beq.n	8008de6 <scaraFLowScurve1+0x16e>
//		scurve->a_current   =	-(vc*(time - 2*ta))/(ta*ta);
//		scurve->v_current   =	vc/2 - (vc*(time - ta)*(time - 3*ta))/(2*ta*ta);
		scurve->s_current   =	-(t*t*t - t*t*scurve->k_3 + t*scurve->k_4 - scurve->k_2)*scurve->k_1;
 8008d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d48:	f7f7 fc56 	bl	80005f8 <__aeabi_dmul>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4610      	mov	r0, r2
 8008d52:	4619      	mov	r1, r3
 8008d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d58:	f7f7 fc4e 	bl	80005f8 <__aeabi_dmul>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	460b      	mov	r3, r1
 8008d60:	4690      	mov	r8, r2
 8008d62:	4699      	mov	r9, r3
 8008d64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d6c:	f7f7 fc44 	bl	80005f8 <__aeabi_dmul>
 8008d70:	4602      	mov	r2, r0
 8008d72:	460b      	mov	r3, r1
 8008d74:	4610      	mov	r0, r2
 8008d76:	4619      	mov	r1, r3
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8008d7e:	f7f7 fc3b 	bl	80005f8 <__aeabi_dmul>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	4640      	mov	r0, r8
 8008d88:	4649      	mov	r1, r9
 8008d8a:	f7f7 fa7d 	bl	8000288 <__aeabi_dsub>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	460b      	mov	r3, r1
 8008d92:	4690      	mov	r8, r2
 8008d94:	4699      	mov	r9, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 8008d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008da0:	f7f7 fc2a 	bl	80005f8 <__aeabi_dmul>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	4640      	mov	r0, r8
 8008daa:	4649      	mov	r1, r9
 8008dac:	f7f7 fa6e 	bl	800028c <__adddf3>
 8008db0:	4602      	mov	r2, r0
 8008db2:	460b      	mov	r3, r1
 8008db4:	4610      	mov	r0, r2
 8008db6:	4619      	mov	r1, r3
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8008dbe:	f7f7 fa63 	bl	8000288 <__aeabi_dsub>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	4614      	mov	r4, r2
 8008dc8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	4629      	mov	r1, r5
 8008dd6:	f7f7 fc0f 	bl	80005f8 <__aeabi_dmul>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	68f9      	ldr	r1, [r7, #12]
 8008de0:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8008de4:	e111      	b.n	800900a <scaraFLowScurve1+0x392>
	// Decelerate
	} else if (2*ta < t && t <= td - ta) {
 8008de6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008dea:	4602      	mov	r2, r0
 8008dec:	460b      	mov	r3, r1
 8008dee:	f7f7 fa4d 	bl	800028c <__adddf3>
 8008df2:	4602      	mov	r2, r0
 8008df4:	460b      	mov	r3, r1
 8008df6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dfa:	f7f7 fe8d 	bl	8000b18 <__aeabi_dcmpgt>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d022      	beq.n	8008e4a <scaraFLowScurve1+0x1d2>
 8008e04:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e08:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008e0c:	f7f7 fa3c 	bl	8000288 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e18:	f7f7 fe6a 	bl	8000af0 <__aeabi_dcmple>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d013      	beq.n	8008e4a <scaraFLowScurve1+0x1d2>
//		scurve->a_current   =	0;
//		scurve->v_current   =	v_design;
		scurve->s_current   =	vc*(t - ta);
 8008e22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e2a:	f7f7 fa2d 	bl	8000288 <__aeabi_dsub>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	460b      	mov	r3, r1
 8008e32:	4610      	mov	r0, r2
 8008e34:	4619      	mov	r1, r3
 8008e36:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008e3a:	f7f7 fbdd 	bl	80005f8 <__aeabi_dmul>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	68f9      	ldr	r1, [r7, #12]
 8008e44:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8008e48:	e0df      	b.n	800900a <scaraFLowScurve1+0x392>
	} else if(td-ta < t && t <= td){
 8008e4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008e52:	f7f7 fa19 	bl	8000288 <__aeabi_dsub>
 8008e56:	4602      	mov	r2, r0
 8008e58:	460b      	mov	r3, r1
 8008e5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e5e:	f7f7 fe5b 	bl	8000b18 <__aeabi_dcmpgt>
 8008e62:	4603      	mov	r3, r0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f000 8081 	beq.w	8008f6c <scaraFLowScurve1+0x2f4>
 8008e6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e72:	f7f7 fe3d 	bl	8000af0 <__aeabi_dcmple>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d077      	beq.n	8008f6c <scaraFLowScurve1+0x2f4>
//		scurve->a_current 	=	-(vc*(t - td + ta))/ta^2;
//		scurve->v_current   =	vc/2 - (vc*(t + ta - tf)*(t + 3*ta - tf))/(2*ta*ta);
		scurve->s_current   =	scurve->total_s - (ta*vc)/3 - vc*(t - tf) - (t-tf)*(t-tf)*(t + scurve->k_3 - tf)*scurve->k_1;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	e9d3 451c 	ldrd	r4, r5, [r3, #112]	; 0x70
 8008e82:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008e86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008e8a:	f7f7 fbb5 	bl	80005f8 <__aeabi_dmul>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	460b      	mov	r3, r1
 8008e92:	4610      	mov	r0, r2
 8008e94:	4619      	mov	r1, r3
 8008e96:	f04f 0200 	mov.w	r2, #0
 8008e9a:	4b5f      	ldr	r3, [pc, #380]	; (8009018 <scaraFLowScurve1+0x3a0>)
 8008e9c:	f7f7 fcd6 	bl	800084c <__aeabi_ddiv>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	f7f7 f9ee 	bl	8000288 <__aeabi_dsub>
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	4614      	mov	r4, r2
 8008eb2:	461d      	mov	r5, r3
 8008eb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008eb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ebc:	f7f7 f9e4 	bl	8000288 <__aeabi_dsub>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008ecc:	f7f7 fb94 	bl	80005f8 <__aeabi_dmul>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	4629      	mov	r1, r5
 8008ed8:	f7f7 f9d6 	bl	8000288 <__aeabi_dsub>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	4614      	mov	r4, r2
 8008ee2:	461d      	mov	r5, r3
 8008ee4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008eec:	f7f7 f9cc 	bl	8000288 <__aeabi_dsub>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	4690      	mov	r8, r2
 8008ef6:	4699      	mov	r9, r3
 8008ef8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008efc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f00:	f7f7 f9c2 	bl	8000288 <__aeabi_dsub>
 8008f04:	4602      	mov	r2, r0
 8008f06:	460b      	mov	r3, r1
 8008f08:	4640      	mov	r0, r8
 8008f0a:	4649      	mov	r1, r9
 8008f0c:	f7f7 fb74 	bl	80005f8 <__aeabi_dmul>
 8008f10:	4602      	mov	r2, r0
 8008f12:	460b      	mov	r3, r1
 8008f14:	4690      	mov	r8, r2
 8008f16:	4699      	mov	r9, r3
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8008f1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f22:	f7f7 f9b3 	bl	800028c <__adddf3>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	4610      	mov	r0, r2
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f32:	f7f7 f9a9 	bl	8000288 <__aeabi_dsub>
 8008f36:	4602      	mov	r2, r0
 8008f38:	460b      	mov	r3, r1
 8008f3a:	4640      	mov	r0, r8
 8008f3c:	4649      	mov	r1, r9
 8008f3e:	f7f7 fb5b 	bl	80005f8 <__aeabi_dmul>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	4610      	mov	r0, r2
 8008f48:	4619      	mov	r1, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008f50:	f7f7 fb52 	bl	80005f8 <__aeabi_dmul>
 8008f54:	4602      	mov	r2, r0
 8008f56:	460b      	mov	r3, r1
 8008f58:	4620      	mov	r0, r4
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	f7f7 f994 	bl	8000288 <__aeabi_dsub>
 8008f60:	4602      	mov	r2, r0
 8008f62:	460b      	mov	r3, r1
 8008f64:	68f9      	ldr	r1, [r7, #12]
 8008f66:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8008f6a:	e04e      	b.n	800900a <scaraFLowScurve1+0x392>
	} else if(td < t && t <= tf){
 8008f6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008f74:	f7f7 fdb2 	bl	8000adc <__aeabi_dcmplt>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d045      	beq.n	800900a <scaraFLowScurve1+0x392>
 8008f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f86:	f7f7 fdb3 	bl	8000af0 <__aeabi_dcmple>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d03c      	beq.n	800900a <scaraFLowScurve1+0x392>
//		scurve->a_current 	=	-(vc*(ta - t + td))/(ta*ta);
//		scurve->v_current   =	(vc*(t - tf)*(t-tf))/(2*ta*ta);
		scurve->s_current   =	scurve->total_s + (t-tf)*(t-tf)*(t-tf)*scurve->k_1;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	e9d3 451c 	ldrd	r4, r5, [r3, #112]	; 0x70
 8008f96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f9e:	f7f7 f973 	bl	8000288 <__aeabi_dsub>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	4690      	mov	r8, r2
 8008fa8:	4699      	mov	r9, r3
 8008faa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fb2:	f7f7 f969 	bl	8000288 <__aeabi_dsub>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4640      	mov	r0, r8
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	f7f7 fb1b 	bl	80005f8 <__aeabi_dmul>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	4690      	mov	r8, r2
 8008fc8:	4699      	mov	r9, r3
 8008fca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fd2:	f7f7 f959 	bl	8000288 <__aeabi_dsub>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	460b      	mov	r3, r1
 8008fda:	4640      	mov	r0, r8
 8008fdc:	4649      	mov	r1, r9
 8008fde:	f7f7 fb0b 	bl	80005f8 <__aeabi_dmul>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	4610      	mov	r0, r2
 8008fe8:	4619      	mov	r1, r3
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008ff0:	f7f7 fb02 	bl	80005f8 <__aeabi_dmul>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	f7f7 f946 	bl	800028c <__adddf3>
 8009000:	4602      	mov	r2, r0
 8009002:	460b      	mov	r3, r1
 8009004:	68f9      	ldr	r1, [r7, #12]
 8009006:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
	}

	return SCARA_STATUS_OK;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3730      	adds	r7, #48	; 0x30
 8009010:	46bd      	mov	sp, r7
 8009012:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009016:	bf00      	nop
 8009018:	40080000 	.word	0x40080000
 800901c:	00000000 	.word	0x00000000

08009020 <scaraInitLSPB>:
SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 8009020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009024:	b0ac      	sub	sp, #176	; 0xb0
 8009026:	af00      	add	r7, sp, #0
 8009028:	62f8      	str	r0, [r7, #44]	; 0x2c
 800902a:	460b      	mov	r3, r1
 800902c:	ed87 0b08 	vstr	d0, [r7, #32]
 8009030:	ed87 1b06 	vstr	d1, [r7, #24]
 8009034:	ed87 2b04 	vstr	d2, [r7, #16]
 8009038:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800903c:	4613      	mov	r3, r2
 800903e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 8009042:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009046:	2b04      	cmp	r3, #4
 8009048:	d118      	bne.n	800907c <scaraInitLSPB+0x5c>
		 v_design = V_DESIGN_3D*v_factor;
 800904a:	f20f 7350 	addw	r3, pc, #1872	; 0x750
 800904e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009052:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009056:	f7f7 facf 	bl	80005f8 <__aeabi_dmul>
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_3D*a_factor;
 8009062:	f20f 7338 	addw	r3, pc, #1848	; 0x738
 8009066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800906e:	f7f7 fac3 	bl	80005f8 <__aeabi_dmul>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 800907a:	e092      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_ROLL == target) {
 800907c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009080:	2b05      	cmp	r3, #5
 8009082:	d118      	bne.n	80090b6 <scaraInitLSPB+0x96>
		 v_design = V_DESIGN_ROLL*v_factor;
 8009084:	f20f 731c 	addw	r3, pc, #1820	; 0x71c
 8009088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009090:	f7f7 fab2 	bl	80005f8 <__aeabi_dmul>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_ROLL*a_factor;
 800909c:	f20f 7304 	addw	r3, pc, #1796	; 0x704
 80090a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80090a8:	f7f7 faa6 	bl	80005f8 <__aeabi_dmul>
 80090ac:	4602      	mov	r2, r0
 80090ae:	460b      	mov	r3, r1
 80090b0:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 80090b4:	e075      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J0 == target) {
 80090b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d118      	bne.n	80090f0 <scaraInitLSPB+0xd0>
		 v_design = V_DESIGN_J0*v_factor;
 80090be:	f20f 63e4 	addw	r3, pc, #1764	; 0x6e4
 80090c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80090ca:	f7f7 fa95 	bl	80005f8 <__aeabi_dmul>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J0*a_factor;
 80090d6:	f20f 63cc 	addw	r3, pc, #1740	; 0x6cc
 80090da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80090e2:	f7f7 fa89 	bl	80005f8 <__aeabi_dmul>
 80090e6:	4602      	mov	r2, r0
 80090e8:	460b      	mov	r3, r1
 80090ea:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 80090ee:	e058      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J1 == target) {
 80090f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d118      	bne.n	800912a <scaraInitLSPB+0x10a>
		 v_design = V_DESIGN_J1*v_factor;
 80090f8:	f20f 63a8 	addw	r3, pc, #1704	; 0x6a8
 80090fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009100:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009104:	f7f7 fa78 	bl	80005f8 <__aeabi_dmul>
 8009108:	4602      	mov	r2, r0
 800910a:	460b      	mov	r3, r1
 800910c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J1*a_factor;
 8009110:	f20f 6390 	addw	r3, pc, #1680	; 0x690
 8009114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009118:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800911c:	f7f7 fa6c 	bl	80005f8 <__aeabi_dmul>
 8009120:	4602      	mov	r2, r0
 8009122:	460b      	mov	r3, r1
 8009124:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 8009128:	e03b      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J2 == target) {
 800912a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800912e:	2b02      	cmp	r3, #2
 8009130:	d118      	bne.n	8009164 <scaraInitLSPB+0x144>
		 v_design = V_DESIGN_J2*v_factor;
 8009132:	f20f 6368 	addw	r3, pc, #1640	; 0x668
 8009136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800913e:	f7f7 fa5b 	bl	80005f8 <__aeabi_dmul>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J2*a_factor;
 800914a:	f20f 6350 	addw	r3, pc, #1616	; 0x650
 800914e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009152:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009156:	f7f7 fa4f 	bl	80005f8 <__aeabi_dmul>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 8009162:	e01e      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J3 == target) {
 8009164:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009168:	2b03      	cmp	r3, #3
 800916a:	d118      	bne.n	800919e <scaraInitLSPB+0x17e>
		 v_design = V_DESIGN_J3*v_factor;
 800916c:	f20f 633c 	addw	r3, pc, #1596	; 0x63c
 8009170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009174:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009178:	f7f7 fa3e 	bl	80005f8 <__aeabi_dmul>
 800917c:	4602      	mov	r2, r0
 800917e:	460b      	mov	r3, r1
 8009180:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J3*a_factor;
 8009184:	f20f 6324 	addw	r3, pc, #1572	; 0x624
 8009188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009190:	f7f7 fa32 	bl	80005f8 <__aeabi_dmul>
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 800919c:	e001      	b.n	80091a2 <scaraInitLSPB+0x182>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 800919e:	2306      	movs	r3, #6
 80091a0:	e2ef      	b.n	8009782 <scaraInitLSPB+0x762>
	 }

	 q0 = 0;
 80091a2:	f04f 0200 	mov.w	r2, #0
 80091a6:	f04f 0300 	mov.w	r3, #0
 80091aa:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	 q1 = total_s;
 80091ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091b2:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	 v0 = 0;
 80091b6:	f04f 0200 	mov.w	r2, #0
 80091ba:	f04f 0300 	mov.w	r3, #0
 80091be:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	 v1 = 0;
 80091c2:	f04f 0200 	mov.w	r2, #0
 80091c6:	f04f 0300 	mov.w	r3, #0
 80091ca:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	 if ( q0 <= q1) {
 80091ce:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80091d2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80091d6:	f7f7 fc8b 	bl	8000af0 <__aeabi_dcmple>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d003      	beq.n	80091e8 <scaraInitLSPB+0x1c8>
		 dir = 1;
 80091e0:	2301      	movs	r3, #1
 80091e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80091e6:	e00c      	b.n	8009202 <scaraInitLSPB+0x1e2>
	 } else {
		 dir = -1;
 80091e8:	23ff      	movs	r3, #255	; 0xff
 80091ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		 q1 = -q1;
 80091ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80091fa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80091fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8009202:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8009206:	2b01      	cmp	r3, #1
 8009208:	f040 809b 	bne.w	8009342 <scaraInitLSPB+0x322>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 800920c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800920e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8009212:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 // Avoid division by 0
		 if (tf > 0.001) {
 8009216:	f20f 539c 	addw	r3, pc, #1436	; 0x59c
 800921a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8009222:	f7f7 fc79 	bl	8000b18 <__aeabi_dcmpgt>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d07e      	beq.n	800932a <scaraInitLSPB+0x30a>
			 v_lower 	= (q1 - q0) / tf;
 800922c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009230:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8009234:	f7f7 f828 	bl	8000288 <__aeabi_dsub>
 8009238:	4602      	mov	r2, r0
 800923a:	460b      	mov	r3, r1
 800923c:	4610      	mov	r0, r2
 800923e:	4619      	mov	r1, r3
 8009240:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8009244:	f7f7 fb02 	bl	800084c <__aeabi_ddiv>
 8009248:	4602      	mov	r2, r0
 800924a:	460b      	mov	r3, r1
 800924c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			 v_upper 	= 2*(q1 - q0) / tf;
 8009250:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009254:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8009258:	f7f7 f816 	bl	8000288 <__aeabi_dsub>
 800925c:	4602      	mov	r2, r0
 800925e:	460b      	mov	r3, r1
 8009260:	4610      	mov	r0, r2
 8009262:	4619      	mov	r1, r3
 8009264:	4602      	mov	r2, r0
 8009266:	460b      	mov	r3, r1
 8009268:	f7f7 f810 	bl	800028c <__adddf3>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4610      	mov	r0, r2
 8009272:	4619      	mov	r1, r3
 8009274:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8009278:	f7f7 fae8 	bl	800084c <__aeabi_ddiv>
 800927c:	4602      	mov	r2, r0
 800927e:	460b      	mov	r3, r1
 8009280:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

			 if ( v_design < v_lower) {
 8009284:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009288:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800928c:	f7f7 fc26 	bl	8000adc <__aeabi_dcmplt>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <scaraInitLSPB+0x27a>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 8009296:	2309      	movs	r3, #9
 8009298:	e273      	b.n	8009782 <scaraInitLSPB+0x762>
			 } else {
				 if ( v_upper <= v_design) {
 800929a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800929e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80092a2:	f7f7 fc25 	bl	8000af0 <__aeabi_dcmple>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d003      	beq.n	80092b4 <scaraInitLSPB+0x294>
					 v_design = v_upper;
 80092ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80092b0:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 80092b4:	f20f 5304 	addw	r3, pc, #1284	; 0x504
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80092c0:	f7f7 fc2a 	bl	8000b18 <__aeabi_dcmpgt>
 80092c4:	4603      	mov	r3, r0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d018      	beq.n	80092fc <scaraInitLSPB+0x2dc>
					 tc_upper	= tf - (q1 - q0)/v_design;
 80092ca:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80092ce:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80092d2:	f7f6 ffd9 	bl	8000288 <__aeabi_dsub>
 80092d6:	4602      	mov	r2, r0
 80092d8:	460b      	mov	r3, r1
 80092da:	4610      	mov	r0, r2
 80092dc:	4619      	mov	r1, r3
 80092de:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80092e2:	f7f7 fab3 	bl	800084c <__aeabi_ddiv>
 80092e6:	4602      	mov	r2, r0
 80092e8:	460b      	mov	r3, r1
 80092ea:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80092ee:	f7f6 ffcb 	bl	8000288 <__aeabi_dsub>
 80092f2:	4602      	mov	r2, r0
 80092f4:	460b      	mov	r3, r1
 80092f6:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 80092fa:	e00b      	b.n	8009314 <scaraInitLSPB+0x2f4>
				 } else {
					 tc_upper = tf / 2;
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009304:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8009308:	f7f7 faa0 	bl	800084c <__aeabi_ddiv>
 800930c:	4602      	mov	r2, r0
 800930e:	460b      	mov	r3, r1
 8009310:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
				 }
				 a_upper	= v_design/tc_upper;
 8009314:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8009318:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800931c:	f7f7 fa96 	bl	800084c <__aeabi_ddiv>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8009328:	e00b      	b.n	8009342 <scaraInitLSPB+0x322>
				//  } else {
				// 	 a_design = a_upper;
				//  }
			 }
		 } else {
			 v_design = 0;
 800932a:	f04f 0200 	mov.w	r2, #0
 800932e:	f04f 0300 	mov.w	r3, #0
 8009332:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
			 a_design = 0;
 8009336:	f04f 0200 	mov.w	r2, #0
 800933a:	f04f 0300 	mov.w	r3, #0
 800933e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8009342:	f20f 4378 	addw	r3, pc, #1144	; 0x478
 8009346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800934e:	f7f7 fbe3 	bl	8000b18 <__aeabi_dcmpgt>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	f000 8196 	beq.w	8009686 <scaraInitLSPB+0x666>
 800935a:	f20f 4360 	addw	r3, pc, #1120	; 0x460
 800935e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009362:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8009366:	f7f7 fbd7 	bl	8000b18 <__aeabi_dcmpgt>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	f000 818a 	beq.w	8009686 <scaraInitLSPB+0x666>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8009372:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009376:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800937a:	f7f6 ff85 	bl	8000288 <__aeabi_dsub>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4614      	mov	r4, r2
 8009384:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009388:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800938c:	4620      	mov	r0, r4
 800938e:	4629      	mov	r1, r5
 8009390:	f7f7 f932 	bl	80005f8 <__aeabi_dmul>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800939c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80093a0:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80093a4:	f7f7 f928 	bl	80005f8 <__aeabi_dmul>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	e9c7 2300 	strd	r2, r3, [r7]
 80093b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80093b4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80093b8:	f7f7 f91e 	bl	80005f8 <__aeabi_dmul>
 80093bc:	4602      	mov	r2, r0
 80093be:	460b      	mov	r3, r1
 80093c0:	4614      	mov	r4, r2
 80093c2:	461d      	mov	r5, r3
 80093c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80093c8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80093cc:	f7f7 f914 	bl	80005f8 <__aeabi_dmul>
 80093d0:	4602      	mov	r2, r0
 80093d2:	460b      	mov	r3, r1
 80093d4:	4620      	mov	r0, r4
 80093d6:	4629      	mov	r1, r5
 80093d8:	f7f6 ff58 	bl	800028c <__adddf3>
 80093dc:	4602      	mov	r2, r0
 80093de:	460b      	mov	r3, r1
 80093e0:	4610      	mov	r0, r2
 80093e2:	4619      	mov	r1, r3
 80093e4:	f04f 0200 	mov.w	r2, #0
 80093e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80093ec:	f7f7 fa2e 	bl	800084c <__aeabi_ddiv>
 80093f0:	4602      	mov	r2, r0
 80093f2:	460b      	mov	r3, r1
 80093f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093f8:	f7f6 ff46 	bl	8000288 <__aeabi_dsub>
 80093fc:	4602      	mov	r2, r0
 80093fe:	460b      	mov	r3, r1
 8009400:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009404:	f7f7 fb74 	bl	8000af0 <__aeabi_dcmple>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d075      	beq.n	80094fa <scaraInitLSPB+0x4da>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 800940e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009412:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8009416:	f7f6 ff37 	bl	8000288 <__aeabi_dsub>
 800941a:	4602      	mov	r2, r0
 800941c:	460b      	mov	r3, r1
 800941e:	4692      	mov	sl, r2
 8009420:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8009424:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8009428:	4650      	mov	r0, sl
 800942a:	4659      	mov	r1, fp
 800942c:	f7f7 f8e4 	bl	80005f8 <__aeabi_dmul>
 8009430:	4602      	mov	r2, r0
 8009432:	460b      	mov	r3, r1
 8009434:	4614      	mov	r4, r2
 8009436:	461d      	mov	r5, r3
 8009438:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800943c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009440:	f7f7 f8da 	bl	80005f8 <__aeabi_dmul>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4690      	mov	r8, r2
 800944a:	4699      	mov	r9, r3
 800944c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009450:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009454:	f7f7 f8d0 	bl	80005f8 <__aeabi_dmul>
 8009458:	4602      	mov	r2, r0
 800945a:	460b      	mov	r3, r1
 800945c:	4640      	mov	r0, r8
 800945e:	4649      	mov	r1, r9
 8009460:	f7f6 ff14 	bl	800028c <__adddf3>
 8009464:	4602      	mov	r2, r0
 8009466:	460b      	mov	r3, r1
 8009468:	4610      	mov	r0, r2
 800946a:	4619      	mov	r1, r3
 800946c:	f04f 0200 	mov.w	r2, #0
 8009470:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009474:	f7f7 f9ea 	bl	800084c <__aeabi_ddiv>
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	4620      	mov	r0, r4
 800947e:	4629      	mov	r1, r5
 8009480:	f7f6 ff04 	bl	800028c <__adddf3>
 8009484:	4602      	mov	r2, r0
 8009486:	460b      	mov	r3, r1
 8009488:	ec43 2b17 	vmov	d7, r2, r3
 800948c:	eeb0 0a47 	vmov.f32	s0, s14
 8009490:	eef0 0a67 	vmov.f32	s1, s15
 8009494:	f011 fa6c 	bl	801a970 <sqrt>
 8009498:	ed87 0b26 	vstr	d0, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 800949c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80094a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80094a4:	f7f6 fef0 	bl	8000288 <__aeabi_dsub>
 80094a8:	4602      	mov	r2, r0
 80094aa:	460b      	mov	r3, r1
 80094ac:	4610      	mov	r0, r2
 80094ae:	4619      	mov	r1, r3
 80094b0:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80094b4:	f7f7 f9ca 	bl	800084c <__aeabi_ddiv>
 80094b8:	4602      	mov	r2, r0
 80094ba:	460b      	mov	r3, r1
 80094bc:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 80094c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80094c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80094c8:	f7f6 fede 	bl	8000288 <__aeabi_dsub>
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	4610      	mov	r0, r2
 80094d2:	4619      	mov	r1, r3
 80094d4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80094d8:	f7f7 f9b8 	bl	800084c <__aeabi_ddiv>
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			 tf		= ta + td;
 80094e4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80094e8:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80094ec:	f7f6 fece 	bl	800028c <__adddf3>
 80094f0:	4602      	mov	r2, r0
 80094f2:	460b      	mov	r3, r1
 80094f4:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80094f8:	e0e3      	b.n	80096c2 <scaraInitLSPB+0x6a2>
		 } else {
			 v_lim	= v_design;
 80094fa:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80094fe:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 8009502:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009506:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800950a:	f7f6 febd 	bl	8000288 <__aeabi_dsub>
 800950e:	4602      	mov	r2, r0
 8009510:	460b      	mov	r3, r1
 8009512:	4610      	mov	r0, r2
 8009514:	4619      	mov	r1, r3
 8009516:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800951a:	f7f7 f997 	bl	800084c <__aeabi_ddiv>
 800951e:	4602      	mov	r2, r0
 8009520:	460b      	mov	r3, r1
 8009522:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 8009526:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800952a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800952e:	f7f6 feab 	bl	8000288 <__aeabi_dsub>
 8009532:	4602      	mov	r2, r0
 8009534:	460b      	mov	r3, r1
 8009536:	4610      	mov	r0, r2
 8009538:	4619      	mov	r1, r3
 800953a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800953e:	f7f7 f985 	bl	800084c <__aeabi_ddiv>
 8009542:	4602      	mov	r2, r0
 8009544:	460b      	mov	r3, r1
 8009546:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 800954a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800954e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009552:	f7f6 fe99 	bl	8000288 <__aeabi_dsub>
 8009556:	4602      	mov	r2, r0
 8009558:	460b      	mov	r3, r1
 800955a:	4690      	mov	r8, r2
 800955c:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8009560:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8009564:	4640      	mov	r0, r8
 8009566:	4649      	mov	r1, r9
 8009568:	f7f7 f970 	bl	800084c <__aeabi_ddiv>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	4614      	mov	r4, r2
 8009572:	461d      	mov	r5, r3
 8009574:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8009578:	4602      	mov	r2, r0
 800957a:	460b      	mov	r3, r1
 800957c:	f7f6 fe86 	bl	800028c <__adddf3>
 8009580:	4602      	mov	r2, r0
 8009582:	460b      	mov	r3, r1
 8009584:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009588:	f7f7 f960 	bl	800084c <__aeabi_ddiv>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	4690      	mov	r8, r2
 8009592:	4699      	mov	r9, r3
 8009594:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8009598:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800959c:	f7f7 f956 	bl	800084c <__aeabi_ddiv>
 80095a0:	4602      	mov	r2, r0
 80095a2:	460b      	mov	r3, r1
 80095a4:	f04f 0000 	mov.w	r0, #0
 80095a8:	497b      	ldr	r1, [pc, #492]	; (8009798 <scaraInitLSPB+0x778>)
 80095aa:	f7f6 fe6d 	bl	8000288 <__aeabi_dsub>
 80095ae:	4602      	mov	r2, r0
 80095b0:	460b      	mov	r3, r1
 80095b2:	4640      	mov	r0, r8
 80095b4:	4649      	mov	r1, r9
 80095b6:	f7f7 f81f 	bl	80005f8 <__aeabi_dmul>
 80095ba:	4602      	mov	r2, r0
 80095bc:	460b      	mov	r3, r1
 80095be:	4690      	mov	r8, r2
 80095c0:	4699      	mov	r9, r3
 80095c2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80095c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80095ca:	f7f7 f93f 	bl	800084c <__aeabi_ddiv>
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	f04f 0000 	mov.w	r0, #0
 80095d6:	4970      	ldr	r1, [pc, #448]	; (8009798 <scaraInitLSPB+0x778>)
 80095d8:	f7f6 fe56 	bl	8000288 <__aeabi_dsub>
 80095dc:	4602      	mov	r2, r0
 80095de:	460b      	mov	r3, r1
 80095e0:	4640      	mov	r0, r8
 80095e2:	4649      	mov	r1, r9
 80095e4:	f7f7 f808 	bl	80005f8 <__aeabi_dmul>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	4620      	mov	r0, r4
 80095ee:	4629      	mov	r1, r5
 80095f0:	f7f6 fe4c 	bl	800028c <__adddf3>
 80095f4:	4602      	mov	r2, r0
 80095f6:	460b      	mov	r3, r1
 80095f8:	4614      	mov	r4, r2
 80095fa:	461d      	mov	r5, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 80095fc:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8009600:	4602      	mov	r2, r0
 8009602:	460b      	mov	r3, r1
 8009604:	f7f6 fe42 	bl	800028c <__adddf3>
 8009608:	4602      	mov	r2, r0
 800960a:	460b      	mov	r3, r1
 800960c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009610:	f7f7 f91c 	bl	800084c <__aeabi_ddiv>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	4690      	mov	r8, r2
 800961a:	4699      	mov	r9, r3
 800961c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8009620:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009624:	f7f7 f912 	bl	800084c <__aeabi_ddiv>
 8009628:	4602      	mov	r2, r0
 800962a:	460b      	mov	r3, r1
 800962c:	f04f 0000 	mov.w	r0, #0
 8009630:	4959      	ldr	r1, [pc, #356]	; (8009798 <scaraInitLSPB+0x778>)
 8009632:	f7f6 fe29 	bl	8000288 <__aeabi_dsub>
 8009636:	4602      	mov	r2, r0
 8009638:	460b      	mov	r3, r1
 800963a:	4640      	mov	r0, r8
 800963c:	4649      	mov	r1, r9
 800963e:	f7f6 ffdb 	bl	80005f8 <__aeabi_dmul>
 8009642:	4602      	mov	r2, r0
 8009644:	460b      	mov	r3, r1
 8009646:	4690      	mov	r8, r2
 8009648:	4699      	mov	r9, r3
 800964a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800964e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009652:	f7f7 f8fb 	bl	800084c <__aeabi_ddiv>
 8009656:	4602      	mov	r2, r0
 8009658:	460b      	mov	r3, r1
 800965a:	f04f 0000 	mov.w	r0, #0
 800965e:	494e      	ldr	r1, [pc, #312]	; (8009798 <scaraInitLSPB+0x778>)
 8009660:	f7f6 fe12 	bl	8000288 <__aeabi_dsub>
 8009664:	4602      	mov	r2, r0
 8009666:	460b      	mov	r3, r1
 8009668:	4640      	mov	r0, r8
 800966a:	4649      	mov	r1, r9
 800966c:	f7f6 ffc4 	bl	80005f8 <__aeabi_dmul>
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8009674:	4620      	mov	r0, r4
 8009676:	4629      	mov	r1, r5
 8009678:	f7f6 fe08 	bl	800028c <__adddf3>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8009684:	e01d      	b.n	80096c2 <scaraInitLSPB+0x6a2>
		 }
	 } else {
		 v_lim	= 0;
 8009686:	f04f 0200 	mov.w	r2, #0
 800968a:	f04f 0300 	mov.w	r3, #0
 800968e:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
		 ta = tf/2;
 8009692:	f04f 0200 	mov.w	r2, #0
 8009696:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800969a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800969e:	f7f7 f8d5 	bl	800084c <__aeabi_ddiv>
 80096a2:	4602      	mov	r2, r0
 80096a4:	460b      	mov	r3, r1
 80096a6:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
		 td = tf/2;
 80096aa:	f04f 0200 	mov.w	r2, #0
 80096ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80096b2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80096b6:	f7f7 f8c9 	bl	800084c <__aeabi_ddiv>
 80096ba:	4602      	mov	r2, r0
 80096bc:	460b      	mov	r3, r1
 80096be:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 80096c2:	a333      	add	r3, pc, #204	; (adr r3, 8009790 <scaraInitLSPB+0x770>)
 80096c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80096cc:	f7f7 f8be 	bl	800084c <__aeabi_ddiv>
 80096d0:	4602      	mov	r2, r0
 80096d2:	460b      	mov	r3, r1
 80096d4:	4610      	mov	r0, r2
 80096d6:	4619      	mov	r1, r3
 80096d8:	f7f7 fa86 	bl	8000be8 <__aeabi_d2f>
 80096dc:	4603      	mov	r3, r0
 80096de:	ee00 3a10 	vmov	s0, r3
 80096e2:	f011 f901 	bl	801a8e8 <ceilf>
 80096e6:	eef0 7a40 	vmov.f32	s15, s0
 80096ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096ee:	ee17 3a90 	vmov	r3, s15
 80096f2:	637b      	str	r3, [r7, #52]	; 0x34
	 // Init lspb params
	 lspb->dir= dir;
 80096f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f6:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80096fa:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 80096fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096fe:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009702:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 lspb->s1 = q1;
 8009706:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009708:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800970c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	 lspb->Ta = ta;
 8009710:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009712:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8009716:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 lspb->Td = td;
 800971a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800971c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8009720:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	 lspb->Tf = tf;
 8009724:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009726:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800972a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	 lspb->a_design = a_design;
 800972e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009730:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8009734:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	 lspb->v_design = v_design;
 8009738:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800973a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800973e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 lspb->v_lim = v_lim;
 8009742:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009744:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8009748:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 lspb->v0 = v0;
 800974c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800974e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009752:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 lspb->v1 = v1;
 8009756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009758:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800975c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 lspb->num_of_sampling = no_sample;
 8009760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009764:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 8009766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009768:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800976c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8009772:	f7f6 fd89 	bl	8000288 <__aeabi_dsub>
 8009776:	4602      	mov	r2, r0
 8009778:	460b      	mov	r3, r1
 800977a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800977c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	 return SCARA_STATUS_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	37b0      	adds	r7, #176	; 0xb0
 8009786:	46bd      	mov	sp, r7
 8009788:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800978c:	f3af 8000 	nop.w
 8009790:	40000000 	.word	0x40000000
 8009794:	3f847ae1 	.word	0x3f847ae1
 8009798:	3ff00000 	.word	0x3ff00000
 800979c:	00000000 	.word	0x00000000
 80097a0:	405c2000 	.word	0x405c2000
 80097a4:	14000000 	.word	0x14000000
 80097a8:	4000f6f0 	.word	0x4000f6f0
 80097ac:	6b259425 	.word	0x6b259425
 80097b0:	40069b91 	.word	0x40069b91
 80097b4:	d2f1a9fc 	.word	0xd2f1a9fc
 80097b8:	3f50624d 	.word	0x3f50624d
 80097bc:	9abcaf48 	.word	0x9abcaf48
 80097c0:	3e7ad7f2 	.word	0x3e7ad7f2

080097c4 <scaraInitScurve>:
SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 80097c4:	b480      	push	{r7}
 80097c6:	b089      	sub	sp, #36	; 0x24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	61f8      	str	r0, [r7, #28]
 80097cc:	460b      	mov	r3, r1
 80097ce:	ed87 0b04 	vstr	d0, [r7, #16]
 80097d2:	ed87 1b02 	vstr	d1, [r7, #8]
 80097d6:	ed87 2b00 	vstr	d2, [r7]
 80097da:	76fb      	strb	r3, [r7, #27]
 80097dc:	4613      	mov	r3, r2
 80097de:	76bb      	strb	r3, [r7, #26]
//	 scurve->s_1 = s_1;
//	 scurve->s_2 = s_2;
//	 scurve->s_3 = s_3;
//	 scurve->s_4 = s_4;

	 return SCARA_STATUS_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3724      	adds	r7, #36	; 0x24
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
	...

080097f0 <scaraFlowDuty>:
}

/* Compute new x, y , z, theta1, theta2 , d3, theta4 corresponding to time */
SCARA_StatusTypeDef	scaraFlowDuty		(double time,
										SCARA_PositionTypeDef *pos_Next ,
										SCARA_PositionTypeDef pos_Current) {
 80097f0:	b082      	sub	sp, #8
 80097f2:	b5b0      	push	{r4, r5, r7, lr}
 80097f4:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 80097f8:	af2e      	add	r7, sp, #184	; 0xb8
 80097fa:	f107 0108 	add.w	r1, r7, #8
 80097fe:	ed81 0b00 	vstr	d0, [r1]
 8009802:	1d39      	adds	r1, r7, #4
 8009804:	6008      	str	r0, [r1, #0]
 8009806:	f507 71b8 	add.w	r1, r7, #368	; 0x170
 800980a:	e881 000c 	stmia.w	r1, {r2, r3}
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 800980e:	f107 0118 	add.w	r1, r7, #24
 8009812:	f107 0308 	add.w	r3, r7, #8
 8009816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 800981e:	4b92      	ldr	r3, [pc, #584]	; (8009a68 <scaraFlowDuty+0x278>)
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	f040 81a1 	bne.w	8009b6a <scaraFlowDuty+0x37a>
		double s, angle, x, y, z, v, v_angle;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 8009828:	4b8f      	ldr	r3, [pc, #572]	; (8009a68 <scaraFlowDuty+0x278>)
 800982a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800982e:	2b00      	cmp	r3, #0
 8009830:	d12b      	bne.n	800988a <scaraFlowDuty+0x9a>
//			s = myDUTY.task.trajectory_3d.lspb.s_current;
//			v = myDUTY.task.trajectory_3d.lspb.v_current;
//			angle = myDUTY.task.trajectory_roll.lspb.s_current;
//			v_angle = myDUTY.task.trajectory_roll.lspb.v_current;
//			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
			status1 = scaraFlowLSPB1(&(myDUTY.task.trajectory_3d.lspb), time);
 8009832:	f107 0308 	add.w	r3, r7, #8
 8009836:	ed93 0b00 	vldr	d0, [r3]
 800983a:	488c      	ldr	r0, [pc, #560]	; (8009a6c <scaraFlowDuty+0x27c>)
 800983c:	f7fe ffae 	bl	800879c <scaraFlowLSPB1>
 8009840:	4603      	mov	r3, r0
 8009842:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			v = myDUTY.task.trajectory_3d.lspb.v_current;
 8009846:	4b88      	ldr	r3, [pc, #544]	; (8009a68 <scaraFlowDuty+0x278>)
 8009848:	e9d3 2362 	ldrd	r2, r3, [r3, #392]	; 0x188
 800984c:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 8009850:	4b85      	ldr	r3, [pc, #532]	; (8009a68 <scaraFlowDuty+0x278>)
 8009852:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 8009856:	f107 0110 	add.w	r1, r7, #16
 800985a:	e9c1 2300 	strd	r2, r3, [r1]
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 800985e:	4b82      	ldr	r3, [pc, #520]	; (8009a68 <scaraFlowDuty+0x278>)
 8009860:	e9d3 23fc 	ldrd	r2, r3, [r3, #1008]	; 0x3f0
 8009864:	f107 0108 	add.w	r1, r7, #8
 8009868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800986c:	f7f6 fec4 	bl	80005f8 <__aeabi_dmul>
 8009870:	4602      	mov	r2, r0
 8009872:	460b      	mov	r3, r1
 8009874:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 8009878:	4b7b      	ldr	r3, [pc, #492]	; (8009a68 <scaraFlowDuty+0x278>)
 800987a:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 800987e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			status2 = SCARA_STATUS_OK;
 8009882:	2300      	movs	r3, #0
 8009884:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 8009888:	e099      	b.n	80099be <scaraFlowDuty+0x1ce>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 800988a:	4b77      	ldr	r3, [pc, #476]	; (8009a68 <scaraFlowDuty+0x278>)
 800988c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8009890:	2b01      	cmp	r3, #1
 8009892:	d126      	bne.n	80098e2 <scaraFlowDuty+0xf2>
//			s = myDUTY.task.trajectory_3d.scurve.s_current;
//			v = myDUTY.task.trajectory_3d.scurve.v_current;
//			angle = myDUTY.task.trajectory_roll.scurve.s_current;
//			v_angle = myDUTY.task.trajectory_roll.scurve.v_current;
//			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
			status1 = scaraFLowScurve1(&(myDUTY.task.trajectory_3d.scurve), time);
 8009894:	f107 0308 	add.w	r3, r7, #8
 8009898:	ed93 0b00 	vldr	d0, [r3]
 800989c:	4874      	ldr	r0, [pc, #464]	; (8009a70 <scaraFlowDuty+0x280>)
 800989e:	f7ff f9eb 	bl	8008c78 <scaraFLowScurve1>
 80098a2:	4603      	mov	r3, r0
 80098a4:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			//v = myDUTY.task.trajectory_3d.lspb.v_current;
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 80098a8:	4b6f      	ldr	r3, [pc, #444]	; (8009a68 <scaraFlowDuty+0x278>)
 80098aa:	e9d3 2398 	ldrd	r2, r3, [r3, #608]	; 0x260
 80098ae:	f107 0110 	add.w	r1, r7, #16
 80098b2:	e9c1 2300 	strd	r2, r3, [r1]
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 80098b6:	4b6c      	ldr	r3, [pc, #432]	; (8009a68 <scaraFlowDuty+0x278>)
 80098b8:	e9d3 23fc 	ldrd	r2, r3, [r3, #1008]	; 0x3f0
 80098bc:	f107 0108 	add.w	r1, r7, #8
 80098c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098c4:	f7f6 fe98 	bl	80005f8 <__aeabi_dmul>
 80098c8:	4602      	mov	r2, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 80098d0:	4b65      	ldr	r3, [pc, #404]	; (8009a68 <scaraFlowDuty+0x278>)
 80098d2:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80098d6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			status2 = SCARA_STATUS_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 80098e0:	e06d      	b.n	80099be <scaraFlowDuty+0x1ce>
		}else if( DUTY_TRAJECTORY_LINEAR == myDUTY.task.trajectory_3d.trajectory_type){
 80098e2:	4b61      	ldr	r3, [pc, #388]	; (8009a68 <scaraFlowDuty+0x278>)
 80098e4:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 80098e8:	2b02      	cmp	r3, #2
 80098ea:	d127      	bne.n	800993c <scaraFlowDuty+0x14c>
			s = time*myDUTY.task.trajectory_3d.linear.constant_v;
 80098ec:	4b5e      	ldr	r3, [pc, #376]	; (8009a68 <scaraFlowDuty+0x278>)
 80098ee:	e9d3 019c 	ldrd	r0, r1, [r3, #624]	; 0x270
 80098f2:	f107 0308 	add.w	r3, r7, #8
 80098f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fa:	f7f6 fe7d 	bl	80005f8 <__aeabi_dmul>
 80098fe:	4602      	mov	r2, r0
 8009900:	460b      	mov	r3, r1
 8009902:	f107 0110 	add.w	r1, r7, #16
 8009906:	e9c1 2300 	strd	r2, r3, [r1]
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 800990a:	4b57      	ldr	r3, [pc, #348]	; (8009a68 <scaraFlowDuty+0x278>)
 800990c:	e9d3 23fc 	ldrd	r2, r3, [r3, #1008]	; 0x3f0
 8009910:	f107 0108 	add.w	r1, r7, #8
 8009914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009918:	f7f6 fe6e 	bl	80005f8 <__aeabi_dmul>
 800991c:	4602      	mov	r2, r0
 800991e:	460b      	mov	r3, r1
 8009920:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 8009924:	4b50      	ldr	r3, [pc, #320]	; (8009a68 <scaraFlowDuty+0x278>)
 8009926:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 800992a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			status1 = SCARA_STATUS_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = SCARA_STATUS_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 800993a:	e040      	b.n	80099be <scaraFlowDuty+0x1ce>
		}else if(DUTY_TRAJECTORY_GCODE_LSPB == myDUTY.task.trajectory_3d.trajectory_type){
 800993c:	4b4a      	ldr	r3, [pc, #296]	; (8009a68 <scaraFlowDuty+0x278>)
 800993e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8009942:	2b03      	cmp	r3, #3
 8009944:	d139      	bne.n	80099ba <scaraFlowDuty+0x1ca>
			scaraFlowGCODE(&s, time);
 8009946:	f107 0308 	add.w	r3, r7, #8
 800994a:	f107 0210 	add.w	r2, r7, #16
 800994e:	ed93 0b00 	vldr	d0, [r3]
 8009952:	4610      	mov	r0, r2
 8009954:	f7ff f8b4 	bl	8008ac0 <scaraFlowGCODE>
			s -= accumulate_s;
 8009958:	f107 0310 	add.w	r3, r7, #16
 800995c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009960:	4b44      	ldr	r3, [pc, #272]	; (8009a74 <scaraFlowDuty+0x284>)
 8009962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009966:	f7f6 fc8f 	bl	8000288 <__aeabi_dsub>
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	f107 0110 	add.w	r1, r7, #16
 8009972:	e9c1 2300 	strd	r2, r3, [r1]
			//LOG_REPORT1("s watcher:", s, time);
			angle = myDUTY.task.trajectory_roll.linear.constant_v*(time - last_T);
 8009976:	4b3c      	ldr	r3, [pc, #240]	; (8009a68 <scaraFlowDuty+0x278>)
 8009978:	e9d3 45fc 	ldrd	r4, r5, [r3, #1008]	; 0x3f0
 800997c:	4b3e      	ldr	r3, [pc, #248]	; (8009a78 <scaraFlowDuty+0x288>)
 800997e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009982:	f107 0108 	add.w	r1, r7, #8
 8009986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800998a:	f7f6 fc7d 	bl	8000288 <__aeabi_dsub>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	4620      	mov	r0, r4
 8009994:	4629      	mov	r1, r5
 8009996:	f7f6 fe2f 	bl	80005f8 <__aeabi_dmul>
 800999a:	4602      	mov	r2, r0
 800999c:	460b      	mov	r3, r1
 800999e:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 80099a2:	4b31      	ldr	r3, [pc, #196]	; (8009a68 <scaraFlowDuty+0x278>)
 80099a4:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80099a8:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			status1 = SCARA_STATUS_OK;
 80099ac:	2300      	movs	r3, #0
 80099ae:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = SCARA_STATUS_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 80099b8:	e001      	b.n	80099be <scaraFlowDuty+0x1ce>

		}else{
			return SCARA_STATUS_ERROR_TRAJECTORY;
 80099ba:	2305      	movs	r3, #5
 80099bc:	e2dd      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}

		if ( SCARA_STATUS_OK != status1) {
 80099be:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d002      	beq.n	80099cc <scaraFlowDuty+0x1dc>
			return status1;
 80099c6:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 80099ca:	e2d6      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}
		if ( SCARA_STATUS_OK != status2) {
 80099cc:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d002      	beq.n	80099da <scaraFlowDuty+0x1ea>
			return status2;
 80099d4:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 80099d8:	e2cf      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 80099da:	4b23      	ldr	r3, [pc, #140]	; (8009a68 <scaraFlowDuty+0x278>)
 80099dc:	7a1b      	ldrb	r3, [r3, #8]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d11d      	bne.n	8009a1e <scaraFlowDuty+0x22e>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 80099e2:	f107 0310 	add.w	r3, r7, #16
 80099e6:	ed93 7b00 	vldr	d7, [r3]
 80099ea:	eeb0 0a47 	vmov.f32	s0, s14
 80099ee:	eef0 0a67 	vmov.f32	s1, s15
 80099f2:	4822      	ldr	r0, [pc, #136]	; (8009a7c <scaraFlowDuty+0x28c>)
 80099f4:	f000 facc 	bl	8009f90 <scaraFlowLine>
 80099f8:	4603      	mov	r3, r0
 80099fa:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.line.x_current;
 80099fe:	4b1a      	ldr	r3, [pc, #104]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a00:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8009a04:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			y = myDUTY.task.path.line.y_current;
 8009a08:	4b17      	ldr	r3, [pc, #92]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a0a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8009a0e:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
			z = myDUTY.task.path.line.z_current;
 8009a12:	4b15      	ldr	r3, [pc, #84]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a14:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8009a18:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
 8009a1c:	e032      	b.n	8009a84 <scaraFlowDuty+0x294>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 8009a1e:	4b12      	ldr	r3, [pc, #72]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a20:	7a1b      	ldrb	r3, [r3, #8]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d11d      	bne.n	8009a62 <scaraFlowDuty+0x272>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 8009a26:	f107 0310 	add.w	r3, r7, #16
 8009a2a:	ed93 7b00 	vldr	d7, [r3]
 8009a2e:	eeb0 0a47 	vmov.f32	s0, s14
 8009a32:	eef0 0a67 	vmov.f32	s1, s15
 8009a36:	4812      	ldr	r0, [pc, #72]	; (8009a80 <scaraFlowDuty+0x290>)
 8009a38:	f000 fb32 	bl	800a0a0 <scaraFlowCircle>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.circle.x_current;
 8009a42:	4b09      	ldr	r3, [pc, #36]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a44:	e9d3 233e 	ldrd	r2, r3, [r3, #248]	; 0xf8
 8009a48:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			y = myDUTY.task.path.circle.y_current;
 8009a4c:	4b06      	ldr	r3, [pc, #24]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a4e:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 8009a52:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
			z = myDUTY.task.path.circle.z_current;
 8009a56:	4b04      	ldr	r3, [pc, #16]	; (8009a68 <scaraFlowDuty+0x278>)
 8009a58:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 8009a5c:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
 8009a60:	e010      	b.n	8009a84 <scaraFlowDuty+0x294>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e289      	b.n	8009f7a <scaraFlowDuty+0x78a>
 8009a66:	bf00      	nop
 8009a68:	2000def8 	.word	0x2000def8
 8009a6c:	2000e010 	.word	0x2000e010
 8009a70:	2000e090 	.word	0x2000e090
 8009a74:	200065d0 	.word	0x200065d0
 8009a78:	2000dd18 	.word	0x2000dd18
 8009a7c:	2000df08 	.word	0x2000df08
 8009a80:	2000df78 	.word	0x2000df78
		}

		positionCompute.x 		= x;
 8009a84:	f107 0118 	add.w	r1, r7, #24
 8009a88:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8009a8c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		positionCompute.y		= y;
 8009a90:	f107 0118 	add.w	r1, r7, #24
 8009a94:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8009a98:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		positionCompute.z 		= z;
 8009a9c:	f107 0118 	add.w	r1, r7, #24
 8009aa0:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8009aa4:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 8009aa8:	4bb4      	ldr	r3, [pc, #720]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009aaa:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 8009aae:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009ab2:	f997 312f 	ldrsb.w	r3, [r7, #303]	; 0x12f
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f7f6 fd34 	bl	8000524 <__aeabi_i2d>
 8009abc:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8009ac0:	f7f6 fd9a 	bl	80005f8 <__aeabi_dmul>
 8009ac4:	4602      	mov	r2, r0
 8009ac6:	460b      	mov	r3, r1
 8009ac8:	4620      	mov	r0, r4
 8009aca:	4629      	mov	r1, r5
 8009acc:	f7f6 fbde 	bl	800028c <__adddf3>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	f107 0118 	add.w	r1, r7, #24
 8009ad8:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

		positionCompute.q		= s;
 8009adc:	f107 0310 	add.w	r3, r7, #16
 8009ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae4:	f107 0118 	add.w	r1, r7, #24
 8009ae8:	e9c1 2300 	strd	r2, r3, [r1]
		positionCompute.q_roll  = angle;
 8009aec:	f107 0118 	add.w	r1, r7, #24
 8009af0:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8009af4:	e9c1 2302 	strd	r2, r3, [r1, #8]

		positionCompute.v_3d    = v;
 8009af8:	f107 0118 	add.w	r1, r7, #24
 8009afc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8009b00:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
		positionCompute.v_roll  = v_angle;
 8009b04:	f107 0118 	add.w	r1, r7, #24
 8009b08:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8009b0c:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0

		positionCompute.total_time = myDUTY.time_total;
 8009b10:	4b9a      	ldr	r3, [pc, #616]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009b12:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8009b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1a:	f107 0118 	add.w	r1, r7, #24
 8009b1e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		positionCompute.t		= time;
 8009b22:	f107 0118 	add.w	r1, r7, #24
 8009b26:	f107 0308 	add.w	r3, r7, #8
 8009b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 8009b32:	f107 0418 	add.w	r4, r7, #24
 8009b36:	4668      	mov	r0, sp
 8009b38:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8009b3c:	22b8      	movs	r2, #184	; 0xb8
 8009b3e:	4619      	mov	r1, r3
 8009b40:	f00c f906 	bl	8015d50 <memcpy>
 8009b44:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8009b48:	cb0c      	ldmia	r3, {r2, r3}
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	f7fb fadc 	bl	8005108 <kinematicInverse>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d101      	bne.n	8009b5a <scaraFlowDuty+0x36a>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009b56:	2307      	movs	r3, #7
 8009b58:	e20f      	b.n	8009f7a <scaraFlowDuty+0x78a>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8009b5a:	f107 0118 	add.w	r1, r7, #24
 8009b5e:	1d3b      	adds	r3, r7, #4
 8009b60:	22c0      	movs	r2, #192	; 0xc0
 8009b62:	6818      	ldr	r0, [r3, #0]
 8009b64:	f00c f8f4 	bl	8015d50 <memcpy>
 8009b68:	e206      	b.n	8009f78 <scaraFlowDuty+0x788>
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 8009b6a:	4b84      	ldr	r3, [pc, #528]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	2b01      	cmp	r3, #1
 8009b70:	f040 8200 	bne.w	8009f74 <scaraFlowDuty+0x784>
		double s0, s1, s2, s3;
		double v0, v1, v2, v3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8009b74:	4b81      	ldr	r3, [pc, #516]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009b76:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d174      	bne.n	8009c68 <scaraFlowDuty+0x478>
			status1 = scaraFlowLSPB1(&(myDUTY.joint.trajectory[0].lspb), time);
 8009b7e:	f107 0308 	add.w	r3, r7, #8
 8009b82:	ed93 0b00 	vldr	d0, [r3]
 8009b86:	487e      	ldr	r0, [pc, #504]	; (8009d80 <scaraFlowDuty+0x590>)
 8009b88:	f7fe fe08 	bl	800879c <scaraFlowLSPB1>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFlowLSPB1(&(myDUTY.joint.trajectory[1].lspb), time);
 8009b92:	f107 0308 	add.w	r3, r7, #8
 8009b96:	ed93 0b00 	vldr	d0, [r3]
 8009b9a:	487a      	ldr	r0, [pc, #488]	; (8009d84 <scaraFlowDuty+0x594>)
 8009b9c:	f7fe fdfe 	bl	800879c <scaraFlowLSPB1>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFlowLSPB1(&(myDUTY.joint.trajectory[2].lspb), time);
 8009ba6:	f107 0308 	add.w	r3, r7, #8
 8009baa:	ed93 0b00 	vldr	d0, [r3]
 8009bae:	4876      	ldr	r0, [pc, #472]	; (8009d88 <scaraFlowDuty+0x598>)
 8009bb0:	f7fe fdf4 	bl	800879c <scaraFlowLSPB1>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFlowLSPB1(&(myDUTY.joint.trajectory[3].lspb), time);
 8009bba:	f107 0308 	add.w	r3, r7, #8
 8009bbe:	ed93 0b00 	vldr	d0, [r3]
 8009bc2:	4872      	ldr	r0, [pc, #456]	; (8009d8c <scaraFlowDuty+0x59c>)
 8009bc4:	f7fe fdea 	bl	800879c <scaraFlowLSPB1>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c

			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 8009bce:	4b6b      	ldr	r3, [pc, #428]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009bd0:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8009bd4:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 8009bd8:	4b68      	ldr	r3, [pc, #416]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009bda:	f893 35a0 	ldrb.w	r3, [r3, #1440]	; 0x5a0
 8009bde:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 8009be2:	4b66      	ldr	r3, [pc, #408]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009be4:	f893 3720 	ldrb.w	r3, [r3, #1824]	; 0x720
 8009be8:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 8009bec:	4b63      	ldr	r3, [pc, #396]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009bee:	f893 38a0 	ldrb.w	r3, [r3, #2208]	; 0x8a0
 8009bf2:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4

			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 8009bf6:	4b61      	ldr	r3, [pc, #388]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009bf8:	f503 6393 	add.w	r3, r3, #1176	; 0x498
 8009bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c00:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8009c04:	4b5d      	ldr	r3, [pc, #372]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c06:	f503 63c3 	add.w	r3, r3, #1560	; 0x618
 8009c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0e:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8009c12:	4b5a      	ldr	r3, [pc, #360]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c14:	f503 63f3 	add.w	r3, r3, #1944	; 0x798
 8009c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 8009c20:	4b56      	ldr	r3, [pc, #344]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c22:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8009c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2a:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108

			v0 = myDUTY.joint.trajectory[0].lspb.v_current;
 8009c2e:	4b53      	ldr	r3, [pc, #332]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c30:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 8009c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c38:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
			v1 = myDUTY.joint.trajectory[1].lspb.v_current;
 8009c3c:	4b4f      	ldr	r3, [pc, #316]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c3e:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8009c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c46:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			v2 = myDUTY.joint.trajectory[2].lspb.v_current;
 8009c4a:	4b4c      	ldr	r3, [pc, #304]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c4c:	f503 63f2 	add.w	r3, r3, #1936	; 0x790
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
			v3 = myDUTY.joint.trajectory[3].lspb.v_current;
 8009c58:	4b48      	ldr	r3, [pc, #288]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c5a:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8009c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c62:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
 8009c66:	e07b      	b.n	8009d60 <scaraFlowDuty+0x570>

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8009c68:	4b44      	ldr	r3, [pc, #272]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009c6a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	d174      	bne.n	8009d5c <scaraFlowDuty+0x56c>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 8009c72:	f107 0308 	add.w	r3, r7, #8
 8009c76:	ed93 0b00 	vldr	d0, [r3]
 8009c7a:	4845      	ldr	r0, [pc, #276]	; (8009d90 <scaraFlowDuty+0x5a0>)
 8009c7c:	f000 fa96 	bl	800a1ac <scaraFLowScurve>
 8009c80:	4603      	mov	r3, r0
 8009c82:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 8009c86:	f107 0308 	add.w	r3, r7, #8
 8009c8a:	ed93 0b00 	vldr	d0, [r3]
 8009c8e:	4841      	ldr	r0, [pc, #260]	; (8009d94 <scaraFlowDuty+0x5a4>)
 8009c90:	f000 fa8c 	bl	800a1ac <scaraFLowScurve>
 8009c94:	4603      	mov	r3, r0
 8009c96:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 8009c9a:	f107 0308 	add.w	r3, r7, #8
 8009c9e:	ed93 0b00 	vldr	d0, [r3]
 8009ca2:	483d      	ldr	r0, [pc, #244]	; (8009d98 <scaraFlowDuty+0x5a8>)
 8009ca4:	f000 fa82 	bl	800a1ac <scaraFLowScurve>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 8009cae:	f107 0308 	add.w	r3, r7, #8
 8009cb2:	ed93 0b00 	vldr	d0, [r3]
 8009cb6:	4839      	ldr	r0, [pc, #228]	; (8009d9c <scaraFlowDuty+0x5ac>)
 8009cb8:	f000 fa78 	bl	800a1ac <scaraFLowScurve>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 8009cc2:	4b2e      	ldr	r3, [pc, #184]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009cc4:	f893 34a0 	ldrb.w	r3, [r3, #1184]	; 0x4a0
 8009cc8:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 8009ccc:	4b2b      	ldr	r3, [pc, #172]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009cce:	f893 3620 	ldrb.w	r3, [r3, #1568]	; 0x620
 8009cd2:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 8009cd6:	4b29      	ldr	r3, [pc, #164]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009cd8:	f893 37a0 	ldrb.w	r3, [r3, #1952]	; 0x7a0
 8009cdc:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 8009ce0:	4b26      	ldr	r3, [pc, #152]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009ce2:	f893 3920 	ldrb.w	r3, [r3, #2336]	; 0x920
 8009ce6:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 8009cea:	4b24      	ldr	r3, [pc, #144]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009cec:	f503 63ad 	add.w	r3, r3, #1384	; 0x568
 8009cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf4:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 8009cf8:	4b20      	ldr	r3, [pc, #128]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009cfa:	f503 63dd 	add.w	r3, r3, #1768	; 0x6e8
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 8009d06:	4b1d      	ldr	r3, [pc, #116]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d08:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8009d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d10:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 8009d14:	4b19      	ldr	r3, [pc, #100]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d16:	f603 13e8 	addw	r3, r3, #2536	; 0x9e8
 8009d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1e:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108

			v0 = myDUTY.joint.trajectory[0].scurve.v_current;
 8009d22:	4b16      	ldr	r3, [pc, #88]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d24:	f503 63ac 	add.w	r3, r3, #1376	; 0x560
 8009d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2c:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
			v1 = myDUTY.joint.trajectory[1].scurve.v_current;
 8009d30:	4b12      	ldr	r3, [pc, #72]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d32:	f503 63dc 	add.w	r3, r3, #1760	; 0x6e0
 8009d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3a:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			v2 = myDUTY.joint.trajectory[2].scurve.v_current;
 8009d3e:	4b0f      	ldr	r3, [pc, #60]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d40:	f503 6306 	add.w	r3, r3, #2144	; 0x860
 8009d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d48:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
			v3 = myDUTY.joint.trajectory[3].scurve.v_current;
 8009d4c:	4b0b      	ldr	r3, [pc, #44]	; (8009d7c <scaraFlowDuty+0x58c>)
 8009d4e:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8009d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d56:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
 8009d5a:	e001      	b.n	8009d60 <scaraFlowDuty+0x570>

		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8009d5c:	2305      	movs	r3, #5
 8009d5e:	e10c      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 8009d60:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d002      	beq.n	8009d6e <scaraFlowDuty+0x57e>
			return status1;
 8009d68:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8009d6c:	e105      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}
		if ( SCARA_STATUS_OK != status2) {
 8009d6e:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d014      	beq.n	8009da0 <scaraFlowDuty+0x5b0>
			return status2;
 8009d76:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8009d7a:	e0fe      	b.n	8009f7a <scaraFlowDuty+0x78a>
 8009d7c:	2000def8 	.word	0x2000def8
 8009d80:	2000e318 	.word	0x2000e318
 8009d84:	2000e498 	.word	0x2000e498
 8009d88:	2000e618 	.word	0x2000e618
 8009d8c:	2000e798 	.word	0x2000e798
 8009d90:	2000e398 	.word	0x2000e398
 8009d94:	2000e518 	.word	0x2000e518
 8009d98:	2000e698 	.word	0x2000e698
 8009d9c:	2000e818 	.word	0x2000e818
		}
		if ( SCARA_STATUS_OK != status3) {
 8009da0:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d002      	beq.n	8009dae <scaraFlowDuty+0x5be>
			return status3;
 8009da8:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 8009dac:	e0e5      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}
		if ( SCARA_STATUS_OK != status4) {
 8009dae:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d002      	beq.n	8009dbc <scaraFlowDuty+0x5cc>
			return status4;
 8009db6:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 8009dba:	e0de      	b.n	8009f7a <scaraFlowDuty+0x78a>
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 8009dbc:	4b73      	ldr	r3, [pc, #460]	; (8009f8c <scaraFlowDuty+0x79c>)
 8009dbe:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 8009dc2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009dc6:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7f6 fbaa 	bl	8000524 <__aeabi_i2d>
 8009dd0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8009dd4:	f7f6 fc10 	bl	80005f8 <__aeabi_dmul>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4620      	mov	r0, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	f7f6 fa54 	bl	800028c <__adddf3>
 8009de4:	4602      	mov	r2, r0
 8009de6:	460b      	mov	r3, r1
 8009de8:	f107 0118 	add.w	r1, r7, #24
 8009dec:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 8009df0:	4b66      	ldr	r3, [pc, #408]	; (8009f8c <scaraFlowDuty+0x79c>)
 8009df2:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8009df6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009dfa:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7f6 fb90 	bl	8000524 <__aeabi_i2d>
 8009e04:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8009e08:	f7f6 fbf6 	bl	80005f8 <__aeabi_dmul>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4620      	mov	r0, r4
 8009e12:	4629      	mov	r1, r5
 8009e14:	f7f6 fa3a 	bl	800028c <__adddf3>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	f107 0118 	add.w	r1, r7, #24
 8009e20:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 8009e24:	4b59      	ldr	r3, [pc, #356]	; (8009f8c <scaraFlowDuty+0x79c>)
 8009e26:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8009e2a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009e2e:	f997 30e5 	ldrsb.w	r3, [r7, #229]	; 0xe5
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7f6 fb76 	bl	8000524 <__aeabi_i2d>
 8009e38:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8009e3c:	f7f6 fbdc 	bl	80005f8 <__aeabi_dmul>
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	4620      	mov	r0, r4
 8009e46:	4629      	mov	r1, r5
 8009e48:	f7f6 fa20 	bl	800028c <__adddf3>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	460b      	mov	r3, r1
 8009e50:	f107 0118 	add.w	r1, r7, #24
 8009e54:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 8009e58:	4b4c      	ldr	r3, [pc, #304]	; (8009f8c <scaraFlowDuty+0x79c>)
 8009e5a:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 8009e5e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009e62:	f997 30e4 	ldrsb.w	r3, [r7, #228]	; 0xe4
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7f6 fb5c 	bl	8000524 <__aeabi_i2d>
 8009e6c:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8009e70:	f7f6 fbc2 	bl	80005f8 <__aeabi_dmul>
 8009e74:	4602      	mov	r2, r0
 8009e76:	460b      	mov	r3, r1
 8009e78:	4620      	mov	r0, r4
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	f7f6 fa06 	bl	800028c <__adddf3>
 8009e80:	4602      	mov	r2, r0
 8009e82:	460b      	mov	r3, r1
 8009e84:	f107 0118 	add.w	r1, r7, #24
 8009e88:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

		positionCompute.v_theta1 	= v0;
 8009e8c:	f107 0118 	add.w	r1, r7, #24
 8009e90:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8009e94:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
		positionCompute.v_theta2 	= v1;
 8009e98:	f107 0118 	add.w	r1, r7, #24
 8009e9c:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8009ea0:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
		positionCompute.v_d3 		= v2;
 8009ea4:	f107 0118 	add.w	r1, r7, #24
 8009ea8:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8009eac:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
		positionCompute.v_theta4 	= v3;
 8009eb0:	f107 0118 	add.w	r1, r7, #24
 8009eb4:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8009eb8:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0

		positionCompute.q_theta1 = s0;
 8009ebc:	f107 0118 	add.w	r1, r7, #24
 8009ec0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8009ec4:	e9c1 2304 	strd	r2, r3, [r1, #16]
		positionCompute.q_theta2 = s1;
 8009ec8:	f107 0118 	add.w	r1, r7, #24
 8009ecc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8009ed0:	e9c1 2306 	strd	r2, r3, [r1, #24]
		positionCompute.q_d3	 = s2;
 8009ed4:	f107 0118 	add.w	r1, r7, #24
 8009ed8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8009edc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		positionCompute.q_theta4 = s3;
 8009ee0:	f107 0118 	add.w	r1, r7, #24
 8009ee4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8009ee8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

		positionCompute.total_time = myDUTY.time_total;
 8009eec:	4b27      	ldr	r3, [pc, #156]	; (8009f8c <scaraFlowDuty+0x79c>)
 8009eee:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8009ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef6:	f107 0118 	add.w	r1, r7, #24
 8009efa:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		positionCompute.t		= time;
 8009efe:	f107 0118 	add.w	r1, r7, #24
 8009f02:	f107 0308 	add.w	r3, r7, #8
 8009f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 8009f0e:	f107 0318 	add.w	r3, r7, #24
 8009f12:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8009f16:	f107 0318 	add.w	r3, r7, #24
 8009f1a:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 8009f1e:	f107 0318 	add.w	r3, r7, #24
 8009f22:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 8009f26:	f107 0318 	add.w	r3, r7, #24
 8009f2a:	ed93 4b20 	vldr	d4, [r3, #128]	; 0x80
 8009f2e:	eeb0 3a44 	vmov.f32	s6, s8
 8009f32:	eef0 3a64 	vmov.f32	s7, s9
 8009f36:	eeb0 2a45 	vmov.f32	s4, s10
 8009f3a:	eef0 2a65 	vmov.f32	s5, s11
 8009f3e:	eeb0 1a46 	vmov.f32	s2, s12
 8009f42:	eef0 1a66 	vmov.f32	s3, s13
 8009f46:	eeb0 0a47 	vmov.f32	s0, s14
 8009f4a:	eef0 0a67 	vmov.f32	s1, s15
 8009f4e:	f000 f93b 	bl	800a1c8 <scaraCheckWorkSpace4>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d001      	beq.n	8009f5c <scaraFlowDuty+0x76c>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009f58:	2307      	movs	r3, #7
 8009f5a:	e00e      	b.n	8009f7a <scaraFlowDuty+0x78a>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8009f5c:	f107 0118 	add.w	r1, r7, #24
 8009f60:	1d3b      	adds	r3, r7, #4
 8009f62:	22c0      	movs	r2, #192	; 0xc0
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	f00b fef3 	bl	8015d50 <memcpy>
		}
		kinematicForward(pos_Next);
 8009f6a:	1d3b      	adds	r3, r7, #4
 8009f6c:	6818      	ldr	r0, [r3, #0]
 8009f6e:	f7fa ffa7 	bl	8004ec0 <kinematicForward>
 8009f72:	e001      	b.n	8009f78 <scaraFlowDuty+0x788>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8009f74:	2302      	movs	r3, #2
 8009f76:	e000      	b.n	8009f7a <scaraFlowDuty+0x78a>
	}

	return SCARA_STATUS_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 8009f80:	46bd      	mov	sp, r7
 8009f82:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009f86:	b002      	add	sp, #8
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	2000def8 	.word	0x2000def8

08009f90 <scaraFlowLine>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 8009f90:	b5b0      	push	{r4, r5, r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8009fa2:	a33d      	add	r3, pc, #244	; (adr r3, 800a098 <scaraFlowLine+0x108>)
 8009fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa8:	f7f6 fdb6 	bl	8000b18 <__aeabi_dcmpgt>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d05a      	beq.n	800a068 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8009fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fc2:	f7f6 fb19 	bl	80005f8 <__aeabi_dmul>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	460b      	mov	r3, r1
 8009fca:	4610      	mov	r0, r2
 8009fcc:	4619      	mov	r1, r3
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8009fd4:	f7f6 fc3a 	bl	800084c <__aeabi_ddiv>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	460b      	mov	r3, r1
 8009fdc:	4620      	mov	r0, r4
 8009fde:	4629      	mov	r1, r5
 8009fe0:	f7f6 f954 	bl	800028c <__adddf3>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	68f9      	ldr	r1, [r7, #12]
 8009fea:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8009ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ffe:	f7f6 fafb 	bl	80005f8 <__aeabi_dmul>
 800a002:	4602      	mov	r2, r0
 800a004:	460b      	mov	r3, r1
 800a006:	4610      	mov	r0, r2
 800a008:	4619      	mov	r1, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800a010:	f7f6 fc1c 	bl	800084c <__aeabi_ddiv>
 800a014:	4602      	mov	r2, r0
 800a016:	460b      	mov	r3, r1
 800a018:	4620      	mov	r0, r4
 800a01a:	4629      	mov	r1, r5
 800a01c:	f7f6 f936 	bl	800028c <__adddf3>
 800a020:	4602      	mov	r2, r0
 800a022:	460b      	mov	r3, r1
 800a024:	68f9      	ldr	r1, [r7, #12]
 800a026:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800a036:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a03a:	f7f6 fadd 	bl	80005f8 <__aeabi_dmul>
 800a03e:	4602      	mov	r2, r0
 800a040:	460b      	mov	r3, r1
 800a042:	4610      	mov	r0, r2
 800a044:	4619      	mov	r1, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800a04c:	f7f6 fbfe 	bl	800084c <__aeabi_ddiv>
 800a050:	4602      	mov	r2, r0
 800a052:	460b      	mov	r3, r1
 800a054:	4620      	mov	r0, r4
 800a056:	4629      	mov	r1, r5
 800a058:	f7f6 f918 	bl	800028c <__adddf3>
 800a05c:	4602      	mov	r2, r0
 800a05e:	460b      	mov	r3, r1
 800a060:	68f9      	ldr	r1, [r7, #12]
 800a062:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 800a066:	e011      	b.n	800a08c <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a06e:	68f9      	ldr	r1, [r7, #12]
 800a070:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		line->y_current = line->y1;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800a07a:	68f9      	ldr	r1, [r7, #12]
 800a07c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		line->z_current = line->z1;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800a086:	68f9      	ldr	r1, [r7, #12]
 800a088:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3710      	adds	r7, #16
 800a092:	46bd      	mov	sp, r7
 800a094:	bdb0      	pop	{r4, r5, r7, pc}
 800a096:	bf00      	nop
 800a098:	47ae147b 	.word	0x47ae147b
 800a09c:	3f847ae1 	.word	0x3f847ae1

0800a0a0 <scaraFlowCircle>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 800a0a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0a4:	b086      	sub	sp, #24
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	60f8      	str	r0, [r7, #12]
 800a0aa:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a0b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0b8:	f7f6 fbc8 	bl	800084c <__aeabi_ddiv>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	460b      	mov	r3, r1
 800a0c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f993 3000 	ldrsb.w	r3, [r3]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f7f6 fa21 	bl	8000524 <__aeabi_i2d>
 800a0e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a0e6:	f7f6 fa87 	bl	80005f8 <__aeabi_dmul>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	4650      	mov	r0, sl
 800a0f0:	4659      	mov	r1, fp
 800a0f2:	f7f6 f8cb 	bl	800028c <__adddf3>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	460b      	mov	r3, r1
 800a0fa:	ec43 2b17 	vmov	d7, r2, r3
 800a0fe:	eeb0 0a47 	vmov.f32	s0, s14
 800a102:	eef0 0a67 	vmov.f32	s1, s15
 800a106:	f010 fb03 	bl	801a710 <cos>
 800a10a:	ec53 2b10 	vmov	r2, r3, d0
 800a10e:	4640      	mov	r0, r8
 800a110:	4649      	mov	r1, r9
 800a112:	f7f6 fa71 	bl	80005f8 <__aeabi_dmul>
 800a116:	4602      	mov	r2, r0
 800a118:	460b      	mov	r3, r1
 800a11a:	4620      	mov	r0, r4
 800a11c:	4629      	mov	r1, r5
 800a11e:	f7f6 f8b5 	bl	800028c <__adddf3>
 800a122:	4602      	mov	r2, r0
 800a124:	460b      	mov	r3, r1
 800a126:	68f9      	ldr	r1, [r7, #12]
 800a128:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f993 3000 	ldrsb.w	r3, [r3]
 800a144:	4618      	mov	r0, r3
 800a146:	f7f6 f9ed 	bl	8000524 <__aeabi_i2d>
 800a14a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a14e:	f7f6 fa53 	bl	80005f8 <__aeabi_dmul>
 800a152:	4602      	mov	r2, r0
 800a154:	460b      	mov	r3, r1
 800a156:	4650      	mov	r0, sl
 800a158:	4659      	mov	r1, fp
 800a15a:	f7f6 f897 	bl	800028c <__adddf3>
 800a15e:	4602      	mov	r2, r0
 800a160:	460b      	mov	r3, r1
 800a162:	ec43 2b17 	vmov	d7, r2, r3
 800a166:	eeb0 0a47 	vmov.f32	s0, s14
 800a16a:	eef0 0a67 	vmov.f32	s1, s15
 800a16e:	f010 fb67 	bl	801a840 <sin>
 800a172:	ec53 2b10 	vmov	r2, r3, d0
 800a176:	4640      	mov	r0, r8
 800a178:	4649      	mov	r1, r9
 800a17a:	f7f6 fa3d 	bl	80005f8 <__aeabi_dmul>
 800a17e:	4602      	mov	r2, r0
 800a180:	460b      	mov	r3, r1
 800a182:	4620      	mov	r0, r4
 800a184:	4629      	mov	r1, r5
 800a186:	f7f6 f881 	bl	800028c <__adddf3>
 800a18a:	4602      	mov	r2, r0
 800a18c:	460b      	mov	r3, r1
 800a18e:	68f9      	ldr	r1, [r7, #12]
 800a190:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800a19a:	68f9      	ldr	r1, [r7, #12]
 800a19c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

	return SCARA_STATUS_OK;
 800a1a0:	2300      	movs	r3, #0
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a1ac <scaraFLowScurve>:
	return SCARA_STATUS_OK;
}


/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 800a1ac:	b480      	push	{r7}
 800a1ae:	b085      	sub	sp, #20
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	ed87 0b00 	vstr	d0, [r7]
//
//	 } else {
//		 return SCARA_STATUS_ERROR;
//	 }

	 return SCARA_STATUS_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3714      	adds	r7, #20
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
	...

0800a1c8 <scaraCheckWorkSpace4>:

/* Check limit 4 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b088      	sub	sp, #32
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	ed87 0b06 	vstr	d0, [r7, #24]
 800a1d2:	ed87 1b04 	vstr	d1, [r7, #16]
 800a1d6:	ed87 2b02 	vstr	d2, [r7, #8]
 800a1da:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0-0.1 || theta1 > LIM_MAX_J0+0.1) {
 800a1de:	a335      	add	r3, pc, #212	; (adr r3, 800a2b4 <scaraCheckWorkSpace4+0xec>)
 800a1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a1e8:	f7f6 fc78 	bl	8000adc <__aeabi_dcmplt>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d109      	bne.n	800a206 <scaraCheckWorkSpace4+0x3e>
 800a1f2:	a332      	add	r3, pc, #200	; (adr r3, 800a2bc <scaraCheckWorkSpace4+0xf4>)
 800a1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a1fc:	f7f6 fc8c 	bl	8000b18 <__aeabi_dcmpgt>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d001      	beq.n	800a20a <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a206:	2307      	movs	r3, #7
 800a208:	e043      	b.n	800a292 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1-0.1 || theta2 > LIM_MAX_J1+0.1) {
 800a20a:	a32e      	add	r3, pc, #184	; (adr r3, 800a2c4 <scaraCheckWorkSpace4+0xfc>)
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a214:	f7f6 fc62 	bl	8000adc <__aeabi_dcmplt>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d109      	bne.n	800a232 <scaraCheckWorkSpace4+0x6a>
 800a21e:	a32b      	add	r3, pc, #172	; (adr r3, 800a2cc <scaraCheckWorkSpace4+0x104>)
 800a220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a224:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a228:	f7f6 fc76 	bl	8000b18 <__aeabi_dcmpgt>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d001      	beq.n	800a236 <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a232:	2307      	movs	r3, #7
 800a234:	e02d      	b.n	800a292 <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 800a236:	f04f 0200 	mov.w	r2, #0
 800a23a:	f04f 0300 	mov.w	r3, #0
 800a23e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a242:	f7f6 fc4b 	bl	8000adc <__aeabi_dcmplt>
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d109      	bne.n	800a260 <scaraCheckWorkSpace4+0x98>
 800a24c:	f04f 0200 	mov.w	r2, #0
 800a250:	4b17      	ldr	r3, [pc, #92]	; (800a2b0 <scaraCheckWorkSpace4+0xe8>)
 800a252:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a256:	f7f6 fc5f 	bl	8000b18 <__aeabi_dcmpgt>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d001      	beq.n	800a264 <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a260:	2307      	movs	r3, #7
 800a262:	e016      	b.n	800a292 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3-0.1 || theta4 > LIM_MAX_J3+0.1) {
 800a264:	a30e      	add	r3, pc, #56	; (adr r3, 800a2a0 <scaraCheckWorkSpace4+0xd8>)
 800a266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a26e:	f7f6 fc35 	bl	8000adc <__aeabi_dcmplt>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d109      	bne.n	800a28c <scaraCheckWorkSpace4+0xc4>
 800a278:	a30b      	add	r3, pc, #44	; (adr r3, 800a2a8 <scaraCheckWorkSpace4+0xe0>)
 800a27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a282:	f7f6 fc49 	bl	8000b18 <__aeabi_dcmpgt>
 800a286:	4603      	mov	r3, r0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d001      	beq.n	800a290 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a28c:	2307      	movs	r3, #7
 800a28e:	e000      	b.n	800a292 <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3720      	adds	r7, #32
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	f3af 8000 	nop.w
 800a2a0:	a7777778 	.word	0xa7777778
 800a2a4:	c0088956 	.word	0xc0088956
 800a2a8:	a7777778 	.word	0xa7777778
 800a2ac:	40088956 	.word	0x40088956
 800a2b0:	40590000 	.word	0x40590000
 800a2b4:	74444445 	.word	0x74444445
 800a2b8:	bff95623 	.word	0xbff95623
 800a2bc:	74444445 	.word	0x74444445
 800a2c0:	3ff95623 	.word	0x3ff95623
 800a2c4:	54cccccd 	.word	0x54cccccd
 800a2c8:	c003a649 	.word	0xc003a649
 800a2cc:	54cccccd 	.word	0x54cccccd
 800a2d0:	4003a649 	.word	0x4003a649
 800a2d4:	00000000 	.word	0x00000000

0800a2d8 <scaraTestDuty>:
	}
}


/* Check all of point in travel */
SCARA_StatusTypeDef	scaraTestDuty(void) {
 800a2d8:	b5b0      	push	{r4, r5, r7, lr}
 800a2da:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800a2de:	af2e      	add	r7, sp, #184	; 0xb8
	int32_t sample_count;
	double run_time = 0;
 800a2e0:	f04f 0200 	mov.w	r2, #0
 800a2e4:	f04f 0300 	mov.w	r3, #0
 800a2e8:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
	SCARA_PositionTypeDef test_Next, test_Current;
	SCARA_StatusTypeDef status;
	memcpy(&test_Current, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a2ec:	463b      	mov	r3, r7
 800a2ee:	4a36      	ldr	r2, [pc, #216]	; (800a3c8 <scaraTestDuty+0xf0>)
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	4611      	mov	r1, r2
 800a2f4:	23c0      	movs	r3, #192	; 0xc0
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	f00b fd2a 	bl	8015d50 <memcpy>
	sample_count = ceil(myDUTY.time_total/T_SAMPLING);
 800a2fc:	4b33      	ldr	r3, [pc, #204]	; (800a3cc <scaraTestDuty+0xf4>)
 800a2fe:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a302:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a306:	a32e      	add	r3, pc, #184	; (adr r3, 800a3c0 <scaraTestDuty+0xe8>)
 800a308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30c:	f7f6 fa9e 	bl	800084c <__aeabi_ddiv>
 800a310:	4602      	mov	r2, r0
 800a312:	460b      	mov	r3, r1
 800a314:	ec43 2b17 	vmov	d7, r2, r3
 800a318:	eeb0 0a47 	vmov.f32	s0, s14
 800a31c:	eef0 0a67 	vmov.f32	s1, s15
 800a320:	f010 f972 	bl	801a608 <ceil>
 800a324:	ec53 2b10 	vmov	r2, r3, d0
 800a328:	4610      	mov	r0, r2
 800a32a:	4619      	mov	r1, r3
 800a32c:	f7f6 fc14 	bl	8000b58 <__aeabi_d2iz>
 800a330:	4603      	mov	r3, r0
 800a332:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	for (int32_t i = 1; i < sample_count; i++) {
 800a336:	2301      	movs	r3, #1
 800a338:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a33c:	e032      	b.n	800a3a4 <scaraTestDuty+0xcc>
		run_time += T_SAMPLING;
 800a33e:	a320      	add	r3, pc, #128	; (adr r3, 800a3c0 <scaraTestDuty+0xe8>)
 800a340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a344:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a348:	f7f5 ffa0 	bl	800028c <__adddf3>
 800a34c:	4602      	mov	r2, r0
 800a34e:	460b      	mov	r3, r1
 800a350:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
		status = scaraFlowDuty(run_time, &test_Next, test_Current);
 800a354:	463c      	mov	r4, r7
 800a356:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 800a35a:	4668      	mov	r0, sp
 800a35c:	f104 0308 	add.w	r3, r4, #8
 800a360:	22b8      	movs	r2, #184	; 0xb8
 800a362:	4619      	mov	r1, r3
 800a364:	f00b fcf4 	bl	8015d50 <memcpy>
 800a368:	e894 000c 	ldmia.w	r4, {r2, r3}
 800a36c:	4628      	mov	r0, r5
 800a36e:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 800a372:	f7ff fa3d 	bl	80097f0 <scaraFlowDuty>
 800a376:	4603      	mov	r3, r0
 800a378:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
		if (status != SCARA_STATUS_OK) {
 800a37c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a380:	2b00      	cmp	r3, #0
 800a382:	d002      	beq.n	800a38a <scaraTestDuty+0xb2>
			return status;
 800a384:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a388:	e013      	b.n	800a3b2 <scaraTestDuty+0xda>
		}
		memcpy(&test_Next, &test_Current, sizeof(SCARA_PositionTypeDef));
 800a38a:	463a      	mov	r2, r7
 800a38c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800a390:	4611      	mov	r1, r2
 800a392:	22c0      	movs	r2, #192	; 0xc0
 800a394:	4618      	mov	r0, r3
 800a396:	f00b fcdb 	bl	8015d50 <memcpy>
	for (int32_t i = 1; i < sample_count; i++) {
 800a39a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800a39e:	3301      	adds	r3, #1
 800a3a0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a3a4:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800a3a8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	dbc6      	blt.n	800a33e <scaraTestDuty+0x66>
	}
	return SCARA_STATUS_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bdb0      	pop	{r4, r5, r7, pc}
 800a3bc:	f3af 8000 	nop.w
 800a3c0:	40000000 	.word	0x40000000
 800a3c4:	3f847ae1 	.word	0x3f847ae1
 800a3c8:	2000eab8 	.word	0x2000eab8
 800a3cc:	2000def8 	.word	0x2000def8

0800a3d0 <scaraSetScanFlag>:

void				scaraSetScanFlag(void) {
 800a3d0:	b480      	push	{r7}
 800a3d2:	af00      	add	r7, sp, #0
	mySCARA.isScanLitmit = TRUE;
 800a3d4:	4b03      	ldr	r3, [pc, #12]	; (800a3e4 <scaraSetScanFlag+0x14>)
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	70da      	strb	r2, [r3, #3]
}
 800a3da:	bf00      	nop
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr
 800a3e4:	20002080 	.word	0x20002080

0800a3e8 <scaraSetOutput>:

void				scaraSetOutput		(uint8_t level) {
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 800a3f2:	4a05      	ldr	r2, [pc, #20]	; (800a408 <scaraSetOutput+0x20>)
 800a3f4:	79fb      	ldrb	r3, [r7, #7]
 800a3f6:	7113      	strb	r3, [r2, #4]
	lowlayer_setOutput(level);
 800a3f8:	79fb      	ldrb	r3, [r7, #7]
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7fc f960 	bl	80066c0 <lowlayer_setOutput>
}
 800a400:	bf00      	nop
 800a402:	3708      	adds	r7, #8
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	20002080 	.word	0x20002080

0800a40c <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	4603      	mov	r3, r0
 800a414:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 800a416:	4a04      	ldr	r2, [pc, #16]	; (800a428 <scaraSetDutyState+0x1c>)
 800a418:	79fb      	ldrb	r3, [r7, #7]
 800a41a:	7093      	strb	r3, [r2, #2]
}
 800a41c:	bf00      	nop
 800a41e:	370c      	adds	r7, #12
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr
 800a428:	20002080 	.word	0x20002080

0800a42c <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	4603      	mov	r3, r0
 800a434:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 800a436:	4a04      	ldr	r2, [pc, #16]	; (800a448 <scaraSetMode+0x1c>)
 800a438:	79fb      	ldrb	r3, [r7, #7]
 800a43a:	7053      	strb	r3, [r2, #1]
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	20002080 	.word	0x20002080

0800a44c <scaraSetMethod>:

void				scaraSetMethod(SCARA_MethodTypeDef method) {
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	4603      	mov	r3, r0
 800a454:	71fb      	strb	r3, [r7, #7]
	mySCARA.method = method;
 800a456:	4a04      	ldr	r2, [pc, #16]	; (800a468 <scaraSetMethod+0x1c>)
 800a458:	79fb      	ldrb	r3, [r7, #7]
 800a45a:	7013      	strb	r3, [r2, #0]
}
 800a45c:	bf00      	nop
 800a45e:	370c      	adds	r7, #12
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr
 800a468:	20002080 	.word	0x20002080

0800a46c <scaraGetPosition>:


void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b082      	sub	sp, #8
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a474:	22c0      	movs	r2, #192	; 0xc0
 800a476:	4904      	ldr	r1, [pc, #16]	; (800a488 <scaraGetPosition+0x1c>)
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f00b fc69 	bl	8015d50 <memcpy>
}
 800a47e:	bf00      	nop
 800a480:	3708      	adds	r7, #8
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
 800a486:	bf00      	nop
 800a488:	2000eab8 	.word	0x2000eab8

0800a48c <scaraUpdatePosition>:

void				scaraUpdatePosition (SCARA_PositionTypeDef *pos) {
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
	memcpy(&positionNext, pos, sizeof(SCARA_PositionTypeDef));
 800a494:	22c0      	movs	r2, #192	; 0xc0
 800a496:	6879      	ldr	r1, [r7, #4]
 800a498:	4803      	ldr	r0, [pc, #12]	; (800a4a8 <scaraUpdatePosition+0x1c>)
 800a49a:	f00b fc59 	bl	8015d50 <memcpy>
}
 800a49e:	bf00      	nop
 800a4a0:	3708      	adds	r7, #8
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	2000ec38 	.word	0x2000ec38

0800a4ac <scaraGetMode>:


SCARA_ModeTypeDef	scaraGetMode(void) {
 800a4ac:	b480      	push	{r7}
 800a4ae:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 800a4b0:	4b03      	ldr	r3, [pc, #12]	; (800a4c0 <scaraGetMode+0x14>)
 800a4b2:	785b      	ldrb	r3, [r3, #1]
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	20002080 	.word	0x20002080

0800a4c4 <scaraGetMethod>:

SCARA_MethodTypeDef	scaraGetMethod(void) {
 800a4c4:	b480      	push	{r7}
 800a4c6:	af00      	add	r7, sp, #0
	return mySCARA.method;
 800a4c8:	4b03      	ldr	r3, [pc, #12]	; (800a4d8 <scaraGetMethod+0x14>)
 800a4ca:	781b      	ldrb	r3, [r3, #0]
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr
 800a4d6:	bf00      	nop
 800a4d8:	20002080 	.word	0x20002080

0800a4dc <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 800a4dc:	b480      	push	{r7}
 800a4de:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 800a4e0:	4b03      	ldr	r3, [pc, #12]	; (800a4f0 <scaraGetDutyState+0x14>)
 800a4e2:	789b      	ldrb	r3, [r3, #2]
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	20002080 	.word	0x20002080

0800a4f4 <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 800a4f4:	b480      	push	{r7}
 800a4f6:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 800a4f8:	4b03      	ldr	r3, [pc, #12]	; (800a508 <scaraIsScanLimit+0x14>)
 800a4fa:	78db      	ldrb	r3, [r3, #3]
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	20002080 	.word	0x20002080

0800a50c <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total  < run_time) {
 800a516:	4b09      	ldr	r3, [pc, #36]	; (800a53c <scaraIsFinish+0x30>)
 800a518:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a520:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a524:	f7f6 faf8 	bl	8000b18 <__aeabi_dcmpgt>
 800a528:	4603      	mov	r3, r0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d001      	beq.n	800a532 <scaraIsFinish+0x26>
		return TRUE;
 800a52e:	2301      	movs	r3, #1
 800a530:	e000      	b.n	800a534 <scaraIsFinish+0x28>
	} else {
		return FALSE;
 800a532:	2300      	movs	r3, #0
	}
}
 800a534:	4618      	mov	r0, r3
 800a536:	3708      	adds	r7, #8
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	2000def8 	.word	0x2000def8

0800a540 <scaraPosition_packaging>:


int32_t scaraPosition_packaging(uint8_t *data_packet, SCARA_PositionTypeDef position)
{
 800a540:	b082      	sub	sp, #8
 800a542:	b580      	push	{r7, lr}
 800a544:	b084      	sub	sp, #16
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
 800a54a:	f107 0118 	add.w	r1, r7, #24
 800a54e:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t cur_ptr = -4;
 800a552:	f06f 0303 	mvn.w	r3, #3
 800a556:	60fb      	str	r3, [r7, #12]
	Append_Coordinate_Value((int32_t)(position.x*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a558:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a55c:	a35c      	add	r3, pc, #368	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	f7f6 f849 	bl	80005f8 <__aeabi_dmul>
 800a566:	4602      	mov	r2, r0
 800a568:	460b      	mov	r3, r1
 800a56a:	4610      	mov	r0, r2
 800a56c:	4619      	mov	r1, r3
 800a56e:	f7f6 faf3 	bl	8000b58 <__aeabi_d2iz>
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	3304      	adds	r3, #4
 800a576:	60fb      	str	r3, [r7, #12]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	4413      	add	r3, r2
 800a57e:	4619      	mov	r1, r3
 800a580:	f000 f8aa 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.y*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a584:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a588:	a351      	add	r3, pc, #324	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58e:	f7f6 f833 	bl	80005f8 <__aeabi_dmul>
 800a592:	4602      	mov	r2, r0
 800a594:	460b      	mov	r3, r1
 800a596:	4610      	mov	r0, r2
 800a598:	4619      	mov	r1, r3
 800a59a:	f7f6 fadd 	bl	8000b58 <__aeabi_d2iz>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	3304      	adds	r3, #4
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	4413      	add	r3, r2
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	f000 f894 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.z*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a5b0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800a5b4:	a346      	add	r3, pc, #280	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ba:	f7f6 f81d 	bl	80005f8 <__aeabi_dmul>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	4610      	mov	r0, r2
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	f7f6 fac7 	bl	8000b58 <__aeabi_d2iz>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	3304      	adds	r3, #4
 800a5ce:	60fb      	str	r3, [r7, #12]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	4413      	add	r3, r2
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	f000 f87e 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.roll*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a5dc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800a5e0:	a33b      	add	r3, pc, #236	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	f7f6 f807 	bl	80005f8 <__aeabi_dmul>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	f7f6 fab1 	bl	8000b58 <__aeabi_d2iz>
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	3304      	adds	r3, #4
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	4413      	add	r3, r2
 800a602:	4619      	mov	r1, r3
 800a604:	f000 f868 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta1*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a608:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a60c:	a330      	add	r3, pc, #192	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f7f5 fff1 	bl	80005f8 <__aeabi_dmul>
 800a616:	4602      	mov	r2, r0
 800a618:	460b      	mov	r3, r1
 800a61a:	4610      	mov	r0, r2
 800a61c:	4619      	mov	r1, r3
 800a61e:	f7f6 fa9b 	bl	8000b58 <__aeabi_d2iz>
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	3304      	adds	r3, #4
 800a626:	60fb      	str	r3, [r7, #12]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	687a      	ldr	r2, [r7, #4]
 800a62c:	4413      	add	r3, r2
 800a62e:	4619      	mov	r1, r3
 800a630:	f000 f852 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta2*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a634:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800a638:	a325      	add	r3, pc, #148	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a63e:	f7f5 ffdb 	bl	80005f8 <__aeabi_dmul>
 800a642:	4602      	mov	r2, r0
 800a644:	460b      	mov	r3, r1
 800a646:	4610      	mov	r0, r2
 800a648:	4619      	mov	r1, r3
 800a64a:	f7f6 fa85 	bl	8000b58 <__aeabi_d2iz>
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	3304      	adds	r3, #4
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	4413      	add	r3, r2
 800a65a:	4619      	mov	r1, r3
 800a65c:	f000 f83c 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.D3*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a660:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800a664:	a31a      	add	r3, pc, #104	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66a:	f7f5 ffc5 	bl	80005f8 <__aeabi_dmul>
 800a66e:	4602      	mov	r2, r0
 800a670:	460b      	mov	r3, r1
 800a672:	4610      	mov	r0, r2
 800a674:	4619      	mov	r1, r3
 800a676:	f7f6 fa6f 	bl	8000b58 <__aeabi_d2iz>
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	3304      	adds	r3, #4
 800a67e:	60fb      	str	r3, [r7, #12]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	4413      	add	r3, r2
 800a686:	4619      	mov	r1, r3
 800a688:	f000 f826 	bl	800a6d8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta4*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a68c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a690:	a30f      	add	r3, pc, #60	; (adr r3, 800a6d0 <scaraPosition_packaging+0x190>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 ffaf 	bl	80005f8 <__aeabi_dmul>
 800a69a:	4602      	mov	r2, r0
 800a69c:	460b      	mov	r3, r1
 800a69e:	4610      	mov	r0, r2
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	f7f6 fa59 	bl	8000b58 <__aeabi_d2iz>
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	3304      	adds	r3, #4
 800a6aa:	60fb      	str	r3, [r7, #12]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	f000 f810 	bl	800a6d8 <Append_Coordinate_Value>
	return cur_ptr + 4;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	3304      	adds	r3, #4
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3710      	adds	r7, #16
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a6c6:	b002      	add	sp, #8
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	f3af 8000 	nop.w
 800a6d0:	00000000 	.word	0x00000000
 800a6d4:	412e8480 	.word	0x412e8480

0800a6d8 <Append_Coordinate_Value>:

void Append_Coordinate_Value(int32_t append_value, uint8_t* append_position)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
	append_position[0] = (uint8_t)(append_value & 0xff);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	b2da      	uxtb	r2, r3
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	701a      	strb	r2, [r3, #0]
	append_position[1] = (uint8_t)(append_value >> 8 & 0xff);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	121a      	asrs	r2, r3, #8
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	3301      	adds	r3, #1
 800a6f2:	b2d2      	uxtb	r2, r2
 800a6f4:	701a      	strb	r2, [r3, #0]
	append_position[2] = (uint8_t)(append_value >> 16 & 0xff);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	141a      	asrs	r2, r3, #16
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	3302      	adds	r3, #2
 800a6fe:	b2d2      	uxtb	r2, r2
 800a700:	701a      	strb	r2, [r3, #0]
	append_position[3] = (uint8_t)(append_value >> 24 & 0xff);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	161a      	asrs	r2, r3, #24
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	3303      	adds	r3, #3
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	701a      	strb	r2, [r3, #0]
}
 800a70e:	bf00      	nop
 800a710:	370c      	adds	r7, #12
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	0000      	movs	r0, r0
 800a71c:	0000      	movs	r0, r0
	...

0800a720 <scaraKeyInit1>:
SCARA_StatusTypeDef  scaraKeyInit1(SCARA_KeyTypeDef key, int32_t speed)
{
 800a720:	b590      	push	{r4, r7, lr}
 800a722:	f5ad 7d63 	sub.w	sp, sp, #908	; 0x38c
 800a726:	af6c      	add	r7, sp, #432	; 0x1b0
 800a728:	4602      	mov	r2, r0
 800a72a:	463b      	mov	r3, r7
 800a72c:	6019      	str	r1, [r3, #0]
 800a72e:	1dfb      	adds	r3, r7, #7
 800a730:	701a      	strb	r2, [r3, #0]
	DUTY_Command_TypeDef cmd;
	SCARA_StatusTypeDef status;
	cmd.coordinate_type = DUTY_COORDINATES_REL;
 800a732:	f107 0308 	add.w	r3, r7, #8
 800a736:	2201      	movs	r2, #1
 800a738:	731a      	strb	r2, [r3, #12]
	cmd.trajec_type = DUTY_TRAJECTORY_LSPB;
 800a73a:	f107 0308 	add.w	r3, r7, #8
 800a73e:	2200      	movs	r2, #0
 800a740:	741a      	strb	r2, [r3, #16]
	cmd.modeInit_type = DUTY_MODE_INIT_QVT;
 800a742:	f107 0308 	add.w	r3, r7, #8
 800a746:	2201      	movs	r2, #1
 800a748:	745a      	strb	r2, [r3, #17]
	double v_current = 0;
 800a74a:	f04f 0200 	mov.w	r2, #0
 800a74e:	f04f 0300 	mov.w	r3, #0
 800a752:	e9c7 2374 	strd	r2, r3, [r7, #464]	; 0x1d0
	Trajectory_LSPB_TypeDef *lspb;
	if(speed < SHIFT_SPEED_MIN || speed > SHIFT_SPEED_MAX){
 800a756:	463b      	mov	r3, r7
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	dd03      	ble.n	800a766 <scaraKeyInit1+0x46>
 800a75e:	463b      	mov	r3, r7
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	2b0e      	cmp	r3, #14
 800a764:	dd01      	ble.n	800a76a <scaraKeyInit1+0x4a>
		return SCARA_STATUS_ERROR_PARA;
 800a766:	2306      	movs	r3, #6
 800a768:	e2c0      	b.n	800acec <scaraKeyInit1+0x5cc>
	}
	switch(key){
 800a76a:	1dfb      	adds	r3, r7, #7
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	2b07      	cmp	r3, #7
 800a770:	f200 8298 	bhi.w	800aca4 <scaraKeyInit1+0x584>
 800a774:	a201      	add	r2, pc, #4	; (adr r2, 800a77c <scaraKeyInit1+0x5c>)
 800a776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a77a:	bf00      	nop
 800a77c:	0800a79d 	.word	0x0800a79d
 800a780:	0800a83f 	.word	0x0800a83f
 800a784:	0800a8e5 	.word	0x0800a8e5
 800a788:	0800a983 	.word	0x0800a983
 800a78c:	0800aa25 	.word	0x0800aa25
 800a790:	0800aac3 	.word	0x0800aac3
 800a794:	0800ab65 	.word	0x0800ab65
 800a798:	0800ac03 	.word	0x0800ac03
		case SCARA_KEY_X_INC:{
			cmd.v_factor = 0;
 800a79c:	f107 0108 	add.w	r1, r7, #8
 800a7a0:	f04f 0200 	mov.w	r2, #0
 800a7a4:	f04f 0300 	mov.w	r3, #0
 800a7a8:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a7ac:	f107 0308 	add.w	r3, r7, #8
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a7b4:	f107 0308 	add.w	r3, r7, #8
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= speed*SHIFT_KEY_S;
 800a7bc:	463b      	mov	r3, r7
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	4613      	mov	r3, r2
 800a7c2:	009b      	lsls	r3, r3, #2
 800a7c4:	4413      	add	r3, r2
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f7f5 feac 	bl	8000524 <__aeabi_i2d>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	460b      	mov	r3, r1
 800a7d0:	f107 0108 	add.w	r1, r7, #8
 800a7d4:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800a7d8:	f107 0108 	add.w	r1, r7, #8
 800a7dc:	f04f 0200 	mov.w	r2, #0
 800a7e0:	f04f 0300 	mov.w	r3, #0
 800a7e4:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a7e8:	f107 0108 	add.w	r1, r7, #8
 800a7ec:	f04f 0200 	mov.w	r2, #0
 800a7f0:	f04f 0300 	mov.w	r3, #0
 800a7f4:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a7f8:	f107 0108 	add.w	r1, r7, #8
 800a7fc:	f04f 0200 	mov.w	r2, #0
 800a800:	f04f 0300 	mov.w	r3, #0
 800a804:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800a808:	463b      	mov	r3, r7
 800a80a:	6818      	ldr	r0, [r3, #0]
 800a80c:	f7f5 fe8a 	bl	8000524 <__aeabi_i2d>
 800a810:	f20f 43e4 	addw	r3, pc, #1252	; 0x4e4
 800a814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a818:	f7f5 feee 	bl	80005f8 <__aeabi_dmul>
 800a81c:	4602      	mov	r2, r0
 800a81e:	460b      	mov	r3, r1
 800a820:	4610      	mov	r0, r2
 800a822:	4619      	mov	r1, r3
 800a824:	f20f 43d8 	addw	r3, pc, #1240	; 0x4d8
 800a828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82c:	f7f5 fd2e 	bl	800028c <__adddf3>
 800a830:	4602      	mov	r2, r0
 800a832:	460b      	mov	r3, r1
 800a834:	f107 0108 	add.w	r1, r7, #8
 800a838:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a83c:	e232      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_X_DEC:{
			cmd.v_factor = 0;
 800a83e:	f107 0108 	add.w	r1, r7, #8
 800a842:	f04f 0200 	mov.w	r2, #0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a84e:	f107 0308 	add.w	r3, r7, #8
 800a852:	2200      	movs	r2, #0
 800a854:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a856:	f107 0308 	add.w	r3, r7, #8
 800a85a:	2200      	movs	r2, #0
 800a85c:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= -speed*SHIFT_KEY_S;
 800a85e:	463b      	mov	r3, r7
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	4613      	mov	r3, r2
 800a864:	079b      	lsls	r3, r3, #30
 800a866:	1a9b      	subs	r3, r3, r2
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	1a9b      	subs	r3, r3, r2
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7f5 fe59 	bl	8000524 <__aeabi_i2d>
 800a872:	4602      	mov	r2, r0
 800a874:	460b      	mov	r3, r1
 800a876:	f107 0108 	add.w	r1, r7, #8
 800a87a:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800a87e:	f107 0108 	add.w	r1, r7, #8
 800a882:	f04f 0200 	mov.w	r2, #0
 800a886:	f04f 0300 	mov.w	r3, #0
 800a88a:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a88e:	f107 0108 	add.w	r1, r7, #8
 800a892:	f04f 0200 	mov.w	r2, #0
 800a896:	f04f 0300 	mov.w	r3, #0
 800a89a:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a89e:	f107 0108 	add.w	r1, r7, #8
 800a8a2:	f04f 0200 	mov.w	r2, #0
 800a8a6:	f04f 0300 	mov.w	r3, #0
 800a8aa:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800a8ae:	463b      	mov	r3, r7
 800a8b0:	6818      	ldr	r0, [r3, #0]
 800a8b2:	f7f5 fe37 	bl	8000524 <__aeabi_i2d>
 800a8b6:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 800a8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8be:	f7f5 fe9b 	bl	80005f8 <__aeabi_dmul>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	4610      	mov	r0, r2
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	f20f 4334 	addw	r3, pc, #1076	; 0x434
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f7f5 fcdb 	bl	800028c <__adddf3>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	f107 0108 	add.w	r1, r7, #8
 800a8de:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a8e2:	e1df      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Y_INC:{
			cmd.v_factor = 0;
 800a8e4:	f107 0108 	add.w	r1, r7, #8
 800a8e8:	f04f 0200 	mov.w	r2, #0
 800a8ec:	f04f 0300 	mov.w	r3, #0
 800a8f0:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a8f4:	f107 0308 	add.w	r3, r7, #8
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a8fc:	f107 0308 	add.w	r3, r7, #8
 800a900:	2200      	movs	r2, #0
 800a902:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a904:	f107 0108 	add.w	r1, r7, #8
 800a908:	f04f 0200 	mov.w	r2, #0
 800a90c:	f04f 0300 	mov.w	r3, #0
 800a910:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= speed*SHIFT_KEY_S;
 800a914:	463b      	mov	r3, r7
 800a916:	681a      	ldr	r2, [r3, #0]
 800a918:	4613      	mov	r3, r2
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	4413      	add	r3, r2
 800a91e:	4618      	mov	r0, r3
 800a920:	f7f5 fe00 	bl	8000524 <__aeabi_i2d>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	f107 0108 	add.w	r1, r7, #8
 800a92c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a930:	f107 0108 	add.w	r1, r7, #8
 800a934:	f04f 0200 	mov.w	r2, #0
 800a938:	f04f 0300 	mov.w	r3, #0
 800a93c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a940:	f107 0108 	add.w	r1, r7, #8
 800a944:	f04f 0200 	mov.w	r2, #0
 800a948:	f04f 0300 	mov.w	r3, #0
 800a94c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800a950:	463b      	mov	r3, r7
 800a952:	6818      	ldr	r0, [r3, #0]
 800a954:	f7f5 fde6 	bl	8000524 <__aeabi_i2d>
 800a958:	a3e7      	add	r3, pc, #924	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800a95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95e:	f7f5 fe4b 	bl	80005f8 <__aeabi_dmul>
 800a962:	4602      	mov	r2, r0
 800a964:	460b      	mov	r3, r1
 800a966:	4610      	mov	r0, r2
 800a968:	4619      	mov	r1, r3
 800a96a:	a3e5      	add	r3, pc, #916	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800a96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a970:	f7f5 fc8c 	bl	800028c <__adddf3>
 800a974:	4602      	mov	r2, r0
 800a976:	460b      	mov	r3, r1
 800a978:	f107 0108 	add.w	r1, r7, #8
 800a97c:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a980:	e190      	b.n	800aca4 <scaraKeyInit1+0x584>

		case SCARA_KEY_Y_DEC:{
			cmd.v_factor = 0;
 800a982:	f107 0108 	add.w	r1, r7, #8
 800a986:	f04f 0200 	mov.w	r2, #0
 800a98a:	f04f 0300 	mov.w	r3, #0
 800a98e:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a992:	f107 0308 	add.w	r3, r7, #8
 800a996:	2200      	movs	r2, #0
 800a998:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a99a:	f107 0308 	add.w	r3, r7, #8
 800a99e:	2200      	movs	r2, #0
 800a9a0:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a9a2:	f107 0108 	add.w	r1, r7, #8
 800a9a6:	f04f 0200 	mov.w	r2, #0
 800a9aa:	f04f 0300 	mov.w	r3, #0
 800a9ae:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= -speed*SHIFT_KEY_S;
 800a9b2:	463b      	mov	r3, r7
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	079b      	lsls	r3, r3, #30
 800a9ba:	1a9b      	subs	r3, r3, r2
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	1a9b      	subs	r3, r3, r2
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7f5 fdaf 	bl	8000524 <__aeabi_i2d>
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	f107 0108 	add.w	r1, r7, #8
 800a9ce:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a9d2:	f107 0108 	add.w	r1, r7, #8
 800a9d6:	f04f 0200 	mov.w	r2, #0
 800a9da:	f04f 0300 	mov.w	r3, #0
 800a9de:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a9e2:	f107 0108 	add.w	r1, r7, #8
 800a9e6:	f04f 0200 	mov.w	r2, #0
 800a9ea:	f04f 0300 	mov.w	r3, #0
 800a9ee:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800a9f2:	463b      	mov	r3, r7
 800a9f4:	6818      	ldr	r0, [r3, #0]
 800a9f6:	f7f5 fd95 	bl	8000524 <__aeabi_i2d>
 800a9fa:	a3bf      	add	r3, pc, #764	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800a9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa00:	f7f5 fdfa 	bl	80005f8 <__aeabi_dmul>
 800aa04:	4602      	mov	r2, r0
 800aa06:	460b      	mov	r3, r1
 800aa08:	4610      	mov	r0, r2
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	a3bc      	add	r3, pc, #752	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800aa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa12:	f7f5 fc3b 	bl	800028c <__adddf3>
 800aa16:	4602      	mov	r2, r0
 800aa18:	460b      	mov	r3, r1
 800aa1a:	f107 0108 	add.w	r1, r7, #8
 800aa1e:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800aa22:	e13f      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_INC:{
			cmd.v_factor = 0;
 800aa24:	f107 0108 	add.w	r1, r7, #8
 800aa28:	f04f 0200 	mov.w	r2, #0
 800aa2c:	f04f 0300 	mov.w	r3, #0
 800aa30:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800aa34:	f107 0308 	add.w	r3, r7, #8
 800aa38:	2200      	movs	r2, #0
 800aa3a:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800aa3c:	f107 0308 	add.w	r3, r7, #8
 800aa40:	2200      	movs	r2, #0
 800aa42:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800aa44:	f107 0108 	add.w	r1, r7, #8
 800aa48:	f04f 0200 	mov.w	r2, #0
 800aa4c:	f04f 0300 	mov.w	r3, #0
 800aa50:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800aa54:	f107 0108 	add.w	r1, r7, #8
 800aa58:	f04f 0200 	mov.w	r2, #0
 800aa5c:	f04f 0300 	mov.w	r3, #0
 800aa60:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= speed*SHIFT_KEY_S;
 800aa64:	463b      	mov	r3, r7
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	4613      	mov	r3, r2
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	4413      	add	r3, r2
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7f5 fd58 	bl	8000524 <__aeabi_i2d>
 800aa74:	4602      	mov	r2, r0
 800aa76:	460b      	mov	r3, r1
 800aa78:	f107 0108 	add.w	r1, r7, #8
 800aa7c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800aa80:	f107 0108 	add.w	r1, r7, #8
 800aa84:	f04f 0200 	mov.w	r2, #0
 800aa88:	f04f 0300 	mov.w	r3, #0
 800aa8c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800aa90:	463b      	mov	r3, r7
 800aa92:	6818      	ldr	r0, [r3, #0]
 800aa94:	f7f5 fd46 	bl	8000524 <__aeabi_i2d>
 800aa98:	a397      	add	r3, pc, #604	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800aa9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9e:	f7f5 fdab 	bl	80005f8 <__aeabi_dmul>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	a395      	add	r3, pc, #596	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800aaac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab0:	f7f5 fbec 	bl	800028c <__adddf3>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	f107 0108 	add.w	r1, r7, #8
 800aabc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800aac0:	e0f0      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_DEC:{
			cmd.v_factor = 0;
 800aac2:	f107 0108 	add.w	r1, r7, #8
 800aac6:	f04f 0200 	mov.w	r2, #0
 800aaca:	f04f 0300 	mov.w	r3, #0
 800aace:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800aad2:	f107 0308 	add.w	r3, r7, #8
 800aad6:	2200      	movs	r2, #0
 800aad8:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800aada:	f107 0308 	add.w	r3, r7, #8
 800aade:	2200      	movs	r2, #0
 800aae0:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800aae2:	f107 0108 	add.w	r1, r7, #8
 800aae6:	f04f 0200 	mov.w	r2, #0
 800aaea:	f04f 0300 	mov.w	r3, #0
 800aaee:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800aaf2:	f107 0108 	add.w	r1, r7, #8
 800aaf6:	f04f 0200 	mov.w	r2, #0
 800aafa:	f04f 0300 	mov.w	r3, #0
 800aafe:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= -speed*SHIFT_KEY_S;
 800ab02:	463b      	mov	r3, r7
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	4613      	mov	r3, r2
 800ab08:	079b      	lsls	r3, r3, #30
 800ab0a:	1a9b      	subs	r3, r3, r2
 800ab0c:	009b      	lsls	r3, r3, #2
 800ab0e:	1a9b      	subs	r3, r3, r2
 800ab10:	4618      	mov	r0, r3
 800ab12:	f7f5 fd07 	bl	8000524 <__aeabi_i2d>
 800ab16:	4602      	mov	r2, r0
 800ab18:	460b      	mov	r3, r1
 800ab1a:	f107 0108 	add.w	r1, r7, #8
 800ab1e:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800ab22:	f107 0108 	add.w	r1, r7, #8
 800ab26:	f04f 0200 	mov.w	r2, #0
 800ab2a:	f04f 0300 	mov.w	r3, #0
 800ab2e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800ab32:	463b      	mov	r3, r7
 800ab34:	6818      	ldr	r0, [r3, #0]
 800ab36:	f7f5 fcf5 	bl	8000524 <__aeabi_i2d>
 800ab3a:	a36f      	add	r3, pc, #444	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab40:	f7f5 fd5a 	bl	80005f8 <__aeabi_dmul>
 800ab44:	4602      	mov	r2, r0
 800ab46:	460b      	mov	r3, r1
 800ab48:	4610      	mov	r0, r2
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	a36c      	add	r3, pc, #432	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800ab4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab52:	f7f5 fb9b 	bl	800028c <__adddf3>
 800ab56:	4602      	mov	r2, r0
 800ab58:	460b      	mov	r3, r1
 800ab5a:	f107 0108 	add.w	r1, r7, #8
 800ab5e:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800ab62:	e09f      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_INC:{
			cmd.v_factor = 0;
 800ab64:	f107 0108 	add.w	r1, r7, #8
 800ab68:	f04f 0200 	mov.w	r2, #0
 800ab6c:	f04f 0300 	mov.w	r3, #0
 800ab70:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ab74:	f107 0308 	add.w	r3, r7, #8
 800ab78:	2200      	movs	r2, #0
 800ab7a:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ab7c:	f107 0308 	add.w	r3, r7, #8
 800ab80:	2200      	movs	r2, #0
 800ab82:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800ab84:	f107 0108 	add.w	r1, r7, #8
 800ab88:	f04f 0200 	mov.w	r2, #0
 800ab8c:	f04f 0300 	mov.w	r3, #0
 800ab90:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800ab94:	f107 0108 	add.w	r1, r7, #8
 800ab98:	f04f 0200 	mov.w	r2, #0
 800ab9c:	f04f 0300 	mov.w	r3, #0
 800aba0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800aba4:	f107 0108 	add.w	r1, r7, #8
 800aba8:	f04f 0200 	mov.w	r2, #0
 800abac:	f04f 0300 	mov.w	r3, #0
 800abb0:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= speed*SHIFT_KEY_S;
 800abb4:	463b      	mov	r3, r7
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	4613      	mov	r3, r2
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	4413      	add	r3, r2
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7f5 fcb0 	bl	8000524 <__aeabi_i2d>
 800abc4:	4602      	mov	r2, r0
 800abc6:	460b      	mov	r3, r1
 800abc8:	f107 0108 	add.w	r1, r7, #8
 800abcc:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800abd0:	463b      	mov	r3, r7
 800abd2:	6818      	ldr	r0, [r3, #0]
 800abd4:	f7f5 fca6 	bl	8000524 <__aeabi_i2d>
 800abd8:	a347      	add	r3, pc, #284	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800abda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abde:	f7f5 fd0b 	bl	80005f8 <__aeabi_dmul>
 800abe2:	4602      	mov	r2, r0
 800abe4:	460b      	mov	r3, r1
 800abe6:	4610      	mov	r0, r2
 800abe8:	4619      	mov	r1, r3
 800abea:	a345      	add	r3, pc, #276	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800abec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf0:	f7f5 fb4c 	bl	800028c <__adddf3>
 800abf4:	4602      	mov	r2, r0
 800abf6:	460b      	mov	r3, r1
 800abf8:	f107 0108 	add.w	r1, r7, #8
 800abfc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800ac00:	e050      	b.n	800aca4 <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_DEC:{
			cmd.v_factor = 0;
 800ac02:	f107 0108 	add.w	r1, r7, #8
 800ac06:	f04f 0200 	mov.w	r2, #0
 800ac0a:	f04f 0300 	mov.w	r3, #0
 800ac0e:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ac12:	f107 0308 	add.w	r3, r7, #8
 800ac16:	2200      	movs	r2, #0
 800ac18:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ac1a:	f107 0308 	add.w	r3, r7, #8
 800ac1e:	2200      	movs	r2, #0
 800ac20:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800ac22:	f107 0108 	add.w	r1, r7, #8
 800ac26:	f04f 0200 	mov.w	r2, #0
 800ac2a:	f04f 0300 	mov.w	r3, #0
 800ac2e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800ac32:	f107 0108 	add.w	r1, r7, #8
 800ac36:	f04f 0200 	mov.w	r2, #0
 800ac3a:	f04f 0300 	mov.w	r3, #0
 800ac3e:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800ac42:	f107 0108 	add.w	r1, r7, #8
 800ac46:	f04f 0200 	mov.w	r2, #0
 800ac4a:	f04f 0300 	mov.w	r3, #0
 800ac4e:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= -speed*SHIFT_KEY_S;
 800ac52:	463b      	mov	r3, r7
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	4613      	mov	r3, r2
 800ac58:	079b      	lsls	r3, r3, #30
 800ac5a:	1a9b      	subs	r3, r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	1a9b      	subs	r3, r3, r2
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7f5 fc5f 	bl	8000524 <__aeabi_i2d>
 800ac66:	4602      	mov	r2, r0
 800ac68:	460b      	mov	r3, r1
 800ac6a:	f107 0108 	add.w	r1, r7, #8
 800ac6e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800ac72:	463b      	mov	r3, r7
 800ac74:	6818      	ldr	r0, [r3, #0]
 800ac76:	f7f5 fc55 	bl	8000524 <__aeabi_i2d>
 800ac7a:	a31f      	add	r3, pc, #124	; (adr r3, 800acf8 <scaraKeyInit1+0x5d8>)
 800ac7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac80:	f7f5 fcba 	bl	80005f8 <__aeabi_dmul>
 800ac84:	4602      	mov	r2, r0
 800ac86:	460b      	mov	r3, r1
 800ac88:	4610      	mov	r0, r2
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	a31c      	add	r3, pc, #112	; (adr r3, 800ad00 <scaraKeyInit1+0x5e0>)
 800ac8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac92:	f7f5 fafb 	bl	800028c <__adddf3>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	f107 0108 	add.w	r1, r7, #8
 800ac9e:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800aca2:	bf00      	nop
	}

	status = scaraInitDuty(cmd);
 800aca4:	f107 0408 	add.w	r4, r7, #8
 800aca8:	4668      	mov	r0, sp
 800acaa:	f104 0310 	add.w	r3, r4, #16
 800acae:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800acb2:	4619      	mov	r1, r3
 800acb4:	f00b f84c 	bl	8015d50 <memcpy>
 800acb8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800acbc:	f7fb fd4c 	bl	8006758 <scaraInitDuty>
 800acc0:	4603      	mov	r3, r0
 800acc2:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
	if (status == SCARA_STATUS_OK) {
 800acc6:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800acca:	2b00      	cmp	r3, #0
 800accc:	d10b      	bne.n	800ace6 <scaraKeyInit1+0x5c6>
		status = scaraTestDuty();
 800acce:	f7ff fb03 	bl	800a2d8 <scaraTestDuty>
 800acd2:	4603      	mov	r3, r0
 800acd4:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		if (status != SCARA_STATUS_OK) {
 800acd8:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d005      	beq.n	800acec <scaraKeyInit1+0x5cc>
			return status;
 800ace0:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800ace4:	e002      	b.n	800acec <scaraKeyInit1+0x5cc>
		// tinh lai run time so vs v hien tai
//		*(runtime) = (v_current - lspb->v0)/(lspb->a_design);
//		scaraFlowDuty(*runtime, &positionKeyInit, positionCurrent);
//		return status;
	} else {
		return status;
 800ace6:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800acea:	e7ff      	b.n	800acec <scaraKeyInit1+0x5cc>
	}
}
 800acec:	4618      	mov	r0, r3
 800acee:	f507 77ee 	add.w	r7, r7, #476	; 0x1dc
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd90      	pop	{r4, r7, pc}
 800acf6:	bf00      	nop
 800acf8:	9999999a 	.word	0x9999999a
 800acfc:	3fa99999 	.word	0x3fa99999
 800ad00:	9999999a 	.word	0x9999999a
 800ad04:	3fe99999 	.word	0x3fe99999

0800ad08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad0e:	2300      	movs	r3, #0
 800ad10:	607b      	str	r3, [r7, #4]
 800ad12:	4b12      	ldr	r3, [pc, #72]	; (800ad5c <HAL_MspInit+0x54>)
 800ad14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad16:	4a11      	ldr	r2, [pc, #68]	; (800ad5c <HAL_MspInit+0x54>)
 800ad18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad1c:	6453      	str	r3, [r2, #68]	; 0x44
 800ad1e:	4b0f      	ldr	r3, [pc, #60]	; (800ad5c <HAL_MspInit+0x54>)
 800ad20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad26:	607b      	str	r3, [r7, #4]
 800ad28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	603b      	str	r3, [r7, #0]
 800ad2e:	4b0b      	ldr	r3, [pc, #44]	; (800ad5c <HAL_MspInit+0x54>)
 800ad30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad32:	4a0a      	ldr	r2, [pc, #40]	; (800ad5c <HAL_MspInit+0x54>)
 800ad34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad38:	6413      	str	r3, [r2, #64]	; 0x40
 800ad3a:	4b08      	ldr	r3, [pc, #32]	; (800ad5c <HAL_MspInit+0x54>)
 800ad3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad42:	603b      	str	r3, [r7, #0]
 800ad44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800ad46:	2200      	movs	r2, #0
 800ad48:	210f      	movs	r1, #15
 800ad4a:	f06f 0001 	mvn.w	r0, #1
 800ad4e:	f000 fc79 	bl	800b644 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ad52:	bf00      	nop
 800ad54:	3708      	adds	r7, #8
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
 800ad5a:	bf00      	nop
 800ad5c:	40023800 	.word	0x40023800

0800ad60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08c      	sub	sp, #48	; 0x30
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800ad70:	2200      	movs	r2, #0
 800ad72:	6879      	ldr	r1, [r7, #4]
 800ad74:	2036      	movs	r0, #54	; 0x36
 800ad76:	f000 fc65 	bl	800b644 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800ad7a:	2036      	movs	r0, #54	; 0x36
 800ad7c:	f000 fc7e 	bl	800b67c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800ad80:	2300      	movs	r3, #0
 800ad82:	60fb      	str	r3, [r7, #12]
 800ad84:	4b1f      	ldr	r3, [pc, #124]	; (800ae04 <HAL_InitTick+0xa4>)
 800ad86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad88:	4a1e      	ldr	r2, [pc, #120]	; (800ae04 <HAL_InitTick+0xa4>)
 800ad8a:	f043 0310 	orr.w	r3, r3, #16
 800ad8e:	6413      	str	r3, [r2, #64]	; 0x40
 800ad90:	4b1c      	ldr	r3, [pc, #112]	; (800ae04 <HAL_InitTick+0xa4>)
 800ad92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad94:	f003 0310 	and.w	r3, r3, #16
 800ad98:	60fb      	str	r3, [r7, #12]
 800ad9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800ad9c:	f107 0210 	add.w	r2, r7, #16
 800ada0:	f107 0314 	add.w	r3, r7, #20
 800ada4:	4611      	mov	r1, r2
 800ada6:	4618      	mov	r0, r3
 800ada8:	f003 f812 	bl	800ddd0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800adac:	f002 ffe8 	bl	800dd80 <HAL_RCC_GetPCLK1Freq>
 800adb0:	4603      	mov	r3, r0
 800adb2:	005b      	lsls	r3, r3, #1
 800adb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800adb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adb8:	4a13      	ldr	r2, [pc, #76]	; (800ae08 <HAL_InitTick+0xa8>)
 800adba:	fba2 2303 	umull	r2, r3, r2, r3
 800adbe:	0c9b      	lsrs	r3, r3, #18
 800adc0:	3b01      	subs	r3, #1
 800adc2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800adc4:	4b11      	ldr	r3, [pc, #68]	; (800ae0c <HAL_InitTick+0xac>)
 800adc6:	4a12      	ldr	r2, [pc, #72]	; (800ae10 <HAL_InitTick+0xb0>)
 800adc8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800adca:	4b10      	ldr	r3, [pc, #64]	; (800ae0c <HAL_InitTick+0xac>)
 800adcc:	f240 32e7 	movw	r2, #999	; 0x3e7
 800add0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800add2:	4a0e      	ldr	r2, [pc, #56]	; (800ae0c <HAL_InitTick+0xac>)
 800add4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800add8:	4b0c      	ldr	r3, [pc, #48]	; (800ae0c <HAL_InitTick+0xac>)
 800adda:	2200      	movs	r2, #0
 800addc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800adde:	4b0b      	ldr	r3, [pc, #44]	; (800ae0c <HAL_InitTick+0xac>)
 800ade0:	2200      	movs	r2, #0
 800ade2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800ade4:	4809      	ldr	r0, [pc, #36]	; (800ae0c <HAL_InitTick+0xac>)
 800ade6:	f003 f825 	bl	800de34 <HAL_TIM_Base_Init>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d104      	bne.n	800adfa <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800adf0:	4806      	ldr	r0, [pc, #24]	; (800ae0c <HAL_InitTick+0xac>)
 800adf2:	f003 f86e 	bl	800ded2 <HAL_TIM_Base_Start_IT>
 800adf6:	4603      	mov	r3, r0
 800adf8:	e000      	b.n	800adfc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800adfa:	2301      	movs	r3, #1
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3730      	adds	r7, #48	; 0x30
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}
 800ae04:	40023800 	.word	0x40023800
 800ae08:	431bde83 	.word	0x431bde83
 800ae0c:	2000ecf8 	.word	0x2000ecf8
 800ae10:	40001000 	.word	0x40001000

0800ae14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ae14:	b480      	push	{r7}
 800ae16:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ae18:	bf00      	nop
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae20:	4770      	bx	lr
	...

0800ae24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 800ae28:	2162      	movs	r1, #98	; 0x62
 800ae2a:	4802      	ldr	r0, [pc, #8]	; (800ae34 <HardFault_Handler+0x10>)
 800ae2c:	f7f7 fb1c 	bl	8002468 <LOG_REPORT>
 800ae30:	e7fa      	b.n	800ae28 <HardFault_Handler+0x4>
 800ae32:	bf00      	nop
 800ae34:	0801c238 	.word	0x0801c238

0800ae38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 800ae3c:	2172      	movs	r1, #114	; 0x72
 800ae3e:	4802      	ldr	r0, [pc, #8]	; (800ae48 <MemManage_Handler+0x10>)
 800ae40:	f7f7 fb12 	bl	8002468 <LOG_REPORT>
 800ae44:	e7fa      	b.n	800ae3c <MemManage_Handler+0x4>
 800ae46:	bf00      	nop
 800ae48:	0801c250 	.word	0x0801c250

0800ae4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 800ae50:	2182      	movs	r1, #130	; 0x82
 800ae52:	4802      	ldr	r0, [pc, #8]	; (800ae5c <BusFault_Handler+0x10>)
 800ae54:	f7f7 fb08 	bl	8002468 <LOG_REPORT>
 800ae58:	e7fa      	b.n	800ae50 <BusFault_Handler+0x4>
 800ae5a:	bf00      	nop
 800ae5c:	0801c264 	.word	0x0801c264

0800ae60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ae60:	b480      	push	{r7}
 800ae62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ae64:	e7fe      	b.n	800ae64 <UsageFault_Handler+0x4>

0800ae66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ae66:	b480      	push	{r7}
 800ae68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ae6a:	bf00      	nop
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800ae78:	4802      	ldr	r0, [pc, #8]	; (800ae84 <DMA1_Stream4_IRQHandler+0x10>)
 800ae7a:	f000 fd35 	bl	800b8e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800ae7e:	bf00      	nop
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	2000edf8 	.word	0x2000edf8

0800ae88 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800ae8c:	4802      	ldr	r0, [pc, #8]	; (800ae98 <UART4_IRQHandler+0x10>)
 800ae8e:	f003 fcbd 	bl	800e80c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800ae92:	bf00      	nop
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	2000edb8 	.word	0x2000edb8

0800ae9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800aea0:	4802      	ldr	r0, [pc, #8]	; (800aeac <TIM6_DAC_IRQHandler+0x10>)
 800aea2:	f003 f83a 	bl	800df1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800aea6:	bf00      	nop
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	2000ecf8 	.word	0x2000ecf8

0800aeb0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 800aeb4:	4b05      	ldr	r3, [pc, #20]	; (800aecc <TIM7_IRQHandler+0x1c>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2101      	movs	r1, #1
 800aeba:	4618      	mov	r0, r3
 800aebc:	f007 fbba 	bl	8012634 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800aec0:	4803      	ldr	r0, [pc, #12]	; (800aed0 <TIM7_IRQHandler+0x20>)
 800aec2:	f003 f82a 	bl	800df1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  /* USER CODE END TIM7_IRQn 1 */
}
 800aec6:	bf00      	nop
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	2000de2c 	.word	0x2000de2c
 800aed0:	2000ed78 	.word	0x2000ed78

0800aed4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800aed8:	4802      	ldr	r0, [pc, #8]	; (800aee4 <OTG_FS_IRQHandler+0x10>)
 800aeda:	f001 fad9 	bl	800c490 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800aede:	bf00      	nop
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	2000f734 	.word	0x2000f734

0800aee8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800aee8:	b480      	push	{r7}
 800aeea:	af00      	add	r7, sp, #0
	return 1;
 800aeec:	2301      	movs	r3, #1
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <_kill>:

int _kill(int pid, int sig)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800af02:	f00a feeb 	bl	8015cdc <__errno>
 800af06:	4603      	mov	r3, r0
 800af08:	2216      	movs	r2, #22
 800af0a:	601a      	str	r2, [r3, #0]
	return -1;
 800af0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af10:	4618      	mov	r0, r3
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <_exit>:

void _exit (int status)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800af20:	f04f 31ff 	mov.w	r1, #4294967295
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f7ff ffe7 	bl	800aef8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800af2a:	e7fe      	b.n	800af2a <_exit+0x12>

0800af2c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b086      	sub	sp, #24
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800af38:	2300      	movs	r3, #0
 800af3a:	617b      	str	r3, [r7, #20]
 800af3c:	e00a      	b.n	800af54 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800af3e:	f3af 8000 	nop.w
 800af42:	4601      	mov	r1, r0
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	1c5a      	adds	r2, r3, #1
 800af48:	60ba      	str	r2, [r7, #8]
 800af4a:	b2ca      	uxtb	r2, r1
 800af4c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	3301      	adds	r3, #1
 800af52:	617b      	str	r3, [r7, #20]
 800af54:	697a      	ldr	r2, [r7, #20]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	429a      	cmp	r2, r3
 800af5a:	dbf0      	blt.n	800af3e <_read+0x12>
	}

return len;
 800af5c:	687b      	ldr	r3, [r7, #4]
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3718      	adds	r7, #24
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b086      	sub	sp, #24
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	60f8      	str	r0, [r7, #12]
 800af6e:	60b9      	str	r1, [r7, #8]
 800af70:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800af72:	2300      	movs	r3, #0
 800af74:	617b      	str	r3, [r7, #20]
 800af76:	e009      	b.n	800af8c <_write+0x26>
	{
		__io_putchar(*ptr++);
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	1c5a      	adds	r2, r3, #1
 800af7c:	60ba      	str	r2, [r7, #8]
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	4618      	mov	r0, r3
 800af82:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	3301      	adds	r3, #1
 800af8a:	617b      	str	r3, [r7, #20]
 800af8c:	697a      	ldr	r2, [r7, #20]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	429a      	cmp	r2, r3
 800af92:	dbf1      	blt.n	800af78 <_write+0x12>
	}
	return len;
 800af94:	687b      	ldr	r3, [r7, #4]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3718      	adds	r7, #24
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <_close>:

int _close(int file)
{
 800af9e:	b480      	push	{r7}
 800afa0:	b083      	sub	sp, #12
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
	return -1;
 800afa6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800afaa:	4618      	mov	r0, r3
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr

0800afb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800afb6:	b480      	push	{r7}
 800afb8:	b083      	sub	sp, #12
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
 800afbe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800afc6:	605a      	str	r2, [r3, #4]
	return 0;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <_isatty>:

int _isatty(int file)
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
	return 1;
 800afde:	2301      	movs	r3, #1
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	60f8      	str	r0, [r7, #12]
 800aff4:	60b9      	str	r1, [r7, #8]
 800aff6:	607a      	str	r2, [r7, #4]
	return 0;
 800aff8:	2300      	movs	r3, #0
}
 800affa:	4618      	mov	r0, r3
 800affc:	3714      	adds	r7, #20
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr
	...

0800b008 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b084      	sub	sp, #16
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b010:	4b11      	ldr	r3, [pc, #68]	; (800b058 <_sbrk+0x50>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d102      	bne.n	800b01e <_sbrk+0x16>
		heap_end = &end;
 800b018:	4b0f      	ldr	r3, [pc, #60]	; (800b058 <_sbrk+0x50>)
 800b01a:	4a10      	ldr	r2, [pc, #64]	; (800b05c <_sbrk+0x54>)
 800b01c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b01e:	4b0e      	ldr	r3, [pc, #56]	; (800b058 <_sbrk+0x50>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b024:	4b0c      	ldr	r3, [pc, #48]	; (800b058 <_sbrk+0x50>)
 800b026:	681a      	ldr	r2, [r3, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4413      	add	r3, r2
 800b02c:	466a      	mov	r2, sp
 800b02e:	4293      	cmp	r3, r2
 800b030:	d907      	bls.n	800b042 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800b032:	f00a fe53 	bl	8015cdc <__errno>
 800b036:	4603      	mov	r3, r0
 800b038:	220c      	movs	r2, #12
 800b03a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800b03c:	f04f 33ff 	mov.w	r3, #4294967295
 800b040:	e006      	b.n	800b050 <_sbrk+0x48>
	}

	heap_end += incr;
 800b042:	4b05      	ldr	r3, [pc, #20]	; (800b058 <_sbrk+0x50>)
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	4413      	add	r3, r2
 800b04a:	4a03      	ldr	r2, [pc, #12]	; (800b058 <_sbrk+0x50>)
 800b04c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b04e:	68fb      	ldr	r3, [r7, #12]
}
 800b050:	4618      	mov	r0, r3
 800b052:	3710      	adds	r7, #16
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	20002860 	.word	0x20002860
 800b05c:	2000fb50 	.word	0x2000fb50

0800b060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b060:	b480      	push	{r7}
 800b062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b064:	4b08      	ldr	r3, [pc, #32]	; (800b088 <SystemInit+0x28>)
 800b066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b06a:	4a07      	ldr	r2, [pc, #28]	; (800b088 <SystemInit+0x28>)
 800b06c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b074:	4b04      	ldr	r3, [pc, #16]	; (800b088 <SystemInit+0x28>)
 800b076:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b07a:	609a      	str	r2, [r3, #8]
#endif
}
 800b07c:	bf00      	nop
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr
 800b086:	bf00      	nop
 800b088:	e000ed00 	.word	0xe000ed00

0800b08c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b092:	f107 0308 	add.w	r3, r7, #8
 800b096:	2200      	movs	r2, #0
 800b098:	601a      	str	r2, [r3, #0]
 800b09a:	605a      	str	r2, [r3, #4]
 800b09c:	609a      	str	r2, [r3, #8]
 800b09e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b0a0:	463b      	mov	r3, r7
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	601a      	str	r2, [r3, #0]
 800b0a6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800b0a8:	4b1e      	ldr	r3, [pc, #120]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b0ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25000;
 800b0b0:	4b1c      	ldr	r3, [pc, #112]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0b2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800b0b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b0b8:	4b1a      	ldr	r3, [pc, #104]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 800b0be:	4b19      	ldr	r3, [pc, #100]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b0c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b0c6:	4b17      	ldr	r3, [pc, #92]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b0cc:	4b15      	ldr	r3, [pc, #84]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b0d2:	4814      	ldr	r0, [pc, #80]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0d4:	f002 feae 	bl	800de34 <HAL_TIM_Base_Init>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d001      	beq.n	800b0e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800b0de:	f7fa faa1 	bl	8005624 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b0e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b0e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b0e8:	f107 0308 	add.w	r3, r7, #8
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	480d      	ldr	r0, [pc, #52]	; (800b124 <MX_TIM2_Init+0x98>)
 800b0f0:	f003 f81b 	bl	800e12a <HAL_TIM_ConfigClockSource>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d001      	beq.n	800b0fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800b0fa:	f7fa fa93 	bl	8005624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b0fe:	2300      	movs	r3, #0
 800b100:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b102:	2300      	movs	r3, #0
 800b104:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b106:	463b      	mov	r3, r7
 800b108:	4619      	mov	r1, r3
 800b10a:	4806      	ldr	r0, [pc, #24]	; (800b124 <MX_TIM2_Init+0x98>)
 800b10c:	f003 fa34 	bl	800e578 <HAL_TIMEx_MasterConfigSynchronization>
 800b110:	4603      	mov	r3, r0
 800b112:	2b00      	cmp	r3, #0
 800b114:	d001      	beq.n	800b11a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800b116:	f7fa fa85 	bl	8005624 <Error_Handler>
  }

}
 800b11a:	bf00      	nop
 800b11c:	3718      	adds	r7, #24
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	2000ed38 	.word	0x2000ed38

0800b128 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b12e:	463b      	mov	r3, r7
 800b130:	2200      	movs	r2, #0
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800b136:	4b15      	ldr	r3, [pc, #84]	; (800b18c <MX_TIM7_Init+0x64>)
 800b138:	4a15      	ldr	r2, [pc, #84]	; (800b190 <MX_TIM7_Init+0x68>)
 800b13a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 800b13c:	4b13      	ldr	r3, [pc, #76]	; (800b18c <MX_TIM7_Init+0x64>)
 800b13e:	2253      	movs	r2, #83	; 0x53
 800b140:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b142:	4b12      	ldr	r3, [pc, #72]	; (800b18c <MX_TIM7_Init+0x64>)
 800b144:	2200      	movs	r2, #0
 800b146:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800b148:	4b10      	ldr	r3, [pc, #64]	; (800b18c <MX_TIM7_Init+0x64>)
 800b14a:	f242 720f 	movw	r2, #9999	; 0x270f
 800b14e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b150:	4b0e      	ldr	r3, [pc, #56]	; (800b18c <MX_TIM7_Init+0x64>)
 800b152:	2200      	movs	r2, #0
 800b154:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800b156:	480d      	ldr	r0, [pc, #52]	; (800b18c <MX_TIM7_Init+0x64>)
 800b158:	f002 fe6c 	bl	800de34 <HAL_TIM_Base_Init>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d001      	beq.n	800b166 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800b162:	f7fa fa5f 	bl	8005624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b166:	2300      	movs	r3, #0
 800b168:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b16a:	2300      	movs	r3, #0
 800b16c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800b16e:	463b      	mov	r3, r7
 800b170:	4619      	mov	r1, r3
 800b172:	4806      	ldr	r0, [pc, #24]	; (800b18c <MX_TIM7_Init+0x64>)
 800b174:	f003 fa00 	bl	800e578 <HAL_TIMEx_MasterConfigSynchronization>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d001      	beq.n	800b182 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800b17e:	f7fa fa51 	bl	8005624 <Error_Handler>
  }

}
 800b182:	bf00      	nop
 800b184:	3708      	adds	r7, #8
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}
 800b18a:	bf00      	nop
 800b18c:	2000ed78 	.word	0x2000ed78
 800b190:	40001400 	.word	0x40001400

0800b194 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b084      	sub	sp, #16
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1a4:	d10e      	bne.n	800b1c4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	60fb      	str	r3, [r7, #12]
 800b1aa:	4b16      	ldr	r3, [pc, #88]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ae:	4a15      	ldr	r2, [pc, #84]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1b0:	f043 0301 	orr.w	r3, r3, #1
 800b1b4:	6413      	str	r3, [r2, #64]	; 0x40
 800b1b6:	4b13      	ldr	r3, [pc, #76]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ba:	f003 0301 	and.w	r3, r3, #1
 800b1be:	60fb      	str	r3, [r7, #12]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800b1c2:	e01a      	b.n	800b1fa <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a0f      	ldr	r2, [pc, #60]	; (800b208 <HAL_TIM_Base_MspInit+0x74>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d115      	bne.n	800b1fa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	60bb      	str	r3, [r7, #8]
 800b1d2:	4b0c      	ldr	r3, [pc, #48]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d6:	4a0b      	ldr	r2, [pc, #44]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1d8:	f043 0320 	orr.w	r3, r3, #32
 800b1dc:	6413      	str	r3, [r2, #64]	; 0x40
 800b1de:	4b09      	ldr	r3, [pc, #36]	; (800b204 <HAL_TIM_Base_MspInit+0x70>)
 800b1e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e2:	f003 0320 	and.w	r3, r3, #32
 800b1e6:	60bb      	str	r3, [r7, #8]
 800b1e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	2105      	movs	r1, #5
 800b1ee:	2037      	movs	r0, #55	; 0x37
 800b1f0:	f000 fa28 	bl	800b644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800b1f4:	2037      	movs	r0, #55	; 0x37
 800b1f6:	f000 fa41 	bl	800b67c <HAL_NVIC_EnableIRQ>
}
 800b1fa:	bf00      	nop
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	40023800 	.word	0x40023800
 800b208:	40001400 	.word	0x40001400

0800b20c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800b210:	4b11      	ldr	r3, [pc, #68]	; (800b258 <MX_UART4_Init+0x4c>)
 800b212:	4a12      	ldr	r2, [pc, #72]	; (800b25c <MX_UART4_Init+0x50>)
 800b214:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800b216:	4b10      	ldr	r3, [pc, #64]	; (800b258 <MX_UART4_Init+0x4c>)
 800b218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b21c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800b21e:	4b0e      	ldr	r3, [pc, #56]	; (800b258 <MX_UART4_Init+0x4c>)
 800b220:	2200      	movs	r2, #0
 800b222:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800b224:	4b0c      	ldr	r3, [pc, #48]	; (800b258 <MX_UART4_Init+0x4c>)
 800b226:	2200      	movs	r2, #0
 800b228:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800b22a:	4b0b      	ldr	r3, [pc, #44]	; (800b258 <MX_UART4_Init+0x4c>)
 800b22c:	2200      	movs	r2, #0
 800b22e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800b230:	4b09      	ldr	r3, [pc, #36]	; (800b258 <MX_UART4_Init+0x4c>)
 800b232:	220c      	movs	r2, #12
 800b234:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b236:	4b08      	ldr	r3, [pc, #32]	; (800b258 <MX_UART4_Init+0x4c>)
 800b238:	2200      	movs	r2, #0
 800b23a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800b23c:	4b06      	ldr	r3, [pc, #24]	; (800b258 <MX_UART4_Init+0x4c>)
 800b23e:	2200      	movs	r2, #0
 800b240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800b242:	4805      	ldr	r0, [pc, #20]	; (800b258 <MX_UART4_Init+0x4c>)
 800b244:	f003 fa28 	bl	800e698 <HAL_UART_Init>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d001      	beq.n	800b252 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800b24e:	f7fa f9e9 	bl	8005624 <Error_Handler>
  }

}
 800b252:	bf00      	nop
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	2000edb8 	.word	0x2000edb8
 800b25c:	40004c00 	.word	0x40004c00

0800b260 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b08a      	sub	sp, #40	; 0x28
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b268:	f107 0314 	add.w	r3, r7, #20
 800b26c:	2200      	movs	r2, #0
 800b26e:	601a      	str	r2, [r3, #0]
 800b270:	605a      	str	r2, [r3, #4]
 800b272:	609a      	str	r2, [r3, #8]
 800b274:	60da      	str	r2, [r3, #12]
 800b276:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a34      	ldr	r2, [pc, #208]	; (800b350 <HAL_UART_MspInit+0xf0>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d161      	bne.n	800b346 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800b282:	2300      	movs	r3, #0
 800b284:	613b      	str	r3, [r7, #16]
 800b286:	4b33      	ldr	r3, [pc, #204]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b28a:	4a32      	ldr	r2, [pc, #200]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b28c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b290:	6413      	str	r3, [r2, #64]	; 0x40
 800b292:	4b30      	ldr	r3, [pc, #192]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b296:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b29a:	613b      	str	r3, [r7, #16]
 800b29c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b29e:	2300      	movs	r3, #0
 800b2a0:	60fb      	str	r3, [r7, #12]
 800b2a2:	4b2c      	ldr	r3, [pc, #176]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b2a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2a6:	4a2b      	ldr	r2, [pc, #172]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b2a8:	f043 0301 	orr.w	r3, r3, #1
 800b2ac:	6313      	str	r3, [r2, #48]	; 0x30
 800b2ae:	4b29      	ldr	r3, [pc, #164]	; (800b354 <HAL_UART_MspInit+0xf4>)
 800b2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b2:	f003 0301 	and.w	r3, r3, #1
 800b2b6:	60fb      	str	r3, [r7, #12]
 800b2b8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b2ba:	2303      	movs	r3, #3
 800b2bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2be:	2302      	movs	r3, #2
 800b2c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2c6:	2303      	movs	r3, #3
 800b2c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b2ca:	2308      	movs	r3, #8
 800b2cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2ce:	f107 0314 	add.w	r3, r7, #20
 800b2d2:	4619      	mov	r1, r3
 800b2d4:	4820      	ldr	r0, [pc, #128]	; (800b358 <HAL_UART_MspInit+0xf8>)
 800b2d6:	f000 fd7f 	bl	800bdd8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800b2da:	4b20      	ldr	r3, [pc, #128]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2dc:	4a20      	ldr	r2, [pc, #128]	; (800b360 <HAL_UART_MspInit+0x100>)
 800b2de:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800b2e0:	4b1e      	ldr	r3, [pc, #120]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b2e6:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b2e8:	4b1c      	ldr	r3, [pc, #112]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2ea:	2240      	movs	r2, #64	; 0x40
 800b2ec:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b2ee:	4b1b      	ldr	r3, [pc, #108]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b2f4:	4b19      	ldr	r3, [pc, #100]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b2fa:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b2fc:	4b17      	ldr	r3, [pc, #92]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b2fe:	2200      	movs	r2, #0
 800b300:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b302:	4b16      	ldr	r3, [pc, #88]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b304:	2200      	movs	r2, #0
 800b306:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800b308:	4b14      	ldr	r3, [pc, #80]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b30a:	2200      	movs	r2, #0
 800b30c:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b30e:	4b13      	ldr	r3, [pc, #76]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b310:	2200      	movs	r2, #0
 800b312:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b314:	4b11      	ldr	r3, [pc, #68]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b316:	2200      	movs	r2, #0
 800b318:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800b31a:	4810      	ldr	r0, [pc, #64]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b31c:	f000 f9bc 	bl	800b698 <HAL_DMA_Init>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800b326:	f7fa f97d 	bl	8005624 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4a0b      	ldr	r2, [pc, #44]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b32e:	631a      	str	r2, [r3, #48]	; 0x30
 800b330:	4a0a      	ldr	r2, [pc, #40]	; (800b35c <HAL_UART_MspInit+0xfc>)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800b336:	2200      	movs	r2, #0
 800b338:	2105      	movs	r1, #5
 800b33a:	2034      	movs	r0, #52	; 0x34
 800b33c:	f000 f982 	bl	800b644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b340:	2034      	movs	r0, #52	; 0x34
 800b342:	f000 f99b 	bl	800b67c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 800b346:	bf00      	nop
 800b348:	3728      	adds	r7, #40	; 0x28
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	40004c00 	.word	0x40004c00
 800b354:	40023800 	.word	0x40023800
 800b358:	40020000 	.word	0x40020000
 800b35c:	2000edf8 	.word	0x2000edf8
 800b360:	40026070 	.word	0x40026070

0800b364 <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a0c      	ldr	r2, [pc, #48]	; (800b3a4 <HAL_UART_TxCpltCallback+0x40>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d112      	bne.n	800b39c <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 800b376:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b37a:	490b      	ldr	r1, [pc, #44]	; (800b3a8 <HAL_UART_TxCpltCallback+0x44>)
 800b37c:	480b      	ldr	r0, [pc, #44]	; (800b3ac <HAL_UART_TxCpltCallback+0x48>)
 800b37e:	f7fa fa0b 	bl	8005798 <ringBuff_PopArray>
 800b382:	4603      	mov	r3, r0
 800b384:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 800b386:	89fb      	ldrh	r3, [r7, #14]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d006      	beq.n	800b39a <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 800b38c:	89fb      	ldrh	r3, [r7, #14]
 800b38e:	461a      	mov	r2, r3
 800b390:	4905      	ldr	r1, [pc, #20]	; (800b3a8 <HAL_UART_TxCpltCallback+0x44>)
 800b392:	4807      	ldr	r0, [pc, #28]	; (800b3b0 <HAL_UART_TxCpltCallback+0x4c>)
 800b394:	f003 f9ce 	bl	800e734 <HAL_UART_Transmit_DMA>
 800b398:	e000      	b.n	800b39c <HAL_UART_TxCpltCallback+0x38>
			return;
 800b39a:	bf00      	nop
	}
}
 800b39c:	3710      	adds	r7, #16
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	40004c00 	.word	0x40004c00
 800b3a8:	2000dd28 	.word	0x2000dd28
 800b3ac:	20001074 	.word	0x20001074
 800b3b0:	2000edb8 	.word	0x2000edb8

0800b3b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b3b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b3ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b3b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b3ba:	e003      	b.n	800b3c4 <LoopCopyDataInit>

0800b3bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b3bc:	4b0c      	ldr	r3, [pc, #48]	; (800b3f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b3be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b3c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b3c2:	3104      	adds	r1, #4

0800b3c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b3c4:	480b      	ldr	r0, [pc, #44]	; (800b3f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b3c6:	4b0c      	ldr	r3, [pc, #48]	; (800b3f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b3c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b3ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b3cc:	d3f6      	bcc.n	800b3bc <CopyDataInit>
  ldr  r2, =_sbss
 800b3ce:	4a0b      	ldr	r2, [pc, #44]	; (800b3fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b3d0:	e002      	b.n	800b3d8 <LoopFillZerobss>

0800b3d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b3d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b3d4:	f842 3b04 	str.w	r3, [r2], #4

0800b3d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b3d8:	4b09      	ldr	r3, [pc, #36]	; (800b400 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b3da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b3dc:	d3f9      	bcc.n	800b3d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b3de:	f7ff fe3f 	bl	800b060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b3e2:	f00a fc81 	bl	8015ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b3e6:	f7fa f889 	bl	80054fc <main>
  bx  lr    
 800b3ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b3ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b3f0:	0801c9f8 	.word	0x0801c9f8
  ldr  r0, =_sdata
 800b3f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b3f8:	200023e8 	.word	0x200023e8
  ldr  r2, =_sbss
 800b3fc:	200023e8 	.word	0x200023e8
  ldr  r3, = _ebss
 800b400:	2000fb4c 	.word	0x2000fb4c

0800b404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b404:	e7fe      	b.n	800b404 <ADC_IRQHandler>
	...

0800b408 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b40c:	4b0e      	ldr	r3, [pc, #56]	; (800b448 <HAL_Init+0x40>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	4a0d      	ldr	r2, [pc, #52]	; (800b448 <HAL_Init+0x40>)
 800b412:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b416:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b418:	4b0b      	ldr	r3, [pc, #44]	; (800b448 <HAL_Init+0x40>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	4a0a      	ldr	r2, [pc, #40]	; (800b448 <HAL_Init+0x40>)
 800b41e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b422:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b424:	4b08      	ldr	r3, [pc, #32]	; (800b448 <HAL_Init+0x40>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	4a07      	ldr	r2, [pc, #28]	; (800b448 <HAL_Init+0x40>)
 800b42a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b42e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b430:	2003      	movs	r0, #3
 800b432:	f000 f8fc 	bl	800b62e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b436:	2000      	movs	r0, #0
 800b438:	f7ff fc92 	bl	800ad60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b43c:	f7ff fc64 	bl	800ad08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b440:	2300      	movs	r3, #0
}
 800b442:	4618      	mov	r0, r3
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	40023c00 	.word	0x40023c00

0800b44c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b44c:	b480      	push	{r7}
 800b44e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b450:	4b06      	ldr	r3, [pc, #24]	; (800b46c <HAL_IncTick+0x20>)
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	461a      	mov	r2, r3
 800b456:	4b06      	ldr	r3, [pc, #24]	; (800b470 <HAL_IncTick+0x24>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	4413      	add	r3, r2
 800b45c:	4a04      	ldr	r2, [pc, #16]	; (800b470 <HAL_IncTick+0x24>)
 800b45e:	6013      	str	r3, [r2, #0]
}
 800b460:	bf00      	nop
 800b462:	46bd      	mov	sp, r7
 800b464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b468:	4770      	bx	lr
 800b46a:	bf00      	nop
 800b46c:	20002094 	.word	0x20002094
 800b470:	2000ee58 	.word	0x2000ee58

0800b474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b474:	b480      	push	{r7}
 800b476:	af00      	add	r7, sp, #0
  return uwTick;
 800b478:	4b03      	ldr	r3, [pc, #12]	; (800b488 <HAL_GetTick+0x14>)
 800b47a:	681b      	ldr	r3, [r3, #0]
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	2000ee58 	.word	0x2000ee58

0800b48c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b494:	f7ff ffee 	bl	800b474 <HAL_GetTick>
 800b498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4a4:	d005      	beq.n	800b4b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b4a6:	4b0a      	ldr	r3, [pc, #40]	; (800b4d0 <HAL_Delay+0x44>)
 800b4a8:	781b      	ldrb	r3, [r3, #0]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b4b2:	bf00      	nop
 800b4b4:	f7ff ffde 	bl	800b474 <HAL_GetTick>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d8f7      	bhi.n	800b4b4 <HAL_Delay+0x28>
  {
  }
}
 800b4c4:	bf00      	nop
 800b4c6:	bf00      	nop
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	20002094 	.word	0x20002094

0800b4d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b085      	sub	sp, #20
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f003 0307 	and.w	r3, r3, #7
 800b4e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b4e4:	4b0c      	ldr	r3, [pc, #48]	; (800b518 <__NVIC_SetPriorityGrouping+0x44>)
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b4f0:	4013      	ands	r3, r2
 800b4f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b4fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b506:	4a04      	ldr	r2, [pc, #16]	; (800b518 <__NVIC_SetPriorityGrouping+0x44>)
 800b508:	68bb      	ldr	r3, [r7, #8]
 800b50a:	60d3      	str	r3, [r2, #12]
}
 800b50c:	bf00      	nop
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr
 800b518:	e000ed00 	.word	0xe000ed00

0800b51c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b51c:	b480      	push	{r7}
 800b51e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b520:	4b04      	ldr	r3, [pc, #16]	; (800b534 <__NVIC_GetPriorityGrouping+0x18>)
 800b522:	68db      	ldr	r3, [r3, #12]
 800b524:	0a1b      	lsrs	r3, r3, #8
 800b526:	f003 0307 	and.w	r3, r3, #7
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr
 800b534:	e000ed00 	.word	0xe000ed00

0800b538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	4603      	mov	r3, r0
 800b540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b546:	2b00      	cmp	r3, #0
 800b548:	db0b      	blt.n	800b562 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b54a:	79fb      	ldrb	r3, [r7, #7]
 800b54c:	f003 021f 	and.w	r2, r3, #31
 800b550:	4907      	ldr	r1, [pc, #28]	; (800b570 <__NVIC_EnableIRQ+0x38>)
 800b552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b556:	095b      	lsrs	r3, r3, #5
 800b558:	2001      	movs	r0, #1
 800b55a:	fa00 f202 	lsl.w	r2, r0, r2
 800b55e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b562:	bf00      	nop
 800b564:	370c      	adds	r7, #12
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	e000e100 	.word	0xe000e100

0800b574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	4603      	mov	r3, r0
 800b57c:	6039      	str	r1, [r7, #0]
 800b57e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b584:	2b00      	cmp	r3, #0
 800b586:	db0a      	blt.n	800b59e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	b2da      	uxtb	r2, r3
 800b58c:	490c      	ldr	r1, [pc, #48]	; (800b5c0 <__NVIC_SetPriority+0x4c>)
 800b58e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b592:	0112      	lsls	r2, r2, #4
 800b594:	b2d2      	uxtb	r2, r2
 800b596:	440b      	add	r3, r1
 800b598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b59c:	e00a      	b.n	800b5b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	b2da      	uxtb	r2, r3
 800b5a2:	4908      	ldr	r1, [pc, #32]	; (800b5c4 <__NVIC_SetPriority+0x50>)
 800b5a4:	79fb      	ldrb	r3, [r7, #7]
 800b5a6:	f003 030f 	and.w	r3, r3, #15
 800b5aa:	3b04      	subs	r3, #4
 800b5ac:	0112      	lsls	r2, r2, #4
 800b5ae:	b2d2      	uxtb	r2, r2
 800b5b0:	440b      	add	r3, r1
 800b5b2:	761a      	strb	r2, [r3, #24]
}
 800b5b4:	bf00      	nop
 800b5b6:	370c      	adds	r7, #12
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr
 800b5c0:	e000e100 	.word	0xe000e100
 800b5c4:	e000ed00 	.word	0xe000ed00

0800b5c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b089      	sub	sp, #36	; 0x24
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f003 0307 	and.w	r3, r3, #7
 800b5da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b5dc:	69fb      	ldr	r3, [r7, #28]
 800b5de:	f1c3 0307 	rsb	r3, r3, #7
 800b5e2:	2b04      	cmp	r3, #4
 800b5e4:	bf28      	it	cs
 800b5e6:	2304      	movcs	r3, #4
 800b5e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	3304      	adds	r3, #4
 800b5ee:	2b06      	cmp	r3, #6
 800b5f0:	d902      	bls.n	800b5f8 <NVIC_EncodePriority+0x30>
 800b5f2:	69fb      	ldr	r3, [r7, #28]
 800b5f4:	3b03      	subs	r3, #3
 800b5f6:	e000      	b.n	800b5fa <NVIC_EncodePriority+0x32>
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b600:	69bb      	ldr	r3, [r7, #24]
 800b602:	fa02 f303 	lsl.w	r3, r2, r3
 800b606:	43da      	mvns	r2, r3
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	401a      	ands	r2, r3
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b610:	f04f 31ff 	mov.w	r1, #4294967295
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	fa01 f303 	lsl.w	r3, r1, r3
 800b61a:	43d9      	mvns	r1, r3
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b620:	4313      	orrs	r3, r2
         );
}
 800b622:	4618      	mov	r0, r3
 800b624:	3724      	adds	r7, #36	; 0x24
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr

0800b62e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b082      	sub	sp, #8
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f7ff ff4c 	bl	800b4d4 <__NVIC_SetPriorityGrouping>
}
 800b63c:	bf00      	nop
 800b63e:	3708      	adds	r7, #8
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b644:	b580      	push	{r7, lr}
 800b646:	b086      	sub	sp, #24
 800b648:	af00      	add	r7, sp, #0
 800b64a:	4603      	mov	r3, r0
 800b64c:	60b9      	str	r1, [r7, #8]
 800b64e:	607a      	str	r2, [r7, #4]
 800b650:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b652:	2300      	movs	r3, #0
 800b654:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b656:	f7ff ff61 	bl	800b51c <__NVIC_GetPriorityGrouping>
 800b65a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	68b9      	ldr	r1, [r7, #8]
 800b660:	6978      	ldr	r0, [r7, #20]
 800b662:	f7ff ffb1 	bl	800b5c8 <NVIC_EncodePriority>
 800b666:	4602      	mov	r2, r0
 800b668:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b66c:	4611      	mov	r1, r2
 800b66e:	4618      	mov	r0, r3
 800b670:	f7ff ff80 	bl	800b574 <__NVIC_SetPriority>
}
 800b674:	bf00      	nop
 800b676:	3718      	adds	r7, #24
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	4603      	mov	r3, r0
 800b684:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b68a:	4618      	mov	r0, r3
 800b68c:	f7ff ff54 	bl	800b538 <__NVIC_EnableIRQ>
}
 800b690:	bf00      	nop
 800b692:	3708      	adds	r7, #8
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b086      	sub	sp, #24
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b6a4:	f7ff fee6 	bl	800b474 <HAL_GetTick>
 800b6a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d101      	bne.n	800b6b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	e099      	b.n	800b7e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2202      	movs	r2, #2
 800b6c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f022 0201 	bic.w	r2, r2, #1
 800b6d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b6d4:	e00f      	b.n	800b6f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b6d6:	f7ff fecd 	bl	800b474 <HAL_GetTick>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	2b05      	cmp	r3, #5
 800b6e2:	d908      	bls.n	800b6f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2220      	movs	r2, #32
 800b6e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2203      	movs	r2, #3
 800b6ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	e078      	b.n	800b7e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f003 0301 	and.w	r3, r3, #1
 800b700:	2b00      	cmp	r3, #0
 800b702:	d1e8      	bne.n	800b6d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b70c:	697a      	ldr	r2, [r7, #20]
 800b70e:	4b38      	ldr	r3, [pc, #224]	; (800b7f0 <HAL_DMA_Init+0x158>)
 800b710:	4013      	ands	r3, r2
 800b712:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	685a      	ldr	r2, [r3, #4]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	689b      	ldr	r3, [r3, #8]
 800b71c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b722:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	691b      	ldr	r3, [r3, #16]
 800b728:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b72e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	699b      	ldr	r3, [r3, #24]
 800b734:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b73a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b742:	697a      	ldr	r2, [r7, #20]
 800b744:	4313      	orrs	r3, r2
 800b746:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b74c:	2b04      	cmp	r3, #4
 800b74e:	d107      	bne.n	800b760 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b758:	4313      	orrs	r3, r2
 800b75a:	697a      	ldr	r2, [r7, #20]
 800b75c:	4313      	orrs	r3, r2
 800b75e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	697a      	ldr	r2, [r7, #20]
 800b766:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	695b      	ldr	r3, [r3, #20]
 800b76e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	f023 0307 	bic.w	r3, r3, #7
 800b776:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b77c:	697a      	ldr	r2, [r7, #20]
 800b77e:	4313      	orrs	r3, r2
 800b780:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b786:	2b04      	cmp	r3, #4
 800b788:	d117      	bne.n	800b7ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b78e:	697a      	ldr	r2, [r7, #20]
 800b790:	4313      	orrs	r3, r2
 800b792:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d00e      	beq.n	800b7ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 fa9f 	bl	800bce0 <DMA_CheckFifoParam>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d008      	beq.n	800b7ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2240      	movs	r2, #64	; 0x40
 800b7ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e016      	b.n	800b7e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	697a      	ldr	r2, [r7, #20]
 800b7c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 fa56 	bl	800bc74 <DMA_CalcBaseAndBitshift>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7d0:	223f      	movs	r2, #63	; 0x3f
 800b7d2:	409a      	lsls	r2, r3
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3718      	adds	r7, #24
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	f010803f 	.word	0xf010803f

0800b7f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b086      	sub	sp, #24
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	60f8      	str	r0, [r7, #12]
 800b7fc:	60b9      	str	r1, [r7, #8]
 800b7fe:	607a      	str	r2, [r7, #4]
 800b800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b80a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b812:	2b01      	cmp	r3, #1
 800b814:	d101      	bne.n	800b81a <HAL_DMA_Start_IT+0x26>
 800b816:	2302      	movs	r3, #2
 800b818:	e040      	b.n	800b89c <HAL_DMA_Start_IT+0xa8>
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2201      	movs	r2, #1
 800b81e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	d12f      	bne.n	800b88e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2202      	movs	r2, #2
 800b832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	687a      	ldr	r2, [r7, #4]
 800b840:	68b9      	ldr	r1, [r7, #8]
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f000 f9e8 	bl	800bc18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b84c:	223f      	movs	r2, #63	; 0x3f
 800b84e:	409a      	lsls	r2, r3
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f042 0216 	orr.w	r2, r2, #22
 800b862:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d007      	beq.n	800b87c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	681a      	ldr	r2, [r3, #0]
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f042 0208 	orr.w	r2, r2, #8
 800b87a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f042 0201 	orr.w	r2, r2, #1
 800b88a:	601a      	str	r2, [r3, #0]
 800b88c:	e005      	b.n	800b89a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2200      	movs	r2, #0
 800b892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b896:	2302      	movs	r3, #2
 800b898:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b89a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b083      	sub	sp, #12
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	2b02      	cmp	r3, #2
 800b8b6:	d004      	beq.n	800b8c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2280      	movs	r2, #128	; 0x80
 800b8bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e00c      	b.n	800b8dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2205      	movs	r2, #5
 800b8c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f022 0201 	bic.w	r2, r2, #1
 800b8d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b8da:	2300      	movs	r3, #0
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	370c      	adds	r7, #12
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b086      	sub	sp, #24
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b8f4:	4b92      	ldr	r3, [pc, #584]	; (800bb40 <HAL_DMA_IRQHandler+0x258>)
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4a92      	ldr	r2, [pc, #584]	; (800bb44 <HAL_DMA_IRQHandler+0x25c>)
 800b8fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b8fe:	0a9b      	lsrs	r3, r3, #10
 800b900:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b906:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b908:	693b      	ldr	r3, [r7, #16]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b912:	2208      	movs	r2, #8
 800b914:	409a      	lsls	r2, r3
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	4013      	ands	r3, r2
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d01a      	beq.n	800b954 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f003 0304 	and.w	r3, r3, #4
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d013      	beq.n	800b954 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f022 0204 	bic.w	r2, r2, #4
 800b93a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b940:	2208      	movs	r2, #8
 800b942:	409a      	lsls	r2, r3
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b94c:	f043 0201 	orr.w	r2, r3, #1
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b958:	2201      	movs	r2, #1
 800b95a:	409a      	lsls	r2, r3
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	4013      	ands	r3, r2
 800b960:	2b00      	cmp	r3, #0
 800b962:	d012      	beq.n	800b98a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	695b      	ldr	r3, [r3, #20]
 800b96a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00b      	beq.n	800b98a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b976:	2201      	movs	r2, #1
 800b978:	409a      	lsls	r2, r3
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b982:	f043 0202 	orr.w	r2, r3, #2
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b98e:	2204      	movs	r2, #4
 800b990:	409a      	lsls	r2, r3
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	4013      	ands	r3, r2
 800b996:	2b00      	cmp	r3, #0
 800b998:	d012      	beq.n	800b9c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f003 0302 	and.w	r3, r3, #2
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d00b      	beq.n	800b9c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9ac:	2204      	movs	r2, #4
 800b9ae:	409a      	lsls	r2, r3
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9b8:	f043 0204 	orr.w	r2, r3, #4
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9c4:	2210      	movs	r2, #16
 800b9c6:	409a      	lsls	r2, r3
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d043      	beq.n	800ba58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f003 0308 	and.w	r3, r3, #8
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d03c      	beq.n	800ba58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9e2:	2210      	movs	r2, #16
 800b9e4:	409a      	lsls	r2, r3
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d018      	beq.n	800ba2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d108      	bne.n	800ba18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d024      	beq.n	800ba58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	4798      	blx	r3
 800ba16:	e01f      	b.n	800ba58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d01b      	beq.n	800ba58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	4798      	blx	r3
 800ba28:	e016      	b.n	800ba58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d107      	bne.n	800ba48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	681a      	ldr	r2, [r3, #0]
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f022 0208 	bic.w	r2, r2, #8
 800ba46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba5c:	2220      	movs	r2, #32
 800ba5e:	409a      	lsls	r2, r3
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	4013      	ands	r3, r2
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	f000 808e 	beq.w	800bb86 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f003 0310 	and.w	r3, r3, #16
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	f000 8086 	beq.w	800bb86 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba7e:	2220      	movs	r2, #32
 800ba80:	409a      	lsls	r2, r3
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ba8c:	b2db      	uxtb	r3, r3
 800ba8e:	2b05      	cmp	r3, #5
 800ba90:	d136      	bne.n	800bb00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	681a      	ldr	r2, [r3, #0]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f022 0216 	bic.w	r2, r2, #22
 800baa0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	695a      	ldr	r2, [r3, #20]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bab0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d103      	bne.n	800bac2 <HAL_DMA_IRQHandler+0x1da>
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d007      	beq.n	800bad2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f022 0208 	bic.w	r2, r2, #8
 800bad0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bad6:	223f      	movs	r2, #63	; 0x3f
 800bad8:	409a      	lsls	r2, r3
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2201      	movs	r2, #1
 800baea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d07d      	beq.n	800bbf2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	4798      	blx	r3
        }
        return;
 800bafe:	e078      	b.n	800bbf2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d01c      	beq.n	800bb48 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d108      	bne.n	800bb2e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d030      	beq.n	800bb86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	4798      	blx	r3
 800bb2c:	e02b      	b.n	800bb86 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d027      	beq.n	800bb86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	4798      	blx	r3
 800bb3e:	e022      	b.n	800bb86 <HAL_DMA_IRQHandler+0x29e>
 800bb40:	2000208c 	.word	0x2000208c
 800bb44:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d10f      	bne.n	800bb76 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	681a      	ldr	r2, [r3, #0]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f022 0210 	bic.w	r2, r2, #16
 800bb64:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2201      	movs	r2, #1
 800bb72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d003      	beq.n	800bb86 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d032      	beq.n	800bbf4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb92:	f003 0301 	and.w	r3, r3, #1
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d022      	beq.n	800bbe0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2205      	movs	r2, #5
 800bb9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	681a      	ldr	r2, [r3, #0]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f022 0201 	bic.w	r2, r2, #1
 800bbb0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	60bb      	str	r3, [r7, #8]
 800bbb8:	697a      	ldr	r2, [r7, #20]
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d307      	bcc.n	800bbce <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f003 0301 	and.w	r3, r3, #1
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1f2      	bne.n	800bbb2 <HAL_DMA_IRQHandler+0x2ca>
 800bbcc:	e000      	b.n	800bbd0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800bbce:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d005      	beq.n	800bbf4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	4798      	blx	r3
 800bbf0:	e000      	b.n	800bbf4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800bbf2:	bf00      	nop
    }
  }
}
 800bbf4:	3718      	adds	r7, #24
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}
 800bbfa:	bf00      	nop

0800bbfc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bc0a:	b2db      	uxtb	r3, r3
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	370c      	adds	r7, #12
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	607a      	str	r2, [r7, #4]
 800bc24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bc34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	683a      	ldr	r2, [r7, #0]
 800bc3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	689b      	ldr	r3, [r3, #8]
 800bc42:	2b40      	cmp	r3, #64	; 0x40
 800bc44:	d108      	bne.n	800bc58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	687a      	ldr	r2, [r7, #4]
 800bc4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68ba      	ldr	r2, [r7, #8]
 800bc54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800bc56:	e007      	b.n	800bc68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68ba      	ldr	r2, [r7, #8]
 800bc5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	687a      	ldr	r2, [r7, #4]
 800bc66:	60da      	str	r2, [r3, #12]
}
 800bc68:	bf00      	nop
 800bc6a:	3714      	adds	r7, #20
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b085      	sub	sp, #20
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	3b10      	subs	r3, #16
 800bc84:	4a14      	ldr	r2, [pc, #80]	; (800bcd8 <DMA_CalcBaseAndBitshift+0x64>)
 800bc86:	fba2 2303 	umull	r2, r3, r2, r3
 800bc8a:	091b      	lsrs	r3, r3, #4
 800bc8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800bc8e:	4a13      	ldr	r2, [pc, #76]	; (800bcdc <DMA_CalcBaseAndBitshift+0x68>)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	4413      	add	r3, r2
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	461a      	mov	r2, r3
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2b03      	cmp	r3, #3
 800bca0:	d909      	bls.n	800bcb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bcaa:	f023 0303 	bic.w	r3, r3, #3
 800bcae:	1d1a      	adds	r2, r3, #4
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	659a      	str	r2, [r3, #88]	; 0x58
 800bcb4:	e007      	b.n	800bcc6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bcbe:	f023 0303 	bic.w	r3, r3, #3
 800bcc2:	687a      	ldr	r2, [r7, #4]
 800bcc4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3714      	adds	r7, #20
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr
 800bcd6:	bf00      	nop
 800bcd8:	aaaaaaab 	.word	0xaaaaaaab
 800bcdc:	0801c2e0 	.word	0x0801c2e0

0800bce0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b085      	sub	sp, #20
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bce8:	2300      	movs	r3, #0
 800bcea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcf0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	699b      	ldr	r3, [r3, #24]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d11f      	bne.n	800bd3a <DMA_CheckFifoParam+0x5a>
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	2b03      	cmp	r3, #3
 800bcfe:	d856      	bhi.n	800bdae <DMA_CheckFifoParam+0xce>
 800bd00:	a201      	add	r2, pc, #4	; (adr r2, 800bd08 <DMA_CheckFifoParam+0x28>)
 800bd02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd06:	bf00      	nop
 800bd08:	0800bd19 	.word	0x0800bd19
 800bd0c:	0800bd2b 	.word	0x0800bd2b
 800bd10:	0800bd19 	.word	0x0800bd19
 800bd14:	0800bdaf 	.word	0x0800bdaf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d046      	beq.n	800bdb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd28:	e043      	b.n	800bdb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bd32:	d140      	bne.n	800bdb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800bd34:	2301      	movs	r3, #1
 800bd36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd38:	e03d      	b.n	800bdb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	699b      	ldr	r3, [r3, #24]
 800bd3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd42:	d121      	bne.n	800bd88 <DMA_CheckFifoParam+0xa8>
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	2b03      	cmp	r3, #3
 800bd48:	d837      	bhi.n	800bdba <DMA_CheckFifoParam+0xda>
 800bd4a:	a201      	add	r2, pc, #4	; (adr r2, 800bd50 <DMA_CheckFifoParam+0x70>)
 800bd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd50:	0800bd61 	.word	0x0800bd61
 800bd54:	0800bd67 	.word	0x0800bd67
 800bd58:	0800bd61 	.word	0x0800bd61
 800bd5c:	0800bd79 	.word	0x0800bd79
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800bd60:	2301      	movs	r3, #1
 800bd62:	73fb      	strb	r3, [r7, #15]
      break;
 800bd64:	e030      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d025      	beq.n	800bdbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd76:	e022      	b.n	800bdbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bd80:	d11f      	bne.n	800bdc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800bd82:	2301      	movs	r3, #1
 800bd84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800bd86:	e01c      	b.n	800bdc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	2b02      	cmp	r3, #2
 800bd8c:	d903      	bls.n	800bd96 <DMA_CheckFifoParam+0xb6>
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	2b03      	cmp	r3, #3
 800bd92:	d003      	beq.n	800bd9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800bd94:	e018      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800bd96:	2301      	movs	r3, #1
 800bd98:	73fb      	strb	r3, [r7, #15]
      break;
 800bd9a:	e015      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d00e      	beq.n	800bdc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800bda8:	2301      	movs	r3, #1
 800bdaa:	73fb      	strb	r3, [r7, #15]
      break;
 800bdac:	e00b      	b.n	800bdc6 <DMA_CheckFifoParam+0xe6>
      break;
 800bdae:	bf00      	nop
 800bdb0:	e00a      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;
 800bdb2:	bf00      	nop
 800bdb4:	e008      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;
 800bdb6:	bf00      	nop
 800bdb8:	e006      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;
 800bdba:	bf00      	nop
 800bdbc:	e004      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;
 800bdbe:	bf00      	nop
 800bdc0:	e002      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;   
 800bdc2:	bf00      	nop
 800bdc4:	e000      	b.n	800bdc8 <DMA_CheckFifoParam+0xe8>
      break;
 800bdc6:	bf00      	nop
    }
  } 
  
  return status; 
 800bdc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3714      	adds	r7, #20
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd4:	4770      	bx	lr
 800bdd6:	bf00      	nop

0800bdd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b089      	sub	sp, #36	; 0x24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bde2:	2300      	movs	r3, #0
 800bde4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bde6:	2300      	movs	r3, #0
 800bde8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bdea:	2300      	movs	r3, #0
 800bdec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bdee:	2300      	movs	r3, #0
 800bdf0:	61fb      	str	r3, [r7, #28]
 800bdf2:	e16b      	b.n	800c0cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	697a      	ldr	r2, [r7, #20]
 800be04:	4013      	ands	r3, r2
 800be06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800be08:	693a      	ldr	r2, [r7, #16]
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	429a      	cmp	r2, r3
 800be0e:	f040 815a 	bne.w	800c0c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	685b      	ldr	r3, [r3, #4]
 800be16:	2b01      	cmp	r3, #1
 800be18:	d00b      	beq.n	800be32 <HAL_GPIO_Init+0x5a>
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	2b02      	cmp	r3, #2
 800be20:	d007      	beq.n	800be32 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800be26:	2b11      	cmp	r3, #17
 800be28:	d003      	beq.n	800be32 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	685b      	ldr	r3, [r3, #4]
 800be2e:	2b12      	cmp	r3, #18
 800be30:	d130      	bne.n	800be94 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800be38:	69fb      	ldr	r3, [r7, #28]
 800be3a:	005b      	lsls	r3, r3, #1
 800be3c:	2203      	movs	r2, #3
 800be3e:	fa02 f303 	lsl.w	r3, r2, r3
 800be42:	43db      	mvns	r3, r3
 800be44:	69ba      	ldr	r2, [r7, #24]
 800be46:	4013      	ands	r3, r2
 800be48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	68da      	ldr	r2, [r3, #12]
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	005b      	lsls	r3, r3, #1
 800be52:	fa02 f303 	lsl.w	r3, r2, r3
 800be56:	69ba      	ldr	r2, [r7, #24]
 800be58:	4313      	orrs	r3, r2
 800be5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800be68:	2201      	movs	r2, #1
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	fa02 f303 	lsl.w	r3, r2, r3
 800be70:	43db      	mvns	r3, r3
 800be72:	69ba      	ldr	r2, [r7, #24]
 800be74:	4013      	ands	r3, r2
 800be76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	091b      	lsrs	r3, r3, #4
 800be7e:	f003 0201 	and.w	r2, r3, #1
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	fa02 f303 	lsl.w	r3, r2, r3
 800be88:	69ba      	ldr	r2, [r7, #24]
 800be8a:	4313      	orrs	r3, r2
 800be8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	69ba      	ldr	r2, [r7, #24]
 800be92:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800be9a:	69fb      	ldr	r3, [r7, #28]
 800be9c:	005b      	lsls	r3, r3, #1
 800be9e:	2203      	movs	r2, #3
 800bea0:	fa02 f303 	lsl.w	r3, r2, r3
 800bea4:	43db      	mvns	r3, r3
 800bea6:	69ba      	ldr	r2, [r7, #24]
 800bea8:	4013      	ands	r3, r2
 800beaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	689a      	ldr	r2, [r3, #8]
 800beb0:	69fb      	ldr	r3, [r7, #28]
 800beb2:	005b      	lsls	r3, r3, #1
 800beb4:	fa02 f303 	lsl.w	r3, r2, r3
 800beb8:	69ba      	ldr	r2, [r7, #24]
 800beba:	4313      	orrs	r3, r2
 800bebc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	69ba      	ldr	r2, [r7, #24]
 800bec2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	2b02      	cmp	r3, #2
 800beca:	d003      	beq.n	800bed4 <HAL_GPIO_Init+0xfc>
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	2b12      	cmp	r3, #18
 800bed2:	d123      	bne.n	800bf1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	08da      	lsrs	r2, r3, #3
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	3208      	adds	r2, #8
 800bedc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bee2:	69fb      	ldr	r3, [r7, #28]
 800bee4:	f003 0307 	and.w	r3, r3, #7
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	220f      	movs	r2, #15
 800beec:	fa02 f303 	lsl.w	r3, r2, r3
 800bef0:	43db      	mvns	r3, r3
 800bef2:	69ba      	ldr	r2, [r7, #24]
 800bef4:	4013      	ands	r3, r2
 800bef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	691a      	ldr	r2, [r3, #16]
 800befc:	69fb      	ldr	r3, [r7, #28]
 800befe:	f003 0307 	and.w	r3, r3, #7
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	fa02 f303 	lsl.w	r3, r2, r3
 800bf08:	69ba      	ldr	r2, [r7, #24]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bf0e:	69fb      	ldr	r3, [r7, #28]
 800bf10:	08da      	lsrs	r2, r3, #3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	3208      	adds	r2, #8
 800bf16:	69b9      	ldr	r1, [r7, #24]
 800bf18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	005b      	lsls	r3, r3, #1
 800bf26:	2203      	movs	r2, #3
 800bf28:	fa02 f303 	lsl.w	r3, r2, r3
 800bf2c:	43db      	mvns	r3, r3
 800bf2e:	69ba      	ldr	r2, [r7, #24]
 800bf30:	4013      	ands	r3, r2
 800bf32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	685b      	ldr	r3, [r3, #4]
 800bf38:	f003 0203 	and.w	r2, r3, #3
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	005b      	lsls	r3, r3, #1
 800bf40:	fa02 f303 	lsl.w	r3, r2, r3
 800bf44:	69ba      	ldr	r2, [r7, #24]
 800bf46:	4313      	orrs	r3, r2
 800bf48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	69ba      	ldr	r2, [r7, #24]
 800bf4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f000 80b4 	beq.w	800c0c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bf5e:	2300      	movs	r3, #0
 800bf60:	60fb      	str	r3, [r7, #12]
 800bf62:	4b60      	ldr	r3, [pc, #384]	; (800c0e4 <HAL_GPIO_Init+0x30c>)
 800bf64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf66:	4a5f      	ldr	r2, [pc, #380]	; (800c0e4 <HAL_GPIO_Init+0x30c>)
 800bf68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bf6c:	6453      	str	r3, [r2, #68]	; 0x44
 800bf6e:	4b5d      	ldr	r3, [pc, #372]	; (800c0e4 <HAL_GPIO_Init+0x30c>)
 800bf70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bf76:	60fb      	str	r3, [r7, #12]
 800bf78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bf7a:	4a5b      	ldr	r2, [pc, #364]	; (800c0e8 <HAL_GPIO_Init+0x310>)
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	089b      	lsrs	r3, r3, #2
 800bf80:	3302      	adds	r3, #2
 800bf82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bf88:	69fb      	ldr	r3, [r7, #28]
 800bf8a:	f003 0303 	and.w	r3, r3, #3
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	220f      	movs	r2, #15
 800bf92:	fa02 f303 	lsl.w	r3, r2, r3
 800bf96:	43db      	mvns	r3, r3
 800bf98:	69ba      	ldr	r2, [r7, #24]
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	4a52      	ldr	r2, [pc, #328]	; (800c0ec <HAL_GPIO_Init+0x314>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d02b      	beq.n	800bffe <HAL_GPIO_Init+0x226>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	4a51      	ldr	r2, [pc, #324]	; (800c0f0 <HAL_GPIO_Init+0x318>)
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d025      	beq.n	800bffa <HAL_GPIO_Init+0x222>
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	4a50      	ldr	r2, [pc, #320]	; (800c0f4 <HAL_GPIO_Init+0x31c>)
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d01f      	beq.n	800bff6 <HAL_GPIO_Init+0x21e>
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	4a4f      	ldr	r2, [pc, #316]	; (800c0f8 <HAL_GPIO_Init+0x320>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d019      	beq.n	800bff2 <HAL_GPIO_Init+0x21a>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	4a4e      	ldr	r2, [pc, #312]	; (800c0fc <HAL_GPIO_Init+0x324>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d013      	beq.n	800bfee <HAL_GPIO_Init+0x216>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	4a4d      	ldr	r2, [pc, #308]	; (800c100 <HAL_GPIO_Init+0x328>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d00d      	beq.n	800bfea <HAL_GPIO_Init+0x212>
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	4a4c      	ldr	r2, [pc, #304]	; (800c104 <HAL_GPIO_Init+0x32c>)
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d007      	beq.n	800bfe6 <HAL_GPIO_Init+0x20e>
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	4a4b      	ldr	r2, [pc, #300]	; (800c108 <HAL_GPIO_Init+0x330>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d101      	bne.n	800bfe2 <HAL_GPIO_Init+0x20a>
 800bfde:	2307      	movs	r3, #7
 800bfe0:	e00e      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bfe2:	2308      	movs	r3, #8
 800bfe4:	e00c      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bfe6:	2306      	movs	r3, #6
 800bfe8:	e00a      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bfea:	2305      	movs	r3, #5
 800bfec:	e008      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bfee:	2304      	movs	r3, #4
 800bff0:	e006      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bff2:	2303      	movs	r3, #3
 800bff4:	e004      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bff6:	2302      	movs	r3, #2
 800bff8:	e002      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bffa:	2301      	movs	r3, #1
 800bffc:	e000      	b.n	800c000 <HAL_GPIO_Init+0x228>
 800bffe:	2300      	movs	r3, #0
 800c000:	69fa      	ldr	r2, [r7, #28]
 800c002:	f002 0203 	and.w	r2, r2, #3
 800c006:	0092      	lsls	r2, r2, #2
 800c008:	4093      	lsls	r3, r2
 800c00a:	69ba      	ldr	r2, [r7, #24]
 800c00c:	4313      	orrs	r3, r2
 800c00e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c010:	4935      	ldr	r1, [pc, #212]	; (800c0e8 <HAL_GPIO_Init+0x310>)
 800c012:	69fb      	ldr	r3, [r7, #28]
 800c014:	089b      	lsrs	r3, r3, #2
 800c016:	3302      	adds	r3, #2
 800c018:	69ba      	ldr	r2, [r7, #24]
 800c01a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c01e:	4b3b      	ldr	r3, [pc, #236]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	43db      	mvns	r3, r3
 800c028:	69ba      	ldr	r2, [r7, #24]
 800c02a:	4013      	ands	r3, r2
 800c02c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c036:	2b00      	cmp	r3, #0
 800c038:	d003      	beq.n	800c042 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c03a:	69ba      	ldr	r2, [r7, #24]
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	4313      	orrs	r3, r2
 800c040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c042:	4a32      	ldr	r2, [pc, #200]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c044:	69bb      	ldr	r3, [r7, #24]
 800c046:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c048:	4b30      	ldr	r3, [pc, #192]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c04a:	685b      	ldr	r3, [r3, #4]
 800c04c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	43db      	mvns	r3, r3
 800c052:	69ba      	ldr	r2, [r7, #24]
 800c054:	4013      	ands	r3, r2
 800c056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	685b      	ldr	r3, [r3, #4]
 800c05c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c060:	2b00      	cmp	r3, #0
 800c062:	d003      	beq.n	800c06c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c064:	69ba      	ldr	r2, [r7, #24]
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	4313      	orrs	r3, r2
 800c06a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c06c:	4a27      	ldr	r2, [pc, #156]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c072:	4b26      	ldr	r3, [pc, #152]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c074:	689b      	ldr	r3, [r3, #8]
 800c076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	43db      	mvns	r3, r3
 800c07c:	69ba      	ldr	r2, [r7, #24]
 800c07e:	4013      	ands	r3, r2
 800c080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d003      	beq.n	800c096 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c08e:	69ba      	ldr	r2, [r7, #24]
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	4313      	orrs	r3, r2
 800c094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c096:	4a1d      	ldr	r2, [pc, #116]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c09c:	4b1b      	ldr	r3, [pc, #108]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c09e:	68db      	ldr	r3, [r3, #12]
 800c0a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	43db      	mvns	r3, r3
 800c0a6:	69ba      	ldr	r2, [r7, #24]
 800c0a8:	4013      	ands	r3, r2
 800c0aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d003      	beq.n	800c0c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c0b8:	69ba      	ldr	r2, [r7, #24]
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c0c0:	4a12      	ldr	r2, [pc, #72]	; (800c10c <HAL_GPIO_Init+0x334>)
 800c0c2:	69bb      	ldr	r3, [r7, #24]
 800c0c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c0c6:	69fb      	ldr	r3, [r7, #28]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	61fb      	str	r3, [r7, #28]
 800c0cc:	69fb      	ldr	r3, [r7, #28]
 800c0ce:	2b0f      	cmp	r3, #15
 800c0d0:	f67f ae90 	bls.w	800bdf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c0d4:	bf00      	nop
 800c0d6:	bf00      	nop
 800c0d8:	3724      	adds	r7, #36	; 0x24
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	40023800 	.word	0x40023800
 800c0e8:	40013800 	.word	0x40013800
 800c0ec:	40020000 	.word	0x40020000
 800c0f0:	40020400 	.word	0x40020400
 800c0f4:	40020800 	.word	0x40020800
 800c0f8:	40020c00 	.word	0x40020c00
 800c0fc:	40021000 	.word	0x40021000
 800c100:	40021400 	.word	0x40021400
 800c104:	40021800 	.word	0x40021800
 800c108:	40021c00 	.word	0x40021c00
 800c10c:	40013c00 	.word	0x40013c00

0800c110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	807b      	strh	r3, [r7, #2]
 800c11c:	4613      	mov	r3, r2
 800c11e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c120:	787b      	ldrb	r3, [r7, #1]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d003      	beq.n	800c12e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c126:	887a      	ldrh	r2, [r7, #2]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c12c:	e003      	b.n	800c136 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c12e:	887b      	ldrh	r3, [r7, #2]
 800c130:	041a      	lsls	r2, r3, #16
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	619a      	str	r2, [r3, #24]
}
 800c136:	bf00      	nop
 800c138:	370c      	adds	r7, #12
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
	...

0800c144 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b084      	sub	sp, #16
 800c148:	af00      	add	r7, sp, #0
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	60b9      	str	r1, [r7, #8]
 800c14e:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d101      	bne.n	800c15a <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 800c156:	2301      	movs	r3, #1
 800c158:	e043      	b.n	800c1e2 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800c160:	b2db      	uxtb	r3, r3
 800c162:	2b00      	cmp	r3, #0
 800c164:	d106      	bne.n	800c174 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2200      	movs	r2, #0
 800c16a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 800c16e:	68f8      	ldr	r0, [r7, #12]
 800c170:	f7f8 fb14 	bl	800479c <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	3308      	adds	r3, #8
 800c17c:	4619      	mov	r1, r3
 800c17e:	4610      	mov	r0, r2
 800c180:	f003 f9b6 	bl	800f4f0 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6818      	ldr	r0, [r3, #0]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	461a      	mov	r2, r3
 800c18e:	68b9      	ldr	r1, [r7, #8]
 800c190:	f003 fa00 	bl	800f594 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6858      	ldr	r0, [r3, #4]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	689a      	ldr	r2, [r3, #8]
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1a0:	6879      	ldr	r1, [r7, #4]
 800c1a2:	f003 fa35 	bl	800f610 <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	68fa      	ldr	r2, [r7, #12]
 800c1ac:	6892      	ldr	r2, [r2, #8]
 800c1ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68fa      	ldr	r2, [r7, #12]
 800c1b8:	6892      	ldr	r2, [r2, #8]
 800c1ba:	f041 0101 	orr.w	r1, r1, #1
 800c1be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	695b      	ldr	r3, [r3, #20]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d103      	bne.n	800c1d2 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800c1ca:	4b08      	ldr	r3, [pc, #32]	; (800c1ec <HAL_NOR_Init+0xa8>)
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	601a      	str	r2, [r3, #0]
 800c1d0:	e002      	b.n	800c1d8 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 800c1d2:	4b06      	ldr	r3, [pc, #24]	; (800c1ec <HAL_NOR_Init+0xa8>)
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3710      	adds	r7, #16
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	20002864 	.word	0x20002864

0800c1f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1f2:	b08f      	sub	sp, #60	; 0x3c
 800c1f4:	af0a      	add	r7, sp, #40	; 0x28
 800c1f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d101      	bne.n	800c202 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c1fe:	2301      	movs	r3, #1
 800c200:	e10f      	b.n	800c422 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	2b00      	cmp	r3, #0
 800c212:	d106      	bne.n	800c222 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f009 fa61 	bl	80156e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2203      	movs	r2, #3
 800c226:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c22e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c232:	2b00      	cmp	r3, #0
 800c234:	d102      	bne.n	800c23c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4618      	mov	r0, r3
 800c242:	f003 fb3a 	bl	800f8ba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	603b      	str	r3, [r7, #0]
 800c24c:	687e      	ldr	r6, [r7, #4]
 800c24e:	466d      	mov	r5, sp
 800c250:	f106 0410 	add.w	r4, r6, #16
 800c254:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c256:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c258:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c25a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c25c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c260:	e885 0003 	stmia.w	r5, {r0, r1}
 800c264:	1d33      	adds	r3, r6, #4
 800c266:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c268:	6838      	ldr	r0, [r7, #0]
 800c26a:	f003 fa11 	bl	800f690 <USB_CoreInit>
 800c26e:	4603      	mov	r3, r0
 800c270:	2b00      	cmp	r3, #0
 800c272:	d005      	beq.n	800c280 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2202      	movs	r2, #2
 800c278:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c27c:	2301      	movs	r3, #1
 800c27e:	e0d0      	b.n	800c422 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	2100      	movs	r1, #0
 800c286:	4618      	mov	r0, r3
 800c288:	f003 fb28 	bl	800f8dc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c28c:	2300      	movs	r3, #0
 800c28e:	73fb      	strb	r3, [r7, #15]
 800c290:	e04a      	b.n	800c328 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c292:	7bfa      	ldrb	r2, [r7, #15]
 800c294:	6879      	ldr	r1, [r7, #4]
 800c296:	4613      	mov	r3, r2
 800c298:	00db      	lsls	r3, r3, #3
 800c29a:	1a9b      	subs	r3, r3, r2
 800c29c:	009b      	lsls	r3, r3, #2
 800c29e:	440b      	add	r3, r1
 800c2a0:	333d      	adds	r3, #61	; 0x3d
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c2a6:	7bfa      	ldrb	r2, [r7, #15]
 800c2a8:	6879      	ldr	r1, [r7, #4]
 800c2aa:	4613      	mov	r3, r2
 800c2ac:	00db      	lsls	r3, r3, #3
 800c2ae:	1a9b      	subs	r3, r3, r2
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	440b      	add	r3, r1
 800c2b4:	333c      	adds	r3, #60	; 0x3c
 800c2b6:	7bfa      	ldrb	r2, [r7, #15]
 800c2b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c2ba:	7bfa      	ldrb	r2, [r7, #15]
 800c2bc:	7bfb      	ldrb	r3, [r7, #15]
 800c2be:	b298      	uxth	r0, r3
 800c2c0:	6879      	ldr	r1, [r7, #4]
 800c2c2:	4613      	mov	r3, r2
 800c2c4:	00db      	lsls	r3, r3, #3
 800c2c6:	1a9b      	subs	r3, r3, r2
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	440b      	add	r3, r1
 800c2cc:	3342      	adds	r3, #66	; 0x42
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c2d2:	7bfa      	ldrb	r2, [r7, #15]
 800c2d4:	6879      	ldr	r1, [r7, #4]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	00db      	lsls	r3, r3, #3
 800c2da:	1a9b      	subs	r3, r3, r2
 800c2dc:	009b      	lsls	r3, r3, #2
 800c2de:	440b      	add	r3, r1
 800c2e0:	333f      	adds	r3, #63	; 0x3f
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c2e6:	7bfa      	ldrb	r2, [r7, #15]
 800c2e8:	6879      	ldr	r1, [r7, #4]
 800c2ea:	4613      	mov	r3, r2
 800c2ec:	00db      	lsls	r3, r3, #3
 800c2ee:	1a9b      	subs	r3, r3, r2
 800c2f0:	009b      	lsls	r3, r3, #2
 800c2f2:	440b      	add	r3, r1
 800c2f4:	3344      	adds	r3, #68	; 0x44
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c2fa:	7bfa      	ldrb	r2, [r7, #15]
 800c2fc:	6879      	ldr	r1, [r7, #4]
 800c2fe:	4613      	mov	r3, r2
 800c300:	00db      	lsls	r3, r3, #3
 800c302:	1a9b      	subs	r3, r3, r2
 800c304:	009b      	lsls	r3, r3, #2
 800c306:	440b      	add	r3, r1
 800c308:	3348      	adds	r3, #72	; 0x48
 800c30a:	2200      	movs	r2, #0
 800c30c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c30e:	7bfa      	ldrb	r2, [r7, #15]
 800c310:	6879      	ldr	r1, [r7, #4]
 800c312:	4613      	mov	r3, r2
 800c314:	00db      	lsls	r3, r3, #3
 800c316:	1a9b      	subs	r3, r3, r2
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	440b      	add	r3, r1
 800c31c:	3350      	adds	r3, #80	; 0x50
 800c31e:	2200      	movs	r2, #0
 800c320:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c322:	7bfb      	ldrb	r3, [r7, #15]
 800c324:	3301      	adds	r3, #1
 800c326:	73fb      	strb	r3, [r7, #15]
 800c328:	7bfa      	ldrb	r2, [r7, #15]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	685b      	ldr	r3, [r3, #4]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d3af      	bcc.n	800c292 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c332:	2300      	movs	r3, #0
 800c334:	73fb      	strb	r3, [r7, #15]
 800c336:	e044      	b.n	800c3c2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c338:	7bfa      	ldrb	r2, [r7, #15]
 800c33a:	6879      	ldr	r1, [r7, #4]
 800c33c:	4613      	mov	r3, r2
 800c33e:	00db      	lsls	r3, r3, #3
 800c340:	1a9b      	subs	r3, r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	440b      	add	r3, r1
 800c346:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800c34a:	2200      	movs	r2, #0
 800c34c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c34e:	7bfa      	ldrb	r2, [r7, #15]
 800c350:	6879      	ldr	r1, [r7, #4]
 800c352:	4613      	mov	r3, r2
 800c354:	00db      	lsls	r3, r3, #3
 800c356:	1a9b      	subs	r3, r3, r2
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	440b      	add	r3, r1
 800c35c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800c360:	7bfa      	ldrb	r2, [r7, #15]
 800c362:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c364:	7bfa      	ldrb	r2, [r7, #15]
 800c366:	6879      	ldr	r1, [r7, #4]
 800c368:	4613      	mov	r3, r2
 800c36a:	00db      	lsls	r3, r3, #3
 800c36c:	1a9b      	subs	r3, r3, r2
 800c36e:	009b      	lsls	r3, r3, #2
 800c370:	440b      	add	r3, r1
 800c372:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c376:	2200      	movs	r2, #0
 800c378:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c37a:	7bfa      	ldrb	r2, [r7, #15]
 800c37c:	6879      	ldr	r1, [r7, #4]
 800c37e:	4613      	mov	r3, r2
 800c380:	00db      	lsls	r3, r3, #3
 800c382:	1a9b      	subs	r3, r3, r2
 800c384:	009b      	lsls	r3, r3, #2
 800c386:	440b      	add	r3, r1
 800c388:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c38c:	2200      	movs	r2, #0
 800c38e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c390:	7bfa      	ldrb	r2, [r7, #15]
 800c392:	6879      	ldr	r1, [r7, #4]
 800c394:	4613      	mov	r3, r2
 800c396:	00db      	lsls	r3, r3, #3
 800c398:	1a9b      	subs	r3, r3, r2
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	440b      	add	r3, r1
 800c39e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c3a6:	7bfa      	ldrb	r2, [r7, #15]
 800c3a8:	6879      	ldr	r1, [r7, #4]
 800c3aa:	4613      	mov	r3, r2
 800c3ac:	00db      	lsls	r3, r3, #3
 800c3ae:	1a9b      	subs	r3, r3, r2
 800c3b0:	009b      	lsls	r3, r3, #2
 800c3b2:	440b      	add	r3, r1
 800c3b4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3bc:	7bfb      	ldrb	r3, [r7, #15]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	73fb      	strb	r3, [r7, #15]
 800c3c2:	7bfa      	ldrb	r2, [r7, #15]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d3b5      	bcc.n	800c338 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	603b      	str	r3, [r7, #0]
 800c3d2:	687e      	ldr	r6, [r7, #4]
 800c3d4:	466d      	mov	r5, sp
 800c3d6:	f106 0410 	add.w	r4, r6, #16
 800c3da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c3dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c3de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c3e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c3e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c3e6:	e885 0003 	stmia.w	r5, {r0, r1}
 800c3ea:	1d33      	adds	r3, r6, #4
 800c3ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c3ee:	6838      	ldr	r0, [r7, #0]
 800c3f0:	f003 fa9e 	bl	800f930 <USB_DevInit>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d005      	beq.n	800c406 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2202      	movs	r2, #2
 800c3fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c402:	2301      	movs	r3, #1
 800c404:	e00d      	b.n	800c422 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2201      	movs	r2, #1
 800c412:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4618      	mov	r0, r3
 800c41c:	f004 fae6 	bl	80109ec <USB_DevDisconnect>

  return HAL_OK;
 800c420:	2300      	movs	r3, #0
}
 800c422:	4618      	mov	r0, r3
 800c424:	3714      	adds	r7, #20
 800c426:	46bd      	mov	sp, r7
 800c428:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c42a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c42a:	b580      	push	{r7, lr}
 800c42c:	b084      	sub	sp, #16
 800c42e:	af00      	add	r7, sp, #0
 800c430:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d101      	bne.n	800c446 <HAL_PCD_Start+0x1c>
 800c442:	2302      	movs	r3, #2
 800c444:	e020      	b.n	800c488 <HAL_PCD_Start+0x5e>
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2201      	movs	r2, #1
 800c44a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c452:	2b01      	cmp	r3, #1
 800c454:	d109      	bne.n	800c46a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	d005      	beq.n	800c46a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c462:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	4618      	mov	r0, r3
 800c470:	f003 fa12 	bl	800f898 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	4618      	mov	r0, r3
 800c47a:	f004 fa96 	bl	80109aa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800c486:	2300      	movs	r3, #0
}
 800c488:	4618      	mov	r0, r3
 800c48a:	3710      	adds	r7, #16
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c490:	b590      	push	{r4, r7, lr}
 800c492:	b08d      	sub	sp, #52	; 0x34
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c49e:	6a3b      	ldr	r3, [r7, #32]
 800c4a0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f004 fb54 	bl	8010b54 <USB_GetMode>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f040 839d 	bne.w	800cbee <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f004 fab8 	bl	8010a2e <USB_ReadInterrupts>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	f000 8393 	beq.w	800cbec <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f004 faaf 	bl	8010a2e <USB_ReadInterrupts>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	f003 0302 	and.w	r3, r3, #2
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d107      	bne.n	800c4ea <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	695a      	ldr	r2, [r3, #20]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f002 0202 	and.w	r2, r2, #2
 800c4e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f004 fa9d 	bl	8010a2e <USB_ReadInterrupts>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	f003 0310 	and.w	r3, r3, #16
 800c4fa:	2b10      	cmp	r3, #16
 800c4fc:	d161      	bne.n	800c5c2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	699a      	ldr	r2, [r3, #24]
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f022 0210 	bic.w	r2, r2, #16
 800c50c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800c50e:	6a3b      	ldr	r3, [r7, #32]
 800c510:	6a1b      	ldr	r3, [r3, #32]
 800c512:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	f003 020f 	and.w	r2, r3, #15
 800c51a:	4613      	mov	r3, r2
 800c51c:	00db      	lsls	r3, r3, #3
 800c51e:	1a9b      	subs	r3, r3, r2
 800c520:	009b      	lsls	r3, r3, #2
 800c522:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c526:	687a      	ldr	r2, [r7, #4]
 800c528:	4413      	add	r3, r2
 800c52a:	3304      	adds	r3, #4
 800c52c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c52e:	69bb      	ldr	r3, [r7, #24]
 800c530:	0c5b      	lsrs	r3, r3, #17
 800c532:	f003 030f 	and.w	r3, r3, #15
 800c536:	2b02      	cmp	r3, #2
 800c538:	d124      	bne.n	800c584 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c53a:	69ba      	ldr	r2, [r7, #24]
 800c53c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800c540:	4013      	ands	r3, r2
 800c542:	2b00      	cmp	r3, #0
 800c544:	d035      	beq.n	800c5b2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c54a:	69bb      	ldr	r3, [r7, #24]
 800c54c:	091b      	lsrs	r3, r3, #4
 800c54e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c550:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c554:	b29b      	uxth	r3, r3
 800c556:	461a      	mov	r2, r3
 800c558:	6a38      	ldr	r0, [r7, #32]
 800c55a:	f004 f903 	bl	8010764 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	68da      	ldr	r2, [r3, #12]
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	091b      	lsrs	r3, r3, #4
 800c566:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c56a:	441a      	add	r2, r3
 800c56c:	697b      	ldr	r3, [r7, #20]
 800c56e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	699a      	ldr	r2, [r3, #24]
 800c574:	69bb      	ldr	r3, [r7, #24]
 800c576:	091b      	lsrs	r3, r3, #4
 800c578:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c57c:	441a      	add	r2, r3
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	619a      	str	r2, [r3, #24]
 800c582:	e016      	b.n	800c5b2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	0c5b      	lsrs	r3, r3, #17
 800c588:	f003 030f 	and.w	r3, r3, #15
 800c58c:	2b06      	cmp	r3, #6
 800c58e:	d110      	bne.n	800c5b2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c596:	2208      	movs	r2, #8
 800c598:	4619      	mov	r1, r3
 800c59a:	6a38      	ldr	r0, [r7, #32]
 800c59c:	f004 f8e2 	bl	8010764 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c5a0:	697b      	ldr	r3, [r7, #20]
 800c5a2:	699a      	ldr	r2, [r3, #24]
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	091b      	lsrs	r3, r3, #4
 800c5a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c5ac:	441a      	add	r2, r3
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	699a      	ldr	r2, [r3, #24]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	f042 0210 	orr.w	r2, r2, #16
 800c5c0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f004 fa31 	bl	8010a2e <USB_ReadInterrupts>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c5d2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c5d6:	d16e      	bne.n	800c6b6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f004 fa37 	bl	8010a54 <USB_ReadDevAllOutEpInterrupt>
 800c5e6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800c5e8:	e062      	b.n	800c6b0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ec:	f003 0301 	and.w	r3, r3, #1
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d057      	beq.n	800c6a4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5fa:	b2d2      	uxtb	r2, r2
 800c5fc:	4611      	mov	r1, r2
 800c5fe:	4618      	mov	r0, r3
 800c600:	f004 fa5c 	bl	8010abc <USB_ReadDevOutEPInterrupt>
 800c604:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	f003 0301 	and.w	r3, r3, #1
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d00c      	beq.n	800c62a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c612:	015a      	lsls	r2, r3, #5
 800c614:	69fb      	ldr	r3, [r7, #28]
 800c616:	4413      	add	r3, r2
 800c618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c61c:	461a      	mov	r2, r3
 800c61e:	2301      	movs	r3, #1
 800c620:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c622:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f000 fdb1 	bl	800d18c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c62a:	693b      	ldr	r3, [r7, #16]
 800c62c:	f003 0308 	and.w	r3, r3, #8
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00c      	beq.n	800c64e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c636:	015a      	lsls	r2, r3, #5
 800c638:	69fb      	ldr	r3, [r7, #28]
 800c63a:	4413      	add	r3, r2
 800c63c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c640:	461a      	mov	r2, r3
 800c642:	2308      	movs	r3, #8
 800c644:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c646:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 feab 	bl	800d3a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	f003 0310 	and.w	r3, r3, #16
 800c654:	2b00      	cmp	r3, #0
 800c656:	d008      	beq.n	800c66a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65a:	015a      	lsls	r2, r3, #5
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	4413      	add	r3, r2
 800c660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c664:	461a      	mov	r2, r3
 800c666:	2310      	movs	r3, #16
 800c668:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	f003 0320 	and.w	r3, r3, #32
 800c670:	2b00      	cmp	r3, #0
 800c672:	d008      	beq.n	800c686 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c676:	015a      	lsls	r2, r3, #5
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	4413      	add	r3, r2
 800c67c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c680:	461a      	mov	r2, r3
 800c682:	2320      	movs	r3, #32
 800c684:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d009      	beq.n	800c6a4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c692:	015a      	lsls	r2, r3, #5
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	4413      	add	r3, r2
 800c698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c69c:	461a      	mov	r2, r3
 800c69e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c6a2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ac:	085b      	lsrs	r3, r3, #1
 800c6ae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800c6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d199      	bne.n	800c5ea <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f004 f9b7 	bl	8010a2e <USB_ReadInterrupts>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c6c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c6ca:	f040 80c0 	bne.w	800c84e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f004 f9d8 	bl	8010a88 <USB_ReadDevAllInEpInterrupt>
 800c6d8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800c6de:	e0b2      	b.n	800c846 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c6e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6e2:	f003 0301 	and.w	r3, r3, #1
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	f000 80a7 	beq.w	800c83a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6f2:	b2d2      	uxtb	r2, r2
 800c6f4:	4611      	mov	r1, r2
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f004 f9fe 	bl	8010af8 <USB_ReadDevInEPInterrupt>
 800c6fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	f003 0301 	and.w	r3, r3, #1
 800c704:	2b00      	cmp	r3, #0
 800c706:	d057      	beq.n	800c7b8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70a:	f003 030f 	and.w	r3, r3, #15
 800c70e:	2201      	movs	r2, #1
 800c710:	fa02 f303 	lsl.w	r3, r2, r3
 800c714:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c71c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	43db      	mvns	r3, r3
 800c722:	69f9      	ldr	r1, [r7, #28]
 800c724:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c728:	4013      	ands	r3, r2
 800c72a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	4413      	add	r3, r2
 800c734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c738:	461a      	mov	r2, r3
 800c73a:	2301      	movs	r3, #1
 800c73c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	691b      	ldr	r3, [r3, #16]
 800c742:	2b01      	cmp	r3, #1
 800c744:	d132      	bne.n	800c7ac <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c746:	6879      	ldr	r1, [r7, #4]
 800c748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c74a:	4613      	mov	r3, r2
 800c74c:	00db      	lsls	r3, r3, #3
 800c74e:	1a9b      	subs	r3, r3, r2
 800c750:	009b      	lsls	r3, r3, #2
 800c752:	440b      	add	r3, r1
 800c754:	3348      	adds	r3, #72	; 0x48
 800c756:	6819      	ldr	r1, [r3, #0]
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c75c:	4613      	mov	r3, r2
 800c75e:	00db      	lsls	r3, r3, #3
 800c760:	1a9b      	subs	r3, r3, r2
 800c762:	009b      	lsls	r3, r3, #2
 800c764:	4403      	add	r3, r0
 800c766:	3344      	adds	r3, #68	; 0x44
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4419      	add	r1, r3
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c770:	4613      	mov	r3, r2
 800c772:	00db      	lsls	r3, r3, #3
 800c774:	1a9b      	subs	r3, r3, r2
 800c776:	009b      	lsls	r3, r3, #2
 800c778:	4403      	add	r3, r0
 800c77a:	3348      	adds	r3, #72	; 0x48
 800c77c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c780:	2b00      	cmp	r3, #0
 800c782:	d113      	bne.n	800c7ac <HAL_PCD_IRQHandler+0x31c>
 800c784:	6879      	ldr	r1, [r7, #4]
 800c786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c788:	4613      	mov	r3, r2
 800c78a:	00db      	lsls	r3, r3, #3
 800c78c:	1a9b      	subs	r3, r3, r2
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	440b      	add	r3, r1
 800c792:	3350      	adds	r3, #80	; 0x50
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d108      	bne.n	800c7ac <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6818      	ldr	r0, [r3, #0]
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c7a4:	461a      	mov	r2, r3
 800c7a6:	2101      	movs	r1, #1
 800c7a8:	f004 fa06 	bl	8010bb8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	6878      	ldr	r0, [r7, #4]
 800c7b4:	f009 f817 	bl	80157e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	f003 0308 	and.w	r3, r3, #8
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d008      	beq.n	800c7d4 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c4:	015a      	lsls	r2, r3, #5
 800c7c6:	69fb      	ldr	r3, [r7, #28]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	2308      	movs	r3, #8
 800c7d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	f003 0310 	and.w	r3, r3, #16
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d008      	beq.n	800c7f0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e0:	015a      	lsls	r2, r3, #5
 800c7e2:	69fb      	ldr	r3, [r7, #28]
 800c7e4:	4413      	add	r3, r2
 800c7e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	2310      	movs	r3, #16
 800c7ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d008      	beq.n	800c80c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7fc:	015a      	lsls	r2, r3, #5
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	4413      	add	r3, r2
 800c802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c806:	461a      	mov	r2, r3
 800c808:	2340      	movs	r3, #64	; 0x40
 800c80a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	f003 0302 	and.w	r3, r3, #2
 800c812:	2b00      	cmp	r3, #0
 800c814:	d008      	beq.n	800c828 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c818:	015a      	lsls	r2, r3, #5
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	4413      	add	r3, r2
 800c81e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c822:	461a      	mov	r2, r3
 800c824:	2302      	movs	r3, #2
 800c826:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d003      	beq.n	800c83a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c832:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f000 fc1b 	bl	800d070 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83c:	3301      	adds	r3, #1
 800c83e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c842:	085b      	lsrs	r3, r3, #1
 800c844:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800c846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f47f af49 	bne.w	800c6e0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	4618      	mov	r0, r3
 800c854:	f004 f8eb 	bl	8010a2e <USB_ReadInterrupts>
 800c858:	4603      	mov	r3, r0
 800c85a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c85e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c862:	d122      	bne.n	800c8aa <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	69fa      	ldr	r2, [r7, #28]
 800c86e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c872:	f023 0301 	bic.w	r3, r3, #1
 800c876:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800c87e:	2b01      	cmp	r3, #1
 800c880:	d108      	bne.n	800c894 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2200      	movs	r2, #0
 800c886:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c88a:	2100      	movs	r1, #0
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f000 fe27 	bl	800d4e0 <HAL_PCDEx_LPM_Callback>
 800c892:	e002      	b.n	800c89a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f009 f81d 	bl	80158d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	695a      	ldr	r2, [r3, #20]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c8a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f004 f8bd 	bl	8010a2e <USB_ReadInterrupts>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c8ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c8be:	d112      	bne.n	800c8e6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8c6:	689b      	ldr	r3, [r3, #8]
 800c8c8:	f003 0301 	and.w	r3, r3, #1
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d102      	bne.n	800c8d6 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f008 ffd9 	bl	8015888 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	695a      	ldr	r2, [r3, #20]
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800c8e4:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f004 f89f 	bl	8010a2e <USB_ReadInterrupts>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c8f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8fa:	f040 80c7 	bne.w	800ca8c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c8fe:	69fb      	ldr	r3, [r7, #28]
 800c900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	69fa      	ldr	r2, [r7, #28]
 800c908:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c90c:	f023 0301 	bic.w	r3, r3, #1
 800c910:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2110      	movs	r1, #16
 800c918:	4618      	mov	r0, r3
 800c91a:	f003 f96d 	bl	800fbf8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c91e:	2300      	movs	r3, #0
 800c920:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c922:	e056      	b.n	800c9d2 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c926:	015a      	lsls	r2, r3, #5
 800c928:	69fb      	ldr	r3, [r7, #28]
 800c92a:	4413      	add	r3, r2
 800c92c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c930:	461a      	mov	r2, r3
 800c932:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c936:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c93a:	015a      	lsls	r2, r3, #5
 800c93c:	69fb      	ldr	r3, [r7, #28]
 800c93e:	4413      	add	r3, r2
 800c940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c948:	0151      	lsls	r1, r2, #5
 800c94a:	69fa      	ldr	r2, [r7, #28]
 800c94c:	440a      	add	r2, r1
 800c94e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c952:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c956:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c95a:	015a      	lsls	r2, r3, #5
 800c95c:	69fb      	ldr	r3, [r7, #28]
 800c95e:	4413      	add	r3, r2
 800c960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c968:	0151      	lsls	r1, r2, #5
 800c96a:	69fa      	ldr	r2, [r7, #28]
 800c96c:	440a      	add	r2, r1
 800c96e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c972:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c976:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c97a:	015a      	lsls	r2, r3, #5
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	4413      	add	r3, r2
 800c980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c984:	461a      	mov	r2, r3
 800c986:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c98a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c98e:	015a      	lsls	r2, r3, #5
 800c990:	69fb      	ldr	r3, [r7, #28]
 800c992:	4413      	add	r3, r2
 800c994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c99c:	0151      	lsls	r1, r2, #5
 800c99e:	69fa      	ldr	r2, [r7, #28]
 800c9a0:	440a      	add	r2, r1
 800c9a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c9aa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c9ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9ae:	015a      	lsls	r2, r3, #5
 800c9b0:	69fb      	ldr	r3, [r7, #28]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9bc:	0151      	lsls	r1, r2, #5
 800c9be:	69fa      	ldr	r2, [r7, #28]
 800c9c0:	440a      	add	r2, r1
 800c9c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c9ca:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c9cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9ce:	3301      	adds	r3, #1
 800c9d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	685b      	ldr	r3, [r3, #4]
 800c9d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d3a3      	bcc.n	800c924 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c9dc:	69fb      	ldr	r3, [r7, #28]
 800c9de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9e2:	69db      	ldr	r3, [r3, #28]
 800c9e4:	69fa      	ldr	r2, [r7, #28]
 800c9e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c9ea:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800c9ee:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d016      	beq.n	800ca26 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c9f8:	69fb      	ldr	r3, [r7, #28]
 800c9fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ca02:	69fa      	ldr	r2, [r7, #28]
 800ca04:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca08:	f043 030b 	orr.w	r3, r3, #11
 800ca0c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800ca10:	69fb      	ldr	r3, [r7, #28]
 800ca12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca18:	69fa      	ldr	r2, [r7, #28]
 800ca1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca1e:	f043 030b 	orr.w	r3, r3, #11
 800ca22:	6453      	str	r3, [r2, #68]	; 0x44
 800ca24:	e015      	b.n	800ca52 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800ca26:	69fb      	ldr	r3, [r7, #28]
 800ca28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca2c:	695b      	ldr	r3, [r3, #20]
 800ca2e:	69fa      	ldr	r2, [r7, #28]
 800ca30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ca38:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800ca3c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800ca3e:	69fb      	ldr	r3, [r7, #28]
 800ca40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca44:	691b      	ldr	r3, [r3, #16]
 800ca46:	69fa      	ldr	r2, [r7, #28]
 800ca48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca4c:	f043 030b 	orr.w	r3, r3, #11
 800ca50:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800ca52:	69fb      	ldr	r3, [r7, #28]
 800ca54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	69fa      	ldr	r2, [r7, #28]
 800ca5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca60:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ca64:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6818      	ldr	r0, [r3, #0]
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	691b      	ldr	r3, [r3, #16]
 800ca6e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800ca76:	461a      	mov	r2, r3
 800ca78:	f004 f89e 	bl	8010bb8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	695a      	ldr	r2, [r3, #20]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800ca8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	4618      	mov	r0, r3
 800ca92:	f003 ffcc 	bl	8010a2e <USB_ReadInterrupts>
 800ca96:	4603      	mov	r3, r0
 800ca98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ca9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800caa0:	d124      	bne.n	800caec <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4618      	mov	r0, r3
 800caa8:	f004 f862 	bl	8010b70 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4618      	mov	r0, r3
 800cab2:	f003 f902 	bl	800fcba <USB_GetDevSpeed>
 800cab6:	4603      	mov	r3, r0
 800cab8:	461a      	mov	r2, r3
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681c      	ldr	r4, [r3, #0]
 800cac2:	f001 f951 	bl	800dd68 <HAL_RCC_GetHCLKFreq>
 800cac6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cacc:	b2db      	uxtb	r3, r3
 800cace:	461a      	mov	r2, r3
 800cad0:	4620      	mov	r0, r4
 800cad2:	f002 fe3f 	bl	800f754 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f008 fead 	bl	8015836 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	695a      	ldr	r2, [r3, #20]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800caea:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	4618      	mov	r0, r3
 800caf2:	f003 ff9c 	bl	8010a2e <USB_ReadInterrupts>
 800caf6:	4603      	mov	r3, r0
 800caf8:	f003 0308 	and.w	r3, r3, #8
 800cafc:	2b08      	cmp	r3, #8
 800cafe:	d10a      	bne.n	800cb16 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f008 fe8a 	bl	801581a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	695a      	ldr	r2, [r3, #20]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f002 0208 	and.w	r2, r2, #8
 800cb14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f003 ff87 	bl	8010a2e <USB_ReadInterrupts>
 800cb20:	4603      	mov	r3, r0
 800cb22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cb26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cb2a:	d10f      	bne.n	800cb4c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800cb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb32:	b2db      	uxtb	r3, r3
 800cb34:	4619      	mov	r1, r3
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f008 feec 	bl	8015914 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	695a      	ldr	r2, [r3, #20]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800cb4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	4618      	mov	r0, r3
 800cb52:	f003 ff6c 	bl	8010a2e <USB_ReadInterrupts>
 800cb56:	4603      	mov	r3, r0
 800cb58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cb5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cb60:	d10f      	bne.n	800cb82 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800cb62:	2300      	movs	r3, #0
 800cb64:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800cb66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	4619      	mov	r1, r3
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f008 febf 	bl	80158f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	695a      	ldr	r2, [r3, #20]
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800cb80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	4618      	mov	r0, r3
 800cb88:	f003 ff51 	bl	8010a2e <USB_ReadInterrupts>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800cb92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb96:	d10a      	bne.n	800cbae <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f008 fecd 	bl	8015938 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	695a      	ldr	r2, [r3, #20]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800cbac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	f003 ff3b 	bl	8010a2e <USB_ReadInterrupts>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	f003 0304 	and.w	r3, r3, #4
 800cbbe:	2b04      	cmp	r3, #4
 800cbc0:	d115      	bne.n	800cbee <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	685b      	ldr	r3, [r3, #4]
 800cbc8:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800cbca:	69bb      	ldr	r3, [r7, #24]
 800cbcc:	f003 0304 	and.w	r3, r3, #4
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f008 febd 	bl	8015954 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	6859      	ldr	r1, [r3, #4]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	69ba      	ldr	r2, [r7, #24]
 800cbe6:	430a      	orrs	r2, r1
 800cbe8:	605a      	str	r2, [r3, #4]
 800cbea:	e000      	b.n	800cbee <HAL_PCD_IRQHandler+0x75e>
      return;
 800cbec:	bf00      	nop
    }
  }
}
 800cbee:	3734      	adds	r7, #52	; 0x34
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd90      	pop	{r4, r7, pc}

0800cbf4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b082      	sub	sp, #8
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cc06:	2b01      	cmp	r3, #1
 800cc08:	d101      	bne.n	800cc0e <HAL_PCD_SetAddress+0x1a>
 800cc0a:	2302      	movs	r3, #2
 800cc0c:	e013      	b.n	800cc36 <HAL_PCD_SetAddress+0x42>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2201      	movs	r2, #1
 800cc12:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	78fa      	ldrb	r2, [r7, #3]
 800cc1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	78fa      	ldrb	r2, [r7, #3]
 800cc24:	4611      	mov	r1, r2
 800cc26:	4618      	mov	r0, r3
 800cc28:	f003 fe99 	bl	801095e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2200      	movs	r2, #0
 800cc30:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3708      	adds	r7, #8
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}

0800cc3e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800cc3e:	b580      	push	{r7, lr}
 800cc40:	b084      	sub	sp, #16
 800cc42:	af00      	add	r7, sp, #0
 800cc44:	6078      	str	r0, [r7, #4]
 800cc46:	4608      	mov	r0, r1
 800cc48:	4611      	mov	r1, r2
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	70fb      	strb	r3, [r7, #3]
 800cc50:	460b      	mov	r3, r1
 800cc52:	803b      	strh	r3, [r7, #0]
 800cc54:	4613      	mov	r3, r2
 800cc56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cc5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	da0f      	bge.n	800cc84 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc64:	78fb      	ldrb	r3, [r7, #3]
 800cc66:	f003 020f 	and.w	r2, r3, #15
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	00db      	lsls	r3, r3, #3
 800cc6e:	1a9b      	subs	r3, r3, r2
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	3338      	adds	r3, #56	; 0x38
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	4413      	add	r3, r2
 800cc78:	3304      	adds	r3, #4
 800cc7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	705a      	strb	r2, [r3, #1]
 800cc82:	e00f      	b.n	800cca4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc84:	78fb      	ldrb	r3, [r7, #3]
 800cc86:	f003 020f 	and.w	r2, r3, #15
 800cc8a:	4613      	mov	r3, r2
 800cc8c:	00db      	lsls	r3, r3, #3
 800cc8e:	1a9b      	subs	r3, r3, r2
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cc96:	687a      	ldr	r2, [r7, #4]
 800cc98:	4413      	add	r3, r2
 800cc9a:	3304      	adds	r3, #4
 800cc9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2200      	movs	r2, #0
 800cca2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cca4:	78fb      	ldrb	r3, [r7, #3]
 800cca6:	f003 030f 	and.w	r3, r3, #15
 800ccaa:	b2da      	uxtb	r2, r3
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800ccb0:	883a      	ldrh	r2, [r7, #0]
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	78ba      	ldrb	r2, [r7, #2]
 800ccba:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	785b      	ldrb	r3, [r3, #1]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d004      	beq.n	800ccce <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	b29a      	uxth	r2, r3
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ccce:	78bb      	ldrb	r3, [r7, #2]
 800ccd0:	2b02      	cmp	r3, #2
 800ccd2:	d102      	bne.n	800ccda <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	d101      	bne.n	800cce8 <HAL_PCD_EP_Open+0xaa>
 800cce4:	2302      	movs	r3, #2
 800cce6:	e00e      	b.n	800cd06 <HAL_PCD_EP_Open+0xc8>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2201      	movs	r2, #1
 800ccec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68f9      	ldr	r1, [r7, #12]
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f003 f804 	bl	800fd04 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800cd04:	7afb      	ldrb	r3, [r7, #11]
}
 800cd06:	4618      	mov	r0, r3
 800cd08:	3710      	adds	r7, #16
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}

0800cd0e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cd0e:	b580      	push	{r7, lr}
 800cd10:	b084      	sub	sp, #16
 800cd12:	af00      	add	r7, sp, #0
 800cd14:	6078      	str	r0, [r7, #4]
 800cd16:	460b      	mov	r3, r1
 800cd18:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cd1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	da0f      	bge.n	800cd42 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cd22:	78fb      	ldrb	r3, [r7, #3]
 800cd24:	f003 020f 	and.w	r2, r3, #15
 800cd28:	4613      	mov	r3, r2
 800cd2a:	00db      	lsls	r3, r3, #3
 800cd2c:	1a9b      	subs	r3, r3, r2
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	3338      	adds	r3, #56	; 0x38
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	4413      	add	r3, r2
 800cd36:	3304      	adds	r3, #4
 800cd38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	705a      	strb	r2, [r3, #1]
 800cd40:	e00f      	b.n	800cd62 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cd42:	78fb      	ldrb	r3, [r7, #3]
 800cd44:	f003 020f 	and.w	r2, r3, #15
 800cd48:	4613      	mov	r3, r2
 800cd4a:	00db      	lsls	r3, r3, #3
 800cd4c:	1a9b      	subs	r3, r3, r2
 800cd4e:	009b      	lsls	r3, r3, #2
 800cd50:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	4413      	add	r3, r2
 800cd58:	3304      	adds	r3, #4
 800cd5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	2200      	movs	r2, #0
 800cd60:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800cd62:	78fb      	ldrb	r3, [r7, #3]
 800cd64:	f003 030f 	and.w	r3, r3, #15
 800cd68:	b2da      	uxtb	r2, r3
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d101      	bne.n	800cd7c <HAL_PCD_EP_Close+0x6e>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	e00e      	b.n	800cd9a <HAL_PCD_EP_Close+0x8c>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2201      	movs	r2, #1
 800cd80:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	68f9      	ldr	r1, [r7, #12]
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	f003 f842 	bl	800fe14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3710      	adds	r7, #16
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}

0800cda2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cda2:	b580      	push	{r7, lr}
 800cda4:	b086      	sub	sp, #24
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	60f8      	str	r0, [r7, #12]
 800cdaa:	607a      	str	r2, [r7, #4]
 800cdac:	603b      	str	r3, [r7, #0]
 800cdae:	460b      	mov	r3, r1
 800cdb0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cdb2:	7afb      	ldrb	r3, [r7, #11]
 800cdb4:	f003 020f 	and.w	r2, r3, #15
 800cdb8:	4613      	mov	r3, r2
 800cdba:	00db      	lsls	r3, r3, #3
 800cdbc:	1a9b      	subs	r3, r3, r2
 800cdbe:	009b      	lsls	r3, r3, #2
 800cdc0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cdc4:	68fa      	ldr	r2, [r7, #12]
 800cdc6:	4413      	add	r3, r2
 800cdc8:	3304      	adds	r3, #4
 800cdca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cdcc:	697b      	ldr	r3, [r7, #20]
 800cdce:	687a      	ldr	r2, [r7, #4]
 800cdd0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	683a      	ldr	r2, [r7, #0]
 800cdd6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	2200      	movs	r2, #0
 800cddc:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	2200      	movs	r2, #0
 800cde2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cde4:	7afb      	ldrb	r3, [r7, #11]
 800cde6:	f003 030f 	and.w	r3, r3, #15
 800cdea:	b2da      	uxtb	r2, r3
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	691b      	ldr	r3, [r3, #16]
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	d102      	bne.n	800cdfe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cdfe:	7afb      	ldrb	r3, [r7, #11]
 800ce00:	f003 030f 	and.w	r3, r3, #15
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d109      	bne.n	800ce1c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	6818      	ldr	r0, [r3, #0]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	691b      	ldr	r3, [r3, #16]
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	461a      	mov	r2, r3
 800ce14:	6979      	ldr	r1, [r7, #20]
 800ce16:	f003 fb1d 	bl	8010454 <USB_EP0StartXfer>
 800ce1a:	e008      	b.n	800ce2e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	6818      	ldr	r0, [r3, #0]
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	691b      	ldr	r3, [r3, #16]
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	461a      	mov	r2, r3
 800ce28:	6979      	ldr	r1, [r7, #20]
 800ce2a:	f003 f8cf 	bl	800ffcc <USB_EPStartXfer>
  }

  return HAL_OK;
 800ce2e:	2300      	movs	r3, #0
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3718      	adds	r7, #24
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	460b      	mov	r3, r1
 800ce42:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ce44:	78fb      	ldrb	r3, [r7, #3]
 800ce46:	f003 020f 	and.w	r2, r3, #15
 800ce4a:	6879      	ldr	r1, [r7, #4]
 800ce4c:	4613      	mov	r3, r2
 800ce4e:	00db      	lsls	r3, r3, #3
 800ce50:	1a9b      	subs	r3, r3, r2
 800ce52:	009b      	lsls	r3, r3, #2
 800ce54:	440b      	add	r3, r1
 800ce56:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800ce5a:	681b      	ldr	r3, [r3, #0]
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	370c      	adds	r7, #12
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr

0800ce68 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b086      	sub	sp, #24
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	60f8      	str	r0, [r7, #12]
 800ce70:	607a      	str	r2, [r7, #4]
 800ce72:	603b      	str	r3, [r7, #0]
 800ce74:	460b      	mov	r3, r1
 800ce76:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ce78:	7afb      	ldrb	r3, [r7, #11]
 800ce7a:	f003 020f 	and.w	r2, r3, #15
 800ce7e:	4613      	mov	r3, r2
 800ce80:	00db      	lsls	r3, r3, #3
 800ce82:	1a9b      	subs	r3, r3, r2
 800ce84:	009b      	lsls	r3, r3, #2
 800ce86:	3338      	adds	r3, #56	; 0x38
 800ce88:	68fa      	ldr	r2, [r7, #12]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	3304      	adds	r3, #4
 800ce8e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	687a      	ldr	r2, [r7, #4]
 800ce94:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	683a      	ldr	r2, [r7, #0]
 800ce9a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	2201      	movs	r2, #1
 800cea6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cea8:	7afb      	ldrb	r3, [r7, #11]
 800ceaa:	f003 030f 	and.w	r3, r3, #15
 800ceae:	b2da      	uxtb	r2, r3
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	691b      	ldr	r3, [r3, #16]
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	d102      	bne.n	800cec2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cebc:	687a      	ldr	r2, [r7, #4]
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cec2:	7afb      	ldrb	r3, [r7, #11]
 800cec4:	f003 030f 	and.w	r3, r3, #15
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d109      	bne.n	800cee0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	6818      	ldr	r0, [r3, #0]
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	691b      	ldr	r3, [r3, #16]
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	461a      	mov	r2, r3
 800ced8:	6979      	ldr	r1, [r7, #20]
 800ceda:	f003 fabb 	bl	8010454 <USB_EP0StartXfer>
 800cede:	e008      	b.n	800cef2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	6818      	ldr	r0, [r3, #0]
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	691b      	ldr	r3, [r3, #16]
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	461a      	mov	r2, r3
 800ceec:	6979      	ldr	r1, [r7, #20]
 800ceee:	f003 f86d 	bl	800ffcc <USB_EPStartXfer>
  }

  return HAL_OK;
 800cef2:	2300      	movs	r3, #0
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3718      	adds	r7, #24
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b084      	sub	sp, #16
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	460b      	mov	r3, r1
 800cf06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800cf08:	78fb      	ldrb	r3, [r7, #3]
 800cf0a:	f003 020f 	and.w	r2, r3, #15
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	685b      	ldr	r3, [r3, #4]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d901      	bls.n	800cf1a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cf16:	2301      	movs	r3, #1
 800cf18:	e050      	b.n	800cfbc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cf1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	da0f      	bge.n	800cf42 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf22:	78fb      	ldrb	r3, [r7, #3]
 800cf24:	f003 020f 	and.w	r2, r3, #15
 800cf28:	4613      	mov	r3, r2
 800cf2a:	00db      	lsls	r3, r3, #3
 800cf2c:	1a9b      	subs	r3, r3, r2
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	3338      	adds	r3, #56	; 0x38
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	4413      	add	r3, r2
 800cf36:	3304      	adds	r3, #4
 800cf38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	705a      	strb	r2, [r3, #1]
 800cf40:	e00d      	b.n	800cf5e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cf42:	78fa      	ldrb	r2, [r7, #3]
 800cf44:	4613      	mov	r3, r2
 800cf46:	00db      	lsls	r3, r3, #3
 800cf48:	1a9b      	subs	r3, r3, r2
 800cf4a:	009b      	lsls	r3, r3, #2
 800cf4c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cf50:	687a      	ldr	r2, [r7, #4]
 800cf52:	4413      	add	r3, r2
 800cf54:	3304      	adds	r3, #4
 800cf56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2201      	movs	r2, #1
 800cf62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cf64:	78fb      	ldrb	r3, [r7, #3]
 800cf66:	f003 030f 	and.w	r3, r3, #15
 800cf6a:	b2da      	uxtb	r2, r3
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d101      	bne.n	800cf7e <HAL_PCD_EP_SetStall+0x82>
 800cf7a:	2302      	movs	r3, #2
 800cf7c:	e01e      	b.n	800cfbc <HAL_PCD_EP_SetStall+0xc0>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2201      	movs	r2, #1
 800cf82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	68f9      	ldr	r1, [r7, #12]
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f003 fc12 	bl	80107b6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cf92:	78fb      	ldrb	r3, [r7, #3]
 800cf94:	f003 030f 	and.w	r3, r3, #15
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d10a      	bne.n	800cfb2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6818      	ldr	r0, [r3, #0]
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	691b      	ldr	r3, [r3, #16]
 800cfa4:	b2d9      	uxtb	r1, r3
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800cfac:	461a      	mov	r2, r3
 800cfae:	f003 fe03 	bl	8010bb8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800cfba:	2300      	movs	r3, #0
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3710      	adds	r7, #16
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}

0800cfc4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b084      	sub	sp, #16
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	460b      	mov	r3, r1
 800cfce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cfd0:	78fb      	ldrb	r3, [r7, #3]
 800cfd2:	f003 020f 	and.w	r2, r3, #15
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	d901      	bls.n	800cfe2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cfde:	2301      	movs	r3, #1
 800cfe0:	e042      	b.n	800d068 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cfe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	da0f      	bge.n	800d00a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cfea:	78fb      	ldrb	r3, [r7, #3]
 800cfec:	f003 020f 	and.w	r2, r3, #15
 800cff0:	4613      	mov	r3, r2
 800cff2:	00db      	lsls	r3, r3, #3
 800cff4:	1a9b      	subs	r3, r3, r2
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	3338      	adds	r3, #56	; 0x38
 800cffa:	687a      	ldr	r2, [r7, #4]
 800cffc:	4413      	add	r3, r2
 800cffe:	3304      	adds	r3, #4
 800d000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2201      	movs	r2, #1
 800d006:	705a      	strb	r2, [r3, #1]
 800d008:	e00f      	b.n	800d02a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d00a:	78fb      	ldrb	r3, [r7, #3]
 800d00c:	f003 020f 	and.w	r2, r3, #15
 800d010:	4613      	mov	r3, r2
 800d012:	00db      	lsls	r3, r3, #3
 800d014:	1a9b      	subs	r3, r3, r2
 800d016:	009b      	lsls	r3, r3, #2
 800d018:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800d01c:	687a      	ldr	r2, [r7, #4]
 800d01e:	4413      	add	r3, r2
 800d020:	3304      	adds	r3, #4
 800d022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2200      	movs	r2, #0
 800d028:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2200      	movs	r2, #0
 800d02e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d030:	78fb      	ldrb	r3, [r7, #3]
 800d032:	f003 030f 	and.w	r3, r3, #15
 800d036:	b2da      	uxtb	r2, r3
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800d042:	2b01      	cmp	r3, #1
 800d044:	d101      	bne.n	800d04a <HAL_PCD_EP_ClrStall+0x86>
 800d046:	2302      	movs	r3, #2
 800d048:	e00e      	b.n	800d068 <HAL_PCD_EP_ClrStall+0xa4>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2201      	movs	r2, #1
 800d04e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	68f9      	ldr	r1, [r7, #12]
 800d058:	4618      	mov	r0, r3
 800d05a:	f003 fc1a 	bl	8010892 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800d066:	2300      	movs	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3710      	adds	r7, #16
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b08a      	sub	sp, #40	; 0x28
 800d074:	af02      	add	r7, sp, #8
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800d084:	683a      	ldr	r2, [r7, #0]
 800d086:	4613      	mov	r3, r2
 800d088:	00db      	lsls	r3, r3, #3
 800d08a:	1a9b      	subs	r3, r3, r2
 800d08c:	009b      	lsls	r3, r3, #2
 800d08e:	3338      	adds	r3, #56	; 0x38
 800d090:	687a      	ldr	r2, [r7, #4]
 800d092:	4413      	add	r3, r2
 800d094:	3304      	adds	r3, #4
 800d096:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	699a      	ldr	r2, [r3, #24]
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	695b      	ldr	r3, [r3, #20]
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d901      	bls.n	800d0a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	e06c      	b.n	800d182 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	695a      	ldr	r2, [r3, #20]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	699b      	ldr	r3, [r3, #24]
 800d0b0:	1ad3      	subs	r3, r2, r3
 800d0b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	69fa      	ldr	r2, [r7, #28]
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d902      	bls.n	800d0c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	689b      	ldr	r3, [r3, #8]
 800d0c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800d0c4:	69fb      	ldr	r3, [r7, #28]
 800d0c6:	3303      	adds	r3, #3
 800d0c8:	089b      	lsrs	r3, r3, #2
 800d0ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d0cc:	e02b      	b.n	800d126 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	695a      	ldr	r2, [r3, #20]
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	699b      	ldr	r3, [r3, #24]
 800d0d6:	1ad3      	subs	r3, r2, r3
 800d0d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	689b      	ldr	r3, [r3, #8]
 800d0de:	69fa      	ldr	r2, [r7, #28]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d902      	bls.n	800d0ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	689b      	ldr	r3, [r3, #8]
 800d0e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d0ea:	69fb      	ldr	r3, [r7, #28]
 800d0ec:	3303      	adds	r3, #3
 800d0ee:	089b      	lsrs	r3, r3, #2
 800d0f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	68d9      	ldr	r1, [r3, #12]
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	b2da      	uxtb	r2, r3
 800d0fa:	69fb      	ldr	r3, [r7, #28]
 800d0fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d102:	b2db      	uxtb	r3, r3
 800d104:	9300      	str	r3, [sp, #0]
 800d106:	4603      	mov	r3, r0
 800d108:	6978      	ldr	r0, [r7, #20]
 800d10a:	f003 faf6 	bl	80106fa <USB_WritePacket>

    ep->xfer_buff  += len;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	68da      	ldr	r2, [r3, #12]
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	441a      	add	r2, r3
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	699a      	ldr	r2, [r3, #24]
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	441a      	add	r2, r3
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	015a      	lsls	r2, r3, #5
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	4413      	add	r3, r2
 800d12e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d132:	699b      	ldr	r3, [r3, #24]
 800d134:	b29b      	uxth	r3, r3
 800d136:	69ba      	ldr	r2, [r7, #24]
 800d138:	429a      	cmp	r2, r3
 800d13a:	d809      	bhi.n	800d150 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	699a      	ldr	r2, [r3, #24]
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d144:	429a      	cmp	r2, r3
 800d146:	d203      	bcs.n	800d150 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	695b      	ldr	r3, [r3, #20]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d1be      	bne.n	800d0ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	695a      	ldr	r2, [r3, #20]
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	699b      	ldr	r3, [r3, #24]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d811      	bhi.n	800d180 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	f003 030f 	and.w	r3, r3, #15
 800d162:	2201      	movs	r2, #1
 800d164:	fa02 f303 	lsl.w	r3, r2, r3
 800d168:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d170:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	43db      	mvns	r3, r3
 800d176:	6939      	ldr	r1, [r7, #16]
 800d178:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d17c:	4013      	ands	r3, r2
 800d17e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800d180:	2300      	movs	r3, #0
}
 800d182:	4618      	mov	r0, r3
 800d184:	3720      	adds	r7, #32
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
	...

0800d18c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d1a0:	697b      	ldr	r3, [r7, #20]
 800d1a2:	333c      	adds	r3, #60	; 0x3c
 800d1a4:	3304      	adds	r3, #4
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	015a      	lsls	r2, r3, #5
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	4413      	add	r3, r2
 800d1b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1b6:	689b      	ldr	r3, [r3, #8]
 800d1b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	691b      	ldr	r3, [r3, #16]
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	f040 80a0 	bne.w	800d304 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	f003 0308 	and.w	r3, r3, #8
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d015      	beq.n	800d1fa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	4a72      	ldr	r2, [pc, #456]	; (800d39c <PCD_EP_OutXfrComplete_int+0x210>)
 800d1d2:	4293      	cmp	r3, r2
 800d1d4:	f240 80dd 	bls.w	800d392 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	f000 80d7 	beq.w	800d392 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	015a      	lsls	r2, r3, #5
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d1f6:	6093      	str	r3, [r2, #8]
 800d1f8:	e0cb      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	f003 0320 	and.w	r3, r3, #32
 800d200:	2b00      	cmp	r3, #0
 800d202:	d009      	beq.n	800d218 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	015a      	lsls	r2, r3, #5
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	4413      	add	r3, r2
 800d20c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d210:	461a      	mov	r2, r3
 800d212:	2320      	movs	r3, #32
 800d214:	6093      	str	r3, [r2, #8]
 800d216:	e0bc      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d21e:	2b00      	cmp	r3, #0
 800d220:	f040 80b7 	bne.w	800d392 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	4a5d      	ldr	r2, [pc, #372]	; (800d39c <PCD_EP_OutXfrComplete_int+0x210>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d90f      	bls.n	800d24c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00a      	beq.n	800d24c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	015a      	lsls	r2, r3, #5
 800d23a:	693b      	ldr	r3, [r7, #16]
 800d23c:	4413      	add	r3, r2
 800d23e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d242:	461a      	mov	r2, r3
 800d244:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d248:	6093      	str	r3, [r2, #8]
 800d24a:	e0a2      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800d24c:	6879      	ldr	r1, [r7, #4]
 800d24e:	683a      	ldr	r2, [r7, #0]
 800d250:	4613      	mov	r3, r2
 800d252:	00db      	lsls	r3, r3, #3
 800d254:	1a9b      	subs	r3, r3, r2
 800d256:	009b      	lsls	r3, r3, #2
 800d258:	440b      	add	r3, r1
 800d25a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d25e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	0159      	lsls	r1, r3, #5
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	440b      	add	r3, r1
 800d268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d26c:	691b      	ldr	r3, [r3, #16]
 800d26e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800d272:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	683a      	ldr	r2, [r7, #0]
 800d278:	4613      	mov	r3, r2
 800d27a:	00db      	lsls	r3, r3, #3
 800d27c:	1a9b      	subs	r3, r3, r2
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	4403      	add	r3, r0
 800d282:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800d286:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800d288:	6879      	ldr	r1, [r7, #4]
 800d28a:	683a      	ldr	r2, [r7, #0]
 800d28c:	4613      	mov	r3, r2
 800d28e:	00db      	lsls	r3, r3, #3
 800d290:	1a9b      	subs	r3, r3, r2
 800d292:	009b      	lsls	r3, r3, #2
 800d294:	440b      	add	r3, r1
 800d296:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d29a:	6819      	ldr	r1, [r3, #0]
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	683a      	ldr	r2, [r7, #0]
 800d2a0:	4613      	mov	r3, r2
 800d2a2:	00db      	lsls	r3, r3, #3
 800d2a4:	1a9b      	subs	r3, r3, r2
 800d2a6:	009b      	lsls	r3, r3, #2
 800d2a8:	4403      	add	r3, r0
 800d2aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	4419      	add	r1, r3
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	683a      	ldr	r2, [r7, #0]
 800d2b6:	4613      	mov	r3, r2
 800d2b8:	00db      	lsls	r3, r3, #3
 800d2ba:	1a9b      	subs	r3, r3, r2
 800d2bc:	009b      	lsls	r3, r3, #2
 800d2be:	4403      	add	r3, r0
 800d2c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d2c4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d114      	bne.n	800d2f6 <PCD_EP_OutXfrComplete_int+0x16a>
 800d2cc:	6879      	ldr	r1, [r7, #4]
 800d2ce:	683a      	ldr	r2, [r7, #0]
 800d2d0:	4613      	mov	r3, r2
 800d2d2:	00db      	lsls	r3, r3, #3
 800d2d4:	1a9b      	subs	r3, r3, r2
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	440b      	add	r3, r1
 800d2da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d108      	bne.n	800d2f6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6818      	ldr	r0, [r3, #0]
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	2101      	movs	r1, #1
 800d2f2:	f003 fc61 	bl	8010bb8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	b2db      	uxtb	r3, r3
 800d2fa:	4619      	mov	r1, r3
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f008 fa57 	bl	80157b0 <HAL_PCD_DataOutStageCallback>
 800d302:	e046      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	4a26      	ldr	r2, [pc, #152]	; (800d3a0 <PCD_EP_OutXfrComplete_int+0x214>)
 800d308:	4293      	cmp	r3, r2
 800d30a:	d124      	bne.n	800d356 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d312:	2b00      	cmp	r3, #0
 800d314:	d00a      	beq.n	800d32c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	015a      	lsls	r2, r3, #5
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	4413      	add	r3, r2
 800d31e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d322:	461a      	mov	r2, r3
 800d324:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d328:	6093      	str	r3, [r2, #8]
 800d32a:	e032      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	f003 0320 	and.w	r3, r3, #32
 800d332:	2b00      	cmp	r3, #0
 800d334:	d008      	beq.n	800d348 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	015a      	lsls	r2, r3, #5
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	4413      	add	r3, r2
 800d33e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d342:	461a      	mov	r2, r3
 800d344:	2320      	movs	r3, #32
 800d346:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	4619      	mov	r1, r3
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f008 fa2e 	bl	80157b0 <HAL_PCD_DataOutStageCallback>
 800d354:	e01d      	b.n	800d392 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d114      	bne.n	800d386 <PCD_EP_OutXfrComplete_int+0x1fa>
 800d35c:	6879      	ldr	r1, [r7, #4]
 800d35e:	683a      	ldr	r2, [r7, #0]
 800d360:	4613      	mov	r3, r2
 800d362:	00db      	lsls	r3, r3, #3
 800d364:	1a9b      	subs	r3, r3, r2
 800d366:	009b      	lsls	r3, r3, #2
 800d368:	440b      	add	r3, r1
 800d36a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d108      	bne.n	800d386 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	6818      	ldr	r0, [r3, #0]
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d37e:	461a      	mov	r2, r3
 800d380:	2100      	movs	r1, #0
 800d382:	f003 fc19 	bl	8010bb8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	b2db      	uxtb	r3, r3
 800d38a:	4619      	mov	r1, r3
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	f008 fa0f 	bl	80157b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d392:	2300      	movs	r3, #0
}
 800d394:	4618      	mov	r0, r3
 800d396:	3718      	adds	r7, #24
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	4f54300a 	.word	0x4f54300a
 800d3a0:	4f54310a 	.word	0x4f54310a

0800d3a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b086      	sub	sp, #24
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d3b8:	697b      	ldr	r3, [r7, #20]
 800d3ba:	333c      	adds	r3, #60	; 0x3c
 800d3bc:	3304      	adds	r3, #4
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	015a      	lsls	r2, r3, #5
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	4413      	add	r3, r2
 800d3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	4a15      	ldr	r2, [pc, #84]	; (800d42c <PCD_EP_OutSetupPacket_int+0x88>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d90e      	bls.n	800d3f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d009      	beq.n	800d3f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	015a      	lsls	r2, r3, #5
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	4413      	add	r3, r2
 800d3ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3f0:	461a      	mov	r2, r3
 800d3f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d3f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f008 f9c7 	bl	801578c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	4a0a      	ldr	r2, [pc, #40]	; (800d42c <PCD_EP_OutSetupPacket_int+0x88>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d90c      	bls.n	800d420 <PCD_EP_OutSetupPacket_int+0x7c>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	691b      	ldr	r3, [r3, #16]
 800d40a:	2b01      	cmp	r3, #1
 800d40c:	d108      	bne.n	800d420 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6818      	ldr	r0, [r3, #0]
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d418:	461a      	mov	r2, r3
 800d41a:	2101      	movs	r1, #1
 800d41c:	f003 fbcc 	bl	8010bb8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d420:	2300      	movs	r3, #0
}
 800d422:	4618      	mov	r0, r3
 800d424:	3718      	adds	r7, #24
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	4f54300a 	.word	0x4f54300a

0800d430 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d430:	b480      	push	{r7}
 800d432:	b085      	sub	sp, #20
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	460b      	mov	r3, r1
 800d43a:	70fb      	strb	r3, [r7, #3]
 800d43c:	4613      	mov	r3, r2
 800d43e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d446:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d448:	78fb      	ldrb	r3, [r7, #3]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d107      	bne.n	800d45e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d44e:	883b      	ldrh	r3, [r7, #0]
 800d450:	0419      	lsls	r1, r3, #16
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	68ba      	ldr	r2, [r7, #8]
 800d458:	430a      	orrs	r2, r1
 800d45a:	629a      	str	r2, [r3, #40]	; 0x28
 800d45c:	e028      	b.n	800d4b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d464:	0c1b      	lsrs	r3, r3, #16
 800d466:	68ba      	ldr	r2, [r7, #8]
 800d468:	4413      	add	r3, r2
 800d46a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d46c:	2300      	movs	r3, #0
 800d46e:	73fb      	strb	r3, [r7, #15]
 800d470:	e00d      	b.n	800d48e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681a      	ldr	r2, [r3, #0]
 800d476:	7bfb      	ldrb	r3, [r7, #15]
 800d478:	3340      	adds	r3, #64	; 0x40
 800d47a:	009b      	lsls	r3, r3, #2
 800d47c:	4413      	add	r3, r2
 800d47e:	685b      	ldr	r3, [r3, #4]
 800d480:	0c1b      	lsrs	r3, r3, #16
 800d482:	68ba      	ldr	r2, [r7, #8]
 800d484:	4413      	add	r3, r2
 800d486:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d488:	7bfb      	ldrb	r3, [r7, #15]
 800d48a:	3301      	adds	r3, #1
 800d48c:	73fb      	strb	r3, [r7, #15]
 800d48e:	7bfa      	ldrb	r2, [r7, #15]
 800d490:	78fb      	ldrb	r3, [r7, #3]
 800d492:	3b01      	subs	r3, #1
 800d494:	429a      	cmp	r2, r3
 800d496:	d3ec      	bcc.n	800d472 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d498:	883b      	ldrh	r3, [r7, #0]
 800d49a:	0418      	lsls	r0, r3, #16
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6819      	ldr	r1, [r3, #0]
 800d4a0:	78fb      	ldrb	r3, [r7, #3]
 800d4a2:	3b01      	subs	r3, #1
 800d4a4:	68ba      	ldr	r2, [r7, #8]
 800d4a6:	4302      	orrs	r2, r0
 800d4a8:	3340      	adds	r3, #64	; 0x40
 800d4aa:	009b      	lsls	r3, r3, #2
 800d4ac:	440b      	add	r3, r1
 800d4ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d4b0:	2300      	movs	r3, #0
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3714      	adds	r7, #20
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr

0800d4be <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d4be:	b480      	push	{r7}
 800d4c0:	b083      	sub	sp, #12
 800d4c2:	af00      	add	r7, sp, #0
 800d4c4:	6078      	str	r0, [r7, #4]
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	887a      	ldrh	r2, [r7, #2]
 800d4d0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800d4d2:	2300      	movs	r3, #0
}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	370c      	adds	r7, #12
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr

0800d4e0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d4ec:	bf00      	nop
 800d4ee:	370c      	adds	r7, #12
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f6:	4770      	bx	lr

0800d4f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b086      	sub	sp, #24
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d101      	bne.n	800d50a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d506:	2301      	movs	r3, #1
 800d508:	e25b      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f003 0301 	and.w	r3, r3, #1
 800d512:	2b00      	cmp	r3, #0
 800d514:	d075      	beq.n	800d602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d516:	4ba3      	ldr	r3, [pc, #652]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d518:	689b      	ldr	r3, [r3, #8]
 800d51a:	f003 030c 	and.w	r3, r3, #12
 800d51e:	2b04      	cmp	r3, #4
 800d520:	d00c      	beq.n	800d53c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d522:	4ba0      	ldr	r3, [pc, #640]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d524:	689b      	ldr	r3, [r3, #8]
 800d526:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d52a:	2b08      	cmp	r3, #8
 800d52c:	d112      	bne.n	800d554 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d52e:	4b9d      	ldr	r3, [pc, #628]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d530:	685b      	ldr	r3, [r3, #4]
 800d532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d536:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d53a:	d10b      	bne.n	800d554 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d53c:	4b99      	ldr	r3, [pc, #612]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d544:	2b00      	cmp	r3, #0
 800d546:	d05b      	beq.n	800d600 <HAL_RCC_OscConfig+0x108>
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	685b      	ldr	r3, [r3, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d157      	bne.n	800d600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d550:	2301      	movs	r3, #1
 800d552:	e236      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d55c:	d106      	bne.n	800d56c <HAL_RCC_OscConfig+0x74>
 800d55e:	4b91      	ldr	r3, [pc, #580]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	4a90      	ldr	r2, [pc, #576]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d568:	6013      	str	r3, [r2, #0]
 800d56a:	e01d      	b.n	800d5a8 <HAL_RCC_OscConfig+0xb0>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	685b      	ldr	r3, [r3, #4]
 800d570:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d574:	d10c      	bne.n	800d590 <HAL_RCC_OscConfig+0x98>
 800d576:	4b8b      	ldr	r3, [pc, #556]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a8a      	ldr	r2, [pc, #552]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d57c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d580:	6013      	str	r3, [r2, #0]
 800d582:	4b88      	ldr	r3, [pc, #544]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	4a87      	ldr	r2, [pc, #540]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d58c:	6013      	str	r3, [r2, #0]
 800d58e:	e00b      	b.n	800d5a8 <HAL_RCC_OscConfig+0xb0>
 800d590:	4b84      	ldr	r3, [pc, #528]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	4a83      	ldr	r2, [pc, #524]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d59a:	6013      	str	r3, [r2, #0]
 800d59c:	4b81      	ldr	r3, [pc, #516]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	4a80      	ldr	r2, [pc, #512]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d5a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d5a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	685b      	ldr	r3, [r3, #4]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d013      	beq.n	800d5d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d5b0:	f7fd ff60 	bl	800b474 <HAL_GetTick>
 800d5b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d5b6:	e008      	b.n	800d5ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d5b8:	f7fd ff5c 	bl	800b474 <HAL_GetTick>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	1ad3      	subs	r3, r2, r3
 800d5c2:	2b64      	cmp	r3, #100	; 0x64
 800d5c4:	d901      	bls.n	800d5ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d5c6:	2303      	movs	r3, #3
 800d5c8:	e1fb      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d5ca:	4b76      	ldr	r3, [pc, #472]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d0f0      	beq.n	800d5b8 <HAL_RCC_OscConfig+0xc0>
 800d5d6:	e014      	b.n	800d602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d5d8:	f7fd ff4c 	bl	800b474 <HAL_GetTick>
 800d5dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d5de:	e008      	b.n	800d5f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d5e0:	f7fd ff48 	bl	800b474 <HAL_GetTick>
 800d5e4:	4602      	mov	r2, r0
 800d5e6:	693b      	ldr	r3, [r7, #16]
 800d5e8:	1ad3      	subs	r3, r2, r3
 800d5ea:	2b64      	cmp	r3, #100	; 0x64
 800d5ec:	d901      	bls.n	800d5f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d5ee:	2303      	movs	r3, #3
 800d5f0:	e1e7      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d5f2:	4b6c      	ldr	r3, [pc, #432]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d1f0      	bne.n	800d5e0 <HAL_RCC_OscConfig+0xe8>
 800d5fe:	e000      	b.n	800d602 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f003 0302 	and.w	r3, r3, #2
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d063      	beq.n	800d6d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d60e:	4b65      	ldr	r3, [pc, #404]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	f003 030c 	and.w	r3, r3, #12
 800d616:	2b00      	cmp	r3, #0
 800d618:	d00b      	beq.n	800d632 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d61a:	4b62      	ldr	r3, [pc, #392]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d61c:	689b      	ldr	r3, [r3, #8]
 800d61e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d622:	2b08      	cmp	r3, #8
 800d624:	d11c      	bne.n	800d660 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d626:	4b5f      	ldr	r3, [pc, #380]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d628:	685b      	ldr	r3, [r3, #4]
 800d62a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d116      	bne.n	800d660 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d632:	4b5c      	ldr	r3, [pc, #368]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f003 0302 	and.w	r3, r3, #2
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d005      	beq.n	800d64a <HAL_RCC_OscConfig+0x152>
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	68db      	ldr	r3, [r3, #12]
 800d642:	2b01      	cmp	r3, #1
 800d644:	d001      	beq.n	800d64a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e1bb      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d64a:	4b56      	ldr	r3, [pc, #344]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	691b      	ldr	r3, [r3, #16]
 800d656:	00db      	lsls	r3, r3, #3
 800d658:	4952      	ldr	r1, [pc, #328]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d65a:	4313      	orrs	r3, r2
 800d65c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d65e:	e03a      	b.n	800d6d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	68db      	ldr	r3, [r3, #12]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d020      	beq.n	800d6aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d668:	4b4f      	ldr	r3, [pc, #316]	; (800d7a8 <HAL_RCC_OscConfig+0x2b0>)
 800d66a:	2201      	movs	r2, #1
 800d66c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d66e:	f7fd ff01 	bl	800b474 <HAL_GetTick>
 800d672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d674:	e008      	b.n	800d688 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d676:	f7fd fefd 	bl	800b474 <HAL_GetTick>
 800d67a:	4602      	mov	r2, r0
 800d67c:	693b      	ldr	r3, [r7, #16]
 800d67e:	1ad3      	subs	r3, r2, r3
 800d680:	2b02      	cmp	r3, #2
 800d682:	d901      	bls.n	800d688 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d684:	2303      	movs	r3, #3
 800d686:	e19c      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d688:	4b46      	ldr	r3, [pc, #280]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f003 0302 	and.w	r3, r3, #2
 800d690:	2b00      	cmp	r3, #0
 800d692:	d0f0      	beq.n	800d676 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d694:	4b43      	ldr	r3, [pc, #268]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	691b      	ldr	r3, [r3, #16]
 800d6a0:	00db      	lsls	r3, r3, #3
 800d6a2:	4940      	ldr	r1, [pc, #256]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	600b      	str	r3, [r1, #0]
 800d6a8:	e015      	b.n	800d6d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d6aa:	4b3f      	ldr	r3, [pc, #252]	; (800d7a8 <HAL_RCC_OscConfig+0x2b0>)
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6b0:	f7fd fee0 	bl	800b474 <HAL_GetTick>
 800d6b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d6b6:	e008      	b.n	800d6ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d6b8:	f7fd fedc 	bl	800b474 <HAL_GetTick>
 800d6bc:	4602      	mov	r2, r0
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	1ad3      	subs	r3, r2, r3
 800d6c2:	2b02      	cmp	r3, #2
 800d6c4:	d901      	bls.n	800d6ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d6c6:	2303      	movs	r3, #3
 800d6c8:	e17b      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d6ca:	4b36      	ldr	r3, [pc, #216]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f003 0302 	and.w	r3, r3, #2
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d1f0      	bne.n	800d6b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	f003 0308 	and.w	r3, r3, #8
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d030      	beq.n	800d744 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	695b      	ldr	r3, [r3, #20]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d016      	beq.n	800d718 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d6ea:	4b30      	ldr	r3, [pc, #192]	; (800d7ac <HAL_RCC_OscConfig+0x2b4>)
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6f0:	f7fd fec0 	bl	800b474 <HAL_GetTick>
 800d6f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d6f6:	e008      	b.n	800d70a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d6f8:	f7fd febc 	bl	800b474 <HAL_GetTick>
 800d6fc:	4602      	mov	r2, r0
 800d6fe:	693b      	ldr	r3, [r7, #16]
 800d700:	1ad3      	subs	r3, r2, r3
 800d702:	2b02      	cmp	r3, #2
 800d704:	d901      	bls.n	800d70a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d706:	2303      	movs	r3, #3
 800d708:	e15b      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d70a:	4b26      	ldr	r3, [pc, #152]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d70c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d70e:	f003 0302 	and.w	r3, r3, #2
 800d712:	2b00      	cmp	r3, #0
 800d714:	d0f0      	beq.n	800d6f8 <HAL_RCC_OscConfig+0x200>
 800d716:	e015      	b.n	800d744 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d718:	4b24      	ldr	r3, [pc, #144]	; (800d7ac <HAL_RCC_OscConfig+0x2b4>)
 800d71a:	2200      	movs	r2, #0
 800d71c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d71e:	f7fd fea9 	bl	800b474 <HAL_GetTick>
 800d722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d724:	e008      	b.n	800d738 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d726:	f7fd fea5 	bl	800b474 <HAL_GetTick>
 800d72a:	4602      	mov	r2, r0
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	1ad3      	subs	r3, r2, r3
 800d730:	2b02      	cmp	r3, #2
 800d732:	d901      	bls.n	800d738 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d734:	2303      	movs	r3, #3
 800d736:	e144      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d738:	4b1a      	ldr	r3, [pc, #104]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d73a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d73c:	f003 0302 	and.w	r3, r3, #2
 800d740:	2b00      	cmp	r3, #0
 800d742:	d1f0      	bne.n	800d726 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f003 0304 	and.w	r3, r3, #4
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	f000 80a0 	beq.w	800d892 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d752:	2300      	movs	r3, #0
 800d754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d756:	4b13      	ldr	r3, [pc, #76]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d75a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d10f      	bne.n	800d782 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d762:	2300      	movs	r3, #0
 800d764:	60bb      	str	r3, [r7, #8]
 800d766:	4b0f      	ldr	r3, [pc, #60]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d76a:	4a0e      	ldr	r2, [pc, #56]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d76c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d770:	6413      	str	r3, [r2, #64]	; 0x40
 800d772:	4b0c      	ldr	r3, [pc, #48]	; (800d7a4 <HAL_RCC_OscConfig+0x2ac>)
 800d774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d77a:	60bb      	str	r3, [r7, #8]
 800d77c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d77e:	2301      	movs	r3, #1
 800d780:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d782:	4b0b      	ldr	r3, [pc, #44]	; (800d7b0 <HAL_RCC_OscConfig+0x2b8>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d121      	bne.n	800d7d2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d78e:	4b08      	ldr	r3, [pc, #32]	; (800d7b0 <HAL_RCC_OscConfig+0x2b8>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a07      	ldr	r2, [pc, #28]	; (800d7b0 <HAL_RCC_OscConfig+0x2b8>)
 800d794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d79a:	f7fd fe6b 	bl	800b474 <HAL_GetTick>
 800d79e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d7a0:	e011      	b.n	800d7c6 <HAL_RCC_OscConfig+0x2ce>
 800d7a2:	bf00      	nop
 800d7a4:	40023800 	.word	0x40023800
 800d7a8:	42470000 	.word	0x42470000
 800d7ac:	42470e80 	.word	0x42470e80
 800d7b0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d7b4:	f7fd fe5e 	bl	800b474 <HAL_GetTick>
 800d7b8:	4602      	mov	r2, r0
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	1ad3      	subs	r3, r2, r3
 800d7be:	2b02      	cmp	r3, #2
 800d7c0:	d901      	bls.n	800d7c6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d7c2:	2303      	movs	r3, #3
 800d7c4:	e0fd      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d7c6:	4b81      	ldr	r3, [pc, #516]	; (800d9cc <HAL_RCC_OscConfig+0x4d4>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d0f0      	beq.n	800d7b4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	689b      	ldr	r3, [r3, #8]
 800d7d6:	2b01      	cmp	r3, #1
 800d7d8:	d106      	bne.n	800d7e8 <HAL_RCC_OscConfig+0x2f0>
 800d7da:	4b7d      	ldr	r3, [pc, #500]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d7dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7de:	4a7c      	ldr	r2, [pc, #496]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d7e0:	f043 0301 	orr.w	r3, r3, #1
 800d7e4:	6713      	str	r3, [r2, #112]	; 0x70
 800d7e6:	e01c      	b.n	800d822 <HAL_RCC_OscConfig+0x32a>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	2b05      	cmp	r3, #5
 800d7ee:	d10c      	bne.n	800d80a <HAL_RCC_OscConfig+0x312>
 800d7f0:	4b77      	ldr	r3, [pc, #476]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d7f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7f4:	4a76      	ldr	r2, [pc, #472]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d7f6:	f043 0304 	orr.w	r3, r3, #4
 800d7fa:	6713      	str	r3, [r2, #112]	; 0x70
 800d7fc:	4b74      	ldr	r3, [pc, #464]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d7fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d800:	4a73      	ldr	r2, [pc, #460]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d802:	f043 0301 	orr.w	r3, r3, #1
 800d806:	6713      	str	r3, [r2, #112]	; 0x70
 800d808:	e00b      	b.n	800d822 <HAL_RCC_OscConfig+0x32a>
 800d80a:	4b71      	ldr	r3, [pc, #452]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d80c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d80e:	4a70      	ldr	r2, [pc, #448]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d810:	f023 0301 	bic.w	r3, r3, #1
 800d814:	6713      	str	r3, [r2, #112]	; 0x70
 800d816:	4b6e      	ldr	r3, [pc, #440]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d81a:	4a6d      	ldr	r2, [pc, #436]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d81c:	f023 0304 	bic.w	r3, r3, #4
 800d820:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	689b      	ldr	r3, [r3, #8]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d015      	beq.n	800d856 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d82a:	f7fd fe23 	bl	800b474 <HAL_GetTick>
 800d82e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d830:	e00a      	b.n	800d848 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d832:	f7fd fe1f 	bl	800b474 <HAL_GetTick>
 800d836:	4602      	mov	r2, r0
 800d838:	693b      	ldr	r3, [r7, #16]
 800d83a:	1ad3      	subs	r3, r2, r3
 800d83c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d840:	4293      	cmp	r3, r2
 800d842:	d901      	bls.n	800d848 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d844:	2303      	movs	r3, #3
 800d846:	e0bc      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d848:	4b61      	ldr	r3, [pc, #388]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d84a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d84c:	f003 0302 	and.w	r3, r3, #2
 800d850:	2b00      	cmp	r3, #0
 800d852:	d0ee      	beq.n	800d832 <HAL_RCC_OscConfig+0x33a>
 800d854:	e014      	b.n	800d880 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d856:	f7fd fe0d 	bl	800b474 <HAL_GetTick>
 800d85a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d85c:	e00a      	b.n	800d874 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d85e:	f7fd fe09 	bl	800b474 <HAL_GetTick>
 800d862:	4602      	mov	r2, r0
 800d864:	693b      	ldr	r3, [r7, #16]
 800d866:	1ad3      	subs	r3, r2, r3
 800d868:	f241 3288 	movw	r2, #5000	; 0x1388
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d901      	bls.n	800d874 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d870:	2303      	movs	r3, #3
 800d872:	e0a6      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d874:	4b56      	ldr	r3, [pc, #344]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d878:	f003 0302 	and.w	r3, r3, #2
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d1ee      	bne.n	800d85e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d880:	7dfb      	ldrb	r3, [r7, #23]
 800d882:	2b01      	cmp	r3, #1
 800d884:	d105      	bne.n	800d892 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d886:	4b52      	ldr	r3, [pc, #328]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d88a:	4a51      	ldr	r2, [pc, #324]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d88c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d890:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	699b      	ldr	r3, [r3, #24]
 800d896:	2b00      	cmp	r3, #0
 800d898:	f000 8092 	beq.w	800d9c0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d89c:	4b4c      	ldr	r3, [pc, #304]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d89e:	689b      	ldr	r3, [r3, #8]
 800d8a0:	f003 030c 	and.w	r3, r3, #12
 800d8a4:	2b08      	cmp	r3, #8
 800d8a6:	d05c      	beq.n	800d962 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	699b      	ldr	r3, [r3, #24]
 800d8ac:	2b02      	cmp	r3, #2
 800d8ae:	d141      	bne.n	800d934 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d8b0:	4b48      	ldr	r3, [pc, #288]	; (800d9d4 <HAL_RCC_OscConfig+0x4dc>)
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d8b6:	f7fd fddd 	bl	800b474 <HAL_GetTick>
 800d8ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d8bc:	e008      	b.n	800d8d0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d8be:	f7fd fdd9 	bl	800b474 <HAL_GetTick>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	1ad3      	subs	r3, r2, r3
 800d8c8:	2b02      	cmp	r3, #2
 800d8ca:	d901      	bls.n	800d8d0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d8cc:	2303      	movs	r3, #3
 800d8ce:	e078      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d8d0:	4b3f      	ldr	r3, [pc, #252]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d1f0      	bne.n	800d8be <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	69da      	ldr	r2, [r3, #28]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6a1b      	ldr	r3, [r3, #32]
 800d8e4:	431a      	orrs	r2, r3
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8ea:	019b      	lsls	r3, r3, #6
 800d8ec:	431a      	orrs	r2, r3
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8f2:	085b      	lsrs	r3, r3, #1
 800d8f4:	3b01      	subs	r3, #1
 800d8f6:	041b      	lsls	r3, r3, #16
 800d8f8:	431a      	orrs	r2, r3
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8fe:	061b      	lsls	r3, r3, #24
 800d900:	4933      	ldr	r1, [pc, #204]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d902:	4313      	orrs	r3, r2
 800d904:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d906:	4b33      	ldr	r3, [pc, #204]	; (800d9d4 <HAL_RCC_OscConfig+0x4dc>)
 800d908:	2201      	movs	r2, #1
 800d90a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d90c:	f7fd fdb2 	bl	800b474 <HAL_GetTick>
 800d910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d912:	e008      	b.n	800d926 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d914:	f7fd fdae 	bl	800b474 <HAL_GetTick>
 800d918:	4602      	mov	r2, r0
 800d91a:	693b      	ldr	r3, [r7, #16]
 800d91c:	1ad3      	subs	r3, r2, r3
 800d91e:	2b02      	cmp	r3, #2
 800d920:	d901      	bls.n	800d926 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d922:	2303      	movs	r3, #3
 800d924:	e04d      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d926:	4b2a      	ldr	r3, [pc, #168]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d0f0      	beq.n	800d914 <HAL_RCC_OscConfig+0x41c>
 800d932:	e045      	b.n	800d9c0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d934:	4b27      	ldr	r3, [pc, #156]	; (800d9d4 <HAL_RCC_OscConfig+0x4dc>)
 800d936:	2200      	movs	r2, #0
 800d938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d93a:	f7fd fd9b 	bl	800b474 <HAL_GetTick>
 800d93e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d940:	e008      	b.n	800d954 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d942:	f7fd fd97 	bl	800b474 <HAL_GetTick>
 800d946:	4602      	mov	r2, r0
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	1ad3      	subs	r3, r2, r3
 800d94c:	2b02      	cmp	r3, #2
 800d94e:	d901      	bls.n	800d954 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d950:	2303      	movs	r3, #3
 800d952:	e036      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d954:	4b1e      	ldr	r3, [pc, #120]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d1f0      	bne.n	800d942 <HAL_RCC_OscConfig+0x44a>
 800d960:	e02e      	b.n	800d9c0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	699b      	ldr	r3, [r3, #24]
 800d966:	2b01      	cmp	r3, #1
 800d968:	d101      	bne.n	800d96e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d96a:	2301      	movs	r3, #1
 800d96c:	e029      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d96e:	4b18      	ldr	r3, [pc, #96]	; (800d9d0 <HAL_RCC_OscConfig+0x4d8>)
 800d970:	685b      	ldr	r3, [r3, #4]
 800d972:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	69db      	ldr	r3, [r3, #28]
 800d97e:	429a      	cmp	r2, r3
 800d980:	d11c      	bne.n	800d9bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d115      	bne.n	800d9bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d990:	68fa      	ldr	r2, [r7, #12]
 800d992:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d996:	4013      	ands	r3, r2
 800d998:	687a      	ldr	r2, [r7, #4]
 800d99a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d99c:	4293      	cmp	r3, r2
 800d99e:	d10d      	bne.n	800d9bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d9aa:	429a      	cmp	r2, r3
 800d9ac:	d106      	bne.n	800d9bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d001      	beq.n	800d9c0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	e000      	b.n	800d9c2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d9c0:	2300      	movs	r3, #0
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	3718      	adds	r7, #24
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd80      	pop	{r7, pc}
 800d9ca:	bf00      	nop
 800d9cc:	40007000 	.word	0x40007000
 800d9d0:	40023800 	.word	0x40023800
 800d9d4:	42470060 	.word	0x42470060

0800d9d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b084      	sub	sp, #16
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
 800d9e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d101      	bne.n	800d9ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	e0cc      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d9ec:	4b68      	ldr	r3, [pc, #416]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f003 030f 	and.w	r3, r3, #15
 800d9f4:	683a      	ldr	r2, [r7, #0]
 800d9f6:	429a      	cmp	r2, r3
 800d9f8:	d90c      	bls.n	800da14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d9fa:	4b65      	ldr	r3, [pc, #404]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800d9fc:	683a      	ldr	r2, [r7, #0]
 800d9fe:	b2d2      	uxtb	r2, r2
 800da00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800da02:	4b63      	ldr	r3, [pc, #396]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f003 030f 	and.w	r3, r3, #15
 800da0a:	683a      	ldr	r2, [r7, #0]
 800da0c:	429a      	cmp	r2, r3
 800da0e:	d001      	beq.n	800da14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800da10:	2301      	movs	r3, #1
 800da12:	e0b8      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f003 0302 	and.w	r3, r3, #2
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d020      	beq.n	800da62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f003 0304 	and.w	r3, r3, #4
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d005      	beq.n	800da38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800da2c:	4b59      	ldr	r3, [pc, #356]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da2e:	689b      	ldr	r3, [r3, #8]
 800da30:	4a58      	ldr	r2, [pc, #352]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800da36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f003 0308 	and.w	r3, r3, #8
 800da40:	2b00      	cmp	r3, #0
 800da42:	d005      	beq.n	800da50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800da44:	4b53      	ldr	r3, [pc, #332]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da46:	689b      	ldr	r3, [r3, #8]
 800da48:	4a52      	ldr	r2, [pc, #328]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800da4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da50:	4b50      	ldr	r3, [pc, #320]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da52:	689b      	ldr	r3, [r3, #8]
 800da54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	689b      	ldr	r3, [r3, #8]
 800da5c:	494d      	ldr	r1, [pc, #308]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da5e:	4313      	orrs	r3, r2
 800da60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f003 0301 	and.w	r3, r3, #1
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d044      	beq.n	800daf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	685b      	ldr	r3, [r3, #4]
 800da72:	2b01      	cmp	r3, #1
 800da74:	d107      	bne.n	800da86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800da76:	4b47      	ldr	r3, [pc, #284]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d119      	bne.n	800dab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800da82:	2301      	movs	r3, #1
 800da84:	e07f      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	685b      	ldr	r3, [r3, #4]
 800da8a:	2b02      	cmp	r3, #2
 800da8c:	d003      	beq.n	800da96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800da92:	2b03      	cmp	r3, #3
 800da94:	d107      	bne.n	800daa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800da96:	4b3f      	ldr	r3, [pc, #252]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d109      	bne.n	800dab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800daa2:	2301      	movs	r3, #1
 800daa4:	e06f      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800daa6:	4b3b      	ldr	r3, [pc, #236]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f003 0302 	and.w	r3, r3, #2
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d101      	bne.n	800dab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dab2:	2301      	movs	r3, #1
 800dab4:	e067      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dab6:	4b37      	ldr	r3, [pc, #220]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800dab8:	689b      	ldr	r3, [r3, #8]
 800daba:	f023 0203 	bic.w	r2, r3, #3
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	685b      	ldr	r3, [r3, #4]
 800dac2:	4934      	ldr	r1, [pc, #208]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800dac4:	4313      	orrs	r3, r2
 800dac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800dac8:	f7fd fcd4 	bl	800b474 <HAL_GetTick>
 800dacc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dace:	e00a      	b.n	800dae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dad0:	f7fd fcd0 	bl	800b474 <HAL_GetTick>
 800dad4:	4602      	mov	r2, r0
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	1ad3      	subs	r3, r2, r3
 800dada:	f241 3288 	movw	r2, #5000	; 0x1388
 800dade:	4293      	cmp	r3, r2
 800dae0:	d901      	bls.n	800dae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800dae2:	2303      	movs	r3, #3
 800dae4:	e04f      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dae6:	4b2b      	ldr	r3, [pc, #172]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800dae8:	689b      	ldr	r3, [r3, #8]
 800daea:	f003 020c 	and.w	r2, r3, #12
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	685b      	ldr	r3, [r3, #4]
 800daf2:	009b      	lsls	r3, r3, #2
 800daf4:	429a      	cmp	r2, r3
 800daf6:	d1eb      	bne.n	800dad0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800daf8:	4b25      	ldr	r3, [pc, #148]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f003 030f 	and.w	r3, r3, #15
 800db00:	683a      	ldr	r2, [r7, #0]
 800db02:	429a      	cmp	r2, r3
 800db04:	d20c      	bcs.n	800db20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db06:	4b22      	ldr	r3, [pc, #136]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800db08:	683a      	ldr	r2, [r7, #0]
 800db0a:	b2d2      	uxtb	r2, r2
 800db0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800db0e:	4b20      	ldr	r3, [pc, #128]	; (800db90 <HAL_RCC_ClockConfig+0x1b8>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f003 030f 	and.w	r3, r3, #15
 800db16:	683a      	ldr	r2, [r7, #0]
 800db18:	429a      	cmp	r2, r3
 800db1a:	d001      	beq.n	800db20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800db1c:	2301      	movs	r3, #1
 800db1e:	e032      	b.n	800db86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f003 0304 	and.w	r3, r3, #4
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d008      	beq.n	800db3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800db2c:	4b19      	ldr	r3, [pc, #100]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800db2e:	689b      	ldr	r3, [r3, #8]
 800db30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	68db      	ldr	r3, [r3, #12]
 800db38:	4916      	ldr	r1, [pc, #88]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800db3a:	4313      	orrs	r3, r2
 800db3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f003 0308 	and.w	r3, r3, #8
 800db46:	2b00      	cmp	r3, #0
 800db48:	d009      	beq.n	800db5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800db4a:	4b12      	ldr	r3, [pc, #72]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	691b      	ldr	r3, [r3, #16]
 800db56:	00db      	lsls	r3, r3, #3
 800db58:	490e      	ldr	r1, [pc, #56]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800db5a:	4313      	orrs	r3, r2
 800db5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800db5e:	f000 f821 	bl	800dba4 <HAL_RCC_GetSysClockFreq>
 800db62:	4602      	mov	r2, r0
 800db64:	4b0b      	ldr	r3, [pc, #44]	; (800db94 <HAL_RCC_ClockConfig+0x1bc>)
 800db66:	689b      	ldr	r3, [r3, #8]
 800db68:	091b      	lsrs	r3, r3, #4
 800db6a:	f003 030f 	and.w	r3, r3, #15
 800db6e:	490a      	ldr	r1, [pc, #40]	; (800db98 <HAL_RCC_ClockConfig+0x1c0>)
 800db70:	5ccb      	ldrb	r3, [r1, r3]
 800db72:	fa22 f303 	lsr.w	r3, r2, r3
 800db76:	4a09      	ldr	r2, [pc, #36]	; (800db9c <HAL_RCC_ClockConfig+0x1c4>)
 800db78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800db7a:	4b09      	ldr	r3, [pc, #36]	; (800dba0 <HAL_RCC_ClockConfig+0x1c8>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4618      	mov	r0, r3
 800db80:	f7fd f8ee 	bl	800ad60 <HAL_InitTick>

  return HAL_OK;
 800db84:	2300      	movs	r3, #0
}
 800db86:	4618      	mov	r0, r3
 800db88:	3710      	adds	r7, #16
 800db8a:	46bd      	mov	sp, r7
 800db8c:	bd80      	pop	{r7, pc}
 800db8e:	bf00      	nop
 800db90:	40023c00 	.word	0x40023c00
 800db94:	40023800 	.word	0x40023800
 800db98:	0801c2c8 	.word	0x0801c2c8
 800db9c:	2000208c 	.word	0x2000208c
 800dba0:	20002090 	.word	0x20002090

0800dba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dba4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800dba8:	b084      	sub	sp, #16
 800dbaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800dbac:	2300      	movs	r3, #0
 800dbae:	607b      	str	r3, [r7, #4]
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	60fb      	str	r3, [r7, #12]
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dbbc:	4b67      	ldr	r3, [pc, #412]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dbbe:	689b      	ldr	r3, [r3, #8]
 800dbc0:	f003 030c 	and.w	r3, r3, #12
 800dbc4:	2b08      	cmp	r3, #8
 800dbc6:	d00d      	beq.n	800dbe4 <HAL_RCC_GetSysClockFreq+0x40>
 800dbc8:	2b08      	cmp	r3, #8
 800dbca:	f200 80bd 	bhi.w	800dd48 <HAL_RCC_GetSysClockFreq+0x1a4>
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d002      	beq.n	800dbd8 <HAL_RCC_GetSysClockFreq+0x34>
 800dbd2:	2b04      	cmp	r3, #4
 800dbd4:	d003      	beq.n	800dbde <HAL_RCC_GetSysClockFreq+0x3a>
 800dbd6:	e0b7      	b.n	800dd48 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800dbd8:	4b61      	ldr	r3, [pc, #388]	; (800dd60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800dbda:	60bb      	str	r3, [r7, #8]
       break;
 800dbdc:	e0b7      	b.n	800dd4e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800dbde:	4b61      	ldr	r3, [pc, #388]	; (800dd64 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800dbe0:	60bb      	str	r3, [r7, #8]
      break;
 800dbe2:	e0b4      	b.n	800dd4e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dbe4:	4b5d      	ldr	r3, [pc, #372]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dbec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800dbee:	4b5b      	ldr	r3, [pc, #364]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dbf0:	685b      	ldr	r3, [r3, #4]
 800dbf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d04d      	beq.n	800dc96 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dbfa:	4b58      	ldr	r3, [pc, #352]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	099b      	lsrs	r3, r3, #6
 800dc00:	461a      	mov	r2, r3
 800dc02:	f04f 0300 	mov.w	r3, #0
 800dc06:	f240 10ff 	movw	r0, #511	; 0x1ff
 800dc0a:	f04f 0100 	mov.w	r1, #0
 800dc0e:	ea02 0800 	and.w	r8, r2, r0
 800dc12:	ea03 0901 	and.w	r9, r3, r1
 800dc16:	4640      	mov	r0, r8
 800dc18:	4649      	mov	r1, r9
 800dc1a:	f04f 0200 	mov.w	r2, #0
 800dc1e:	f04f 0300 	mov.w	r3, #0
 800dc22:	014b      	lsls	r3, r1, #5
 800dc24:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800dc28:	0142      	lsls	r2, r0, #5
 800dc2a:	4610      	mov	r0, r2
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	ebb0 0008 	subs.w	r0, r0, r8
 800dc32:	eb61 0109 	sbc.w	r1, r1, r9
 800dc36:	f04f 0200 	mov.w	r2, #0
 800dc3a:	f04f 0300 	mov.w	r3, #0
 800dc3e:	018b      	lsls	r3, r1, #6
 800dc40:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800dc44:	0182      	lsls	r2, r0, #6
 800dc46:	1a12      	subs	r2, r2, r0
 800dc48:	eb63 0301 	sbc.w	r3, r3, r1
 800dc4c:	f04f 0000 	mov.w	r0, #0
 800dc50:	f04f 0100 	mov.w	r1, #0
 800dc54:	00d9      	lsls	r1, r3, #3
 800dc56:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800dc5a:	00d0      	lsls	r0, r2, #3
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	460b      	mov	r3, r1
 800dc60:	eb12 0208 	adds.w	r2, r2, r8
 800dc64:	eb43 0309 	adc.w	r3, r3, r9
 800dc68:	f04f 0000 	mov.w	r0, #0
 800dc6c:	f04f 0100 	mov.w	r1, #0
 800dc70:	0259      	lsls	r1, r3, #9
 800dc72:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800dc76:	0250      	lsls	r0, r2, #9
 800dc78:	4602      	mov	r2, r0
 800dc7a:	460b      	mov	r3, r1
 800dc7c:	4610      	mov	r0, r2
 800dc7e:	4619      	mov	r1, r3
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	461a      	mov	r2, r3
 800dc84:	f04f 0300 	mov.w	r3, #0
 800dc88:	f7f2 fffe 	bl	8000c88 <__aeabi_uldivmod>
 800dc8c:	4602      	mov	r2, r0
 800dc8e:	460b      	mov	r3, r1
 800dc90:	4613      	mov	r3, r2
 800dc92:	60fb      	str	r3, [r7, #12]
 800dc94:	e04a      	b.n	800dd2c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dc96:	4b31      	ldr	r3, [pc, #196]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dc98:	685b      	ldr	r3, [r3, #4]
 800dc9a:	099b      	lsrs	r3, r3, #6
 800dc9c:	461a      	mov	r2, r3
 800dc9e:	f04f 0300 	mov.w	r3, #0
 800dca2:	f240 10ff 	movw	r0, #511	; 0x1ff
 800dca6:	f04f 0100 	mov.w	r1, #0
 800dcaa:	ea02 0400 	and.w	r4, r2, r0
 800dcae:	ea03 0501 	and.w	r5, r3, r1
 800dcb2:	4620      	mov	r0, r4
 800dcb4:	4629      	mov	r1, r5
 800dcb6:	f04f 0200 	mov.w	r2, #0
 800dcba:	f04f 0300 	mov.w	r3, #0
 800dcbe:	014b      	lsls	r3, r1, #5
 800dcc0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800dcc4:	0142      	lsls	r2, r0, #5
 800dcc6:	4610      	mov	r0, r2
 800dcc8:	4619      	mov	r1, r3
 800dcca:	1b00      	subs	r0, r0, r4
 800dccc:	eb61 0105 	sbc.w	r1, r1, r5
 800dcd0:	f04f 0200 	mov.w	r2, #0
 800dcd4:	f04f 0300 	mov.w	r3, #0
 800dcd8:	018b      	lsls	r3, r1, #6
 800dcda:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800dcde:	0182      	lsls	r2, r0, #6
 800dce0:	1a12      	subs	r2, r2, r0
 800dce2:	eb63 0301 	sbc.w	r3, r3, r1
 800dce6:	f04f 0000 	mov.w	r0, #0
 800dcea:	f04f 0100 	mov.w	r1, #0
 800dcee:	00d9      	lsls	r1, r3, #3
 800dcf0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800dcf4:	00d0      	lsls	r0, r2, #3
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	460b      	mov	r3, r1
 800dcfa:	1912      	adds	r2, r2, r4
 800dcfc:	eb45 0303 	adc.w	r3, r5, r3
 800dd00:	f04f 0000 	mov.w	r0, #0
 800dd04:	f04f 0100 	mov.w	r1, #0
 800dd08:	0299      	lsls	r1, r3, #10
 800dd0a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800dd0e:	0290      	lsls	r0, r2, #10
 800dd10:	4602      	mov	r2, r0
 800dd12:	460b      	mov	r3, r1
 800dd14:	4610      	mov	r0, r2
 800dd16:	4619      	mov	r1, r3
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	f04f 0300 	mov.w	r3, #0
 800dd20:	f7f2 ffb2 	bl	8000c88 <__aeabi_uldivmod>
 800dd24:	4602      	mov	r2, r0
 800dd26:	460b      	mov	r3, r1
 800dd28:	4613      	mov	r3, r2
 800dd2a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800dd2c:	4b0b      	ldr	r3, [pc, #44]	; (800dd5c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dd2e:	685b      	ldr	r3, [r3, #4]
 800dd30:	0c1b      	lsrs	r3, r3, #16
 800dd32:	f003 0303 	and.w	r3, r3, #3
 800dd36:	3301      	adds	r3, #1
 800dd38:	005b      	lsls	r3, r3, #1
 800dd3a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800dd3c:	68fa      	ldr	r2, [r7, #12]
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd44:	60bb      	str	r3, [r7, #8]
      break;
 800dd46:	e002      	b.n	800dd4e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800dd48:	4b05      	ldr	r3, [pc, #20]	; (800dd60 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800dd4a:	60bb      	str	r3, [r7, #8]
      break;
 800dd4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800dd4e:	68bb      	ldr	r3, [r7, #8]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800dd5a:	bf00      	nop
 800dd5c:	40023800 	.word	0x40023800
 800dd60:	00f42400 	.word	0x00f42400
 800dd64:	007a1200 	.word	0x007a1200

0800dd68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dd6c:	4b03      	ldr	r3, [pc, #12]	; (800dd7c <HAL_RCC_GetHCLKFreq+0x14>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	46bd      	mov	sp, r7
 800dd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd78:	4770      	bx	lr
 800dd7a:	bf00      	nop
 800dd7c:	2000208c 	.word	0x2000208c

0800dd80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800dd84:	f7ff fff0 	bl	800dd68 <HAL_RCC_GetHCLKFreq>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	4b05      	ldr	r3, [pc, #20]	; (800dda0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dd8c:	689b      	ldr	r3, [r3, #8]
 800dd8e:	0a9b      	lsrs	r3, r3, #10
 800dd90:	f003 0307 	and.w	r3, r3, #7
 800dd94:	4903      	ldr	r1, [pc, #12]	; (800dda4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dd96:	5ccb      	ldrb	r3, [r1, r3]
 800dd98:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	bd80      	pop	{r7, pc}
 800dda0:	40023800 	.word	0x40023800
 800dda4:	0801c2d8 	.word	0x0801c2d8

0800dda8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ddac:	f7ff ffdc 	bl	800dd68 <HAL_RCC_GetHCLKFreq>
 800ddb0:	4602      	mov	r2, r0
 800ddb2:	4b05      	ldr	r3, [pc, #20]	; (800ddc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ddb4:	689b      	ldr	r3, [r3, #8]
 800ddb6:	0b5b      	lsrs	r3, r3, #13
 800ddb8:	f003 0307 	and.w	r3, r3, #7
 800ddbc:	4903      	ldr	r1, [pc, #12]	; (800ddcc <HAL_RCC_GetPCLK2Freq+0x24>)
 800ddbe:	5ccb      	ldrb	r3, [r1, r3]
 800ddc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	bd80      	pop	{r7, pc}
 800ddc8:	40023800 	.word	0x40023800
 800ddcc:	0801c2d8 	.word	0x0801c2d8

0800ddd0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
 800ddd8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	220f      	movs	r2, #15
 800ddde:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800dde0:	4b12      	ldr	r3, [pc, #72]	; (800de2c <HAL_RCC_GetClockConfig+0x5c>)
 800dde2:	689b      	ldr	r3, [r3, #8]
 800dde4:	f003 0203 	and.w	r2, r3, #3
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800ddec:	4b0f      	ldr	r3, [pc, #60]	; (800de2c <HAL_RCC_GetClockConfig+0x5c>)
 800ddee:	689b      	ldr	r3, [r3, #8]
 800ddf0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800ddf8:	4b0c      	ldr	r3, [pc, #48]	; (800de2c <HAL_RCC_GetClockConfig+0x5c>)
 800ddfa:	689b      	ldr	r3, [r3, #8]
 800ddfc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800de04:	4b09      	ldr	r3, [pc, #36]	; (800de2c <HAL_RCC_GetClockConfig+0x5c>)
 800de06:	689b      	ldr	r3, [r3, #8]
 800de08:	08db      	lsrs	r3, r3, #3
 800de0a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800de12:	4b07      	ldr	r3, [pc, #28]	; (800de30 <HAL_RCC_GetClockConfig+0x60>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	f003 020f 	and.w	r2, r3, #15
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	601a      	str	r2, [r3, #0]
}
 800de1e:	bf00      	nop
 800de20:	370c      	adds	r7, #12
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr
 800de2a:	bf00      	nop
 800de2c:	40023800 	.word	0x40023800
 800de30:	40023c00 	.word	0x40023c00

0800de34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b082      	sub	sp, #8
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d101      	bne.n	800de46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800de42:	2301      	movs	r3, #1
 800de44:	e01d      	b.n	800de82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d106      	bne.n	800de60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2200      	movs	r2, #0
 800de56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f7fd f99a 	bl	800b194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2202      	movs	r2, #2
 800de64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681a      	ldr	r2, [r3, #0]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	3304      	adds	r3, #4
 800de70:	4619      	mov	r1, r3
 800de72:	4610      	mov	r0, r2
 800de74:	f000 fa46 	bl	800e304 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2201      	movs	r2, #1
 800de7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	3708      	adds	r7, #8
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800de8a:	b480      	push	{r7}
 800de8c:	b085      	sub	sp, #20
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2202      	movs	r2, #2
 800de96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	689b      	ldr	r3, [r3, #8]
 800dea0:	f003 0307 	and.w	r3, r3, #7
 800dea4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	2b06      	cmp	r3, #6
 800deaa:	d007      	beq.n	800debc <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	681a      	ldr	r2, [r3, #0]
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	f042 0201 	orr.w	r2, r2, #1
 800deba:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2201      	movs	r2, #1
 800dec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800dec4:	2300      	movs	r3, #0
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	3714      	adds	r7, #20
 800deca:	46bd      	mov	sp, r7
 800decc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded0:	4770      	bx	lr

0800ded2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ded2:	b480      	push	{r7}
 800ded4:	b085      	sub	sp, #20
 800ded6:	af00      	add	r7, sp, #0
 800ded8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	68da      	ldr	r2, [r3, #12]
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	f042 0201 	orr.w	r2, r2, #1
 800dee8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	f003 0307 	and.w	r3, r3, #7
 800def4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	2b06      	cmp	r3, #6
 800defa:	d007      	beq.n	800df0c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	681a      	ldr	r2, [r3, #0]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	f042 0201 	orr.w	r2, r2, #1
 800df0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800df0c:	2300      	movs	r3, #0
}
 800df0e:	4618      	mov	r0, r3
 800df10:	3714      	adds	r7, #20
 800df12:	46bd      	mov	sp, r7
 800df14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df18:	4770      	bx	lr

0800df1a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800df1a:	b580      	push	{r7, lr}
 800df1c:	b082      	sub	sp, #8
 800df1e:	af00      	add	r7, sp, #0
 800df20:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	691b      	ldr	r3, [r3, #16]
 800df28:	f003 0302 	and.w	r3, r3, #2
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	d122      	bne.n	800df76 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	68db      	ldr	r3, [r3, #12]
 800df36:	f003 0302 	and.w	r3, r3, #2
 800df3a:	2b02      	cmp	r3, #2
 800df3c:	d11b      	bne.n	800df76 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	f06f 0202 	mvn.w	r2, #2
 800df46:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2201      	movs	r2, #1
 800df4c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	699b      	ldr	r3, [r3, #24]
 800df54:	f003 0303 	and.w	r3, r3, #3
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d003      	beq.n	800df64 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 f9b2 	bl	800e2c6 <HAL_TIM_IC_CaptureCallback>
 800df62:	e005      	b.n	800df70 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 f9a4 	bl	800e2b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 f9b5 	bl	800e2da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2200      	movs	r2, #0
 800df74:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	691b      	ldr	r3, [r3, #16]
 800df7c:	f003 0304 	and.w	r3, r3, #4
 800df80:	2b04      	cmp	r3, #4
 800df82:	d122      	bne.n	800dfca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	68db      	ldr	r3, [r3, #12]
 800df8a:	f003 0304 	and.w	r3, r3, #4
 800df8e:	2b04      	cmp	r3, #4
 800df90:	d11b      	bne.n	800dfca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f06f 0204 	mvn.w	r2, #4
 800df9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2202      	movs	r2, #2
 800dfa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	699b      	ldr	r3, [r3, #24]
 800dfa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d003      	beq.n	800dfb8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f000 f988 	bl	800e2c6 <HAL_TIM_IC_CaptureCallback>
 800dfb6:	e005      	b.n	800dfc4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	f000 f97a 	bl	800e2b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f000 f98b 	bl	800e2da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	691b      	ldr	r3, [r3, #16]
 800dfd0:	f003 0308 	and.w	r3, r3, #8
 800dfd4:	2b08      	cmp	r3, #8
 800dfd6:	d122      	bne.n	800e01e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	68db      	ldr	r3, [r3, #12]
 800dfde:	f003 0308 	and.w	r3, r3, #8
 800dfe2:	2b08      	cmp	r3, #8
 800dfe4:	d11b      	bne.n	800e01e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	f06f 0208 	mvn.w	r2, #8
 800dfee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2204      	movs	r2, #4
 800dff4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	69db      	ldr	r3, [r3, #28]
 800dffc:	f003 0303 	and.w	r3, r3, #3
 800e000:	2b00      	cmp	r3, #0
 800e002:	d003      	beq.n	800e00c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f000 f95e 	bl	800e2c6 <HAL_TIM_IC_CaptureCallback>
 800e00a:	e005      	b.n	800e018 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f000 f950 	bl	800e2b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e012:	6878      	ldr	r0, [r7, #4]
 800e014:	f000 f961 	bl	800e2da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2200      	movs	r2, #0
 800e01c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	691b      	ldr	r3, [r3, #16]
 800e024:	f003 0310 	and.w	r3, r3, #16
 800e028:	2b10      	cmp	r3, #16
 800e02a:	d122      	bne.n	800e072 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	68db      	ldr	r3, [r3, #12]
 800e032:	f003 0310 	and.w	r3, r3, #16
 800e036:	2b10      	cmp	r3, #16
 800e038:	d11b      	bne.n	800e072 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f06f 0210 	mvn.w	r2, #16
 800e042:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2208      	movs	r2, #8
 800e048:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	69db      	ldr	r3, [r3, #28]
 800e050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e054:	2b00      	cmp	r3, #0
 800e056:	d003      	beq.n	800e060 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e058:	6878      	ldr	r0, [r7, #4]
 800e05a:	f000 f934 	bl	800e2c6 <HAL_TIM_IC_CaptureCallback>
 800e05e:	e005      	b.n	800e06c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e060:	6878      	ldr	r0, [r7, #4]
 800e062:	f000 f926 	bl	800e2b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 f937 	bl	800e2da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2200      	movs	r2, #0
 800e070:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	691b      	ldr	r3, [r3, #16]
 800e078:	f003 0301 	and.w	r3, r3, #1
 800e07c:	2b01      	cmp	r3, #1
 800e07e:	d10e      	bne.n	800e09e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	68db      	ldr	r3, [r3, #12]
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	2b01      	cmp	r3, #1
 800e08c:	d107      	bne.n	800e09e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	f06f 0201 	mvn.w	r2, #1
 800e096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f7f7 fab1 	bl	8005600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	691b      	ldr	r3, [r3, #16]
 800e0a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0a8:	2b80      	cmp	r3, #128	; 0x80
 800e0aa:	d10e      	bne.n	800e0ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	68db      	ldr	r3, [r3, #12]
 800e0b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0b6:	2b80      	cmp	r3, #128	; 0x80
 800e0b8:	d107      	bne.n	800e0ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e0c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e0c4:	6878      	ldr	r0, [r7, #4]
 800e0c6:	f000 fadd 	bl	800e684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	691b      	ldr	r3, [r3, #16]
 800e0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0d4:	2b40      	cmp	r3, #64	; 0x40
 800e0d6:	d10e      	bne.n	800e0f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	68db      	ldr	r3, [r3, #12]
 800e0de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0e2:	2b40      	cmp	r3, #64	; 0x40
 800e0e4:	d107      	bne.n	800e0f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e0ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 f8fc 	bl	800e2ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	691b      	ldr	r3, [r3, #16]
 800e0fc:	f003 0320 	and.w	r3, r3, #32
 800e100:	2b20      	cmp	r3, #32
 800e102:	d10e      	bne.n	800e122 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	68db      	ldr	r3, [r3, #12]
 800e10a:	f003 0320 	and.w	r3, r3, #32
 800e10e:	2b20      	cmp	r3, #32
 800e110:	d107      	bne.n	800e122 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	f06f 0220 	mvn.w	r2, #32
 800e11a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 faa7 	bl	800e670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e122:	bf00      	nop
 800e124:	3708      	adds	r7, #8
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}

0800e12a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e12a:	b580      	push	{r7, lr}
 800e12c:	b084      	sub	sp, #16
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
 800e132:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d101      	bne.n	800e142 <HAL_TIM_ConfigClockSource+0x18>
 800e13e:	2302      	movs	r3, #2
 800e140:	e0b3      	b.n	800e2aa <HAL_TIM_ConfigClockSource+0x180>
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2201      	movs	r2, #1
 800e146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2202      	movs	r2, #2
 800e14e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	689b      	ldr	r3, [r3, #8]
 800e158:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e160:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e168:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	68fa      	ldr	r2, [r7, #12]
 800e170:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e17a:	d03e      	beq.n	800e1fa <HAL_TIM_ConfigClockSource+0xd0>
 800e17c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e180:	f200 8087 	bhi.w	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e188:	f000 8085 	beq.w	800e296 <HAL_TIM_ConfigClockSource+0x16c>
 800e18c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e190:	d87f      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e192:	2b70      	cmp	r3, #112	; 0x70
 800e194:	d01a      	beq.n	800e1cc <HAL_TIM_ConfigClockSource+0xa2>
 800e196:	2b70      	cmp	r3, #112	; 0x70
 800e198:	d87b      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e19a:	2b60      	cmp	r3, #96	; 0x60
 800e19c:	d050      	beq.n	800e240 <HAL_TIM_ConfigClockSource+0x116>
 800e19e:	2b60      	cmp	r3, #96	; 0x60
 800e1a0:	d877      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e1a2:	2b50      	cmp	r3, #80	; 0x50
 800e1a4:	d03c      	beq.n	800e220 <HAL_TIM_ConfigClockSource+0xf6>
 800e1a6:	2b50      	cmp	r3, #80	; 0x50
 800e1a8:	d873      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e1aa:	2b40      	cmp	r3, #64	; 0x40
 800e1ac:	d058      	beq.n	800e260 <HAL_TIM_ConfigClockSource+0x136>
 800e1ae:	2b40      	cmp	r3, #64	; 0x40
 800e1b0:	d86f      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e1b2:	2b30      	cmp	r3, #48	; 0x30
 800e1b4:	d064      	beq.n	800e280 <HAL_TIM_ConfigClockSource+0x156>
 800e1b6:	2b30      	cmp	r3, #48	; 0x30
 800e1b8:	d86b      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e1ba:	2b20      	cmp	r3, #32
 800e1bc:	d060      	beq.n	800e280 <HAL_TIM_ConfigClockSource+0x156>
 800e1be:	2b20      	cmp	r3, #32
 800e1c0:	d867      	bhi.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d05c      	beq.n	800e280 <HAL_TIM_ConfigClockSource+0x156>
 800e1c6:	2b10      	cmp	r3, #16
 800e1c8:	d05a      	beq.n	800e280 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800e1ca:	e062      	b.n	800e292 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6818      	ldr	r0, [r3, #0]
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	6899      	ldr	r1, [r3, #8]
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	685a      	ldr	r2, [r3, #4]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	68db      	ldr	r3, [r3, #12]
 800e1dc:	f000 f9ac 	bl	800e538 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	689b      	ldr	r3, [r3, #8]
 800e1e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e1ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	68fa      	ldr	r2, [r7, #12]
 800e1f6:	609a      	str	r2, [r3, #8]
      break;
 800e1f8:	e04e      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6818      	ldr	r0, [r3, #0]
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	6899      	ldr	r1, [r3, #8]
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	685a      	ldr	r2, [r3, #4]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	f000 f995 	bl	800e538 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	689a      	ldr	r2, [r3, #8]
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e21c:	609a      	str	r2, [r3, #8]
      break;
 800e21e:	e03b      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	6818      	ldr	r0, [r3, #0]
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	6859      	ldr	r1, [r3, #4]
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	68db      	ldr	r3, [r3, #12]
 800e22c:	461a      	mov	r2, r3
 800e22e:	f000 f909 	bl	800e444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	2150      	movs	r1, #80	; 0x50
 800e238:	4618      	mov	r0, r3
 800e23a:	f000 f962 	bl	800e502 <TIM_ITRx_SetConfig>
      break;
 800e23e:	e02b      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6818      	ldr	r0, [r3, #0]
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	6859      	ldr	r1, [r3, #4]
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	68db      	ldr	r3, [r3, #12]
 800e24c:	461a      	mov	r2, r3
 800e24e:	f000 f928 	bl	800e4a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	2160      	movs	r1, #96	; 0x60
 800e258:	4618      	mov	r0, r3
 800e25a:	f000 f952 	bl	800e502 <TIM_ITRx_SetConfig>
      break;
 800e25e:	e01b      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	6818      	ldr	r0, [r3, #0]
 800e264:	683b      	ldr	r3, [r7, #0]
 800e266:	6859      	ldr	r1, [r3, #4]
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	68db      	ldr	r3, [r3, #12]
 800e26c:	461a      	mov	r2, r3
 800e26e:	f000 f8e9 	bl	800e444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	2140      	movs	r1, #64	; 0x40
 800e278:	4618      	mov	r0, r3
 800e27a:	f000 f942 	bl	800e502 <TIM_ITRx_SetConfig>
      break;
 800e27e:	e00b      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681a      	ldr	r2, [r3, #0]
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	4619      	mov	r1, r3
 800e28a:	4610      	mov	r0, r2
 800e28c:	f000 f939 	bl	800e502 <TIM_ITRx_SetConfig>
      break;
 800e290:	e002      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800e292:	bf00      	nop
 800e294:	e000      	b.n	800e298 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800e296:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2201      	movs	r2, #1
 800e29c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3710      	adds	r7, #16
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e2b2:	b480      	push	{r7}
 800e2b4:	b083      	sub	sp, #12
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e2ba:	bf00      	nop
 800e2bc:	370c      	adds	r7, #12
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c4:	4770      	bx	lr

0800e2c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e2c6:	b480      	push	{r7}
 800e2c8:	b083      	sub	sp, #12
 800e2ca:	af00      	add	r7, sp, #0
 800e2cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e2ce:	bf00      	nop
 800e2d0:	370c      	adds	r7, #12
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d8:	4770      	bx	lr

0800e2da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e2da:	b480      	push	{r7}
 800e2dc:	b083      	sub	sp, #12
 800e2de:	af00      	add	r7, sp, #0
 800e2e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e2e2:	bf00      	nop
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ec:	4770      	bx	lr

0800e2ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e2ee:	b480      	push	{r7}
 800e2f0:	b083      	sub	sp, #12
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e2f6:	bf00      	nop
 800e2f8:	370c      	adds	r7, #12
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e300:	4770      	bx	lr
	...

0800e304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e304:	b480      	push	{r7}
 800e306:	b085      	sub	sp, #20
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	4a40      	ldr	r2, [pc, #256]	; (800e418 <TIM_Base_SetConfig+0x114>)
 800e318:	4293      	cmp	r3, r2
 800e31a:	d013      	beq.n	800e344 <TIM_Base_SetConfig+0x40>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e322:	d00f      	beq.n	800e344 <TIM_Base_SetConfig+0x40>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	4a3d      	ldr	r2, [pc, #244]	; (800e41c <TIM_Base_SetConfig+0x118>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d00b      	beq.n	800e344 <TIM_Base_SetConfig+0x40>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	4a3c      	ldr	r2, [pc, #240]	; (800e420 <TIM_Base_SetConfig+0x11c>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d007      	beq.n	800e344 <TIM_Base_SetConfig+0x40>
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	4a3b      	ldr	r2, [pc, #236]	; (800e424 <TIM_Base_SetConfig+0x120>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d003      	beq.n	800e344 <TIM_Base_SetConfig+0x40>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	4a3a      	ldr	r2, [pc, #232]	; (800e428 <TIM_Base_SetConfig+0x124>)
 800e340:	4293      	cmp	r3, r2
 800e342:	d108      	bne.n	800e356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e34a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	685b      	ldr	r3, [r3, #4]
 800e350:	68fa      	ldr	r2, [r7, #12]
 800e352:	4313      	orrs	r3, r2
 800e354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	4a2f      	ldr	r2, [pc, #188]	; (800e418 <TIM_Base_SetConfig+0x114>)
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d02b      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e364:	d027      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	4a2c      	ldr	r2, [pc, #176]	; (800e41c <TIM_Base_SetConfig+0x118>)
 800e36a:	4293      	cmp	r3, r2
 800e36c:	d023      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	4a2b      	ldr	r2, [pc, #172]	; (800e420 <TIM_Base_SetConfig+0x11c>)
 800e372:	4293      	cmp	r3, r2
 800e374:	d01f      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	4a2a      	ldr	r2, [pc, #168]	; (800e424 <TIM_Base_SetConfig+0x120>)
 800e37a:	4293      	cmp	r3, r2
 800e37c:	d01b      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	4a29      	ldr	r2, [pc, #164]	; (800e428 <TIM_Base_SetConfig+0x124>)
 800e382:	4293      	cmp	r3, r2
 800e384:	d017      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	4a28      	ldr	r2, [pc, #160]	; (800e42c <TIM_Base_SetConfig+0x128>)
 800e38a:	4293      	cmp	r3, r2
 800e38c:	d013      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	4a27      	ldr	r2, [pc, #156]	; (800e430 <TIM_Base_SetConfig+0x12c>)
 800e392:	4293      	cmp	r3, r2
 800e394:	d00f      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	4a26      	ldr	r2, [pc, #152]	; (800e434 <TIM_Base_SetConfig+0x130>)
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d00b      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	4a25      	ldr	r2, [pc, #148]	; (800e438 <TIM_Base_SetConfig+0x134>)
 800e3a2:	4293      	cmp	r3, r2
 800e3a4:	d007      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	4a24      	ldr	r2, [pc, #144]	; (800e43c <TIM_Base_SetConfig+0x138>)
 800e3aa:	4293      	cmp	r3, r2
 800e3ac:	d003      	beq.n	800e3b6 <TIM_Base_SetConfig+0xb2>
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	4a23      	ldr	r2, [pc, #140]	; (800e440 <TIM_Base_SetConfig+0x13c>)
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d108      	bne.n	800e3c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e3bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	68db      	ldr	r3, [r3, #12]
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	4313      	orrs	r3, r2
 800e3c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	695b      	ldr	r3, [r3, #20]
 800e3d2:	4313      	orrs	r3, r2
 800e3d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	68fa      	ldr	r2, [r7, #12]
 800e3da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	689a      	ldr	r2, [r3, #8]
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	4a0a      	ldr	r2, [pc, #40]	; (800e418 <TIM_Base_SetConfig+0x114>)
 800e3f0:	4293      	cmp	r3, r2
 800e3f2:	d003      	beq.n	800e3fc <TIM_Base_SetConfig+0xf8>
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	4a0c      	ldr	r2, [pc, #48]	; (800e428 <TIM_Base_SetConfig+0x124>)
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d103      	bne.n	800e404 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	691a      	ldr	r2, [r3, #16]
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2201      	movs	r2, #1
 800e408:	615a      	str	r2, [r3, #20]
}
 800e40a:	bf00      	nop
 800e40c:	3714      	adds	r7, #20
 800e40e:	46bd      	mov	sp, r7
 800e410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e414:	4770      	bx	lr
 800e416:	bf00      	nop
 800e418:	40010000 	.word	0x40010000
 800e41c:	40000400 	.word	0x40000400
 800e420:	40000800 	.word	0x40000800
 800e424:	40000c00 	.word	0x40000c00
 800e428:	40010400 	.word	0x40010400
 800e42c:	40014000 	.word	0x40014000
 800e430:	40014400 	.word	0x40014400
 800e434:	40014800 	.word	0x40014800
 800e438:	40001800 	.word	0x40001800
 800e43c:	40001c00 	.word	0x40001c00
 800e440:	40002000 	.word	0x40002000

0800e444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e444:	b480      	push	{r7}
 800e446:	b087      	sub	sp, #28
 800e448:	af00      	add	r7, sp, #0
 800e44a:	60f8      	str	r0, [r7, #12]
 800e44c:	60b9      	str	r1, [r7, #8]
 800e44e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	6a1b      	ldr	r3, [r3, #32]
 800e454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	6a1b      	ldr	r3, [r3, #32]
 800e45a:	f023 0201 	bic.w	r2, r3, #1
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	699b      	ldr	r3, [r3, #24]
 800e466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e46e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	011b      	lsls	r3, r3, #4
 800e474:	693a      	ldr	r2, [r7, #16]
 800e476:	4313      	orrs	r3, r2
 800e478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e47a:	697b      	ldr	r3, [r7, #20]
 800e47c:	f023 030a 	bic.w	r3, r3, #10
 800e480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e482:	697a      	ldr	r2, [r7, #20]
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	4313      	orrs	r3, r2
 800e488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	693a      	ldr	r2, [r7, #16]
 800e48e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	697a      	ldr	r2, [r7, #20]
 800e494:	621a      	str	r2, [r3, #32]
}
 800e496:	bf00      	nop
 800e498:	371c      	adds	r7, #28
 800e49a:	46bd      	mov	sp, r7
 800e49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a0:	4770      	bx	lr

0800e4a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e4a2:	b480      	push	{r7}
 800e4a4:	b087      	sub	sp, #28
 800e4a6:	af00      	add	r7, sp, #0
 800e4a8:	60f8      	str	r0, [r7, #12]
 800e4aa:	60b9      	str	r1, [r7, #8]
 800e4ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	6a1b      	ldr	r3, [r3, #32]
 800e4b2:	f023 0210 	bic.w	r2, r3, #16
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	699b      	ldr	r3, [r3, #24]
 800e4be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	6a1b      	ldr	r3, [r3, #32]
 800e4c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e4c6:	697b      	ldr	r3, [r7, #20]
 800e4c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e4cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	031b      	lsls	r3, r3, #12
 800e4d2:	697a      	ldr	r2, [r7, #20]
 800e4d4:	4313      	orrs	r3, r2
 800e4d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e4d8:	693b      	ldr	r3, [r7, #16]
 800e4da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e4de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	011b      	lsls	r3, r3, #4
 800e4e4:	693a      	ldr	r2, [r7, #16]
 800e4e6:	4313      	orrs	r3, r2
 800e4e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	697a      	ldr	r2, [r7, #20]
 800e4ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	693a      	ldr	r2, [r7, #16]
 800e4f4:	621a      	str	r2, [r3, #32]
}
 800e4f6:	bf00      	nop
 800e4f8:	371c      	adds	r7, #28
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e500:	4770      	bx	lr

0800e502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e502:	b480      	push	{r7}
 800e504:	b085      	sub	sp, #20
 800e506:	af00      	add	r7, sp, #0
 800e508:	6078      	str	r0, [r7, #4]
 800e50a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	689b      	ldr	r3, [r3, #8]
 800e510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e51a:	683a      	ldr	r2, [r7, #0]
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	4313      	orrs	r3, r2
 800e520:	f043 0307 	orr.w	r3, r3, #7
 800e524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	68fa      	ldr	r2, [r7, #12]
 800e52a:	609a      	str	r2, [r3, #8]
}
 800e52c:	bf00      	nop
 800e52e:	3714      	adds	r7, #20
 800e530:	46bd      	mov	sp, r7
 800e532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e536:	4770      	bx	lr

0800e538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e538:	b480      	push	{r7}
 800e53a:	b087      	sub	sp, #28
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	60f8      	str	r0, [r7, #12]
 800e540:	60b9      	str	r1, [r7, #8]
 800e542:	607a      	str	r2, [r7, #4]
 800e544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	689b      	ldr	r3, [r3, #8]
 800e54a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	021a      	lsls	r2, r3, #8
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	431a      	orrs	r2, r3
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	4313      	orrs	r3, r2
 800e560:	697a      	ldr	r2, [r7, #20]
 800e562:	4313      	orrs	r3, r2
 800e564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	697a      	ldr	r2, [r7, #20]
 800e56a:	609a      	str	r2, [r3, #8]
}
 800e56c:	bf00      	nop
 800e56e:	371c      	adds	r7, #28
 800e570:	46bd      	mov	sp, r7
 800e572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e576:	4770      	bx	lr

0800e578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e578:	b480      	push	{r7}
 800e57a:	b085      	sub	sp, #20
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
 800e580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e588:	2b01      	cmp	r3, #1
 800e58a:	d101      	bne.n	800e590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e58c:	2302      	movs	r3, #2
 800e58e:	e05a      	b.n	800e646 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	2201      	movs	r2, #1
 800e594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2202      	movs	r2, #2
 800e59c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	685b      	ldr	r3, [r3, #4]
 800e5a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	689b      	ldr	r3, [r3, #8]
 800e5ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	68fa      	ldr	r2, [r7, #12]
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	68fa      	ldr	r2, [r7, #12]
 800e5c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4a21      	ldr	r2, [pc, #132]	; (800e654 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d022      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5dc:	d01d      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	4a1d      	ldr	r2, [pc, #116]	; (800e658 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e5e4:	4293      	cmp	r3, r2
 800e5e6:	d018      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	4a1b      	ldr	r2, [pc, #108]	; (800e65c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	d013      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	4a1a      	ldr	r2, [pc, #104]	; (800e660 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	d00e      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	4a18      	ldr	r2, [pc, #96]	; (800e664 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d009      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	4a17      	ldr	r2, [pc, #92]	; (800e668 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e60c:	4293      	cmp	r3, r2
 800e60e:	d004      	beq.n	800e61a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	4a15      	ldr	r2, [pc, #84]	; (800e66c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e616:	4293      	cmp	r3, r2
 800e618:	d10c      	bne.n	800e634 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e620:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	68ba      	ldr	r2, [r7, #8]
 800e628:	4313      	orrs	r3, r2
 800e62a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	68ba      	ldr	r2, [r7, #8]
 800e632:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2201      	movs	r2, #1
 800e638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2200      	movs	r2, #0
 800e640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e644:	2300      	movs	r3, #0
}
 800e646:	4618      	mov	r0, r3
 800e648:	3714      	adds	r7, #20
 800e64a:	46bd      	mov	sp, r7
 800e64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e650:	4770      	bx	lr
 800e652:	bf00      	nop
 800e654:	40010000 	.word	0x40010000
 800e658:	40000400 	.word	0x40000400
 800e65c:	40000800 	.word	0x40000800
 800e660:	40000c00 	.word	0x40000c00
 800e664:	40010400 	.word	0x40010400
 800e668:	40014000 	.word	0x40014000
 800e66c:	40001800 	.word	0x40001800

0800e670 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e670:	b480      	push	{r7}
 800e672:	b083      	sub	sp, #12
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e678:	bf00      	nop
 800e67a:	370c      	adds	r7, #12
 800e67c:	46bd      	mov	sp, r7
 800e67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e682:	4770      	bx	lr

0800e684 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e68c:	bf00      	nop
 800e68e:	370c      	adds	r7, #12
 800e690:	46bd      	mov	sp, r7
 800e692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e696:	4770      	bx	lr

0800e698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b082      	sub	sp, #8
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d101      	bne.n	800e6aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	e03f      	b.n	800e72a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e6b0:	b2db      	uxtb	r3, r3
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d106      	bne.n	800e6c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f7fc fdce 	bl	800b260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2224      	movs	r2, #36	; 0x24
 800e6c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	68da      	ldr	r2, [r3, #12]
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e6da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f000 fb6b 	bl	800edb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	691a      	ldr	r2, [r3, #16]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e6f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	695a      	ldr	r2, [r3, #20]
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	68da      	ldr	r2, [r3, #12]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2200      	movs	r2, #0
 800e716:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2220      	movs	r2, #32
 800e71c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2220      	movs	r2, #32
 800e724:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e728:	2300      	movs	r3, #0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3708      	adds	r7, #8
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
	...

0800e734 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b086      	sub	sp, #24
 800e738:	af00      	add	r7, sp, #0
 800e73a:	60f8      	str	r0, [r7, #12]
 800e73c:	60b9      	str	r1, [r7, #8]
 800e73e:	4613      	mov	r3, r2
 800e740:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e748:	b2db      	uxtb	r3, r3
 800e74a:	2b20      	cmp	r3, #32
 800e74c:	d153      	bne.n	800e7f6 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d002      	beq.n	800e75a <HAL_UART_Transmit_DMA+0x26>
 800e754:	88fb      	ldrh	r3, [r7, #6]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d101      	bne.n	800e75e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800e75a:	2301      	movs	r3, #1
 800e75c:	e04c      	b.n	800e7f8 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e764:	2b01      	cmp	r3, #1
 800e766:	d101      	bne.n	800e76c <HAL_UART_Transmit_DMA+0x38>
 800e768:	2302      	movs	r3, #2
 800e76a:	e045      	b.n	800e7f8 <HAL_UART_Transmit_DMA+0xc4>
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	2201      	movs	r2, #1
 800e770:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800e774:	68ba      	ldr	r2, [r7, #8]
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	88fa      	ldrh	r2, [r7, #6]
 800e77e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	88fa      	ldrh	r2, [r7, #6]
 800e784:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2200      	movs	r2, #0
 800e78a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2221      	movs	r2, #33	; 0x21
 800e790:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e798:	4a19      	ldr	r2, [pc, #100]	; (800e800 <HAL_UART_Transmit_DMA+0xcc>)
 800e79a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7a0:	4a18      	ldr	r2, [pc, #96]	; (800e804 <HAL_UART_Transmit_DMA+0xd0>)
 800e7a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7a8:	4a17      	ldr	r2, [pc, #92]	; (800e808 <HAL_UART_Transmit_DMA+0xd4>)
 800e7aa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800e7b4:	f107 0308 	add.w	r3, r7, #8
 800e7b8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	6819      	ldr	r1, [r3, #0]
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3304      	adds	r3, #4
 800e7c8:	461a      	mov	r2, r3
 800e7ca:	88fb      	ldrh	r3, [r7, #6]
 800e7cc:	f7fd f812 	bl	800b7f4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e7d8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	695a      	ldr	r2, [r3, #20]
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e7f0:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	e000      	b.n	800e7f8 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800e7f6:	2302      	movs	r3, #2
  }
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	3718      	adds	r7, #24
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	bd80      	pop	{r7, pc}
 800e800:	0800ea49 	.word	0x0800ea49
 800e804:	0800ea9b 	.word	0x0800ea9b
 800e808:	0800eab7 	.word	0x0800eab7

0800e80c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b088      	sub	sp, #32
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	68db      	ldr	r3, [r3, #12]
 800e822:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	695b      	ldr	r3, [r3, #20]
 800e82a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800e82c:	2300      	movs	r3, #0
 800e82e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800e830:	2300      	movs	r3, #0
 800e832:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800e834:	69fb      	ldr	r3, [r7, #28]
 800e836:	f003 030f 	and.w	r3, r3, #15
 800e83a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800e83c:	693b      	ldr	r3, [r7, #16]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d10d      	bne.n	800e85e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e842:	69fb      	ldr	r3, [r7, #28]
 800e844:	f003 0320 	and.w	r3, r3, #32
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d008      	beq.n	800e85e <HAL_UART_IRQHandler+0x52>
 800e84c:	69bb      	ldr	r3, [r7, #24]
 800e84e:	f003 0320 	and.w	r3, r3, #32
 800e852:	2b00      	cmp	r3, #0
 800e854:	d003      	beq.n	800e85e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f000 fa2d 	bl	800ecb6 <UART_Receive_IT>
      return;
 800e85c:	e0d0      	b.n	800ea00 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	2b00      	cmp	r3, #0
 800e862:	f000 80b0 	beq.w	800e9c6 <HAL_UART_IRQHandler+0x1ba>
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	f003 0301 	and.w	r3, r3, #1
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d105      	bne.n	800e87c <HAL_UART_IRQHandler+0x70>
 800e870:	69bb      	ldr	r3, [r7, #24]
 800e872:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800e876:	2b00      	cmp	r3, #0
 800e878:	f000 80a5 	beq.w	800e9c6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800e87c:	69fb      	ldr	r3, [r7, #28]
 800e87e:	f003 0301 	and.w	r3, r3, #1
 800e882:	2b00      	cmp	r3, #0
 800e884:	d00a      	beq.n	800e89c <HAL_UART_IRQHandler+0x90>
 800e886:	69bb      	ldr	r3, [r7, #24]
 800e888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d005      	beq.n	800e89c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e894:	f043 0201 	orr.w	r2, r3, #1
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e89c:	69fb      	ldr	r3, [r7, #28]
 800e89e:	f003 0304 	and.w	r3, r3, #4
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d00a      	beq.n	800e8bc <HAL_UART_IRQHandler+0xb0>
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	f003 0301 	and.w	r3, r3, #1
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d005      	beq.n	800e8bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8b4:	f043 0202 	orr.w	r2, r3, #2
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e8bc:	69fb      	ldr	r3, [r7, #28]
 800e8be:	f003 0302 	and.w	r3, r3, #2
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d00a      	beq.n	800e8dc <HAL_UART_IRQHandler+0xd0>
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	f003 0301 	and.w	r3, r3, #1
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d005      	beq.n	800e8dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8d4:	f043 0204 	orr.w	r2, r3, #4
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800e8dc:	69fb      	ldr	r3, [r7, #28]
 800e8de:	f003 0308 	and.w	r3, r3, #8
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00f      	beq.n	800e906 <HAL_UART_IRQHandler+0xfa>
 800e8e6:	69bb      	ldr	r3, [r7, #24]
 800e8e8:	f003 0320 	and.w	r3, r3, #32
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d104      	bne.n	800e8fa <HAL_UART_IRQHandler+0xee>
 800e8f0:	697b      	ldr	r3, [r7, #20]
 800e8f2:	f003 0301 	and.w	r3, r3, #1
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d005      	beq.n	800e906 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8fe:	f043 0208 	orr.w	r2, r3, #8
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d077      	beq.n	800e9fe <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e90e:	69fb      	ldr	r3, [r7, #28]
 800e910:	f003 0320 	and.w	r3, r3, #32
 800e914:	2b00      	cmp	r3, #0
 800e916:	d007      	beq.n	800e928 <HAL_UART_IRQHandler+0x11c>
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	f003 0320 	and.w	r3, r3, #32
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d002      	beq.n	800e928 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 f9c7 	bl	800ecb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	695b      	ldr	r3, [r3, #20]
 800e92e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e932:	2b40      	cmp	r3, #64	; 0x40
 800e934:	bf0c      	ite	eq
 800e936:	2301      	moveq	r3, #1
 800e938:	2300      	movne	r3, #0
 800e93a:	b2db      	uxtb	r3, r3
 800e93c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e942:	f003 0308 	and.w	r3, r3, #8
 800e946:	2b00      	cmp	r3, #0
 800e948:	d102      	bne.n	800e950 <HAL_UART_IRQHandler+0x144>
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d031      	beq.n	800e9b4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f000 f910 	bl	800eb76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	695b      	ldr	r3, [r3, #20]
 800e95c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e960:	2b40      	cmp	r3, #64	; 0x40
 800e962:	d123      	bne.n	800e9ac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	695a      	ldr	r2, [r3, #20]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e972:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d013      	beq.n	800e9a4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e980:	4a21      	ldr	r2, [pc, #132]	; (800ea08 <HAL_UART_IRQHandler+0x1fc>)
 800e982:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e988:	4618      	mov	r0, r3
 800e98a:	f7fc ff8b 	bl	800b8a4 <HAL_DMA_Abort_IT>
 800e98e:	4603      	mov	r3, r0
 800e990:	2b00      	cmp	r3, #0
 800e992:	d016      	beq.n	800e9c2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e99a:	687a      	ldr	r2, [r7, #4]
 800e99c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e99e:	4610      	mov	r0, r2
 800e9a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9a2:	e00e      	b.n	800e9c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 f845 	bl	800ea34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9aa:	e00a      	b.n	800e9c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f000 f841 	bl	800ea34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9b2:	e006      	b.n	800e9c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 f83d 	bl	800ea34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800e9c0:	e01d      	b.n	800e9fe <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e9c2:	bf00      	nop
    return;
 800e9c4:	e01b      	b.n	800e9fe <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d008      	beq.n	800e9e2 <HAL_UART_IRQHandler+0x1d6>
 800e9d0:	69bb      	ldr	r3, [r7, #24]
 800e9d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d003      	beq.n	800e9e2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f000 f8fd 	bl	800ebda <UART_Transmit_IT>
    return;
 800e9e0:	e00e      	b.n	800ea00 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e9e2:	69fb      	ldr	r3, [r7, #28]
 800e9e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d009      	beq.n	800ea00 <HAL_UART_IRQHandler+0x1f4>
 800e9ec:	69bb      	ldr	r3, [r7, #24]
 800e9ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d004      	beq.n	800ea00 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f000 f945 	bl	800ec86 <UART_EndTransmit_IT>
    return;
 800e9fc:	e000      	b.n	800ea00 <HAL_UART_IRQHandler+0x1f4>
    return;
 800e9fe:	bf00      	nop
  }
}
 800ea00:	3720      	adds	r7, #32
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}
 800ea06:	bf00      	nop
 800ea08:	0800ebb3 	.word	0x0800ebb3

0800ea0c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ea14:	bf00      	nop
 800ea16:	370c      	adds	r7, #12
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b083      	sub	sp, #12
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ea28:	bf00      	nop
 800ea2a:	370c      	adds	r7, #12
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea32:	4770      	bx	lr

0800ea34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b083      	sub	sp, #12
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ea3c:	bf00      	nop
 800ea3e:	370c      	adds	r7, #12
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr

0800ea48 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b084      	sub	sp, #16
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea54:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d113      	bne.n	800ea8c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	2200      	movs	r2, #0
 800ea68:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	695a      	ldr	r2, [r3, #20]
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ea78:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	68da      	ldr	r2, [r3, #12]
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea88:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ea8a:	e002      	b.n	800ea92 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800ea8c:	68f8      	ldr	r0, [r7, #12]
 800ea8e:	f7fc fc69 	bl	800b364 <HAL_UART_TxCpltCallback>
}
 800ea92:	bf00      	nop
 800ea94:	3710      	adds	r7, #16
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}

0800ea9a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ea9a:	b580      	push	{r7, lr}
 800ea9c:	b084      	sub	sp, #16
 800ea9e:	af00      	add	r7, sp, #0
 800eaa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eaa6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800eaa8:	68f8      	ldr	r0, [r7, #12]
 800eaaa:	f7ff ffaf 	bl	800ea0c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eaae:	bf00      	nop
 800eab0:	3710      	adds	r7, #16
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bd80      	pop	{r7, pc}

0800eab6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800eab6:	b580      	push	{r7, lr}
 800eab8:	b084      	sub	sp, #16
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800eabe:	2300      	movs	r3, #0
 800eac0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eac6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	695b      	ldr	r3, [r3, #20]
 800eace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ead2:	2b80      	cmp	r3, #128	; 0x80
 800ead4:	bf0c      	ite	eq
 800ead6:	2301      	moveq	r3, #1
 800ead8:	2300      	movne	r3, #0
 800eada:	b2db      	uxtb	r3, r3
 800eadc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800eae4:	b2db      	uxtb	r3, r3
 800eae6:	2b21      	cmp	r3, #33	; 0x21
 800eae8:	d108      	bne.n	800eafc <UART_DMAError+0x46>
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d005      	beq.n	800eafc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800eaf6:	68b8      	ldr	r0, [r7, #8]
 800eaf8:	f000 f827 	bl	800eb4a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	695b      	ldr	r3, [r3, #20]
 800eb02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb06:	2b40      	cmp	r3, #64	; 0x40
 800eb08:	bf0c      	ite	eq
 800eb0a:	2301      	moveq	r3, #1
 800eb0c:	2300      	movne	r3, #0
 800eb0e:	b2db      	uxtb	r3, r3
 800eb10:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800eb18:	b2db      	uxtb	r3, r3
 800eb1a:	2b22      	cmp	r3, #34	; 0x22
 800eb1c:	d108      	bne.n	800eb30 <UART_DMAError+0x7a>
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d005      	beq.n	800eb30 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800eb24:	68bb      	ldr	r3, [r7, #8]
 800eb26:	2200      	movs	r2, #0
 800eb28:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800eb2a:	68b8      	ldr	r0, [r7, #8]
 800eb2c:	f000 f823 	bl	800eb76 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800eb30:	68bb      	ldr	r3, [r7, #8]
 800eb32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb34:	f043 0210 	orr.w	r2, r3, #16
 800eb38:	68bb      	ldr	r3, [r7, #8]
 800eb3a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800eb3c:	68b8      	ldr	r0, [r7, #8]
 800eb3e:	f7ff ff79 	bl	800ea34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eb42:	bf00      	nop
 800eb44:	3710      	adds	r7, #16
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}

0800eb4a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800eb4a:	b480      	push	{r7}
 800eb4c:	b083      	sub	sp, #12
 800eb4e:	af00      	add	r7, sp, #0
 800eb50:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	68da      	ldr	r2, [r3, #12]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800eb60:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2220      	movs	r2, #32
 800eb66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800eb6a:	bf00      	nop
 800eb6c:	370c      	adds	r7, #12
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr

0800eb76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800eb76:	b480      	push	{r7}
 800eb78:	b083      	sub	sp, #12
 800eb7a:	af00      	add	r7, sp, #0
 800eb7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	68da      	ldr	r2, [r3, #12]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800eb8c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	695a      	ldr	r2, [r3, #20]
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	f022 0201 	bic.w	r2, r2, #1
 800eb9c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	2220      	movs	r2, #32
 800eba2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800eba6:	bf00      	nop
 800eba8:	370c      	adds	r7, #12
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr

0800ebb2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ebb2:	b580      	push	{r7, lr}
 800ebb4:	b084      	sub	sp, #16
 800ebb6:	af00      	add	r7, sp, #0
 800ebb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ebcc:	68f8      	ldr	r0, [r7, #12]
 800ebce:	f7ff ff31 	bl	800ea34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ebd2:	bf00      	nop
 800ebd4:	3710      	adds	r7, #16
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	bd80      	pop	{r7, pc}

0800ebda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ebda:	b480      	push	{r7}
 800ebdc:	b085      	sub	sp, #20
 800ebde:	af00      	add	r7, sp, #0
 800ebe0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ebe8:	b2db      	uxtb	r3, r3
 800ebea:	2b21      	cmp	r3, #33	; 0x21
 800ebec:	d144      	bne.n	800ec78 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	689b      	ldr	r3, [r3, #8]
 800ebf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ebf6:	d11a      	bne.n	800ec2e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6a1b      	ldr	r3, [r3, #32]
 800ebfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	881b      	ldrh	r3, [r3, #0]
 800ec02:	461a      	mov	r2, r3
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec0c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	691b      	ldr	r3, [r3, #16]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d105      	bne.n	800ec22 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6a1b      	ldr	r3, [r3, #32]
 800ec1a:	1c9a      	adds	r2, r3, #2
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	621a      	str	r2, [r3, #32]
 800ec20:	e00e      	b.n	800ec40 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6a1b      	ldr	r3, [r3, #32]
 800ec26:	1c5a      	adds	r2, r3, #1
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	621a      	str	r2, [r3, #32]
 800ec2c:	e008      	b.n	800ec40 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6a1b      	ldr	r3, [r3, #32]
 800ec32:	1c59      	adds	r1, r3, #1
 800ec34:	687a      	ldr	r2, [r7, #4]
 800ec36:	6211      	str	r1, [r2, #32]
 800ec38:	781a      	ldrb	r2, [r3, #0]
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ec44:	b29b      	uxth	r3, r3
 800ec46:	3b01      	subs	r3, #1
 800ec48:	b29b      	uxth	r3, r3
 800ec4a:	687a      	ldr	r2, [r7, #4]
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d10f      	bne.n	800ec74 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	68da      	ldr	r2, [r3, #12]
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ec62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	68da      	ldr	r2, [r3, #12]
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ec72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ec74:	2300      	movs	r3, #0
 800ec76:	e000      	b.n	800ec7a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ec78:	2302      	movs	r3, #2
  }
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3714      	adds	r7, #20
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr

0800ec86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b082      	sub	sp, #8
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	68da      	ldr	r2, [r3, #12]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2220      	movs	r2, #32
 800eca2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f7fc fb5c 	bl	800b364 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ecac:	2300      	movs	r3, #0
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	3708      	adds	r7, #8
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}

0800ecb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ecb6:	b580      	push	{r7, lr}
 800ecb8:	b084      	sub	sp, #16
 800ecba:	af00      	add	r7, sp, #0
 800ecbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ecc4:	b2db      	uxtb	r3, r3
 800ecc6:	2b22      	cmp	r3, #34	; 0x22
 800ecc8:	d171      	bne.n	800edae <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ecd2:	d123      	bne.n	800ed1c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecd8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	691b      	ldr	r3, [r3, #16]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d10e      	bne.n	800ed00 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	685b      	ldr	r3, [r3, #4]
 800ece8:	b29b      	uxth	r3, r3
 800ecea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecee:	b29a      	uxth	r2, r3
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecf8:	1c9a      	adds	r2, r3, #2
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	629a      	str	r2, [r3, #40]	; 0x28
 800ecfe:	e029      	b.n	800ed54 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	685b      	ldr	r3, [r3, #4]
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	b2db      	uxtb	r3, r3
 800ed0a:	b29a      	uxth	r2, r3
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed14:	1c5a      	adds	r2, r3, #1
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	629a      	str	r2, [r3, #40]	; 0x28
 800ed1a:	e01b      	b.n	800ed54 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	691b      	ldr	r3, [r3, #16]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d10a      	bne.n	800ed3a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	6858      	ldr	r0, [r3, #4]
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed2e:	1c59      	adds	r1, r3, #1
 800ed30:	687a      	ldr	r2, [r7, #4]
 800ed32:	6291      	str	r1, [r2, #40]	; 0x28
 800ed34:	b2c2      	uxtb	r2, r0
 800ed36:	701a      	strb	r2, [r3, #0]
 800ed38:	e00c      	b.n	800ed54 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	685b      	ldr	r3, [r3, #4]
 800ed40:	b2da      	uxtb	r2, r3
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed46:	1c58      	adds	r0, r3, #1
 800ed48:	6879      	ldr	r1, [r7, #4]
 800ed4a:	6288      	str	r0, [r1, #40]	; 0x28
 800ed4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ed50:	b2d2      	uxtb	r2, r2
 800ed52:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ed58:	b29b      	uxth	r3, r3
 800ed5a:	3b01      	subs	r3, #1
 800ed5c:	b29b      	uxth	r3, r3
 800ed5e:	687a      	ldr	r2, [r7, #4]
 800ed60:	4619      	mov	r1, r3
 800ed62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d120      	bne.n	800edaa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	68da      	ldr	r2, [r3, #12]
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f022 0220 	bic.w	r2, r2, #32
 800ed76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	68da      	ldr	r2, [r3, #12]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ed86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	695a      	ldr	r2, [r3, #20]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f022 0201 	bic.w	r2, r2, #1
 800ed96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2220      	movs	r2, #32
 800ed9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800eda0:	6878      	ldr	r0, [r7, #4]
 800eda2:	f7ff fe3d 	bl	800ea20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800eda6:	2300      	movs	r3, #0
 800eda8:	e002      	b.n	800edb0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800edaa:	2300      	movs	r3, #0
 800edac:	e000      	b.n	800edb0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800edae:	2302      	movs	r3, #2
  }
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3710      	adds	r7, #16
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}

0800edb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800edb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edbc:	b0bd      	sub	sp, #244	; 0xf4
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800edc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	691b      	ldr	r3, [r3, #16]
 800edcc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800edd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edd4:	68d9      	ldr	r1, [r3, #12]
 800edd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edda:	681a      	ldr	r2, [r3, #0]
 800eddc:	ea40 0301 	orr.w	r3, r0, r1
 800ede0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ede2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ede6:	689a      	ldr	r2, [r3, #8]
 800ede8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edec:	691b      	ldr	r3, [r3, #16]
 800edee:	431a      	orrs	r2, r3
 800edf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edf4:	695b      	ldr	r3, [r3, #20]
 800edf6:	431a      	orrs	r2, r3
 800edf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edfc:	69db      	ldr	r3, [r3, #28]
 800edfe:	4313      	orrs	r3, r2
 800ee00:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800ee04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	68db      	ldr	r3, [r3, #12]
 800ee0c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ee10:	f021 010c 	bic.w	r1, r1, #12
 800ee14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee18:	681a      	ldr	r2, [r3, #0]
 800ee1a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ee1e:	430b      	orrs	r3, r1
 800ee20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ee22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	695b      	ldr	r3, [r3, #20]
 800ee2a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ee2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee32:	6999      	ldr	r1, [r3, #24]
 800ee34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee38:	681a      	ldr	r2, [r3, #0]
 800ee3a:	ea40 0301 	orr.w	r3, r0, r1
 800ee3e:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ee40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee44:	69db      	ldr	r3, [r3, #28]
 800ee46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee4a:	f040 81a5 	bne.w	800f198 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ee4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee52:	681a      	ldr	r2, [r3, #0]
 800ee54:	4bcd      	ldr	r3, [pc, #820]	; (800f18c <UART_SetConfig+0x3d4>)
 800ee56:	429a      	cmp	r2, r3
 800ee58:	d006      	beq.n	800ee68 <UART_SetConfig+0xb0>
 800ee5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee5e:	681a      	ldr	r2, [r3, #0]
 800ee60:	4bcb      	ldr	r3, [pc, #812]	; (800f190 <UART_SetConfig+0x3d8>)
 800ee62:	429a      	cmp	r2, r3
 800ee64:	f040 80cb 	bne.w	800effe <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ee68:	f7fe ff9e 	bl	800dda8 <HAL_RCC_GetPCLK2Freq>
 800ee6c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ee70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ee74:	461c      	mov	r4, r3
 800ee76:	f04f 0500 	mov.w	r5, #0
 800ee7a:	4622      	mov	r2, r4
 800ee7c:	462b      	mov	r3, r5
 800ee7e:	1891      	adds	r1, r2, r2
 800ee80:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800ee84:	415b      	adcs	r3, r3
 800ee86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ee8a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800ee8e:	1912      	adds	r2, r2, r4
 800ee90:	eb45 0303 	adc.w	r3, r5, r3
 800ee94:	f04f 0000 	mov.w	r0, #0
 800ee98:	f04f 0100 	mov.w	r1, #0
 800ee9c:	00d9      	lsls	r1, r3, #3
 800ee9e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800eea2:	00d0      	lsls	r0, r2, #3
 800eea4:	4602      	mov	r2, r0
 800eea6:	460b      	mov	r3, r1
 800eea8:	1911      	adds	r1, r2, r4
 800eeaa:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800eeae:	416b      	adcs	r3, r5
 800eeb0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800eeb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eeb8:	685b      	ldr	r3, [r3, #4]
 800eeba:	461a      	mov	r2, r3
 800eebc:	f04f 0300 	mov.w	r3, #0
 800eec0:	1891      	adds	r1, r2, r2
 800eec2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800eec6:	415b      	adcs	r3, r3
 800eec8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800eecc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800eed0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800eed4:	f7f1 fed8 	bl	8000c88 <__aeabi_uldivmod>
 800eed8:	4602      	mov	r2, r0
 800eeda:	460b      	mov	r3, r1
 800eedc:	4bad      	ldr	r3, [pc, #692]	; (800f194 <UART_SetConfig+0x3dc>)
 800eede:	fba3 2302 	umull	r2, r3, r3, r2
 800eee2:	095b      	lsrs	r3, r3, #5
 800eee4:	011e      	lsls	r6, r3, #4
 800eee6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800eeea:	461c      	mov	r4, r3
 800eeec:	f04f 0500 	mov.w	r5, #0
 800eef0:	4622      	mov	r2, r4
 800eef2:	462b      	mov	r3, r5
 800eef4:	1891      	adds	r1, r2, r2
 800eef6:	67b9      	str	r1, [r7, #120]	; 0x78
 800eef8:	415b      	adcs	r3, r3
 800eefa:	67fb      	str	r3, [r7, #124]	; 0x7c
 800eefc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800ef00:	1912      	adds	r2, r2, r4
 800ef02:	eb45 0303 	adc.w	r3, r5, r3
 800ef06:	f04f 0000 	mov.w	r0, #0
 800ef0a:	f04f 0100 	mov.w	r1, #0
 800ef0e:	00d9      	lsls	r1, r3, #3
 800ef10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ef14:	00d0      	lsls	r0, r2, #3
 800ef16:	4602      	mov	r2, r0
 800ef18:	460b      	mov	r3, r1
 800ef1a:	1911      	adds	r1, r2, r4
 800ef1c:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800ef20:	416b      	adcs	r3, r5
 800ef22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ef26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef2a:	685b      	ldr	r3, [r3, #4]
 800ef2c:	461a      	mov	r2, r3
 800ef2e:	f04f 0300 	mov.w	r3, #0
 800ef32:	1891      	adds	r1, r2, r2
 800ef34:	6739      	str	r1, [r7, #112]	; 0x70
 800ef36:	415b      	adcs	r3, r3
 800ef38:	677b      	str	r3, [r7, #116]	; 0x74
 800ef3a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800ef3e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800ef42:	f7f1 fea1 	bl	8000c88 <__aeabi_uldivmod>
 800ef46:	4602      	mov	r2, r0
 800ef48:	460b      	mov	r3, r1
 800ef4a:	4b92      	ldr	r3, [pc, #584]	; (800f194 <UART_SetConfig+0x3dc>)
 800ef4c:	fba3 1302 	umull	r1, r3, r3, r2
 800ef50:	095b      	lsrs	r3, r3, #5
 800ef52:	2164      	movs	r1, #100	; 0x64
 800ef54:	fb01 f303 	mul.w	r3, r1, r3
 800ef58:	1ad3      	subs	r3, r2, r3
 800ef5a:	00db      	lsls	r3, r3, #3
 800ef5c:	3332      	adds	r3, #50	; 0x32
 800ef5e:	4a8d      	ldr	r2, [pc, #564]	; (800f194 <UART_SetConfig+0x3dc>)
 800ef60:	fba2 2303 	umull	r2, r3, r2, r3
 800ef64:	095b      	lsrs	r3, r3, #5
 800ef66:	005b      	lsls	r3, r3, #1
 800ef68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ef6c:	441e      	add	r6, r3
 800ef6e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ef72:	4618      	mov	r0, r3
 800ef74:	f04f 0100 	mov.w	r1, #0
 800ef78:	4602      	mov	r2, r0
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	1894      	adds	r4, r2, r2
 800ef7e:	66bc      	str	r4, [r7, #104]	; 0x68
 800ef80:	415b      	adcs	r3, r3
 800ef82:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ef84:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800ef88:	1812      	adds	r2, r2, r0
 800ef8a:	eb41 0303 	adc.w	r3, r1, r3
 800ef8e:	f04f 0400 	mov.w	r4, #0
 800ef92:	f04f 0500 	mov.w	r5, #0
 800ef96:	00dd      	lsls	r5, r3, #3
 800ef98:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ef9c:	00d4      	lsls	r4, r2, #3
 800ef9e:	4622      	mov	r2, r4
 800efa0:	462b      	mov	r3, r5
 800efa2:	1814      	adds	r4, r2, r0
 800efa4:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800efa8:	414b      	adcs	r3, r1
 800efaa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800efae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800efb2:	685b      	ldr	r3, [r3, #4]
 800efb4:	461a      	mov	r2, r3
 800efb6:	f04f 0300 	mov.w	r3, #0
 800efba:	1891      	adds	r1, r2, r2
 800efbc:	6639      	str	r1, [r7, #96]	; 0x60
 800efbe:	415b      	adcs	r3, r3
 800efc0:	667b      	str	r3, [r7, #100]	; 0x64
 800efc2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800efc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800efca:	f7f1 fe5d 	bl	8000c88 <__aeabi_uldivmod>
 800efce:	4602      	mov	r2, r0
 800efd0:	460b      	mov	r3, r1
 800efd2:	4b70      	ldr	r3, [pc, #448]	; (800f194 <UART_SetConfig+0x3dc>)
 800efd4:	fba3 1302 	umull	r1, r3, r3, r2
 800efd8:	095b      	lsrs	r3, r3, #5
 800efda:	2164      	movs	r1, #100	; 0x64
 800efdc:	fb01 f303 	mul.w	r3, r1, r3
 800efe0:	1ad3      	subs	r3, r2, r3
 800efe2:	00db      	lsls	r3, r3, #3
 800efe4:	3332      	adds	r3, #50	; 0x32
 800efe6:	4a6b      	ldr	r2, [pc, #428]	; (800f194 <UART_SetConfig+0x3dc>)
 800efe8:	fba2 2303 	umull	r2, r3, r2, r3
 800efec:	095b      	lsrs	r3, r3, #5
 800efee:	f003 0207 	and.w	r2, r3, #7
 800eff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	4432      	add	r2, r6
 800effa:	609a      	str	r2, [r3, #8]
 800effc:	e26d      	b.n	800f4da <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800effe:	f7fe febf 	bl	800dd80 <HAL_RCC_GetPCLK1Freq>
 800f002:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f006:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f00a:	461c      	mov	r4, r3
 800f00c:	f04f 0500 	mov.w	r5, #0
 800f010:	4622      	mov	r2, r4
 800f012:	462b      	mov	r3, r5
 800f014:	1891      	adds	r1, r2, r2
 800f016:	65b9      	str	r1, [r7, #88]	; 0x58
 800f018:	415b      	adcs	r3, r3
 800f01a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f01c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800f020:	1912      	adds	r2, r2, r4
 800f022:	eb45 0303 	adc.w	r3, r5, r3
 800f026:	f04f 0000 	mov.w	r0, #0
 800f02a:	f04f 0100 	mov.w	r1, #0
 800f02e:	00d9      	lsls	r1, r3, #3
 800f030:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f034:	00d0      	lsls	r0, r2, #3
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	1911      	adds	r1, r2, r4
 800f03c:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800f040:	416b      	adcs	r3, r5
 800f042:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f04a:	685b      	ldr	r3, [r3, #4]
 800f04c:	461a      	mov	r2, r3
 800f04e:	f04f 0300 	mov.w	r3, #0
 800f052:	1891      	adds	r1, r2, r2
 800f054:	6539      	str	r1, [r7, #80]	; 0x50
 800f056:	415b      	adcs	r3, r3
 800f058:	657b      	str	r3, [r7, #84]	; 0x54
 800f05a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800f05e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800f062:	f7f1 fe11 	bl	8000c88 <__aeabi_uldivmod>
 800f066:	4602      	mov	r2, r0
 800f068:	460b      	mov	r3, r1
 800f06a:	4b4a      	ldr	r3, [pc, #296]	; (800f194 <UART_SetConfig+0x3dc>)
 800f06c:	fba3 2302 	umull	r2, r3, r3, r2
 800f070:	095b      	lsrs	r3, r3, #5
 800f072:	011e      	lsls	r6, r3, #4
 800f074:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f078:	461c      	mov	r4, r3
 800f07a:	f04f 0500 	mov.w	r5, #0
 800f07e:	4622      	mov	r2, r4
 800f080:	462b      	mov	r3, r5
 800f082:	1891      	adds	r1, r2, r2
 800f084:	64b9      	str	r1, [r7, #72]	; 0x48
 800f086:	415b      	adcs	r3, r3
 800f088:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f08a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800f08e:	1912      	adds	r2, r2, r4
 800f090:	eb45 0303 	adc.w	r3, r5, r3
 800f094:	f04f 0000 	mov.w	r0, #0
 800f098:	f04f 0100 	mov.w	r1, #0
 800f09c:	00d9      	lsls	r1, r3, #3
 800f09e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f0a2:	00d0      	lsls	r0, r2, #3
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	460b      	mov	r3, r1
 800f0a8:	1911      	adds	r1, r2, r4
 800f0aa:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800f0ae:	416b      	adcs	r3, r5
 800f0b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f0b8:	685b      	ldr	r3, [r3, #4]
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	f04f 0300 	mov.w	r3, #0
 800f0c0:	1891      	adds	r1, r2, r2
 800f0c2:	6439      	str	r1, [r7, #64]	; 0x40
 800f0c4:	415b      	adcs	r3, r3
 800f0c6:	647b      	str	r3, [r7, #68]	; 0x44
 800f0c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800f0cc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800f0d0:	f7f1 fdda 	bl	8000c88 <__aeabi_uldivmod>
 800f0d4:	4602      	mov	r2, r0
 800f0d6:	460b      	mov	r3, r1
 800f0d8:	4b2e      	ldr	r3, [pc, #184]	; (800f194 <UART_SetConfig+0x3dc>)
 800f0da:	fba3 1302 	umull	r1, r3, r3, r2
 800f0de:	095b      	lsrs	r3, r3, #5
 800f0e0:	2164      	movs	r1, #100	; 0x64
 800f0e2:	fb01 f303 	mul.w	r3, r1, r3
 800f0e6:	1ad3      	subs	r3, r2, r3
 800f0e8:	00db      	lsls	r3, r3, #3
 800f0ea:	3332      	adds	r3, #50	; 0x32
 800f0ec:	4a29      	ldr	r2, [pc, #164]	; (800f194 <UART_SetConfig+0x3dc>)
 800f0ee:	fba2 2303 	umull	r2, r3, r2, r3
 800f0f2:	095b      	lsrs	r3, r3, #5
 800f0f4:	005b      	lsls	r3, r3, #1
 800f0f6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f0fa:	441e      	add	r6, r3
 800f0fc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f100:	4618      	mov	r0, r3
 800f102:	f04f 0100 	mov.w	r1, #0
 800f106:	4602      	mov	r2, r0
 800f108:	460b      	mov	r3, r1
 800f10a:	1894      	adds	r4, r2, r2
 800f10c:	63bc      	str	r4, [r7, #56]	; 0x38
 800f10e:	415b      	adcs	r3, r3
 800f110:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f112:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f116:	1812      	adds	r2, r2, r0
 800f118:	eb41 0303 	adc.w	r3, r1, r3
 800f11c:	f04f 0400 	mov.w	r4, #0
 800f120:	f04f 0500 	mov.w	r5, #0
 800f124:	00dd      	lsls	r5, r3, #3
 800f126:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f12a:	00d4      	lsls	r4, r2, #3
 800f12c:	4622      	mov	r2, r4
 800f12e:	462b      	mov	r3, r5
 800f130:	1814      	adds	r4, r2, r0
 800f132:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800f136:	414b      	adcs	r3, r1
 800f138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f13c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	461a      	mov	r2, r3
 800f144:	f04f 0300 	mov.w	r3, #0
 800f148:	1891      	adds	r1, r2, r2
 800f14a:	6339      	str	r1, [r7, #48]	; 0x30
 800f14c:	415b      	adcs	r3, r3
 800f14e:	637b      	str	r3, [r7, #52]	; 0x34
 800f150:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f154:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800f158:	f7f1 fd96 	bl	8000c88 <__aeabi_uldivmod>
 800f15c:	4602      	mov	r2, r0
 800f15e:	460b      	mov	r3, r1
 800f160:	4b0c      	ldr	r3, [pc, #48]	; (800f194 <UART_SetConfig+0x3dc>)
 800f162:	fba3 1302 	umull	r1, r3, r3, r2
 800f166:	095b      	lsrs	r3, r3, #5
 800f168:	2164      	movs	r1, #100	; 0x64
 800f16a:	fb01 f303 	mul.w	r3, r1, r3
 800f16e:	1ad3      	subs	r3, r2, r3
 800f170:	00db      	lsls	r3, r3, #3
 800f172:	3332      	adds	r3, #50	; 0x32
 800f174:	4a07      	ldr	r2, [pc, #28]	; (800f194 <UART_SetConfig+0x3dc>)
 800f176:	fba2 2303 	umull	r2, r3, r2, r3
 800f17a:	095b      	lsrs	r3, r3, #5
 800f17c:	f003 0207 	and.w	r2, r3, #7
 800f180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	4432      	add	r2, r6
 800f188:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800f18a:	e1a6      	b.n	800f4da <UART_SetConfig+0x722>
 800f18c:	40011000 	.word	0x40011000
 800f190:	40011400 	.word	0x40011400
 800f194:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f19c:	681a      	ldr	r2, [r3, #0]
 800f19e:	4bd1      	ldr	r3, [pc, #836]	; (800f4e4 <UART_SetConfig+0x72c>)
 800f1a0:	429a      	cmp	r2, r3
 800f1a2:	d006      	beq.n	800f1b2 <UART_SetConfig+0x3fa>
 800f1a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1a8:	681a      	ldr	r2, [r3, #0]
 800f1aa:	4bcf      	ldr	r3, [pc, #828]	; (800f4e8 <UART_SetConfig+0x730>)
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	f040 80ca 	bne.w	800f346 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800f1b2:	f7fe fdf9 	bl	800dda8 <HAL_RCC_GetPCLK2Freq>
 800f1b6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f1ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f1be:	461c      	mov	r4, r3
 800f1c0:	f04f 0500 	mov.w	r5, #0
 800f1c4:	4622      	mov	r2, r4
 800f1c6:	462b      	mov	r3, r5
 800f1c8:	1891      	adds	r1, r2, r2
 800f1ca:	62b9      	str	r1, [r7, #40]	; 0x28
 800f1cc:	415b      	adcs	r3, r3
 800f1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f1d4:	1912      	adds	r2, r2, r4
 800f1d6:	eb45 0303 	adc.w	r3, r5, r3
 800f1da:	f04f 0000 	mov.w	r0, #0
 800f1de:	f04f 0100 	mov.w	r1, #0
 800f1e2:	00d9      	lsls	r1, r3, #3
 800f1e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f1e8:	00d0      	lsls	r0, r2, #3
 800f1ea:	4602      	mov	r2, r0
 800f1ec:	460b      	mov	r3, r1
 800f1ee:	eb12 0a04 	adds.w	sl, r2, r4
 800f1f2:	eb43 0b05 	adc.w	fp, r3, r5
 800f1f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1fa:	685b      	ldr	r3, [r3, #4]
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f04f 0100 	mov.w	r1, #0
 800f202:	f04f 0200 	mov.w	r2, #0
 800f206:	f04f 0300 	mov.w	r3, #0
 800f20a:	008b      	lsls	r3, r1, #2
 800f20c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f210:	0082      	lsls	r2, r0, #2
 800f212:	4650      	mov	r0, sl
 800f214:	4659      	mov	r1, fp
 800f216:	f7f1 fd37 	bl	8000c88 <__aeabi_uldivmod>
 800f21a:	4602      	mov	r2, r0
 800f21c:	460b      	mov	r3, r1
 800f21e:	4bb3      	ldr	r3, [pc, #716]	; (800f4ec <UART_SetConfig+0x734>)
 800f220:	fba3 2302 	umull	r2, r3, r3, r2
 800f224:	095b      	lsrs	r3, r3, #5
 800f226:	011e      	lsls	r6, r3, #4
 800f228:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f22c:	4618      	mov	r0, r3
 800f22e:	f04f 0100 	mov.w	r1, #0
 800f232:	4602      	mov	r2, r0
 800f234:	460b      	mov	r3, r1
 800f236:	1894      	adds	r4, r2, r2
 800f238:	623c      	str	r4, [r7, #32]
 800f23a:	415b      	adcs	r3, r3
 800f23c:	627b      	str	r3, [r7, #36]	; 0x24
 800f23e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f242:	1812      	adds	r2, r2, r0
 800f244:	eb41 0303 	adc.w	r3, r1, r3
 800f248:	f04f 0400 	mov.w	r4, #0
 800f24c:	f04f 0500 	mov.w	r5, #0
 800f250:	00dd      	lsls	r5, r3, #3
 800f252:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f256:	00d4      	lsls	r4, r2, #3
 800f258:	4622      	mov	r2, r4
 800f25a:	462b      	mov	r3, r5
 800f25c:	1814      	adds	r4, r2, r0
 800f25e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800f262:	414b      	adcs	r3, r1
 800f264:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f26c:	685b      	ldr	r3, [r3, #4]
 800f26e:	4618      	mov	r0, r3
 800f270:	f04f 0100 	mov.w	r1, #0
 800f274:	f04f 0200 	mov.w	r2, #0
 800f278:	f04f 0300 	mov.w	r3, #0
 800f27c:	008b      	lsls	r3, r1, #2
 800f27e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f282:	0082      	lsls	r2, r0, #2
 800f284:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800f288:	f7f1 fcfe 	bl	8000c88 <__aeabi_uldivmod>
 800f28c:	4602      	mov	r2, r0
 800f28e:	460b      	mov	r3, r1
 800f290:	4b96      	ldr	r3, [pc, #600]	; (800f4ec <UART_SetConfig+0x734>)
 800f292:	fba3 1302 	umull	r1, r3, r3, r2
 800f296:	095b      	lsrs	r3, r3, #5
 800f298:	2164      	movs	r1, #100	; 0x64
 800f29a:	fb01 f303 	mul.w	r3, r1, r3
 800f29e:	1ad3      	subs	r3, r2, r3
 800f2a0:	011b      	lsls	r3, r3, #4
 800f2a2:	3332      	adds	r3, #50	; 0x32
 800f2a4:	4a91      	ldr	r2, [pc, #580]	; (800f4ec <UART_SetConfig+0x734>)
 800f2a6:	fba2 2303 	umull	r2, r3, r2, r3
 800f2aa:	095b      	lsrs	r3, r3, #5
 800f2ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f2b0:	441e      	add	r6, r3
 800f2b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f04f 0100 	mov.w	r1, #0
 800f2bc:	4602      	mov	r2, r0
 800f2be:	460b      	mov	r3, r1
 800f2c0:	1894      	adds	r4, r2, r2
 800f2c2:	61bc      	str	r4, [r7, #24]
 800f2c4:	415b      	adcs	r3, r3
 800f2c6:	61fb      	str	r3, [r7, #28]
 800f2c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f2cc:	1812      	adds	r2, r2, r0
 800f2ce:	eb41 0303 	adc.w	r3, r1, r3
 800f2d2:	f04f 0400 	mov.w	r4, #0
 800f2d6:	f04f 0500 	mov.w	r5, #0
 800f2da:	00dd      	lsls	r5, r3, #3
 800f2dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f2e0:	00d4      	lsls	r4, r2, #3
 800f2e2:	4622      	mov	r2, r4
 800f2e4:	462b      	mov	r3, r5
 800f2e6:	1814      	adds	r4, r2, r0
 800f2e8:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800f2ec:	414b      	adcs	r3, r1
 800f2ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f2f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f2f6:	685b      	ldr	r3, [r3, #4]
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f04f 0100 	mov.w	r1, #0
 800f2fe:	f04f 0200 	mov.w	r2, #0
 800f302:	f04f 0300 	mov.w	r3, #0
 800f306:	008b      	lsls	r3, r1, #2
 800f308:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f30c:	0082      	lsls	r2, r0, #2
 800f30e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800f312:	f7f1 fcb9 	bl	8000c88 <__aeabi_uldivmod>
 800f316:	4602      	mov	r2, r0
 800f318:	460b      	mov	r3, r1
 800f31a:	4b74      	ldr	r3, [pc, #464]	; (800f4ec <UART_SetConfig+0x734>)
 800f31c:	fba3 1302 	umull	r1, r3, r3, r2
 800f320:	095b      	lsrs	r3, r3, #5
 800f322:	2164      	movs	r1, #100	; 0x64
 800f324:	fb01 f303 	mul.w	r3, r1, r3
 800f328:	1ad3      	subs	r3, r2, r3
 800f32a:	011b      	lsls	r3, r3, #4
 800f32c:	3332      	adds	r3, #50	; 0x32
 800f32e:	4a6f      	ldr	r2, [pc, #444]	; (800f4ec <UART_SetConfig+0x734>)
 800f330:	fba2 2303 	umull	r2, r3, r2, r3
 800f334:	095b      	lsrs	r3, r3, #5
 800f336:	f003 020f 	and.w	r2, r3, #15
 800f33a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	4432      	add	r2, r6
 800f342:	609a      	str	r2, [r3, #8]
 800f344:	e0c9      	b.n	800f4da <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800f346:	f7fe fd1b 	bl	800dd80 <HAL_RCC_GetPCLK1Freq>
 800f34a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f34e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f352:	461c      	mov	r4, r3
 800f354:	f04f 0500 	mov.w	r5, #0
 800f358:	4622      	mov	r2, r4
 800f35a:	462b      	mov	r3, r5
 800f35c:	1891      	adds	r1, r2, r2
 800f35e:	6139      	str	r1, [r7, #16]
 800f360:	415b      	adcs	r3, r3
 800f362:	617b      	str	r3, [r7, #20]
 800f364:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f368:	1912      	adds	r2, r2, r4
 800f36a:	eb45 0303 	adc.w	r3, r5, r3
 800f36e:	f04f 0000 	mov.w	r0, #0
 800f372:	f04f 0100 	mov.w	r1, #0
 800f376:	00d9      	lsls	r1, r3, #3
 800f378:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f37c:	00d0      	lsls	r0, r2, #3
 800f37e:	4602      	mov	r2, r0
 800f380:	460b      	mov	r3, r1
 800f382:	eb12 0804 	adds.w	r8, r2, r4
 800f386:	eb43 0905 	adc.w	r9, r3, r5
 800f38a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f38e:	685b      	ldr	r3, [r3, #4]
 800f390:	4618      	mov	r0, r3
 800f392:	f04f 0100 	mov.w	r1, #0
 800f396:	f04f 0200 	mov.w	r2, #0
 800f39a:	f04f 0300 	mov.w	r3, #0
 800f39e:	008b      	lsls	r3, r1, #2
 800f3a0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f3a4:	0082      	lsls	r2, r0, #2
 800f3a6:	4640      	mov	r0, r8
 800f3a8:	4649      	mov	r1, r9
 800f3aa:	f7f1 fc6d 	bl	8000c88 <__aeabi_uldivmod>
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4b4e      	ldr	r3, [pc, #312]	; (800f4ec <UART_SetConfig+0x734>)
 800f3b4:	fba3 2302 	umull	r2, r3, r3, r2
 800f3b8:	095b      	lsrs	r3, r3, #5
 800f3ba:	011e      	lsls	r6, r3, #4
 800f3bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f04f 0100 	mov.w	r1, #0
 800f3c6:	4602      	mov	r2, r0
 800f3c8:	460b      	mov	r3, r1
 800f3ca:	1894      	adds	r4, r2, r2
 800f3cc:	60bc      	str	r4, [r7, #8]
 800f3ce:	415b      	adcs	r3, r3
 800f3d0:	60fb      	str	r3, [r7, #12]
 800f3d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f3d6:	1812      	adds	r2, r2, r0
 800f3d8:	eb41 0303 	adc.w	r3, r1, r3
 800f3dc:	f04f 0400 	mov.w	r4, #0
 800f3e0:	f04f 0500 	mov.w	r5, #0
 800f3e4:	00dd      	lsls	r5, r3, #3
 800f3e6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f3ea:	00d4      	lsls	r4, r2, #3
 800f3ec:	4622      	mov	r2, r4
 800f3ee:	462b      	mov	r3, r5
 800f3f0:	1814      	adds	r4, r2, r0
 800f3f2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800f3f6:	414b      	adcs	r3, r1
 800f3f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f3fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f400:	685b      	ldr	r3, [r3, #4]
 800f402:	4618      	mov	r0, r3
 800f404:	f04f 0100 	mov.w	r1, #0
 800f408:	f04f 0200 	mov.w	r2, #0
 800f40c:	f04f 0300 	mov.w	r3, #0
 800f410:	008b      	lsls	r3, r1, #2
 800f412:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f416:	0082      	lsls	r2, r0, #2
 800f418:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800f41c:	f7f1 fc34 	bl	8000c88 <__aeabi_uldivmod>
 800f420:	4602      	mov	r2, r0
 800f422:	460b      	mov	r3, r1
 800f424:	4b31      	ldr	r3, [pc, #196]	; (800f4ec <UART_SetConfig+0x734>)
 800f426:	fba3 1302 	umull	r1, r3, r3, r2
 800f42a:	095b      	lsrs	r3, r3, #5
 800f42c:	2164      	movs	r1, #100	; 0x64
 800f42e:	fb01 f303 	mul.w	r3, r1, r3
 800f432:	1ad3      	subs	r3, r2, r3
 800f434:	011b      	lsls	r3, r3, #4
 800f436:	3332      	adds	r3, #50	; 0x32
 800f438:	4a2c      	ldr	r2, [pc, #176]	; (800f4ec <UART_SetConfig+0x734>)
 800f43a:	fba2 2303 	umull	r2, r3, r2, r3
 800f43e:	095b      	lsrs	r3, r3, #5
 800f440:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f444:	441e      	add	r6, r3
 800f446:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f44a:	4618      	mov	r0, r3
 800f44c:	f04f 0100 	mov.w	r1, #0
 800f450:	4602      	mov	r2, r0
 800f452:	460b      	mov	r3, r1
 800f454:	1894      	adds	r4, r2, r2
 800f456:	603c      	str	r4, [r7, #0]
 800f458:	415b      	adcs	r3, r3
 800f45a:	607b      	str	r3, [r7, #4]
 800f45c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f460:	1812      	adds	r2, r2, r0
 800f462:	eb41 0303 	adc.w	r3, r1, r3
 800f466:	f04f 0400 	mov.w	r4, #0
 800f46a:	f04f 0500 	mov.w	r5, #0
 800f46e:	00dd      	lsls	r5, r3, #3
 800f470:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f474:	00d4      	lsls	r4, r2, #3
 800f476:	4622      	mov	r2, r4
 800f478:	462b      	mov	r3, r5
 800f47a:	1814      	adds	r4, r2, r0
 800f47c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800f480:	414b      	adcs	r3, r1
 800f482:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	4618      	mov	r0, r3
 800f48e:	f04f 0100 	mov.w	r1, #0
 800f492:	f04f 0200 	mov.w	r2, #0
 800f496:	f04f 0300 	mov.w	r3, #0
 800f49a:	008b      	lsls	r3, r1, #2
 800f49c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f4a0:	0082      	lsls	r2, r0, #2
 800f4a2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800f4a6:	f7f1 fbef 	bl	8000c88 <__aeabi_uldivmod>
 800f4aa:	4602      	mov	r2, r0
 800f4ac:	460b      	mov	r3, r1
 800f4ae:	4b0f      	ldr	r3, [pc, #60]	; (800f4ec <UART_SetConfig+0x734>)
 800f4b0:	fba3 1302 	umull	r1, r3, r3, r2
 800f4b4:	095b      	lsrs	r3, r3, #5
 800f4b6:	2164      	movs	r1, #100	; 0x64
 800f4b8:	fb01 f303 	mul.w	r3, r1, r3
 800f4bc:	1ad3      	subs	r3, r2, r3
 800f4be:	011b      	lsls	r3, r3, #4
 800f4c0:	3332      	adds	r3, #50	; 0x32
 800f4c2:	4a0a      	ldr	r2, [pc, #40]	; (800f4ec <UART_SetConfig+0x734>)
 800f4c4:	fba2 2303 	umull	r2, r3, r2, r3
 800f4c8:	095b      	lsrs	r3, r3, #5
 800f4ca:	f003 020f 	and.w	r2, r3, #15
 800f4ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	4432      	add	r2, r6
 800f4d6:	609a      	str	r2, [r3, #8]
}
 800f4d8:	e7ff      	b.n	800f4da <UART_SetConfig+0x722>
 800f4da:	bf00      	nop
 800f4dc:	37f4      	adds	r7, #244	; 0xf4
 800f4de:	46bd      	mov	sp, r7
 800f4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4e4:	40011000 	.word	0x40011000
 800f4e8:	40011400 	.word	0x40011400
 800f4ec:	51eb851f 	.word	0x51eb851f

0800f4f0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800f4f0:	b480      	push	{r7}
 800f4f2:	b085      	sub	sp, #20
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
 800f4f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	681a      	ldr	r2, [r3, #0]
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f508:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800f50a:	68fa      	ldr	r2, [r7, #12]
 800f50c:	4b20      	ldr	r3, [pc, #128]	; (800f590 <FSMC_NORSRAM_Init+0xa0>)
 800f50e:	4013      	ands	r3, r2
 800f510:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f51a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800f520:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800f522:	683b      	ldr	r3, [r7, #0]
 800f524:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800f526:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800f52c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800f532:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800f538:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800f53e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800f544:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800f546:	683b      	ldr	r3, [r7, #0]
 800f548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800f54a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800f550:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800f556:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800f55c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f55e:	68fa      	ldr	r2, [r7, #12]
 800f560:	4313      	orrs	r3, r2
 800f562:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	689b      	ldr	r3, [r3, #8]
 800f568:	2b08      	cmp	r3, #8
 800f56a:	d103      	bne.n	800f574 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f572:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	681a      	ldr	r2, [r3, #0]
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	68f9      	ldr	r1, [r7, #12]
 800f57c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f580:	2300      	movs	r3, #0
}
 800f582:	4618      	mov	r0, r3
 800f584:	3714      	adds	r7, #20
 800f586:	46bd      	mov	sp, r7
 800f588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58c:	4770      	bx	lr
 800f58e:	bf00      	nop
 800f590:	fff00080 	.word	0xfff00080

0800f594 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f594:	b480      	push	{r7}
 800f596:	b087      	sub	sp, #28
 800f598:	af00      	add	r7, sp, #0
 800f59a:	60f8      	str	r0, [r7, #12]
 800f59c:	60b9      	str	r1, [r7, #8]
 800f59e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	1c5a      	adds	r2, r3, #1
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5ae:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800f5b0:	697b      	ldr	r3, [r7, #20]
 800f5b2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800f5b6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f5bc:	68bb      	ldr	r3, [r7, #8]
 800f5be:	685b      	ldr	r3, [r3, #4]
 800f5c0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f5c2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800f5c4:	68bb      	ldr	r3, [r7, #8]
 800f5c6:	689b      	ldr	r3, [r3, #8]
 800f5c8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f5ca:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	68db      	ldr	r3, [r3, #12]
 800f5d0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800f5d2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f5d4:	68bb      	ldr	r3, [r7, #8]
 800f5d6:	691b      	ldr	r3, [r3, #16]
 800f5d8:	3b01      	subs	r3, #1
 800f5da:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f5dc:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800f5de:	68bb      	ldr	r3, [r7, #8]
 800f5e0:	695b      	ldr	r3, [r3, #20]
 800f5e2:	3b02      	subs	r3, #2
 800f5e4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f5e6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800f5e8:	68bb      	ldr	r3, [r7, #8]
 800f5ea:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f5ec:	4313      	orrs	r3, r2
 800f5ee:	697a      	ldr	r2, [r7, #20]
 800f5f0:	4313      	orrs	r3, r2
 800f5f2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	1c5a      	adds	r2, r3, #1
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	6979      	ldr	r1, [r7, #20]
 800f5fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f600:	2300      	movs	r3, #0
}
 800f602:	4618      	mov	r0, r3
 800f604:	371c      	adds	r7, #28
 800f606:	46bd      	mov	sp, r7
 800f608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60c:	4770      	bx	lr
	...

0800f610 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800f610:	b480      	push	{r7}
 800f612:	b087      	sub	sp, #28
 800f614:	af00      	add	r7, sp, #0
 800f616:	60f8      	str	r0, [r7, #12]
 800f618:	60b9      	str	r1, [r7, #8]
 800f61a:	607a      	str	r2, [r7, #4]
 800f61c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800f61e:	2300      	movs	r3, #0
 800f620:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f628:	d122      	bne.n	800f670 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	687a      	ldr	r2, [r7, #4]
 800f62e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f632:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800f634:	697a      	ldr	r2, [r7, #20]
 800f636:	4b15      	ldr	r3, [pc, #84]	; (800f68c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800f638:	4013      	ands	r3, r2
 800f63a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f640:	68bb      	ldr	r3, [r7, #8]
 800f642:	685b      	ldr	r3, [r3, #4]
 800f644:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f646:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	689b      	ldr	r3, [r3, #8]
 800f64c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f64e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f650:	68bb      	ldr	r3, [r7, #8]
 800f652:	68db      	ldr	r3, [r3, #12]
 800f654:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800f656:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f65c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f65e:	697a      	ldr	r2, [r7, #20]
 800f660:	4313      	orrs	r3, r2
 800f662:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	687a      	ldr	r2, [r7, #4]
 800f668:	6979      	ldr	r1, [r7, #20]
 800f66a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f66e:	e005      	b.n	800f67c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	687a      	ldr	r2, [r7, #4]
 800f674:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800f67c:	2300      	movs	r3, #0
}
 800f67e:	4618      	mov	r0, r3
 800f680:	371c      	adds	r7, #28
 800f682:	46bd      	mov	sp, r7
 800f684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f688:	4770      	bx	lr
 800f68a:	bf00      	nop
 800f68c:	cff00000 	.word	0xcff00000

0800f690 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f690:	b084      	sub	sp, #16
 800f692:	b580      	push	{r7, lr}
 800f694:	b084      	sub	sp, #16
 800f696:	af00      	add	r7, sp, #0
 800f698:	6078      	str	r0, [r7, #4]
 800f69a:	f107 001c 	add.w	r0, r7, #28
 800f69e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6a4:	2b01      	cmp	r3, #1
 800f6a6:	d122      	bne.n	800f6ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	68db      	ldr	r3, [r3, #12]
 800f6b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f6bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	68db      	ldr	r3, [r3, #12]
 800f6c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f6d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6d2:	2b01      	cmp	r3, #1
 800f6d4:	d105      	bne.n	800f6e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f001 fac6 	bl	8010c74 <USB_CoreReset>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	73fb      	strb	r3, [r7, #15]
 800f6ec:	e01a      	b.n	800f724 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	68db      	ldr	r3, [r3, #12]
 800f6f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f6fa:	6878      	ldr	r0, [r7, #4]
 800f6fc:	f001 faba 	bl	8010c74 <USB_CoreReset>
 800f700:	4603      	mov	r3, r0
 800f702:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f706:	2b00      	cmp	r3, #0
 800f708:	d106      	bne.n	800f718 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f70e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	639a      	str	r2, [r3, #56]	; 0x38
 800f716:	e005      	b.n	800f724 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f71c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f726:	2b01      	cmp	r3, #1
 800f728:	d10b      	bne.n	800f742 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	689b      	ldr	r3, [r3, #8]
 800f72e:	f043 0206 	orr.w	r2, r3, #6
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	689b      	ldr	r3, [r3, #8]
 800f73a:	f043 0220 	orr.w	r2, r3, #32
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f742:	7bfb      	ldrb	r3, [r7, #15]
}
 800f744:	4618      	mov	r0, r3
 800f746:	3710      	adds	r7, #16
 800f748:	46bd      	mov	sp, r7
 800f74a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f74e:	b004      	add	sp, #16
 800f750:	4770      	bx	lr
	...

0800f754 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f754:	b480      	push	{r7}
 800f756:	b087      	sub	sp, #28
 800f758:	af00      	add	r7, sp, #0
 800f75a:	60f8      	str	r0, [r7, #12]
 800f75c:	60b9      	str	r1, [r7, #8]
 800f75e:	4613      	mov	r3, r2
 800f760:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f762:	79fb      	ldrb	r3, [r7, #7]
 800f764:	2b02      	cmp	r3, #2
 800f766:	d165      	bne.n	800f834 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	4a41      	ldr	r2, [pc, #260]	; (800f870 <USB_SetTurnaroundTime+0x11c>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d906      	bls.n	800f77e <USB_SetTurnaroundTime+0x2a>
 800f770:	68bb      	ldr	r3, [r7, #8]
 800f772:	4a40      	ldr	r2, [pc, #256]	; (800f874 <USB_SetTurnaroundTime+0x120>)
 800f774:	4293      	cmp	r3, r2
 800f776:	d202      	bcs.n	800f77e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f778:	230f      	movs	r3, #15
 800f77a:	617b      	str	r3, [r7, #20]
 800f77c:	e062      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f77e:	68bb      	ldr	r3, [r7, #8]
 800f780:	4a3c      	ldr	r2, [pc, #240]	; (800f874 <USB_SetTurnaroundTime+0x120>)
 800f782:	4293      	cmp	r3, r2
 800f784:	d306      	bcc.n	800f794 <USB_SetTurnaroundTime+0x40>
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	4a3b      	ldr	r2, [pc, #236]	; (800f878 <USB_SetTurnaroundTime+0x124>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d202      	bcs.n	800f794 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f78e:	230e      	movs	r3, #14
 800f790:	617b      	str	r3, [r7, #20]
 800f792:	e057      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	4a38      	ldr	r2, [pc, #224]	; (800f878 <USB_SetTurnaroundTime+0x124>)
 800f798:	4293      	cmp	r3, r2
 800f79a:	d306      	bcc.n	800f7aa <USB_SetTurnaroundTime+0x56>
 800f79c:	68bb      	ldr	r3, [r7, #8]
 800f79e:	4a37      	ldr	r2, [pc, #220]	; (800f87c <USB_SetTurnaroundTime+0x128>)
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d202      	bcs.n	800f7aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f7a4:	230d      	movs	r3, #13
 800f7a6:	617b      	str	r3, [r7, #20]
 800f7a8:	e04c      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f7aa:	68bb      	ldr	r3, [r7, #8]
 800f7ac:	4a33      	ldr	r2, [pc, #204]	; (800f87c <USB_SetTurnaroundTime+0x128>)
 800f7ae:	4293      	cmp	r3, r2
 800f7b0:	d306      	bcc.n	800f7c0 <USB_SetTurnaroundTime+0x6c>
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	4a32      	ldr	r2, [pc, #200]	; (800f880 <USB_SetTurnaroundTime+0x12c>)
 800f7b6:	4293      	cmp	r3, r2
 800f7b8:	d802      	bhi.n	800f7c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f7ba:	230c      	movs	r3, #12
 800f7bc:	617b      	str	r3, [r7, #20]
 800f7be:	e041      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	4a2f      	ldr	r2, [pc, #188]	; (800f880 <USB_SetTurnaroundTime+0x12c>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d906      	bls.n	800f7d6 <USB_SetTurnaroundTime+0x82>
 800f7c8:	68bb      	ldr	r3, [r7, #8]
 800f7ca:	4a2e      	ldr	r2, [pc, #184]	; (800f884 <USB_SetTurnaroundTime+0x130>)
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d802      	bhi.n	800f7d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f7d0:	230b      	movs	r3, #11
 800f7d2:	617b      	str	r3, [r7, #20]
 800f7d4:	e036      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	4a2a      	ldr	r2, [pc, #168]	; (800f884 <USB_SetTurnaroundTime+0x130>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d906      	bls.n	800f7ec <USB_SetTurnaroundTime+0x98>
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	4a29      	ldr	r2, [pc, #164]	; (800f888 <USB_SetTurnaroundTime+0x134>)
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d802      	bhi.n	800f7ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f7e6:	230a      	movs	r3, #10
 800f7e8:	617b      	str	r3, [r7, #20]
 800f7ea:	e02b      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	4a26      	ldr	r2, [pc, #152]	; (800f888 <USB_SetTurnaroundTime+0x134>)
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	d906      	bls.n	800f802 <USB_SetTurnaroundTime+0xae>
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	4a25      	ldr	r2, [pc, #148]	; (800f88c <USB_SetTurnaroundTime+0x138>)
 800f7f8:	4293      	cmp	r3, r2
 800f7fa:	d202      	bcs.n	800f802 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f7fc:	2309      	movs	r3, #9
 800f7fe:	617b      	str	r3, [r7, #20]
 800f800:	e020      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	4a21      	ldr	r2, [pc, #132]	; (800f88c <USB_SetTurnaroundTime+0x138>)
 800f806:	4293      	cmp	r3, r2
 800f808:	d306      	bcc.n	800f818 <USB_SetTurnaroundTime+0xc4>
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	4a20      	ldr	r2, [pc, #128]	; (800f890 <USB_SetTurnaroundTime+0x13c>)
 800f80e:	4293      	cmp	r3, r2
 800f810:	d802      	bhi.n	800f818 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f812:	2308      	movs	r3, #8
 800f814:	617b      	str	r3, [r7, #20]
 800f816:	e015      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	4a1d      	ldr	r2, [pc, #116]	; (800f890 <USB_SetTurnaroundTime+0x13c>)
 800f81c:	4293      	cmp	r3, r2
 800f81e:	d906      	bls.n	800f82e <USB_SetTurnaroundTime+0xda>
 800f820:	68bb      	ldr	r3, [r7, #8]
 800f822:	4a1c      	ldr	r2, [pc, #112]	; (800f894 <USB_SetTurnaroundTime+0x140>)
 800f824:	4293      	cmp	r3, r2
 800f826:	d202      	bcs.n	800f82e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f828:	2307      	movs	r3, #7
 800f82a:	617b      	str	r3, [r7, #20]
 800f82c:	e00a      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f82e:	2306      	movs	r3, #6
 800f830:	617b      	str	r3, [r7, #20]
 800f832:	e007      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f834:	79fb      	ldrb	r3, [r7, #7]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d102      	bne.n	800f840 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f83a:	2309      	movs	r3, #9
 800f83c:	617b      	str	r3, [r7, #20]
 800f83e:	e001      	b.n	800f844 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f840:	2309      	movs	r3, #9
 800f842:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	68db      	ldr	r3, [r3, #12]
 800f848:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	68da      	ldr	r2, [r3, #12]
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	029b      	lsls	r3, r3, #10
 800f858:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f85c:	431a      	orrs	r2, r3
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f862:	2300      	movs	r3, #0
}
 800f864:	4618      	mov	r0, r3
 800f866:	371c      	adds	r7, #28
 800f868:	46bd      	mov	sp, r7
 800f86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86e:	4770      	bx	lr
 800f870:	00d8acbf 	.word	0x00d8acbf
 800f874:	00e4e1c0 	.word	0x00e4e1c0
 800f878:	00f42400 	.word	0x00f42400
 800f87c:	01067380 	.word	0x01067380
 800f880:	011a499f 	.word	0x011a499f
 800f884:	01312cff 	.word	0x01312cff
 800f888:	014ca43f 	.word	0x014ca43f
 800f88c:	016e3600 	.word	0x016e3600
 800f890:	01a6ab1f 	.word	0x01a6ab1f
 800f894:	01e84800 	.word	0x01e84800

0800f898 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f898:	b480      	push	{r7}
 800f89a:	b083      	sub	sp, #12
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	689b      	ldr	r3, [r3, #8]
 800f8a4:	f043 0201 	orr.w	r2, r3, #1
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f8ac:	2300      	movs	r3, #0
}
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	370c      	adds	r7, #12
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b8:	4770      	bx	lr

0800f8ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f8ba:	b480      	push	{r7}
 800f8bc:	b083      	sub	sp, #12
 800f8be:	af00      	add	r7, sp, #0
 800f8c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	689b      	ldr	r3, [r3, #8]
 800f8c6:	f023 0201 	bic.w	r2, r3, #1
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f8ce:	2300      	movs	r3, #0
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	370c      	adds	r7, #12
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8da:	4770      	bx	lr

0800f8dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b082      	sub	sp, #8
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
 800f8e4:	460b      	mov	r3, r1
 800f8e6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	68db      	ldr	r3, [r3, #12]
 800f8ec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f8f4:	78fb      	ldrb	r3, [r7, #3]
 800f8f6:	2b01      	cmp	r3, #1
 800f8f8:	d106      	bne.n	800f908 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	68db      	ldr	r3, [r3, #12]
 800f8fe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	60da      	str	r2, [r3, #12]
 800f906:	e00b      	b.n	800f920 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800f908:	78fb      	ldrb	r3, [r7, #3]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d106      	bne.n	800f91c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	68db      	ldr	r3, [r3, #12]
 800f912:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	60da      	str	r2, [r3, #12]
 800f91a:	e001      	b.n	800f920 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800f91c:	2301      	movs	r3, #1
 800f91e:	e003      	b.n	800f928 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800f920:	2032      	movs	r0, #50	; 0x32
 800f922:	f7fb fdb3 	bl	800b48c <HAL_Delay>

  return HAL_OK;
 800f926:	2300      	movs	r3, #0
}
 800f928:	4618      	mov	r0, r3
 800f92a:	3708      	adds	r7, #8
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd80      	pop	{r7, pc}

0800f930 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f930:	b084      	sub	sp, #16
 800f932:	b580      	push	{r7, lr}
 800f934:	b086      	sub	sp, #24
 800f936:	af00      	add	r7, sp, #0
 800f938:	6078      	str	r0, [r7, #4]
 800f93a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f93e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f942:	2300      	movs	r3, #0
 800f944:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f94a:	2300      	movs	r3, #0
 800f94c:	613b      	str	r3, [r7, #16]
 800f94e:	e009      	b.n	800f964 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f950:	687a      	ldr	r2, [r7, #4]
 800f952:	693b      	ldr	r3, [r7, #16]
 800f954:	3340      	adds	r3, #64	; 0x40
 800f956:	009b      	lsls	r3, r3, #2
 800f958:	4413      	add	r3, r2
 800f95a:	2200      	movs	r2, #0
 800f95c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	3301      	adds	r3, #1
 800f962:	613b      	str	r3, [r7, #16]
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	2b0e      	cmp	r3, #14
 800f968:	d9f2      	bls.n	800f950 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f96a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d11c      	bne.n	800f9aa <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f976:	685b      	ldr	r3, [r3, #4]
 800f978:	68fa      	ldr	r2, [r7, #12]
 800f97a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f97e:	f043 0302 	orr.w	r3, r3, #2
 800f982:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f988:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f994:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9a0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	639a      	str	r2, [r3, #56]	; 0x38
 800f9a8:	e00b      	b.n	800f9c2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9ae:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9d4:	4619      	mov	r1, r3
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9dc:	461a      	mov	r2, r3
 800f9de:	680b      	ldr	r3, [r1, #0]
 800f9e0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9e4:	2b01      	cmp	r3, #1
 800f9e6:	d10c      	bne.n	800fa02 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f9e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d104      	bne.n	800f9f8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f9ee:	2100      	movs	r1, #0
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 f949 	bl	800fc88 <USB_SetDevSpeed>
 800f9f6:	e008      	b.n	800fa0a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f9f8:	2101      	movs	r1, #1
 800f9fa:	6878      	ldr	r0, [r7, #4]
 800f9fc:	f000 f944 	bl	800fc88 <USB_SetDevSpeed>
 800fa00:	e003      	b.n	800fa0a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800fa02:	2103      	movs	r1, #3
 800fa04:	6878      	ldr	r0, [r7, #4]
 800fa06:	f000 f93f 	bl	800fc88 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fa0a:	2110      	movs	r1, #16
 800fa0c:	6878      	ldr	r0, [r7, #4]
 800fa0e:	f000 f8f3 	bl	800fbf8 <USB_FlushTxFifo>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d001      	beq.n	800fa1c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800fa18:	2301      	movs	r3, #1
 800fa1a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f000 f911 	bl	800fc44 <USB_FlushRxFifo>
 800fa22:	4603      	mov	r3, r0
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d001      	beq.n	800fa2c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800fa28:	2301      	movs	r3, #1
 800fa2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa32:	461a      	mov	r2, r3
 800fa34:	2300      	movs	r3, #0
 800fa36:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa3e:	461a      	mov	r2, r3
 800fa40:	2300      	movs	r3, #0
 800fa42:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa4a:	461a      	mov	r2, r3
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fa50:	2300      	movs	r3, #0
 800fa52:	613b      	str	r3, [r7, #16]
 800fa54:	e043      	b.n	800fade <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	015a      	lsls	r2, r3, #5
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	4413      	add	r3, r2
 800fa5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fa68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fa6c:	d118      	bne.n	800faa0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800fa6e:	693b      	ldr	r3, [r7, #16]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d10a      	bne.n	800fa8a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800fa74:	693b      	ldr	r3, [r7, #16]
 800fa76:	015a      	lsls	r2, r3, #5
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	4413      	add	r3, r2
 800fa7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa80:	461a      	mov	r2, r3
 800fa82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fa86:	6013      	str	r3, [r2, #0]
 800fa88:	e013      	b.n	800fab2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800fa8a:	693b      	ldr	r3, [r7, #16]
 800fa8c:	015a      	lsls	r2, r3, #5
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	4413      	add	r3, r2
 800fa92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa96:	461a      	mov	r2, r3
 800fa98:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fa9c:	6013      	str	r3, [r2, #0]
 800fa9e:	e008      	b.n	800fab2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800faa0:	693b      	ldr	r3, [r7, #16]
 800faa2:	015a      	lsls	r2, r3, #5
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	4413      	add	r3, r2
 800faa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faac:	461a      	mov	r2, r3
 800faae:	2300      	movs	r3, #0
 800fab0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800fab2:	693b      	ldr	r3, [r7, #16]
 800fab4:	015a      	lsls	r2, r3, #5
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	4413      	add	r3, r2
 800faba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fabe:	461a      	mov	r2, r3
 800fac0:	2300      	movs	r3, #0
 800fac2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	015a      	lsls	r2, r3, #5
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	4413      	add	r3, r2
 800facc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fad0:	461a      	mov	r2, r3
 800fad2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fad6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fad8:	693b      	ldr	r3, [r7, #16]
 800fada:	3301      	adds	r3, #1
 800fadc:	613b      	str	r3, [r7, #16]
 800fade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fae0:	693a      	ldr	r2, [r7, #16]
 800fae2:	429a      	cmp	r2, r3
 800fae4:	d3b7      	bcc.n	800fa56 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fae6:	2300      	movs	r3, #0
 800fae8:	613b      	str	r3, [r7, #16]
 800faea:	e043      	b.n	800fb74 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800faec:	693b      	ldr	r3, [r7, #16]
 800faee:	015a      	lsls	r2, r3, #5
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	4413      	add	r3, r2
 800faf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fafe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fb02:	d118      	bne.n	800fb36 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d10a      	bne.n	800fb20 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fb0a:	693b      	ldr	r3, [r7, #16]
 800fb0c:	015a      	lsls	r2, r3, #5
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	4413      	add	r3, r2
 800fb12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb16:	461a      	mov	r2, r3
 800fb18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fb1c:	6013      	str	r3, [r2, #0]
 800fb1e:	e013      	b.n	800fb48 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	015a      	lsls	r2, r3, #5
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	4413      	add	r3, r2
 800fb28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb2c:	461a      	mov	r2, r3
 800fb2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fb32:	6013      	str	r3, [r2, #0]
 800fb34:	e008      	b.n	800fb48 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fb36:	693b      	ldr	r3, [r7, #16]
 800fb38:	015a      	lsls	r2, r3, #5
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	4413      	add	r3, r2
 800fb3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb42:	461a      	mov	r2, r3
 800fb44:	2300      	movs	r3, #0
 800fb46:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	015a      	lsls	r2, r3, #5
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	4413      	add	r3, r2
 800fb50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb54:	461a      	mov	r2, r3
 800fb56:	2300      	movs	r3, #0
 800fb58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fb5a:	693b      	ldr	r3, [r7, #16]
 800fb5c:	015a      	lsls	r2, r3, #5
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	4413      	add	r3, r2
 800fb62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb66:	461a      	mov	r2, r3
 800fb68:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fb6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	3301      	adds	r3, #1
 800fb72:	613b      	str	r3, [r7, #16]
 800fb74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb76:	693a      	ldr	r2, [r7, #16]
 800fb78:	429a      	cmp	r2, r3
 800fb7a:	d3b7      	bcc.n	800faec <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb82:	691b      	ldr	r3, [r3, #16]
 800fb84:	68fa      	ldr	r2, [r7, #12]
 800fb86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fb8e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2200      	movs	r2, #0
 800fb94:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800fb9c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fb9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d105      	bne.n	800fbb0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	699b      	ldr	r3, [r3, #24]
 800fba8:	f043 0210 	orr.w	r2, r3, #16
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	699a      	ldr	r2, [r3, #24]
 800fbb4:	4b0f      	ldr	r3, [pc, #60]	; (800fbf4 <USB_DevInit+0x2c4>)
 800fbb6:	4313      	orrs	r3, r2
 800fbb8:	687a      	ldr	r2, [r7, #4]
 800fbba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fbbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d005      	beq.n	800fbce <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	699b      	ldr	r3, [r3, #24]
 800fbc6:	f043 0208 	orr.w	r2, r3, #8
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fbce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fbd0:	2b01      	cmp	r3, #1
 800fbd2:	d107      	bne.n	800fbe4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	699b      	ldr	r3, [r3, #24]
 800fbd8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fbdc:	f043 0304 	orr.w	r3, r3, #4
 800fbe0:	687a      	ldr	r2, [r7, #4]
 800fbe2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fbe4:	7dfb      	ldrb	r3, [r7, #23]
}
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	3718      	adds	r7, #24
 800fbea:	46bd      	mov	sp, r7
 800fbec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fbf0:	b004      	add	sp, #16
 800fbf2:	4770      	bx	lr
 800fbf4:	803c3800 	.word	0x803c3800

0800fbf8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b085      	sub	sp, #20
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
 800fc00:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800fc02:	2300      	movs	r3, #0
 800fc04:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	019b      	lsls	r3, r3, #6
 800fc0a:	f043 0220 	orr.w	r2, r3, #32
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	3301      	adds	r3, #1
 800fc16:	60fb      	str	r3, [r7, #12]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	4a09      	ldr	r2, [pc, #36]	; (800fc40 <USB_FlushTxFifo+0x48>)
 800fc1c:	4293      	cmp	r3, r2
 800fc1e:	d901      	bls.n	800fc24 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800fc20:	2303      	movs	r3, #3
 800fc22:	e006      	b.n	800fc32 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	691b      	ldr	r3, [r3, #16]
 800fc28:	f003 0320 	and.w	r3, r3, #32
 800fc2c:	2b20      	cmp	r3, #32
 800fc2e:	d0f0      	beq.n	800fc12 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800fc30:	2300      	movs	r3, #0
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3714      	adds	r7, #20
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr
 800fc3e:	bf00      	nop
 800fc40:	00030d40 	.word	0x00030d40

0800fc44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b085      	sub	sp, #20
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2210      	movs	r2, #16
 800fc54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	60fb      	str	r3, [r7, #12]
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	4a09      	ldr	r2, [pc, #36]	; (800fc84 <USB_FlushRxFifo+0x40>)
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d901      	bls.n	800fc68 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800fc64:	2303      	movs	r3, #3
 800fc66:	e006      	b.n	800fc76 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	691b      	ldr	r3, [r3, #16]
 800fc6c:	f003 0310 	and.w	r3, r3, #16
 800fc70:	2b10      	cmp	r3, #16
 800fc72:	d0f0      	beq.n	800fc56 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800fc74:	2300      	movs	r3, #0
}
 800fc76:	4618      	mov	r0, r3
 800fc78:	3714      	adds	r7, #20
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc80:	4770      	bx	lr
 800fc82:	bf00      	nop
 800fc84:	00030d40 	.word	0x00030d40

0800fc88 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fc88:	b480      	push	{r7}
 800fc8a:	b085      	sub	sp, #20
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	460b      	mov	r3, r1
 800fc92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	78fb      	ldrb	r3, [r7, #3]
 800fca2:	68f9      	ldr	r1, [r7, #12]
 800fca4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fca8:	4313      	orrs	r3, r2
 800fcaa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fcac:	2300      	movs	r3, #0
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	3714      	adds	r7, #20
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb8:	4770      	bx	lr

0800fcba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fcba:	b480      	push	{r7}
 800fcbc:	b087      	sub	sp, #28
 800fcbe:	af00      	add	r7, sp, #0
 800fcc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fcc6:	693b      	ldr	r3, [r7, #16]
 800fcc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fccc:	689b      	ldr	r3, [r3, #8]
 800fcce:	f003 0306 	and.w	r3, r3, #6
 800fcd2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d102      	bne.n	800fce0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	75fb      	strb	r3, [r7, #23]
 800fcde:	e00a      	b.n	800fcf6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	2b02      	cmp	r3, #2
 800fce4:	d002      	beq.n	800fcec <USB_GetDevSpeed+0x32>
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	2b06      	cmp	r3, #6
 800fcea:	d102      	bne.n	800fcf2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fcec:	2302      	movs	r3, #2
 800fcee:	75fb      	strb	r3, [r7, #23]
 800fcf0:	e001      	b.n	800fcf6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fcf2:	230f      	movs	r3, #15
 800fcf4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fcf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	371c      	adds	r7, #28
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr

0800fd04 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b085      	sub	sp, #20
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
 800fd0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fd12:	683b      	ldr	r3, [r7, #0]
 800fd14:	781b      	ldrb	r3, [r3, #0]
 800fd16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	785b      	ldrb	r3, [r3, #1]
 800fd1c:	2b01      	cmp	r3, #1
 800fd1e:	d13a      	bne.n	800fd96 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd26:	69da      	ldr	r2, [r3, #28]
 800fd28:	683b      	ldr	r3, [r7, #0]
 800fd2a:	781b      	ldrb	r3, [r3, #0]
 800fd2c:	f003 030f 	and.w	r3, r3, #15
 800fd30:	2101      	movs	r1, #1
 800fd32:	fa01 f303 	lsl.w	r3, r1, r3
 800fd36:	b29b      	uxth	r3, r3
 800fd38:	68f9      	ldr	r1, [r7, #12]
 800fd3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fd3e:	4313      	orrs	r3, r2
 800fd40:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	015a      	lsls	r2, r3, #5
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	4413      	add	r3, r2
 800fd4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d155      	bne.n	800fe04 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	015a      	lsls	r2, r3, #5
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	4413      	add	r3, r2
 800fd60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd64:	681a      	ldr	r2, [r3, #0]
 800fd66:	683b      	ldr	r3, [r7, #0]
 800fd68:	689b      	ldr	r3, [r3, #8]
 800fd6a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	78db      	ldrb	r3, [r3, #3]
 800fd72:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fd74:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fd76:	68bb      	ldr	r3, [r7, #8]
 800fd78:	059b      	lsls	r3, r3, #22
 800fd7a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fd7c:	4313      	orrs	r3, r2
 800fd7e:	68ba      	ldr	r2, [r7, #8]
 800fd80:	0151      	lsls	r1, r2, #5
 800fd82:	68fa      	ldr	r2, [r7, #12]
 800fd84:	440a      	add	r2, r1
 800fd86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fd8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd92:	6013      	str	r3, [r2, #0]
 800fd94:	e036      	b.n	800fe04 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd9c:	69da      	ldr	r2, [r3, #28]
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	f003 030f 	and.w	r3, r3, #15
 800fda6:	2101      	movs	r1, #1
 800fda8:	fa01 f303 	lsl.w	r3, r1, r3
 800fdac:	041b      	lsls	r3, r3, #16
 800fdae:	68f9      	ldr	r1, [r7, #12]
 800fdb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fdb4:	4313      	orrs	r3, r2
 800fdb6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	015a      	lsls	r2, r3, #5
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	4413      	add	r3, r2
 800fdc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d11a      	bne.n	800fe04 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	015a      	lsls	r2, r3, #5
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	4413      	add	r3, r2
 800fdd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdda:	681a      	ldr	r2, [r3, #0]
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	689b      	ldr	r3, [r3, #8]
 800fde0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	78db      	ldrb	r3, [r3, #3]
 800fde8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fdea:	430b      	orrs	r3, r1
 800fdec:	4313      	orrs	r3, r2
 800fdee:	68ba      	ldr	r2, [r7, #8]
 800fdf0:	0151      	lsls	r1, r2, #5
 800fdf2:	68fa      	ldr	r2, [r7, #12]
 800fdf4:	440a      	add	r2, r1
 800fdf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fdfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fe02:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fe04:	2300      	movs	r3, #0
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3714      	adds	r7, #20
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe10:	4770      	bx	lr
	...

0800fe14 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fe14:	b480      	push	{r7}
 800fe16:	b085      	sub	sp, #20
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
 800fe1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	785b      	ldrb	r3, [r3, #1]
 800fe2c:	2b01      	cmp	r3, #1
 800fe2e:	d161      	bne.n	800fef4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fe30:	68bb      	ldr	r3, [r7, #8]
 800fe32:	015a      	lsls	r2, r3, #5
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	4413      	add	r3, r2
 800fe38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fe42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fe46:	d11f      	bne.n	800fe88 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fe48:	68bb      	ldr	r3, [r7, #8]
 800fe4a:	015a      	lsls	r2, r3, #5
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	4413      	add	r3, r2
 800fe50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	68ba      	ldr	r2, [r7, #8]
 800fe58:	0151      	lsls	r1, r2, #5
 800fe5a:	68fa      	ldr	r2, [r7, #12]
 800fe5c:	440a      	add	r2, r1
 800fe5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe62:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fe66:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fe68:	68bb      	ldr	r3, [r7, #8]
 800fe6a:	015a      	lsls	r2, r3, #5
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	4413      	add	r3, r2
 800fe70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	68ba      	ldr	r2, [r7, #8]
 800fe78:	0151      	lsls	r1, r2, #5
 800fe7a:	68fa      	ldr	r2, [r7, #12]
 800fe7c:	440a      	add	r2, r1
 800fe7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fe86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	f003 030f 	and.w	r3, r3, #15
 800fe98:	2101      	movs	r1, #1
 800fe9a:	fa01 f303 	lsl.w	r3, r1, r3
 800fe9e:	b29b      	uxth	r3, r3
 800fea0:	43db      	mvns	r3, r3
 800fea2:	68f9      	ldr	r1, [r7, #12]
 800fea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fea8:	4013      	ands	r3, r2
 800feaa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800feb2:	69da      	ldr	r2, [r3, #28]
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	781b      	ldrb	r3, [r3, #0]
 800feb8:	f003 030f 	and.w	r3, r3, #15
 800febc:	2101      	movs	r1, #1
 800febe:	fa01 f303 	lsl.w	r3, r1, r3
 800fec2:	b29b      	uxth	r3, r3
 800fec4:	43db      	mvns	r3, r3
 800fec6:	68f9      	ldr	r1, [r7, #12]
 800fec8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fecc:	4013      	ands	r3, r2
 800fece:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fed0:	68bb      	ldr	r3, [r7, #8]
 800fed2:	015a      	lsls	r2, r3, #5
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	4413      	add	r3, r2
 800fed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fedc:	681a      	ldr	r2, [r3, #0]
 800fede:	68bb      	ldr	r3, [r7, #8]
 800fee0:	0159      	lsls	r1, r3, #5
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	440b      	add	r3, r1
 800fee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800feea:	4619      	mov	r1, r3
 800feec:	4b35      	ldr	r3, [pc, #212]	; (800ffc4 <USB_DeactivateEndpoint+0x1b0>)
 800feee:	4013      	ands	r3, r2
 800fef0:	600b      	str	r3, [r1, #0]
 800fef2:	e060      	b.n	800ffb6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	015a      	lsls	r2, r3, #5
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	4413      	add	r3, r2
 800fefc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ff06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ff0a:	d11f      	bne.n	800ff4c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ff0c:	68bb      	ldr	r3, [r7, #8]
 800ff0e:	015a      	lsls	r2, r3, #5
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	4413      	add	r3, r2
 800ff14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	68ba      	ldr	r2, [r7, #8]
 800ff1c:	0151      	lsls	r1, r2, #5
 800ff1e:	68fa      	ldr	r2, [r7, #12]
 800ff20:	440a      	add	r2, r1
 800ff22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ff2a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ff2c:	68bb      	ldr	r3, [r7, #8]
 800ff2e:	015a      	lsls	r2, r3, #5
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	4413      	add	r3, r2
 800ff34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68ba      	ldr	r2, [r7, #8]
 800ff3c:	0151      	lsls	r1, r2, #5
 800ff3e:	68fa      	ldr	r2, [r7, #12]
 800ff40:	440a      	add	r2, r1
 800ff42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ff4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	f003 030f 	and.w	r3, r3, #15
 800ff5c:	2101      	movs	r1, #1
 800ff5e:	fa01 f303 	lsl.w	r3, r1, r3
 800ff62:	041b      	lsls	r3, r3, #16
 800ff64:	43db      	mvns	r3, r3
 800ff66:	68f9      	ldr	r1, [r7, #12]
 800ff68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff6c:	4013      	ands	r3, r2
 800ff6e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff76:	69da      	ldr	r2, [r3, #28]
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	f003 030f 	and.w	r3, r3, #15
 800ff80:	2101      	movs	r1, #1
 800ff82:	fa01 f303 	lsl.w	r3, r1, r3
 800ff86:	041b      	lsls	r3, r3, #16
 800ff88:	43db      	mvns	r3, r3
 800ff8a:	68f9      	ldr	r1, [r7, #12]
 800ff8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff90:	4013      	ands	r3, r2
 800ff92:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ff94:	68bb      	ldr	r3, [r7, #8]
 800ff96:	015a      	lsls	r2, r3, #5
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	4413      	add	r3, r2
 800ff9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffa0:	681a      	ldr	r2, [r3, #0]
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	0159      	lsls	r1, r3, #5
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	440b      	add	r3, r1
 800ffaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffae:	4619      	mov	r1, r3
 800ffb0:	4b05      	ldr	r3, [pc, #20]	; (800ffc8 <USB_DeactivateEndpoint+0x1b4>)
 800ffb2:	4013      	ands	r3, r2
 800ffb4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ffb6:	2300      	movs	r3, #0
}
 800ffb8:	4618      	mov	r0, r3
 800ffba:	3714      	adds	r7, #20
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc2:	4770      	bx	lr
 800ffc4:	ec337800 	.word	0xec337800
 800ffc8:	eff37800 	.word	0xeff37800

0800ffcc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b08a      	sub	sp, #40	; 0x28
 800ffd0:	af02      	add	r7, sp, #8
 800ffd2:	60f8      	str	r0, [r7, #12]
 800ffd4:	60b9      	str	r1, [r7, #8]
 800ffd6:	4613      	mov	r3, r2
 800ffd8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	781b      	ldrb	r3, [r3, #0]
 800ffe2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	785b      	ldrb	r3, [r3, #1]
 800ffe8:	2b01      	cmp	r3, #1
 800ffea:	f040 815c 	bne.w	80102a6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ffee:	68bb      	ldr	r3, [r7, #8]
 800fff0:	695b      	ldr	r3, [r3, #20]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d132      	bne.n	801005c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fff6:	69bb      	ldr	r3, [r7, #24]
 800fff8:	015a      	lsls	r2, r3, #5
 800fffa:	69fb      	ldr	r3, [r7, #28]
 800fffc:	4413      	add	r3, r2
 800fffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	69ba      	ldr	r2, [r7, #24]
 8010006:	0151      	lsls	r1, r2, #5
 8010008:	69fa      	ldr	r2, [r7, #28]
 801000a:	440a      	add	r2, r1
 801000c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010010:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010014:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010018:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801001a:	69bb      	ldr	r3, [r7, #24]
 801001c:	015a      	lsls	r2, r3, #5
 801001e:	69fb      	ldr	r3, [r7, #28]
 8010020:	4413      	add	r3, r2
 8010022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010026:	691b      	ldr	r3, [r3, #16]
 8010028:	69ba      	ldr	r2, [r7, #24]
 801002a:	0151      	lsls	r1, r2, #5
 801002c:	69fa      	ldr	r2, [r7, #28]
 801002e:	440a      	add	r2, r1
 8010030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010034:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010038:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801003a:	69bb      	ldr	r3, [r7, #24]
 801003c:	015a      	lsls	r2, r3, #5
 801003e:	69fb      	ldr	r3, [r7, #28]
 8010040:	4413      	add	r3, r2
 8010042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010046:	691b      	ldr	r3, [r3, #16]
 8010048:	69ba      	ldr	r2, [r7, #24]
 801004a:	0151      	lsls	r1, r2, #5
 801004c:	69fa      	ldr	r2, [r7, #28]
 801004e:	440a      	add	r2, r1
 8010050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010054:	0cdb      	lsrs	r3, r3, #19
 8010056:	04db      	lsls	r3, r3, #19
 8010058:	6113      	str	r3, [r2, #16]
 801005a:	e074      	b.n	8010146 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801005c:	69bb      	ldr	r3, [r7, #24]
 801005e:	015a      	lsls	r2, r3, #5
 8010060:	69fb      	ldr	r3, [r7, #28]
 8010062:	4413      	add	r3, r2
 8010064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010068:	691b      	ldr	r3, [r3, #16]
 801006a:	69ba      	ldr	r2, [r7, #24]
 801006c:	0151      	lsls	r1, r2, #5
 801006e:	69fa      	ldr	r2, [r7, #28]
 8010070:	440a      	add	r2, r1
 8010072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010076:	0cdb      	lsrs	r3, r3, #19
 8010078:	04db      	lsls	r3, r3, #19
 801007a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801007c:	69bb      	ldr	r3, [r7, #24]
 801007e:	015a      	lsls	r2, r3, #5
 8010080:	69fb      	ldr	r3, [r7, #28]
 8010082:	4413      	add	r3, r2
 8010084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010088:	691b      	ldr	r3, [r3, #16]
 801008a:	69ba      	ldr	r2, [r7, #24]
 801008c:	0151      	lsls	r1, r2, #5
 801008e:	69fa      	ldr	r2, [r7, #28]
 8010090:	440a      	add	r2, r1
 8010092:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010096:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801009a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801009e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80100a0:	69bb      	ldr	r3, [r7, #24]
 80100a2:	015a      	lsls	r2, r3, #5
 80100a4:	69fb      	ldr	r3, [r7, #28]
 80100a6:	4413      	add	r3, r2
 80100a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100ac:	691a      	ldr	r2, [r3, #16]
 80100ae:	68bb      	ldr	r3, [r7, #8]
 80100b0:	6959      	ldr	r1, [r3, #20]
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	689b      	ldr	r3, [r3, #8]
 80100b6:	440b      	add	r3, r1
 80100b8:	1e59      	subs	r1, r3, #1
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	689b      	ldr	r3, [r3, #8]
 80100be:	fbb1 f3f3 	udiv	r3, r1, r3
 80100c2:	04d9      	lsls	r1, r3, #19
 80100c4:	4b9d      	ldr	r3, [pc, #628]	; (801033c <USB_EPStartXfer+0x370>)
 80100c6:	400b      	ands	r3, r1
 80100c8:	69b9      	ldr	r1, [r7, #24]
 80100ca:	0148      	lsls	r0, r1, #5
 80100cc:	69f9      	ldr	r1, [r7, #28]
 80100ce:	4401      	add	r1, r0
 80100d0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80100d4:	4313      	orrs	r3, r2
 80100d6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80100d8:	69bb      	ldr	r3, [r7, #24]
 80100da:	015a      	lsls	r2, r3, #5
 80100dc:	69fb      	ldr	r3, [r7, #28]
 80100de:	4413      	add	r3, r2
 80100e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100e4:	691a      	ldr	r2, [r3, #16]
 80100e6:	68bb      	ldr	r3, [r7, #8]
 80100e8:	695b      	ldr	r3, [r3, #20]
 80100ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80100ee:	69b9      	ldr	r1, [r7, #24]
 80100f0:	0148      	lsls	r0, r1, #5
 80100f2:	69f9      	ldr	r1, [r7, #28]
 80100f4:	4401      	add	r1, r0
 80100f6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80100fa:	4313      	orrs	r3, r2
 80100fc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	78db      	ldrb	r3, [r3, #3]
 8010102:	2b01      	cmp	r3, #1
 8010104:	d11f      	bne.n	8010146 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010106:	69bb      	ldr	r3, [r7, #24]
 8010108:	015a      	lsls	r2, r3, #5
 801010a:	69fb      	ldr	r3, [r7, #28]
 801010c:	4413      	add	r3, r2
 801010e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010112:	691b      	ldr	r3, [r3, #16]
 8010114:	69ba      	ldr	r2, [r7, #24]
 8010116:	0151      	lsls	r1, r2, #5
 8010118:	69fa      	ldr	r2, [r7, #28]
 801011a:	440a      	add	r2, r1
 801011c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010120:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8010124:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8010126:	69bb      	ldr	r3, [r7, #24]
 8010128:	015a      	lsls	r2, r3, #5
 801012a:	69fb      	ldr	r3, [r7, #28]
 801012c:	4413      	add	r3, r2
 801012e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010132:	691b      	ldr	r3, [r3, #16]
 8010134:	69ba      	ldr	r2, [r7, #24]
 8010136:	0151      	lsls	r1, r2, #5
 8010138:	69fa      	ldr	r2, [r7, #28]
 801013a:	440a      	add	r2, r1
 801013c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010140:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010144:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8010146:	79fb      	ldrb	r3, [r7, #7]
 8010148:	2b01      	cmp	r3, #1
 801014a:	d14b      	bne.n	80101e4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801014c:	68bb      	ldr	r3, [r7, #8]
 801014e:	691b      	ldr	r3, [r3, #16]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d009      	beq.n	8010168 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010154:	69bb      	ldr	r3, [r7, #24]
 8010156:	015a      	lsls	r2, r3, #5
 8010158:	69fb      	ldr	r3, [r7, #28]
 801015a:	4413      	add	r3, r2
 801015c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010160:	461a      	mov	r2, r3
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	691b      	ldr	r3, [r3, #16]
 8010166:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010168:	68bb      	ldr	r3, [r7, #8]
 801016a:	78db      	ldrb	r3, [r3, #3]
 801016c:	2b01      	cmp	r3, #1
 801016e:	d128      	bne.n	80101c2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010170:	69fb      	ldr	r3, [r7, #28]
 8010172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010176:	689b      	ldr	r3, [r3, #8]
 8010178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801017c:	2b00      	cmp	r3, #0
 801017e:	d110      	bne.n	80101a2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010180:	69bb      	ldr	r3, [r7, #24]
 8010182:	015a      	lsls	r2, r3, #5
 8010184:	69fb      	ldr	r3, [r7, #28]
 8010186:	4413      	add	r3, r2
 8010188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	69ba      	ldr	r2, [r7, #24]
 8010190:	0151      	lsls	r1, r2, #5
 8010192:	69fa      	ldr	r2, [r7, #28]
 8010194:	440a      	add	r2, r1
 8010196:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801019a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801019e:	6013      	str	r3, [r2, #0]
 80101a0:	e00f      	b.n	80101c2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80101a2:	69bb      	ldr	r3, [r7, #24]
 80101a4:	015a      	lsls	r2, r3, #5
 80101a6:	69fb      	ldr	r3, [r7, #28]
 80101a8:	4413      	add	r3, r2
 80101aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	69ba      	ldr	r2, [r7, #24]
 80101b2:	0151      	lsls	r1, r2, #5
 80101b4:	69fa      	ldr	r2, [r7, #28]
 80101b6:	440a      	add	r2, r1
 80101b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80101c0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80101c2:	69bb      	ldr	r3, [r7, #24]
 80101c4:	015a      	lsls	r2, r3, #5
 80101c6:	69fb      	ldr	r3, [r7, #28]
 80101c8:	4413      	add	r3, r2
 80101ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	69ba      	ldr	r2, [r7, #24]
 80101d2:	0151      	lsls	r1, r2, #5
 80101d4:	69fa      	ldr	r2, [r7, #28]
 80101d6:	440a      	add	r2, r1
 80101d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80101e0:	6013      	str	r3, [r2, #0]
 80101e2:	e12f      	b.n	8010444 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80101e4:	69bb      	ldr	r3, [r7, #24]
 80101e6:	015a      	lsls	r2, r3, #5
 80101e8:	69fb      	ldr	r3, [r7, #28]
 80101ea:	4413      	add	r3, r2
 80101ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	69ba      	ldr	r2, [r7, #24]
 80101f4:	0151      	lsls	r1, r2, #5
 80101f6:	69fa      	ldr	r2, [r7, #28]
 80101f8:	440a      	add	r2, r1
 80101fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010202:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010204:	68bb      	ldr	r3, [r7, #8]
 8010206:	78db      	ldrb	r3, [r3, #3]
 8010208:	2b01      	cmp	r3, #1
 801020a:	d015      	beq.n	8010238 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	695b      	ldr	r3, [r3, #20]
 8010210:	2b00      	cmp	r3, #0
 8010212:	f000 8117 	beq.w	8010444 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010216:	69fb      	ldr	r3, [r7, #28]
 8010218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801021c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801021e:	68bb      	ldr	r3, [r7, #8]
 8010220:	781b      	ldrb	r3, [r3, #0]
 8010222:	f003 030f 	and.w	r3, r3, #15
 8010226:	2101      	movs	r1, #1
 8010228:	fa01 f303 	lsl.w	r3, r1, r3
 801022c:	69f9      	ldr	r1, [r7, #28]
 801022e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010232:	4313      	orrs	r3, r2
 8010234:	634b      	str	r3, [r1, #52]	; 0x34
 8010236:	e105      	b.n	8010444 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010238:	69fb      	ldr	r3, [r7, #28]
 801023a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801023e:	689b      	ldr	r3, [r3, #8]
 8010240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010244:	2b00      	cmp	r3, #0
 8010246:	d110      	bne.n	801026a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010248:	69bb      	ldr	r3, [r7, #24]
 801024a:	015a      	lsls	r2, r3, #5
 801024c:	69fb      	ldr	r3, [r7, #28]
 801024e:	4413      	add	r3, r2
 8010250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	69ba      	ldr	r2, [r7, #24]
 8010258:	0151      	lsls	r1, r2, #5
 801025a:	69fa      	ldr	r2, [r7, #28]
 801025c:	440a      	add	r2, r1
 801025e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010262:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010266:	6013      	str	r3, [r2, #0]
 8010268:	e00f      	b.n	801028a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801026a:	69bb      	ldr	r3, [r7, #24]
 801026c:	015a      	lsls	r2, r3, #5
 801026e:	69fb      	ldr	r3, [r7, #28]
 8010270:	4413      	add	r3, r2
 8010272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	69ba      	ldr	r2, [r7, #24]
 801027a:	0151      	lsls	r1, r2, #5
 801027c:	69fa      	ldr	r2, [r7, #28]
 801027e:	440a      	add	r2, r1
 8010280:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010288:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	68d9      	ldr	r1, [r3, #12]
 801028e:	68bb      	ldr	r3, [r7, #8]
 8010290:	781a      	ldrb	r2, [r3, #0]
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	695b      	ldr	r3, [r3, #20]
 8010296:	b298      	uxth	r0, r3
 8010298:	79fb      	ldrb	r3, [r7, #7]
 801029a:	9300      	str	r3, [sp, #0]
 801029c:	4603      	mov	r3, r0
 801029e:	68f8      	ldr	r0, [r7, #12]
 80102a0:	f000 fa2b 	bl	80106fa <USB_WritePacket>
 80102a4:	e0ce      	b.n	8010444 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80102a6:	69bb      	ldr	r3, [r7, #24]
 80102a8:	015a      	lsls	r2, r3, #5
 80102aa:	69fb      	ldr	r3, [r7, #28]
 80102ac:	4413      	add	r3, r2
 80102ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102b2:	691b      	ldr	r3, [r3, #16]
 80102b4:	69ba      	ldr	r2, [r7, #24]
 80102b6:	0151      	lsls	r1, r2, #5
 80102b8:	69fa      	ldr	r2, [r7, #28]
 80102ba:	440a      	add	r2, r1
 80102bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102c0:	0cdb      	lsrs	r3, r3, #19
 80102c2:	04db      	lsls	r3, r3, #19
 80102c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80102c6:	69bb      	ldr	r3, [r7, #24]
 80102c8:	015a      	lsls	r2, r3, #5
 80102ca:	69fb      	ldr	r3, [r7, #28]
 80102cc:	4413      	add	r3, r2
 80102ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102d2:	691b      	ldr	r3, [r3, #16]
 80102d4:	69ba      	ldr	r2, [r7, #24]
 80102d6:	0151      	lsls	r1, r2, #5
 80102d8:	69fa      	ldr	r2, [r7, #28]
 80102da:	440a      	add	r2, r1
 80102dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80102e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80102e8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	695b      	ldr	r3, [r3, #20]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d126      	bne.n	8010340 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80102f2:	69bb      	ldr	r3, [r7, #24]
 80102f4:	015a      	lsls	r2, r3, #5
 80102f6:	69fb      	ldr	r3, [r7, #28]
 80102f8:	4413      	add	r3, r2
 80102fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102fe:	691a      	ldr	r2, [r3, #16]
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	689b      	ldr	r3, [r3, #8]
 8010304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010308:	69b9      	ldr	r1, [r7, #24]
 801030a:	0148      	lsls	r0, r1, #5
 801030c:	69f9      	ldr	r1, [r7, #28]
 801030e:	4401      	add	r1, r0
 8010310:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010314:	4313      	orrs	r3, r2
 8010316:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010318:	69bb      	ldr	r3, [r7, #24]
 801031a:	015a      	lsls	r2, r3, #5
 801031c:	69fb      	ldr	r3, [r7, #28]
 801031e:	4413      	add	r3, r2
 8010320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010324:	691b      	ldr	r3, [r3, #16]
 8010326:	69ba      	ldr	r2, [r7, #24]
 8010328:	0151      	lsls	r1, r2, #5
 801032a:	69fa      	ldr	r2, [r7, #28]
 801032c:	440a      	add	r2, r1
 801032e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010332:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010336:	6113      	str	r3, [r2, #16]
 8010338:	e036      	b.n	80103a8 <USB_EPStartXfer+0x3dc>
 801033a:	bf00      	nop
 801033c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010340:	68bb      	ldr	r3, [r7, #8]
 8010342:	695a      	ldr	r2, [r3, #20]
 8010344:	68bb      	ldr	r3, [r7, #8]
 8010346:	689b      	ldr	r3, [r3, #8]
 8010348:	4413      	add	r3, r2
 801034a:	1e5a      	subs	r2, r3, #1
 801034c:	68bb      	ldr	r3, [r7, #8]
 801034e:	689b      	ldr	r3, [r3, #8]
 8010350:	fbb2 f3f3 	udiv	r3, r2, r3
 8010354:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8010356:	69bb      	ldr	r3, [r7, #24]
 8010358:	015a      	lsls	r2, r3, #5
 801035a:	69fb      	ldr	r3, [r7, #28]
 801035c:	4413      	add	r3, r2
 801035e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010362:	691a      	ldr	r2, [r3, #16]
 8010364:	8afb      	ldrh	r3, [r7, #22]
 8010366:	04d9      	lsls	r1, r3, #19
 8010368:	4b39      	ldr	r3, [pc, #228]	; (8010450 <USB_EPStartXfer+0x484>)
 801036a:	400b      	ands	r3, r1
 801036c:	69b9      	ldr	r1, [r7, #24]
 801036e:	0148      	lsls	r0, r1, #5
 8010370:	69f9      	ldr	r1, [r7, #28]
 8010372:	4401      	add	r1, r0
 8010374:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010378:	4313      	orrs	r3, r2
 801037a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 801037c:	69bb      	ldr	r3, [r7, #24]
 801037e:	015a      	lsls	r2, r3, #5
 8010380:	69fb      	ldr	r3, [r7, #28]
 8010382:	4413      	add	r3, r2
 8010384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010388:	691a      	ldr	r2, [r3, #16]
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	689b      	ldr	r3, [r3, #8]
 801038e:	8af9      	ldrh	r1, [r7, #22]
 8010390:	fb01 f303 	mul.w	r3, r1, r3
 8010394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010398:	69b9      	ldr	r1, [r7, #24]
 801039a:	0148      	lsls	r0, r1, #5
 801039c:	69f9      	ldr	r1, [r7, #28]
 801039e:	4401      	add	r1, r0
 80103a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80103a4:	4313      	orrs	r3, r2
 80103a6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80103a8:	79fb      	ldrb	r3, [r7, #7]
 80103aa:	2b01      	cmp	r3, #1
 80103ac:	d10d      	bne.n	80103ca <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80103ae:	68bb      	ldr	r3, [r7, #8]
 80103b0:	68db      	ldr	r3, [r3, #12]
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d009      	beq.n	80103ca <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	68d9      	ldr	r1, [r3, #12]
 80103ba:	69bb      	ldr	r3, [r7, #24]
 80103bc:	015a      	lsls	r2, r3, #5
 80103be:	69fb      	ldr	r3, [r7, #28]
 80103c0:	4413      	add	r3, r2
 80103c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103c6:	460a      	mov	r2, r1
 80103c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	78db      	ldrb	r3, [r3, #3]
 80103ce:	2b01      	cmp	r3, #1
 80103d0:	d128      	bne.n	8010424 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80103d2:	69fb      	ldr	r3, [r7, #28]
 80103d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80103d8:	689b      	ldr	r3, [r3, #8]
 80103da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d110      	bne.n	8010404 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80103e2:	69bb      	ldr	r3, [r7, #24]
 80103e4:	015a      	lsls	r2, r3, #5
 80103e6:	69fb      	ldr	r3, [r7, #28]
 80103e8:	4413      	add	r3, r2
 80103ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	69ba      	ldr	r2, [r7, #24]
 80103f2:	0151      	lsls	r1, r2, #5
 80103f4:	69fa      	ldr	r2, [r7, #28]
 80103f6:	440a      	add	r2, r1
 80103f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80103fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010400:	6013      	str	r3, [r2, #0]
 8010402:	e00f      	b.n	8010424 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010404:	69bb      	ldr	r3, [r7, #24]
 8010406:	015a      	lsls	r2, r3, #5
 8010408:	69fb      	ldr	r3, [r7, #28]
 801040a:	4413      	add	r3, r2
 801040c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	69ba      	ldr	r2, [r7, #24]
 8010414:	0151      	lsls	r1, r2, #5
 8010416:	69fa      	ldr	r2, [r7, #28]
 8010418:	440a      	add	r2, r1
 801041a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801041e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010422:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010424:	69bb      	ldr	r3, [r7, #24]
 8010426:	015a      	lsls	r2, r3, #5
 8010428:	69fb      	ldr	r3, [r7, #28]
 801042a:	4413      	add	r3, r2
 801042c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	69ba      	ldr	r2, [r7, #24]
 8010434:	0151      	lsls	r1, r2, #5
 8010436:	69fa      	ldr	r2, [r7, #28]
 8010438:	440a      	add	r2, r1
 801043a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801043e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010442:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010444:	2300      	movs	r3, #0
}
 8010446:	4618      	mov	r0, r3
 8010448:	3720      	adds	r7, #32
 801044a:	46bd      	mov	sp, r7
 801044c:	bd80      	pop	{r7, pc}
 801044e:	bf00      	nop
 8010450:	1ff80000 	.word	0x1ff80000

08010454 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010454:	b480      	push	{r7}
 8010456:	b087      	sub	sp, #28
 8010458:	af00      	add	r7, sp, #0
 801045a:	60f8      	str	r0, [r7, #12]
 801045c:	60b9      	str	r1, [r7, #8]
 801045e:	4613      	mov	r3, r2
 8010460:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	781b      	ldrb	r3, [r3, #0]
 801046a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801046c:	68bb      	ldr	r3, [r7, #8]
 801046e:	785b      	ldrb	r3, [r3, #1]
 8010470:	2b01      	cmp	r3, #1
 8010472:	f040 80cd 	bne.w	8010610 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010476:	68bb      	ldr	r3, [r7, #8]
 8010478:	695b      	ldr	r3, [r3, #20]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d132      	bne.n	80104e4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	015a      	lsls	r2, r3, #5
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	4413      	add	r3, r2
 8010486:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801048a:	691b      	ldr	r3, [r3, #16]
 801048c:	693a      	ldr	r2, [r7, #16]
 801048e:	0151      	lsls	r1, r2, #5
 8010490:	697a      	ldr	r2, [r7, #20]
 8010492:	440a      	add	r2, r1
 8010494:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010498:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801049c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80104a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80104a2:	693b      	ldr	r3, [r7, #16]
 80104a4:	015a      	lsls	r2, r3, #5
 80104a6:	697b      	ldr	r3, [r7, #20]
 80104a8:	4413      	add	r3, r2
 80104aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104ae:	691b      	ldr	r3, [r3, #16]
 80104b0:	693a      	ldr	r2, [r7, #16]
 80104b2:	0151      	lsls	r1, r2, #5
 80104b4:	697a      	ldr	r2, [r7, #20]
 80104b6:	440a      	add	r2, r1
 80104b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80104c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80104c2:	693b      	ldr	r3, [r7, #16]
 80104c4:	015a      	lsls	r2, r3, #5
 80104c6:	697b      	ldr	r3, [r7, #20]
 80104c8:	4413      	add	r3, r2
 80104ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104ce:	691b      	ldr	r3, [r3, #16]
 80104d0:	693a      	ldr	r2, [r7, #16]
 80104d2:	0151      	lsls	r1, r2, #5
 80104d4:	697a      	ldr	r2, [r7, #20]
 80104d6:	440a      	add	r2, r1
 80104d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104dc:	0cdb      	lsrs	r3, r3, #19
 80104de:	04db      	lsls	r3, r3, #19
 80104e0:	6113      	str	r3, [r2, #16]
 80104e2:	e04e      	b.n	8010582 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80104e4:	693b      	ldr	r3, [r7, #16]
 80104e6:	015a      	lsls	r2, r3, #5
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	4413      	add	r3, r2
 80104ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104f0:	691b      	ldr	r3, [r3, #16]
 80104f2:	693a      	ldr	r2, [r7, #16]
 80104f4:	0151      	lsls	r1, r2, #5
 80104f6:	697a      	ldr	r2, [r7, #20]
 80104f8:	440a      	add	r2, r1
 80104fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104fe:	0cdb      	lsrs	r3, r3, #19
 8010500:	04db      	lsls	r3, r3, #19
 8010502:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	015a      	lsls	r2, r3, #5
 8010508:	697b      	ldr	r3, [r7, #20]
 801050a:	4413      	add	r3, r2
 801050c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010510:	691b      	ldr	r3, [r3, #16]
 8010512:	693a      	ldr	r2, [r7, #16]
 8010514:	0151      	lsls	r1, r2, #5
 8010516:	697a      	ldr	r2, [r7, #20]
 8010518:	440a      	add	r2, r1
 801051a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801051e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010522:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010526:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	695a      	ldr	r2, [r3, #20]
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	689b      	ldr	r3, [r3, #8]
 8010530:	429a      	cmp	r2, r3
 8010532:	d903      	bls.n	801053c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	689a      	ldr	r2, [r3, #8]
 8010538:	68bb      	ldr	r3, [r7, #8]
 801053a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801053c:	693b      	ldr	r3, [r7, #16]
 801053e:	015a      	lsls	r2, r3, #5
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	4413      	add	r3, r2
 8010544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010548:	691b      	ldr	r3, [r3, #16]
 801054a:	693a      	ldr	r2, [r7, #16]
 801054c:	0151      	lsls	r1, r2, #5
 801054e:	697a      	ldr	r2, [r7, #20]
 8010550:	440a      	add	r2, r1
 8010552:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010556:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801055a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	015a      	lsls	r2, r3, #5
 8010560:	697b      	ldr	r3, [r7, #20]
 8010562:	4413      	add	r3, r2
 8010564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010568:	691a      	ldr	r2, [r3, #16]
 801056a:	68bb      	ldr	r3, [r7, #8]
 801056c:	695b      	ldr	r3, [r3, #20]
 801056e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010572:	6939      	ldr	r1, [r7, #16]
 8010574:	0148      	lsls	r0, r1, #5
 8010576:	6979      	ldr	r1, [r7, #20]
 8010578:	4401      	add	r1, r0
 801057a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801057e:	4313      	orrs	r3, r2
 8010580:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010582:	79fb      	ldrb	r3, [r7, #7]
 8010584:	2b01      	cmp	r3, #1
 8010586:	d11e      	bne.n	80105c6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	691b      	ldr	r3, [r3, #16]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d009      	beq.n	80105a4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	015a      	lsls	r2, r3, #5
 8010594:	697b      	ldr	r3, [r7, #20]
 8010596:	4413      	add	r3, r2
 8010598:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801059c:	461a      	mov	r2, r3
 801059e:	68bb      	ldr	r3, [r7, #8]
 80105a0:	691b      	ldr	r3, [r3, #16]
 80105a2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	015a      	lsls	r2, r3, #5
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	4413      	add	r3, r2
 80105ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	693a      	ldr	r2, [r7, #16]
 80105b4:	0151      	lsls	r1, r2, #5
 80105b6:	697a      	ldr	r2, [r7, #20]
 80105b8:	440a      	add	r2, r1
 80105ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80105c2:	6013      	str	r3, [r2, #0]
 80105c4:	e092      	b.n	80106ec <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80105c6:	693b      	ldr	r3, [r7, #16]
 80105c8:	015a      	lsls	r2, r3, #5
 80105ca:	697b      	ldr	r3, [r7, #20]
 80105cc:	4413      	add	r3, r2
 80105ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	693a      	ldr	r2, [r7, #16]
 80105d6:	0151      	lsls	r1, r2, #5
 80105d8:	697a      	ldr	r2, [r7, #20]
 80105da:	440a      	add	r2, r1
 80105dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80105e4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	695b      	ldr	r3, [r3, #20]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d07e      	beq.n	80106ec <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80105ee:	697b      	ldr	r3, [r7, #20]
 80105f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80105f6:	68bb      	ldr	r3, [r7, #8]
 80105f8:	781b      	ldrb	r3, [r3, #0]
 80105fa:	f003 030f 	and.w	r3, r3, #15
 80105fe:	2101      	movs	r1, #1
 8010600:	fa01 f303 	lsl.w	r3, r1, r3
 8010604:	6979      	ldr	r1, [r7, #20]
 8010606:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801060a:	4313      	orrs	r3, r2
 801060c:	634b      	str	r3, [r1, #52]	; 0x34
 801060e:	e06d      	b.n	80106ec <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	015a      	lsls	r2, r3, #5
 8010614:	697b      	ldr	r3, [r7, #20]
 8010616:	4413      	add	r3, r2
 8010618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801061c:	691b      	ldr	r3, [r3, #16]
 801061e:	693a      	ldr	r2, [r7, #16]
 8010620:	0151      	lsls	r1, r2, #5
 8010622:	697a      	ldr	r2, [r7, #20]
 8010624:	440a      	add	r2, r1
 8010626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801062a:	0cdb      	lsrs	r3, r3, #19
 801062c:	04db      	lsls	r3, r3, #19
 801062e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	015a      	lsls	r2, r3, #5
 8010634:	697b      	ldr	r3, [r7, #20]
 8010636:	4413      	add	r3, r2
 8010638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801063c:	691b      	ldr	r3, [r3, #16]
 801063e:	693a      	ldr	r2, [r7, #16]
 8010640:	0151      	lsls	r1, r2, #5
 8010642:	697a      	ldr	r2, [r7, #20]
 8010644:	440a      	add	r2, r1
 8010646:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801064a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801064e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010652:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8010654:	68bb      	ldr	r3, [r7, #8]
 8010656:	695b      	ldr	r3, [r3, #20]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d003      	beq.n	8010664 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 801065c:	68bb      	ldr	r3, [r7, #8]
 801065e:	689a      	ldr	r2, [r3, #8]
 8010660:	68bb      	ldr	r3, [r7, #8]
 8010662:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	015a      	lsls	r2, r3, #5
 8010668:	697b      	ldr	r3, [r7, #20]
 801066a:	4413      	add	r3, r2
 801066c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010670:	691b      	ldr	r3, [r3, #16]
 8010672:	693a      	ldr	r2, [r7, #16]
 8010674:	0151      	lsls	r1, r2, #5
 8010676:	697a      	ldr	r2, [r7, #20]
 8010678:	440a      	add	r2, r1
 801067a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801067e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010682:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8010684:	693b      	ldr	r3, [r7, #16]
 8010686:	015a      	lsls	r2, r3, #5
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	4413      	add	r3, r2
 801068c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010690:	691a      	ldr	r2, [r3, #16]
 8010692:	68bb      	ldr	r3, [r7, #8]
 8010694:	689b      	ldr	r3, [r3, #8]
 8010696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801069a:	6939      	ldr	r1, [r7, #16]
 801069c:	0148      	lsls	r0, r1, #5
 801069e:	6979      	ldr	r1, [r7, #20]
 80106a0:	4401      	add	r1, r0
 80106a2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80106a6:	4313      	orrs	r3, r2
 80106a8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80106aa:	79fb      	ldrb	r3, [r7, #7]
 80106ac:	2b01      	cmp	r3, #1
 80106ae:	d10d      	bne.n	80106cc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	68db      	ldr	r3, [r3, #12]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d009      	beq.n	80106cc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80106b8:	68bb      	ldr	r3, [r7, #8]
 80106ba:	68d9      	ldr	r1, [r3, #12]
 80106bc:	693b      	ldr	r3, [r7, #16]
 80106be:	015a      	lsls	r2, r3, #5
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	4413      	add	r3, r2
 80106c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106c8:	460a      	mov	r2, r1
 80106ca:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80106cc:	693b      	ldr	r3, [r7, #16]
 80106ce:	015a      	lsls	r2, r3, #5
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	4413      	add	r3, r2
 80106d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	693a      	ldr	r2, [r7, #16]
 80106dc:	0151      	lsls	r1, r2, #5
 80106de:	697a      	ldr	r2, [r7, #20]
 80106e0:	440a      	add	r2, r1
 80106e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80106ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80106ec:	2300      	movs	r3, #0
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	371c      	adds	r7, #28
 80106f2:	46bd      	mov	sp, r7
 80106f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f8:	4770      	bx	lr

080106fa <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80106fa:	b480      	push	{r7}
 80106fc:	b089      	sub	sp, #36	; 0x24
 80106fe:	af00      	add	r7, sp, #0
 8010700:	60f8      	str	r0, [r7, #12]
 8010702:	60b9      	str	r1, [r7, #8]
 8010704:	4611      	mov	r1, r2
 8010706:	461a      	mov	r2, r3
 8010708:	460b      	mov	r3, r1
 801070a:	71fb      	strb	r3, [r7, #7]
 801070c:	4613      	mov	r3, r2
 801070e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8010718:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801071c:	2b00      	cmp	r3, #0
 801071e:	d11a      	bne.n	8010756 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010720:	88bb      	ldrh	r3, [r7, #4]
 8010722:	3303      	adds	r3, #3
 8010724:	089b      	lsrs	r3, r3, #2
 8010726:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8010728:	2300      	movs	r3, #0
 801072a:	61bb      	str	r3, [r7, #24]
 801072c:	e00f      	b.n	801074e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801072e:	79fb      	ldrb	r3, [r7, #7]
 8010730:	031a      	lsls	r2, r3, #12
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	4413      	add	r3, r2
 8010736:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801073a:	461a      	mov	r2, r3
 801073c:	69fb      	ldr	r3, [r7, #28]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010742:	69fb      	ldr	r3, [r7, #28]
 8010744:	3304      	adds	r3, #4
 8010746:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010748:	69bb      	ldr	r3, [r7, #24]
 801074a:	3301      	adds	r3, #1
 801074c:	61bb      	str	r3, [r7, #24]
 801074e:	69ba      	ldr	r2, [r7, #24]
 8010750:	693b      	ldr	r3, [r7, #16]
 8010752:	429a      	cmp	r2, r3
 8010754:	d3eb      	bcc.n	801072e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010756:	2300      	movs	r3, #0
}
 8010758:	4618      	mov	r0, r3
 801075a:	3724      	adds	r7, #36	; 0x24
 801075c:	46bd      	mov	sp, r7
 801075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010762:	4770      	bx	lr

08010764 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010764:	b480      	push	{r7}
 8010766:	b089      	sub	sp, #36	; 0x24
 8010768:	af00      	add	r7, sp, #0
 801076a:	60f8      	str	r0, [r7, #12]
 801076c:	60b9      	str	r1, [r7, #8]
 801076e:	4613      	mov	r3, r2
 8010770:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 801077a:	88fb      	ldrh	r3, [r7, #6]
 801077c:	3303      	adds	r3, #3
 801077e:	089b      	lsrs	r3, r3, #2
 8010780:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8010782:	2300      	movs	r3, #0
 8010784:	61bb      	str	r3, [r7, #24]
 8010786:	e00b      	b.n	80107a0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010788:	697b      	ldr	r3, [r7, #20]
 801078a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801078e:	681a      	ldr	r2, [r3, #0]
 8010790:	69fb      	ldr	r3, [r7, #28]
 8010792:	601a      	str	r2, [r3, #0]
    pDest++;
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	3304      	adds	r3, #4
 8010798:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 801079a:	69bb      	ldr	r3, [r7, #24]
 801079c:	3301      	adds	r3, #1
 801079e:	61bb      	str	r3, [r7, #24]
 80107a0:	69ba      	ldr	r2, [r7, #24]
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d3ef      	bcc.n	8010788 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80107a8:	69fb      	ldr	r3, [r7, #28]
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3724      	adds	r7, #36	; 0x24
 80107ae:	46bd      	mov	sp, r7
 80107b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b4:	4770      	bx	lr

080107b6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80107b6:	b480      	push	{r7}
 80107b8:	b085      	sub	sp, #20
 80107ba:	af00      	add	r7, sp, #0
 80107bc:	6078      	str	r0, [r7, #4]
 80107be:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80107c4:	683b      	ldr	r3, [r7, #0]
 80107c6:	781b      	ldrb	r3, [r3, #0]
 80107c8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	785b      	ldrb	r3, [r3, #1]
 80107ce:	2b01      	cmp	r3, #1
 80107d0:	d12c      	bne.n	801082c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80107d2:	68bb      	ldr	r3, [r7, #8]
 80107d4:	015a      	lsls	r2, r3, #5
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	4413      	add	r3, r2
 80107da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	db12      	blt.n	801080a <USB_EPSetStall+0x54>
 80107e4:	68bb      	ldr	r3, [r7, #8]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d00f      	beq.n	801080a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80107ea:	68bb      	ldr	r3, [r7, #8]
 80107ec:	015a      	lsls	r2, r3, #5
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	4413      	add	r3, r2
 80107f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	68ba      	ldr	r2, [r7, #8]
 80107fa:	0151      	lsls	r1, r2, #5
 80107fc:	68fa      	ldr	r2, [r7, #12]
 80107fe:	440a      	add	r2, r1
 8010800:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010804:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010808:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801080a:	68bb      	ldr	r3, [r7, #8]
 801080c:	015a      	lsls	r2, r3, #5
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	4413      	add	r3, r2
 8010812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	68ba      	ldr	r2, [r7, #8]
 801081a:	0151      	lsls	r1, r2, #5
 801081c:	68fa      	ldr	r2, [r7, #12]
 801081e:	440a      	add	r2, r1
 8010820:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010824:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010828:	6013      	str	r3, [r2, #0]
 801082a:	e02b      	b.n	8010884 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801082c:	68bb      	ldr	r3, [r7, #8]
 801082e:	015a      	lsls	r2, r3, #5
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	4413      	add	r3, r2
 8010834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	2b00      	cmp	r3, #0
 801083c:	db12      	blt.n	8010864 <USB_EPSetStall+0xae>
 801083e:	68bb      	ldr	r3, [r7, #8]
 8010840:	2b00      	cmp	r3, #0
 8010842:	d00f      	beq.n	8010864 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010844:	68bb      	ldr	r3, [r7, #8]
 8010846:	015a      	lsls	r2, r3, #5
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	4413      	add	r3, r2
 801084c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	68ba      	ldr	r2, [r7, #8]
 8010854:	0151      	lsls	r1, r2, #5
 8010856:	68fa      	ldr	r2, [r7, #12]
 8010858:	440a      	add	r2, r1
 801085a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801085e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010862:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010864:	68bb      	ldr	r3, [r7, #8]
 8010866:	015a      	lsls	r2, r3, #5
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	4413      	add	r3, r2
 801086c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	68ba      	ldr	r2, [r7, #8]
 8010874:	0151      	lsls	r1, r2, #5
 8010876:	68fa      	ldr	r2, [r7, #12]
 8010878:	440a      	add	r2, r1
 801087a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801087e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010882:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010884:	2300      	movs	r3, #0
}
 8010886:	4618      	mov	r0, r3
 8010888:	3714      	adds	r7, #20
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr

08010892 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010892:	b480      	push	{r7}
 8010894:	b085      	sub	sp, #20
 8010896:	af00      	add	r7, sp, #0
 8010898:	6078      	str	r0, [r7, #4]
 801089a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80108a0:	683b      	ldr	r3, [r7, #0]
 80108a2:	781b      	ldrb	r3, [r3, #0]
 80108a4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	785b      	ldrb	r3, [r3, #1]
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d128      	bne.n	8010900 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	015a      	lsls	r2, r3, #5
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	4413      	add	r3, r2
 80108b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	68ba      	ldr	r2, [r7, #8]
 80108be:	0151      	lsls	r1, r2, #5
 80108c0:	68fa      	ldr	r2, [r7, #12]
 80108c2:	440a      	add	r2, r1
 80108c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80108c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80108cc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	78db      	ldrb	r3, [r3, #3]
 80108d2:	2b03      	cmp	r3, #3
 80108d4:	d003      	beq.n	80108de <USB_EPClearStall+0x4c>
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	78db      	ldrb	r3, [r3, #3]
 80108da:	2b02      	cmp	r3, #2
 80108dc:	d138      	bne.n	8010950 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	015a      	lsls	r2, r3, #5
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	4413      	add	r3, r2
 80108e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	68ba      	ldr	r2, [r7, #8]
 80108ee:	0151      	lsls	r1, r2, #5
 80108f0:	68fa      	ldr	r2, [r7, #12]
 80108f2:	440a      	add	r2, r1
 80108f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80108f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80108fc:	6013      	str	r3, [r2, #0]
 80108fe:	e027      	b.n	8010950 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010900:	68bb      	ldr	r3, [r7, #8]
 8010902:	015a      	lsls	r2, r3, #5
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	4413      	add	r3, r2
 8010908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	68ba      	ldr	r2, [r7, #8]
 8010910:	0151      	lsls	r1, r2, #5
 8010912:	68fa      	ldr	r2, [r7, #12]
 8010914:	440a      	add	r2, r1
 8010916:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801091a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801091e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010920:	683b      	ldr	r3, [r7, #0]
 8010922:	78db      	ldrb	r3, [r3, #3]
 8010924:	2b03      	cmp	r3, #3
 8010926:	d003      	beq.n	8010930 <USB_EPClearStall+0x9e>
 8010928:	683b      	ldr	r3, [r7, #0]
 801092a:	78db      	ldrb	r3, [r3, #3]
 801092c:	2b02      	cmp	r3, #2
 801092e:	d10f      	bne.n	8010950 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	015a      	lsls	r2, r3, #5
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	4413      	add	r3, r2
 8010938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	68ba      	ldr	r2, [r7, #8]
 8010940:	0151      	lsls	r1, r2, #5
 8010942:	68fa      	ldr	r2, [r7, #12]
 8010944:	440a      	add	r2, r1
 8010946:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801094a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801094e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010950:	2300      	movs	r3, #0
}
 8010952:	4618      	mov	r0, r3
 8010954:	3714      	adds	r7, #20
 8010956:	46bd      	mov	sp, r7
 8010958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095c:	4770      	bx	lr

0801095e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801095e:	b480      	push	{r7}
 8010960:	b085      	sub	sp, #20
 8010962:	af00      	add	r7, sp, #0
 8010964:	6078      	str	r0, [r7, #4]
 8010966:	460b      	mov	r3, r1
 8010968:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	68fa      	ldr	r2, [r7, #12]
 8010978:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801097c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010980:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010988:	681a      	ldr	r2, [r3, #0]
 801098a:	78fb      	ldrb	r3, [r7, #3]
 801098c:	011b      	lsls	r3, r3, #4
 801098e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010992:	68f9      	ldr	r1, [r7, #12]
 8010994:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010998:	4313      	orrs	r3, r2
 801099a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801099c:	2300      	movs	r3, #0
}
 801099e:	4618      	mov	r0, r3
 80109a0:	3714      	adds	r7, #20
 80109a2:	46bd      	mov	sp, r7
 80109a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a8:	4770      	bx	lr

080109aa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80109aa:	b480      	push	{r7}
 80109ac:	b085      	sub	sp, #20
 80109ae:	af00      	add	r7, sp, #0
 80109b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	68fa      	ldr	r2, [r7, #12]
 80109c0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80109c4:	f023 0303 	bic.w	r3, r3, #3
 80109c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80109d0:	685b      	ldr	r3, [r3, #4]
 80109d2:	68fa      	ldr	r2, [r7, #12]
 80109d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80109d8:	f023 0302 	bic.w	r3, r3, #2
 80109dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80109de:	2300      	movs	r3, #0
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	3714      	adds	r7, #20
 80109e4:	46bd      	mov	sp, r7
 80109e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ea:	4770      	bx	lr

080109ec <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80109ec:	b480      	push	{r7}
 80109ee:	b085      	sub	sp, #20
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	68fa      	ldr	r2, [r7, #12]
 8010a02:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010a06:	f023 0303 	bic.w	r3, r3, #3
 8010a0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a12:	685b      	ldr	r3, [r3, #4]
 8010a14:	68fa      	ldr	r2, [r7, #12]
 8010a16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010a1a:	f043 0302 	orr.w	r3, r3, #2
 8010a1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010a20:	2300      	movs	r3, #0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	3714      	adds	r7, #20
 8010a26:	46bd      	mov	sp, r7
 8010a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2c:	4770      	bx	lr

08010a2e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010a2e:	b480      	push	{r7}
 8010a30:	b085      	sub	sp, #20
 8010a32:	af00      	add	r7, sp, #0
 8010a34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	695b      	ldr	r3, [r3, #20]
 8010a3a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	699b      	ldr	r3, [r3, #24]
 8010a40:	68fa      	ldr	r2, [r7, #12]
 8010a42:	4013      	ands	r3, r2
 8010a44:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010a46:	68fb      	ldr	r3, [r7, #12]
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3714      	adds	r7, #20
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a52:	4770      	bx	lr

08010a54 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a54:	b480      	push	{r7}
 8010a56:	b085      	sub	sp, #20
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a66:	699b      	ldr	r3, [r3, #24]
 8010a68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a70:	69db      	ldr	r3, [r3, #28]
 8010a72:	68ba      	ldr	r2, [r7, #8]
 8010a74:	4013      	ands	r3, r2
 8010a76:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	0c1b      	lsrs	r3, r3, #16
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	3714      	adds	r7, #20
 8010a80:	46bd      	mov	sp, r7
 8010a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a86:	4770      	bx	lr

08010a88 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b085      	sub	sp, #20
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a9a:	699b      	ldr	r3, [r3, #24]
 8010a9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010aa4:	69db      	ldr	r3, [r3, #28]
 8010aa6:	68ba      	ldr	r2, [r7, #8]
 8010aa8:	4013      	ands	r3, r2
 8010aaa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010aac:	68bb      	ldr	r3, [r7, #8]
 8010aae:	b29b      	uxth	r3, r3
}
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	3714      	adds	r7, #20
 8010ab4:	46bd      	mov	sp, r7
 8010ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aba:	4770      	bx	lr

08010abc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b085      	sub	sp, #20
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
 8010ac4:	460b      	mov	r3, r1
 8010ac6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010acc:	78fb      	ldrb	r3, [r7, #3]
 8010ace:	015a      	lsls	r2, r3, #5
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	4413      	add	r3, r2
 8010ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ad8:	689b      	ldr	r3, [r3, #8]
 8010ada:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010ae2:	695b      	ldr	r3, [r3, #20]
 8010ae4:	68ba      	ldr	r2, [r7, #8]
 8010ae6:	4013      	ands	r3, r2
 8010ae8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010aea:	68bb      	ldr	r3, [r7, #8]
}
 8010aec:	4618      	mov	r0, r3
 8010aee:	3714      	adds	r7, #20
 8010af0:	46bd      	mov	sp, r7
 8010af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af6:	4770      	bx	lr

08010af8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010af8:	b480      	push	{r7}
 8010afa:	b087      	sub	sp, #28
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	460b      	mov	r3, r1
 8010b02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010b08:	697b      	ldr	r3, [r7, #20]
 8010b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b0e:	691b      	ldr	r3, [r3, #16]
 8010b10:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010b12:	697b      	ldr	r3, [r7, #20]
 8010b14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b1a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010b1c:	78fb      	ldrb	r3, [r7, #3]
 8010b1e:	f003 030f 	and.w	r3, r3, #15
 8010b22:	68fa      	ldr	r2, [r7, #12]
 8010b24:	fa22 f303 	lsr.w	r3, r2, r3
 8010b28:	01db      	lsls	r3, r3, #7
 8010b2a:	b2db      	uxtb	r3, r3
 8010b2c:	693a      	ldr	r2, [r7, #16]
 8010b2e:	4313      	orrs	r3, r2
 8010b30:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010b32:	78fb      	ldrb	r3, [r7, #3]
 8010b34:	015a      	lsls	r2, r3, #5
 8010b36:	697b      	ldr	r3, [r7, #20]
 8010b38:	4413      	add	r3, r2
 8010b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b3e:	689b      	ldr	r3, [r3, #8]
 8010b40:	693a      	ldr	r2, [r7, #16]
 8010b42:	4013      	ands	r3, r2
 8010b44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010b46:	68bb      	ldr	r3, [r7, #8]
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	371c      	adds	r7, #28
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b52:	4770      	bx	lr

08010b54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010b54:	b480      	push	{r7}
 8010b56:	b083      	sub	sp, #12
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	695b      	ldr	r3, [r3, #20]
 8010b60:	f003 0301 	and.w	r3, r3, #1
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	370c      	adds	r7, #12
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6e:	4770      	bx	lr

08010b70 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010b70:	b480      	push	{r7}
 8010b72:	b085      	sub	sp, #20
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	68fa      	ldr	r2, [r7, #12]
 8010b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010b8e:	f023 0307 	bic.w	r3, r3, #7
 8010b92:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010b9a:	685b      	ldr	r3, [r3, #4]
 8010b9c:	68fa      	ldr	r2, [r7, #12]
 8010b9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010ba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010ba6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ba8:	2300      	movs	r3, #0
}
 8010baa:	4618      	mov	r0, r3
 8010bac:	3714      	adds	r7, #20
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb4:	4770      	bx	lr
	...

08010bb8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010bb8:	b480      	push	{r7}
 8010bba:	b087      	sub	sp, #28
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	60f8      	str	r0, [r7, #12]
 8010bc0:	460b      	mov	r3, r1
 8010bc2:	607a      	str	r2, [r7, #4]
 8010bc4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	333c      	adds	r3, #60	; 0x3c
 8010bce:	3304      	adds	r3, #4
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010bd4:	693b      	ldr	r3, [r7, #16]
 8010bd6:	4a26      	ldr	r2, [pc, #152]	; (8010c70 <USB_EP0_OutStart+0xb8>)
 8010bd8:	4293      	cmp	r3, r2
 8010bda:	d90a      	bls.n	8010bf2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010bdc:	697b      	ldr	r3, [r7, #20]
 8010bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010be8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010bec:	d101      	bne.n	8010bf2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010bee:	2300      	movs	r3, #0
 8010bf0:	e037      	b.n	8010c62 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bf8:	461a      	mov	r2, r3
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c04:	691b      	ldr	r3, [r3, #16]
 8010c06:	697a      	ldr	r2, [r7, #20]
 8010c08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010c10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010c12:	697b      	ldr	r3, [r7, #20]
 8010c14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c18:	691b      	ldr	r3, [r3, #16]
 8010c1a:	697a      	ldr	r2, [r7, #20]
 8010c1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c20:	f043 0318 	orr.w	r3, r3, #24
 8010c24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010c26:	697b      	ldr	r3, [r7, #20]
 8010c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c2c:	691b      	ldr	r3, [r3, #16]
 8010c2e:	697a      	ldr	r2, [r7, #20]
 8010c30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c34:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010c38:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010c3a:	7afb      	ldrb	r3, [r7, #11]
 8010c3c:	2b01      	cmp	r3, #1
 8010c3e:	d10f      	bne.n	8010c60 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010c40:	697b      	ldr	r3, [r7, #20]
 8010c42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c46:	461a      	mov	r2, r3
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010c4c:	697b      	ldr	r3, [r7, #20]
 8010c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	697a      	ldr	r2, [r7, #20]
 8010c56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c5a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010c5e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010c60:	2300      	movs	r3, #0
}
 8010c62:	4618      	mov	r0, r3
 8010c64:	371c      	adds	r7, #28
 8010c66:	46bd      	mov	sp, r7
 8010c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6c:	4770      	bx	lr
 8010c6e:	bf00      	nop
 8010c70:	4f54300a 	.word	0x4f54300a

08010c74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010c74:	b480      	push	{r7}
 8010c76:	b085      	sub	sp, #20
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	3301      	adds	r3, #1
 8010c84:	60fb      	str	r3, [r7, #12]
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	4a13      	ldr	r2, [pc, #76]	; (8010cd8 <USB_CoreReset+0x64>)
 8010c8a:	4293      	cmp	r3, r2
 8010c8c:	d901      	bls.n	8010c92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010c8e:	2303      	movs	r3, #3
 8010c90:	e01b      	b.n	8010cca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	691b      	ldr	r3, [r3, #16]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	daf2      	bge.n	8010c80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	691b      	ldr	r3, [r3, #16]
 8010ca2:	f043 0201 	orr.w	r2, r3, #1
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	3301      	adds	r3, #1
 8010cae:	60fb      	str	r3, [r7, #12]
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	4a09      	ldr	r2, [pc, #36]	; (8010cd8 <USB_CoreReset+0x64>)
 8010cb4:	4293      	cmp	r3, r2
 8010cb6:	d901      	bls.n	8010cbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010cb8:	2303      	movs	r3, #3
 8010cba:	e006      	b.n	8010cca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	691b      	ldr	r3, [r3, #16]
 8010cc0:	f003 0301 	and.w	r3, r3, #1
 8010cc4:	2b01      	cmp	r3, #1
 8010cc6:	d0f0      	beq.n	8010caa <USB_CoreReset+0x36>

  return HAL_OK;
 8010cc8:	2300      	movs	r3, #0
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	3714      	adds	r7, #20
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd4:	4770      	bx	lr
 8010cd6:	bf00      	nop
 8010cd8:	00030d40 	.word	0x00030d40

08010cdc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010ce8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010cec:	f005 f820 	bl	8015d30 <malloc>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d105      	bne.n	8010d06 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010d02:	2302      	movs	r3, #2
 8010d04:	e066      	b.n	8010dd4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	68fa      	ldr	r2, [r7, #12]
 8010d0a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	7c1b      	ldrb	r3, [r3, #16]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d119      	bne.n	8010d4a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010d16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d1a:	2202      	movs	r2, #2
 8010d1c:	2181      	movs	r1, #129	; 0x81
 8010d1e:	6878      	ldr	r0, [r7, #4]
 8010d20:	f004 fe8d 	bl	8015a3e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	2201      	movs	r2, #1
 8010d28:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010d2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d2e:	2202      	movs	r2, #2
 8010d30:	2101      	movs	r1, #1
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f004 fe83 	bl	8015a3e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	2201      	movs	r2, #1
 8010d3c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	2210      	movs	r2, #16
 8010d44:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8010d48:	e016      	b.n	8010d78 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010d4a:	2340      	movs	r3, #64	; 0x40
 8010d4c:	2202      	movs	r2, #2
 8010d4e:	2181      	movs	r1, #129	; 0x81
 8010d50:	6878      	ldr	r0, [r7, #4]
 8010d52:	f004 fe74 	bl	8015a3e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	2201      	movs	r2, #1
 8010d5a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010d5c:	2340      	movs	r3, #64	; 0x40
 8010d5e:	2202      	movs	r2, #2
 8010d60:	2101      	movs	r1, #1
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	f004 fe6b 	bl	8015a3e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2201      	movs	r2, #1
 8010d6c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	2210      	movs	r2, #16
 8010d74:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010d78:	2308      	movs	r3, #8
 8010d7a:	2203      	movs	r2, #3
 8010d7c:	2182      	movs	r1, #130	; 0x82
 8010d7e:	6878      	ldr	r0, [r7, #4]
 8010d80:	f004 fe5d 	bl	8015a3e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2201      	movs	r2, #1
 8010d88:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	2200      	movs	r2, #0
 8010d9a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	2200      	movs	r2, #0
 8010da2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	7c1b      	ldrb	r3, [r3, #16]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d109      	bne.n	8010dc2 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010db8:	2101      	movs	r1, #1
 8010dba:	6878      	ldr	r0, [r7, #4]
 8010dbc:	f004 ff2e 	bl	8015c1c <USBD_LL_PrepareReceive>
 8010dc0:	e007      	b.n	8010dd2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010dc8:	2340      	movs	r3, #64	; 0x40
 8010dca:	2101      	movs	r1, #1
 8010dcc:	6878      	ldr	r0, [r7, #4]
 8010dce:	f004 ff25 	bl	8015c1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010dd2:	2300      	movs	r3, #0
}
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	3710      	adds	r7, #16
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}

08010ddc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
 8010de4:	460b      	mov	r3, r1
 8010de6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8010de8:	2300      	movs	r3, #0
 8010dea:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8010dec:	2181      	movs	r1, #129	; 0x81
 8010dee:	6878      	ldr	r0, [r7, #4]
 8010df0:	f004 fe4b 	bl	8015a8a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2200      	movs	r2, #0
 8010df8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010dfa:	2101      	movs	r1, #1
 8010dfc:	6878      	ldr	r0, [r7, #4]
 8010dfe:	f004 fe44 	bl	8015a8a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	2200      	movs	r2, #0
 8010e06:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8010e0a:	2182      	movs	r1, #130	; 0x82
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f004 fe3c 	bl	8015a8a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	2200      	movs	r2, #0
 8010e16:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d00e      	beq.n	8010e4a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010e32:	685b      	ldr	r3, [r3, #4]
 8010e34:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	f004 ff7f 	bl	8015d40 <free>
    pdev->pClassData = NULL;
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	2200      	movs	r2, #0
 8010e46:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8010e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	3710      	adds	r7, #16
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b086      	sub	sp, #24
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010e64:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8010e66:	2300      	movs	r3, #0
 8010e68:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8010e6e:	2300      	movs	r3, #0
 8010e70:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010e72:	683b      	ldr	r3, [r7, #0]
 8010e74:	781b      	ldrb	r3, [r3, #0]
 8010e76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d03a      	beq.n	8010ef4 <USBD_CDC_Setup+0xa0>
 8010e7e:	2b20      	cmp	r3, #32
 8010e80:	f040 8097 	bne.w	8010fb2 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	88db      	ldrh	r3, [r3, #6]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d029      	beq.n	8010ee0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	781b      	ldrb	r3, [r3, #0]
 8010e90:	b25b      	sxtb	r3, r3
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	da11      	bge.n	8010eba <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010e9c:	689b      	ldr	r3, [r3, #8]
 8010e9e:	683a      	ldr	r2, [r7, #0]
 8010ea0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8010ea2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010ea4:	683a      	ldr	r2, [r7, #0]
 8010ea6:	88d2      	ldrh	r2, [r2, #6]
 8010ea8:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010eaa:	6939      	ldr	r1, [r7, #16]
 8010eac:	683b      	ldr	r3, [r7, #0]
 8010eae:	88db      	ldrh	r3, [r3, #6]
 8010eb0:	461a      	mov	r2, r3
 8010eb2:	6878      	ldr	r0, [r7, #4]
 8010eb4:	f001 faac 	bl	8012410 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8010eb8:	e082      	b.n	8010fc0 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	785a      	ldrb	r2, [r3, #1]
 8010ebe:	693b      	ldr	r3, [r7, #16]
 8010ec0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	88db      	ldrh	r3, [r3, #6]
 8010ec8:	b2da      	uxtb	r2, r3
 8010eca:	693b      	ldr	r3, [r7, #16]
 8010ecc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010ed0:	6939      	ldr	r1, [r7, #16]
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	88db      	ldrh	r3, [r3, #6]
 8010ed6:	461a      	mov	r2, r3
 8010ed8:	6878      	ldr	r0, [r7, #4]
 8010eda:	f001 fac5 	bl	8012468 <USBD_CtlPrepareRx>
    break;
 8010ede:	e06f      	b.n	8010fc0 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010ee6:	689b      	ldr	r3, [r3, #8]
 8010ee8:	683a      	ldr	r2, [r7, #0]
 8010eea:	7850      	ldrb	r0, [r2, #1]
 8010eec:	2200      	movs	r2, #0
 8010eee:	6839      	ldr	r1, [r7, #0]
 8010ef0:	4798      	blx	r3
    break;
 8010ef2:	e065      	b.n	8010fc0 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	785b      	ldrb	r3, [r3, #1]
 8010ef8:	2b0b      	cmp	r3, #11
 8010efa:	d84f      	bhi.n	8010f9c <USBD_CDC_Setup+0x148>
 8010efc:	a201      	add	r2, pc, #4	; (adr r2, 8010f04 <USBD_CDC_Setup+0xb0>)
 8010efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f02:	bf00      	nop
 8010f04:	08010f35 	.word	0x08010f35
 8010f08:	08010fab 	.word	0x08010fab
 8010f0c:	08010f9d 	.word	0x08010f9d
 8010f10:	08010f9d 	.word	0x08010f9d
 8010f14:	08010f9d 	.word	0x08010f9d
 8010f18:	08010f9d 	.word	0x08010f9d
 8010f1c:	08010f9d 	.word	0x08010f9d
 8010f20:	08010f9d 	.word	0x08010f9d
 8010f24:	08010f9d 	.word	0x08010f9d
 8010f28:	08010f9d 	.word	0x08010f9d
 8010f2c:	08010f5d 	.word	0x08010f5d
 8010f30:	08010f85 	.word	0x08010f85
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010f3a:	2b03      	cmp	r3, #3
 8010f3c:	d107      	bne.n	8010f4e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010f3e:	f107 030c 	add.w	r3, r7, #12
 8010f42:	2202      	movs	r2, #2
 8010f44:	4619      	mov	r1, r3
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f001 fa62 	bl	8012410 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010f4c:	e030      	b.n	8010fb0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8010f4e:	6839      	ldr	r1, [r7, #0]
 8010f50:	6878      	ldr	r0, [r7, #4]
 8010f52:	f001 f9ec 	bl	801232e <USBD_CtlError>
        ret = USBD_FAIL;
 8010f56:	2303      	movs	r3, #3
 8010f58:	75fb      	strb	r3, [r7, #23]
      break;
 8010f5a:	e029      	b.n	8010fb0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010f62:	2b03      	cmp	r3, #3
 8010f64:	d107      	bne.n	8010f76 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010f66:	f107 030f 	add.w	r3, r7, #15
 8010f6a:	2201      	movs	r2, #1
 8010f6c:	4619      	mov	r1, r3
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	f001 fa4e 	bl	8012410 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010f74:	e01c      	b.n	8010fb0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8010f76:	6839      	ldr	r1, [r7, #0]
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f001 f9d8 	bl	801232e <USBD_CtlError>
        ret = USBD_FAIL;
 8010f7e:	2303      	movs	r3, #3
 8010f80:	75fb      	strb	r3, [r7, #23]
      break;
 8010f82:	e015      	b.n	8010fb0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010f8a:	2b03      	cmp	r3, #3
 8010f8c:	d00f      	beq.n	8010fae <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8010f8e:	6839      	ldr	r1, [r7, #0]
 8010f90:	6878      	ldr	r0, [r7, #4]
 8010f92:	f001 f9cc 	bl	801232e <USBD_CtlError>
        ret = USBD_FAIL;
 8010f96:	2303      	movs	r3, #3
 8010f98:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010f9a:	e008      	b.n	8010fae <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8010f9c:	6839      	ldr	r1, [r7, #0]
 8010f9e:	6878      	ldr	r0, [r7, #4]
 8010fa0:	f001 f9c5 	bl	801232e <USBD_CtlError>
      ret = USBD_FAIL;
 8010fa4:	2303      	movs	r3, #3
 8010fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8010fa8:	e002      	b.n	8010fb0 <USBD_CDC_Setup+0x15c>
      break;
 8010faa:	bf00      	nop
 8010fac:	e008      	b.n	8010fc0 <USBD_CDC_Setup+0x16c>
      break;
 8010fae:	bf00      	nop
    }
    break;
 8010fb0:	e006      	b.n	8010fc0 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8010fb2:	6839      	ldr	r1, [r7, #0]
 8010fb4:	6878      	ldr	r0, [r7, #4]
 8010fb6:	f001 f9ba 	bl	801232e <USBD_CtlError>
    ret = USBD_FAIL;
 8010fba:	2303      	movs	r3, #3
 8010fbc:	75fb      	strb	r3, [r7, #23]
    break;
 8010fbe:	bf00      	nop
  }

  return (uint8_t)ret;
 8010fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fc2:	4618      	mov	r0, r3
 8010fc4:	3718      	adds	r7, #24
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	bd80      	pop	{r7, pc}
 8010fca:	bf00      	nop

08010fcc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b084      	sub	sp, #16
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
 8010fd4:	460b      	mov	r3, r1
 8010fd6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010fde:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d101      	bne.n	8010fee <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010fea:	2303      	movs	r3, #3
 8010fec:	e049      	b.n	8011082 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010ff4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010ff6:	78fa      	ldrb	r2, [r7, #3]
 8010ff8:	6879      	ldr	r1, [r7, #4]
 8010ffa:	4613      	mov	r3, r2
 8010ffc:	009b      	lsls	r3, r3, #2
 8010ffe:	4413      	add	r3, r2
 8011000:	009b      	lsls	r3, r3, #2
 8011002:	440b      	add	r3, r1
 8011004:	3318      	adds	r3, #24
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d029      	beq.n	8011060 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 801100c:	78fa      	ldrb	r2, [r7, #3]
 801100e:	6879      	ldr	r1, [r7, #4]
 8011010:	4613      	mov	r3, r2
 8011012:	009b      	lsls	r3, r3, #2
 8011014:	4413      	add	r3, r2
 8011016:	009b      	lsls	r3, r3, #2
 8011018:	440b      	add	r3, r1
 801101a:	3318      	adds	r3, #24
 801101c:	681a      	ldr	r2, [r3, #0]
 801101e:	78f9      	ldrb	r1, [r7, #3]
 8011020:	68f8      	ldr	r0, [r7, #12]
 8011022:	460b      	mov	r3, r1
 8011024:	00db      	lsls	r3, r3, #3
 8011026:	1a5b      	subs	r3, r3, r1
 8011028:	009b      	lsls	r3, r3, #2
 801102a:	4403      	add	r3, r0
 801102c:	3344      	adds	r3, #68	; 0x44
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	fbb2 f1f3 	udiv	r1, r2, r3
 8011034:	fb03 f301 	mul.w	r3, r3, r1
 8011038:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801103a:	2b00      	cmp	r3, #0
 801103c:	d110      	bne.n	8011060 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801103e:	78fa      	ldrb	r2, [r7, #3]
 8011040:	6879      	ldr	r1, [r7, #4]
 8011042:	4613      	mov	r3, r2
 8011044:	009b      	lsls	r3, r3, #2
 8011046:	4413      	add	r3, r2
 8011048:	009b      	lsls	r3, r3, #2
 801104a:	440b      	add	r3, r1
 801104c:	3318      	adds	r3, #24
 801104e:	2200      	movs	r2, #0
 8011050:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011052:	78f9      	ldrb	r1, [r7, #3]
 8011054:	2300      	movs	r3, #0
 8011056:	2200      	movs	r2, #0
 8011058:	6878      	ldr	r0, [r7, #4]
 801105a:	f004 fdbe 	bl	8015bda <USBD_LL_Transmit>
 801105e:	e00f      	b.n	8011080 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8011060:	68bb      	ldr	r3, [r7, #8]
 8011062:	2200      	movs	r2, #0
 8011064:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801106e:	691b      	ldr	r3, [r3, #16]
 8011070:	68ba      	ldr	r2, [r7, #8]
 8011072:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011076:	68ba      	ldr	r2, [r7, #8]
 8011078:	f502 7104 	add.w	r1, r2, #528	; 0x210
 801107c:	78fa      	ldrb	r2, [r7, #3]
 801107e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8011080:	2300      	movs	r3, #0
}
 8011082:	4618      	mov	r0, r3
 8011084:	3710      	adds	r7, #16
 8011086:	46bd      	mov	sp, r7
 8011088:	bd80      	pop	{r7, pc}

0801108a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801108a:	b580      	push	{r7, lr}
 801108c:	b084      	sub	sp, #16
 801108e:	af00      	add	r7, sp, #0
 8011090:	6078      	str	r0, [r7, #4]
 8011092:	460b      	mov	r3, r1
 8011094:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801109c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d101      	bne.n	80110ac <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80110a8:	2303      	movs	r3, #3
 80110aa:	e015      	b.n	80110d8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80110ac:	78fb      	ldrb	r3, [r7, #3]
 80110ae:	4619      	mov	r1, r3
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f004 fdd4 	bl	8015c5e <USBD_LL_GetRxDataSize>
 80110b6:	4602      	mov	r2, r0
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80110c4:	68db      	ldr	r3, [r3, #12]
 80110c6:	68fa      	ldr	r2, [r7, #12]
 80110c8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80110cc:	68fa      	ldr	r2, [r7, #12]
 80110ce:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80110d2:	4611      	mov	r1, r2
 80110d4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80110d6:	2300      	movs	r3, #0
}
 80110d8:	4618      	mov	r0, r3
 80110da:	3710      	adds	r7, #16
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}

080110e0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b084      	sub	sp, #16
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110ee:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d015      	beq.n	8011126 <USBD_CDC_EP0_RxReady+0x46>
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8011100:	2bff      	cmp	r3, #255	; 0xff
 8011102:	d010      	beq.n	8011126 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801110a:	689b      	ldr	r3, [r3, #8]
 801110c:	68fa      	ldr	r2, [r7, #12]
 801110e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011112:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011114:	68fa      	ldr	r2, [r7, #12]
 8011116:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801111a:	b292      	uxth	r2, r2
 801111c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	22ff      	movs	r2, #255	; 0xff
 8011122:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8011126:	2300      	movs	r3, #0
}
 8011128:	4618      	mov	r0, r3
 801112a:	3710      	adds	r7, #16
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}

08011130 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011130:	b480      	push	{r7}
 8011132:	b083      	sub	sp, #12
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2243      	movs	r2, #67	; 0x43
 801113c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801113e:	4b03      	ldr	r3, [pc, #12]	; (801114c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011140:	4618      	mov	r0, r3
 8011142:	370c      	adds	r7, #12
 8011144:	46bd      	mov	sp, r7
 8011146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801114a:	4770      	bx	lr
 801114c:	20002120 	.word	0x20002120

08011150 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011150:	b480      	push	{r7}
 8011152:	b083      	sub	sp, #12
 8011154:	af00      	add	r7, sp, #0
 8011156:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2243      	movs	r2, #67	; 0x43
 801115c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801115e:	4b03      	ldr	r3, [pc, #12]	; (801116c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011160:	4618      	mov	r0, r3
 8011162:	370c      	adds	r7, #12
 8011164:	46bd      	mov	sp, r7
 8011166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116a:	4770      	bx	lr
 801116c:	200020dc 	.word	0x200020dc

08011170 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011170:	b480      	push	{r7}
 8011172:	b083      	sub	sp, #12
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	2243      	movs	r2, #67	; 0x43
 801117c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801117e:	4b03      	ldr	r3, [pc, #12]	; (801118c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011180:	4618      	mov	r0, r3
 8011182:	370c      	adds	r7, #12
 8011184:	46bd      	mov	sp, r7
 8011186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118a:	4770      	bx	lr
 801118c:	20002164 	.word	0x20002164

08011190 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011190:	b480      	push	{r7}
 8011192:	b083      	sub	sp, #12
 8011194:	af00      	add	r7, sp, #0
 8011196:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	220a      	movs	r2, #10
 801119c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801119e:	4b03      	ldr	r3, [pc, #12]	; (80111ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80111a0:	4618      	mov	r0, r3
 80111a2:	370c      	adds	r7, #12
 80111a4:	46bd      	mov	sp, r7
 80111a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111aa:	4770      	bx	lr
 80111ac:	20002098 	.word	0x20002098

080111b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80111b0:	b480      	push	{r7}
 80111b2:	b083      	sub	sp, #12
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
 80111b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80111ba:	683b      	ldr	r3, [r7, #0]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d101      	bne.n	80111c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80111c0:	2303      	movs	r3, #3
 80111c2:	e004      	b.n	80111ce <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	683a      	ldr	r2, [r7, #0]
 80111c8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80111cc:	2300      	movs	r3, #0
}
 80111ce:	4618      	mov	r0, r3
 80111d0:	370c      	adds	r7, #12
 80111d2:	46bd      	mov	sp, r7
 80111d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d8:	4770      	bx	lr

080111da <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80111da:	b480      	push	{r7}
 80111dc:	b087      	sub	sp, #28
 80111de:	af00      	add	r7, sp, #0
 80111e0:	60f8      	str	r0, [r7, #12]
 80111e2:	60b9      	str	r1, [r7, #8]
 80111e4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111ec:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	68ba      	ldr	r2, [r7, #8]
 80111f2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80111f6:	697b      	ldr	r3, [r7, #20]
 80111f8:	687a      	ldr	r2, [r7, #4]
 80111fa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80111fe:	2300      	movs	r3, #0
}
 8011200:	4618      	mov	r0, r3
 8011202:	371c      	adds	r7, #28
 8011204:	46bd      	mov	sp, r7
 8011206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120a:	4770      	bx	lr

0801120c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801120c:	b480      	push	{r7}
 801120e:	b085      	sub	sp, #20
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
 8011214:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801121c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	683a      	ldr	r2, [r7, #0]
 8011222:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011226:	2300      	movs	r3, #0
}
 8011228:	4618      	mov	r0, r3
 801122a:	3714      	adds	r7, #20
 801122c:	46bd      	mov	sp, r7
 801122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011232:	4770      	bx	lr

08011234 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b084      	sub	sp, #16
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011242:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8011244:	2301      	movs	r3, #1
 8011246:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801124e:	2b00      	cmp	r3, #0
 8011250:	d101      	bne.n	8011256 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011252:	2303      	movs	r3, #3
 8011254:	e01a      	b.n	801128c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8011256:	68bb      	ldr	r3, [r7, #8]
 8011258:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801125c:	2b00      	cmp	r3, #0
 801125e:	d114      	bne.n	801128a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011260:	68bb      	ldr	r3, [r7, #8]
 8011262:	2201      	movs	r2, #1
 8011264:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011268:	68bb      	ldr	r3, [r7, #8]
 801126a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8011272:	68bb      	ldr	r3, [r7, #8]
 8011274:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011278:	68bb      	ldr	r3, [r7, #8]
 801127a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801127e:	2181      	movs	r1, #129	; 0x81
 8011280:	6878      	ldr	r0, [r7, #4]
 8011282:	f004 fcaa 	bl	8015bda <USBD_LL_Transmit>

    ret = USBD_OK;
 8011286:	2300      	movs	r3, #0
 8011288:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801128a:	7bfb      	ldrb	r3, [r7, #15]
}
 801128c:	4618      	mov	r0, r3
 801128e:	3710      	adds	r7, #16
 8011290:	46bd      	mov	sp, r7
 8011292:	bd80      	pop	{r7, pc}

08011294 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b084      	sub	sp, #16
 8011298:	af00      	add	r7, sp, #0
 801129a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d101      	bne.n	80112b2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80112ae:	2303      	movs	r3, #3
 80112b0:	e016      	b.n	80112e0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	7c1b      	ldrb	r3, [r3, #16]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d109      	bne.n	80112ce <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80112c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80112c4:	2101      	movs	r1, #1
 80112c6:	6878      	ldr	r0, [r7, #4]
 80112c8:	f004 fca8 	bl	8015c1c <USBD_LL_PrepareReceive>
 80112cc:	e007      	b.n	80112de <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80112d4:	2340      	movs	r3, #64	; 0x40
 80112d6:	2101      	movs	r1, #1
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f004 fc9f 	bl	8015c1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80112de:	2300      	movs	r3, #0
}
 80112e0:	4618      	mov	r0, r3
 80112e2:	3710      	adds	r7, #16
 80112e4:	46bd      	mov	sp, r7
 80112e6:	bd80      	pop	{r7, pc}

080112e8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b086      	sub	sp, #24
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	60f8      	str	r0, [r7, #12]
 80112f0:	60b9      	str	r1, [r7, #8]
 80112f2:	4613      	mov	r3, r2
 80112f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d101      	bne.n	8011300 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80112fc:	2303      	movs	r3, #3
 80112fe:	e025      	b.n	801134c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011306:	2b00      	cmp	r3, #0
 8011308:	d003      	beq.n	8011312 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	2200      	movs	r2, #0
 801130e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8011318:	2b00      	cmp	r3, #0
 801131a:	d003      	beq.n	8011324 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	2200      	movs	r2, #0
 8011320:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d003      	beq.n	8011332 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	68ba      	ldr	r2, [r7, #8]
 801132e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	2201      	movs	r2, #1
 8011336:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	79fa      	ldrb	r2, [r7, #7]
 801133e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011340:	68f8      	ldr	r0, [r7, #12]
 8011342:	f004 fb15 	bl	8015970 <USBD_LL_Init>
 8011346:	4603      	mov	r3, r0
 8011348:	75fb      	strb	r3, [r7, #23]

  return ret;
 801134a:	7dfb      	ldrb	r3, [r7, #23]
}
 801134c:	4618      	mov	r0, r3
 801134e:	3718      	adds	r7, #24
 8011350:	46bd      	mov	sp, r7
 8011352:	bd80      	pop	{r7, pc}

08011354 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b084      	sub	sp, #16
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
 801135c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801135e:	2300      	movs	r3, #0
 8011360:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011362:	683b      	ldr	r3, [r7, #0]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d101      	bne.n	801136c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011368:	2303      	movs	r3, #3
 801136a:	e010      	b.n	801138e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	683a      	ldr	r2, [r7, #0]
 8011370:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801137a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801137c:	f107 020e 	add.w	r2, r7, #14
 8011380:	4610      	mov	r0, r2
 8011382:	4798      	blx	r3
 8011384:	4602      	mov	r2, r0
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 801138c:	2300      	movs	r3, #0
}
 801138e:	4618      	mov	r0, r3
 8011390:	3710      	adds	r7, #16
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}

08011396 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011396:	b580      	push	{r7, lr}
 8011398:	b082      	sub	sp, #8
 801139a:	af00      	add	r7, sp, #0
 801139c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f004 fb32 	bl	8015a08 <USBD_LL_Start>
 80113a4:	4603      	mov	r3, r0
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	3708      	adds	r7, #8
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bd80      	pop	{r7, pc}

080113ae <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80113ae:	b480      	push	{r7}
 80113b0:	b083      	sub	sp, #12
 80113b2:	af00      	add	r7, sp, #0
 80113b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80113b6:	2300      	movs	r3, #0
}
 80113b8:	4618      	mov	r0, r3
 80113ba:	370c      	adds	r7, #12
 80113bc:	46bd      	mov	sp, r7
 80113be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c2:	4770      	bx	lr

080113c4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b084      	sub	sp, #16
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]
 80113cc:	460b      	mov	r3, r1
 80113ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80113d0:	2303      	movs	r3, #3
 80113d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d009      	beq.n	80113f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	78fa      	ldrb	r2, [r7, #3]
 80113e8:	4611      	mov	r1, r2
 80113ea:	6878      	ldr	r0, [r7, #4]
 80113ec:	4798      	blx	r3
 80113ee:	4603      	mov	r3, r0
 80113f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80113f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80113f4:	4618      	mov	r0, r3
 80113f6:	3710      	adds	r7, #16
 80113f8:	46bd      	mov	sp, r7
 80113fa:	bd80      	pop	{r7, pc}

080113fc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b082      	sub	sp, #8
 8011400:	af00      	add	r7, sp, #0
 8011402:	6078      	str	r0, [r7, #4]
 8011404:	460b      	mov	r3, r1
 8011406:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801140e:	2b00      	cmp	r3, #0
 8011410:	d007      	beq.n	8011422 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011418:	685b      	ldr	r3, [r3, #4]
 801141a:	78fa      	ldrb	r2, [r7, #3]
 801141c:	4611      	mov	r1, r2
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	4798      	blx	r3
  }

  return USBD_OK;
 8011422:	2300      	movs	r3, #0
}
 8011424:	4618      	mov	r0, r3
 8011426:	3708      	adds	r7, #8
 8011428:	46bd      	mov	sp, r7
 801142a:	bd80      	pop	{r7, pc}

0801142c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b084      	sub	sp, #16
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
 8011434:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801143c:	6839      	ldr	r1, [r7, #0]
 801143e:	4618      	mov	r0, r3
 8011440:	f000 ff3b 	bl	80122ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	2201      	movs	r2, #1
 8011448:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011452:	461a      	mov	r2, r3
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011460:	f003 031f 	and.w	r3, r3, #31
 8011464:	2b02      	cmp	r3, #2
 8011466:	d01a      	beq.n	801149e <USBD_LL_SetupStage+0x72>
 8011468:	2b02      	cmp	r3, #2
 801146a:	d822      	bhi.n	80114b2 <USBD_LL_SetupStage+0x86>
 801146c:	2b00      	cmp	r3, #0
 801146e:	d002      	beq.n	8011476 <USBD_LL_SetupStage+0x4a>
 8011470:	2b01      	cmp	r3, #1
 8011472:	d00a      	beq.n	801148a <USBD_LL_SetupStage+0x5e>
 8011474:	e01d      	b.n	80114b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801147c:	4619      	mov	r1, r3
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	f000 fa18 	bl	80118b4 <USBD_StdDevReq>
 8011484:	4603      	mov	r3, r0
 8011486:	73fb      	strb	r3, [r7, #15]
      break;
 8011488:	e020      	b.n	80114cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011490:	4619      	mov	r1, r3
 8011492:	6878      	ldr	r0, [r7, #4]
 8011494:	f000 fa7c 	bl	8011990 <USBD_StdItfReq>
 8011498:	4603      	mov	r3, r0
 801149a:	73fb      	strb	r3, [r7, #15]
      break;
 801149c:	e016      	b.n	80114cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80114a4:	4619      	mov	r1, r3
 80114a6:	6878      	ldr	r0, [r7, #4]
 80114a8:	f000 faba 	bl	8011a20 <USBD_StdEPReq>
 80114ac:	4603      	mov	r3, r0
 80114ae:	73fb      	strb	r3, [r7, #15]
      break;
 80114b0:	e00c      	b.n	80114cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80114b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80114bc:	b2db      	uxtb	r3, r3
 80114be:	4619      	mov	r1, r3
 80114c0:	6878      	ldr	r0, [r7, #4]
 80114c2:	f004 fb01 	bl	8015ac8 <USBD_LL_StallEP>
 80114c6:	4603      	mov	r3, r0
 80114c8:	73fb      	strb	r3, [r7, #15]
      break;
 80114ca:	bf00      	nop
  }

  return ret;
 80114cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ce:	4618      	mov	r0, r3
 80114d0:	3710      	adds	r7, #16
 80114d2:	46bd      	mov	sp, r7
 80114d4:	bd80      	pop	{r7, pc}

080114d6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80114d6:	b580      	push	{r7, lr}
 80114d8:	b086      	sub	sp, #24
 80114da:	af00      	add	r7, sp, #0
 80114dc:	60f8      	str	r0, [r7, #12]
 80114de:	460b      	mov	r3, r1
 80114e0:	607a      	str	r2, [r7, #4]
 80114e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80114e4:	7afb      	ldrb	r3, [r7, #11]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d137      	bne.n	801155a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80114f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80114f8:	2b03      	cmp	r3, #3
 80114fa:	d14a      	bne.n	8011592 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80114fc:	693b      	ldr	r3, [r7, #16]
 80114fe:	689a      	ldr	r2, [r3, #8]
 8011500:	693b      	ldr	r3, [r7, #16]
 8011502:	68db      	ldr	r3, [r3, #12]
 8011504:	429a      	cmp	r2, r3
 8011506:	d913      	bls.n	8011530 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011508:	693b      	ldr	r3, [r7, #16]
 801150a:	689a      	ldr	r2, [r3, #8]
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	68db      	ldr	r3, [r3, #12]
 8011510:	1ad2      	subs	r2, r2, r3
 8011512:	693b      	ldr	r3, [r7, #16]
 8011514:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011516:	693b      	ldr	r3, [r7, #16]
 8011518:	68da      	ldr	r2, [r3, #12]
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	689b      	ldr	r3, [r3, #8]
 801151e:	4293      	cmp	r3, r2
 8011520:	bf28      	it	cs
 8011522:	4613      	movcs	r3, r2
 8011524:	461a      	mov	r2, r3
 8011526:	6879      	ldr	r1, [r7, #4]
 8011528:	68f8      	ldr	r0, [r7, #12]
 801152a:	f000 ffba 	bl	80124a2 <USBD_CtlContinueRx>
 801152e:	e030      	b.n	8011592 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011536:	691b      	ldr	r3, [r3, #16]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d00a      	beq.n	8011552 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8011542:	2b03      	cmp	r3, #3
 8011544:	d105      	bne.n	8011552 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801154c:	691b      	ldr	r3, [r3, #16]
 801154e:	68f8      	ldr	r0, [r7, #12]
 8011550:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8011552:	68f8      	ldr	r0, [r7, #12]
 8011554:	f000 ffb6 	bl	80124c4 <USBD_CtlSendStatus>
 8011558:	e01b      	b.n	8011592 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011560:	699b      	ldr	r3, [r3, #24]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d013      	beq.n	801158e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 801156c:	2b03      	cmp	r3, #3
 801156e:	d10e      	bne.n	801158e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011576:	699b      	ldr	r3, [r3, #24]
 8011578:	7afa      	ldrb	r2, [r7, #11]
 801157a:	4611      	mov	r1, r2
 801157c:	68f8      	ldr	r0, [r7, #12]
 801157e:	4798      	blx	r3
 8011580:	4603      	mov	r3, r0
 8011582:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8011584:	7dfb      	ldrb	r3, [r7, #23]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d003      	beq.n	8011592 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 801158a:	7dfb      	ldrb	r3, [r7, #23]
 801158c:	e002      	b.n	8011594 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801158e:	2303      	movs	r3, #3
 8011590:	e000      	b.n	8011594 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8011592:	2300      	movs	r3, #0
}
 8011594:	4618      	mov	r0, r3
 8011596:	3718      	adds	r7, #24
 8011598:	46bd      	mov	sp, r7
 801159a:	bd80      	pop	{r7, pc}

0801159c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801159c:	b580      	push	{r7, lr}
 801159e:	b086      	sub	sp, #24
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	60f8      	str	r0, [r7, #12]
 80115a4:	460b      	mov	r3, r1
 80115a6:	607a      	str	r2, [r7, #4]
 80115a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80115aa:	7afb      	ldrb	r3, [r7, #11]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d16a      	bne.n	8011686 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	3314      	adds	r3, #20
 80115b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80115bc:	2b02      	cmp	r3, #2
 80115be:	d155      	bne.n	801166c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80115c0:	693b      	ldr	r3, [r7, #16]
 80115c2:	689a      	ldr	r2, [r3, #8]
 80115c4:	693b      	ldr	r3, [r7, #16]
 80115c6:	68db      	ldr	r3, [r3, #12]
 80115c8:	429a      	cmp	r2, r3
 80115ca:	d914      	bls.n	80115f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80115cc:	693b      	ldr	r3, [r7, #16]
 80115ce:	689a      	ldr	r2, [r3, #8]
 80115d0:	693b      	ldr	r3, [r7, #16]
 80115d2:	68db      	ldr	r3, [r3, #12]
 80115d4:	1ad2      	subs	r2, r2, r3
 80115d6:	693b      	ldr	r3, [r7, #16]
 80115d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	689b      	ldr	r3, [r3, #8]
 80115de:	461a      	mov	r2, r3
 80115e0:	6879      	ldr	r1, [r7, #4]
 80115e2:	68f8      	ldr	r0, [r7, #12]
 80115e4:	f000 ff2f 	bl	8012446 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80115e8:	2300      	movs	r3, #0
 80115ea:	2200      	movs	r2, #0
 80115ec:	2100      	movs	r1, #0
 80115ee:	68f8      	ldr	r0, [r7, #12]
 80115f0:	f004 fb14 	bl	8015c1c <USBD_LL_PrepareReceive>
 80115f4:	e03a      	b.n	801166c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80115f6:	693b      	ldr	r3, [r7, #16]
 80115f8:	68da      	ldr	r2, [r3, #12]
 80115fa:	693b      	ldr	r3, [r7, #16]
 80115fc:	689b      	ldr	r3, [r3, #8]
 80115fe:	429a      	cmp	r2, r3
 8011600:	d11c      	bne.n	801163c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011602:	693b      	ldr	r3, [r7, #16]
 8011604:	685a      	ldr	r2, [r3, #4]
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801160a:	429a      	cmp	r2, r3
 801160c:	d316      	bcc.n	801163c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801160e:	693b      	ldr	r3, [r7, #16]
 8011610:	685a      	ldr	r2, [r3, #4]
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011618:	429a      	cmp	r2, r3
 801161a:	d20f      	bcs.n	801163c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801161c:	2200      	movs	r2, #0
 801161e:	2100      	movs	r1, #0
 8011620:	68f8      	ldr	r0, [r7, #12]
 8011622:	f000 ff10 	bl	8012446 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	2200      	movs	r2, #0
 801162a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801162e:	2300      	movs	r3, #0
 8011630:	2200      	movs	r2, #0
 8011632:	2100      	movs	r1, #0
 8011634:	68f8      	ldr	r0, [r7, #12]
 8011636:	f004 faf1 	bl	8015c1c <USBD_LL_PrepareReceive>
 801163a:	e017      	b.n	801166c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011642:	68db      	ldr	r3, [r3, #12]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d00a      	beq.n	801165e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801164e:	2b03      	cmp	r3, #3
 8011650:	d105      	bne.n	801165e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011658:	68db      	ldr	r3, [r3, #12]
 801165a:	68f8      	ldr	r0, [r7, #12]
 801165c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801165e:	2180      	movs	r1, #128	; 0x80
 8011660:	68f8      	ldr	r0, [r7, #12]
 8011662:	f004 fa31 	bl	8015ac8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011666:	68f8      	ldr	r0, [r7, #12]
 8011668:	f000 ff3f 	bl	80124ea <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8011672:	2b01      	cmp	r3, #1
 8011674:	d123      	bne.n	80116be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011676:	68f8      	ldr	r0, [r7, #12]
 8011678:	f7ff fe99 	bl	80113ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	2200      	movs	r2, #0
 8011680:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011684:	e01b      	b.n	80116be <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801168c:	695b      	ldr	r3, [r3, #20]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d013      	beq.n	80116ba <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8011698:	2b03      	cmp	r3, #3
 801169a:	d10e      	bne.n	80116ba <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116a2:	695b      	ldr	r3, [r3, #20]
 80116a4:	7afa      	ldrb	r2, [r7, #11]
 80116a6:	4611      	mov	r1, r2
 80116a8:	68f8      	ldr	r0, [r7, #12]
 80116aa:	4798      	blx	r3
 80116ac:	4603      	mov	r3, r0
 80116ae:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80116b0:	7dfb      	ldrb	r3, [r7, #23]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d003      	beq.n	80116be <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80116b6:	7dfb      	ldrb	r3, [r7, #23]
 80116b8:	e002      	b.n	80116c0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80116ba:	2303      	movs	r3, #3
 80116bc:	e000      	b.n	80116c0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80116be:	2300      	movs	r3, #0
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3718      	adds	r7, #24
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}

080116c8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b082      	sub	sp, #8
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	2201      	movs	r2, #1
 80116d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	2200      	movs	r2, #0
 80116dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	2200      	movs	r2, #0
 80116e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2200      	movs	r2, #0
 80116ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d009      	beq.n	801170c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	687a      	ldr	r2, [r7, #4]
 8011702:	6852      	ldr	r2, [r2, #4]
 8011704:	b2d2      	uxtb	r2, r2
 8011706:	4611      	mov	r1, r2
 8011708:	6878      	ldr	r0, [r7, #4]
 801170a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801170c:	2340      	movs	r3, #64	; 0x40
 801170e:	2200      	movs	r2, #0
 8011710:	2100      	movs	r1, #0
 8011712:	6878      	ldr	r0, [r7, #4]
 8011714:	f004 f993 	bl	8015a3e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	2201      	movs	r2, #1
 801171c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	2240      	movs	r2, #64	; 0x40
 8011724:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011728:	2340      	movs	r3, #64	; 0x40
 801172a:	2200      	movs	r2, #0
 801172c:	2180      	movs	r1, #128	; 0x80
 801172e:	6878      	ldr	r0, [r7, #4]
 8011730:	f004 f985 	bl	8015a3e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	2201      	movs	r2, #1
 8011738:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	2240      	movs	r2, #64	; 0x40
 801173e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011740:	2300      	movs	r3, #0
}
 8011742:	4618      	mov	r0, r3
 8011744:	3708      	adds	r7, #8
 8011746:	46bd      	mov	sp, r7
 8011748:	bd80      	pop	{r7, pc}

0801174a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801174a:	b480      	push	{r7}
 801174c:	b083      	sub	sp, #12
 801174e:	af00      	add	r7, sp, #0
 8011750:	6078      	str	r0, [r7, #4]
 8011752:	460b      	mov	r3, r1
 8011754:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	78fa      	ldrb	r2, [r7, #3]
 801175a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801175c:	2300      	movs	r3, #0
}
 801175e:	4618      	mov	r0, r3
 8011760:	370c      	adds	r7, #12
 8011762:	46bd      	mov	sp, r7
 8011764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011768:	4770      	bx	lr

0801176a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801176a:	b480      	push	{r7}
 801176c:	b083      	sub	sp, #12
 801176e:	af00      	add	r7, sp, #0
 8011770:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2204      	movs	r2, #4
 8011782:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011786:	2300      	movs	r3, #0
}
 8011788:	4618      	mov	r0, r3
 801178a:	370c      	adds	r7, #12
 801178c:	46bd      	mov	sp, r7
 801178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011792:	4770      	bx	lr

08011794 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011794:	b480      	push	{r7}
 8011796:	b083      	sub	sp, #12
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117a2:	2b04      	cmp	r3, #4
 80117a4:	d105      	bne.n	80117b2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80117b2:	2300      	movs	r3, #0
}
 80117b4:	4618      	mov	r0, r3
 80117b6:	370c      	adds	r7, #12
 80117b8:	46bd      	mov	sp, r7
 80117ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117be:	4770      	bx	lr

080117c0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b082      	sub	sp, #8
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117ce:	2b03      	cmp	r3, #3
 80117d0:	d10b      	bne.n	80117ea <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117d8:	69db      	ldr	r3, [r3, #28]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d005      	beq.n	80117ea <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117e4:	69db      	ldr	r3, [r3, #28]
 80117e6:	6878      	ldr	r0, [r7, #4]
 80117e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80117ea:	2300      	movs	r3, #0
}
 80117ec:	4618      	mov	r0, r3
 80117ee:	3708      	adds	r7, #8
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}

080117f4 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b083      	sub	sp, #12
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	460b      	mov	r3, r1
 80117fe:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8011800:	2300      	movs	r3, #0
}
 8011802:	4618      	mov	r0, r3
 8011804:	370c      	adds	r7, #12
 8011806:	46bd      	mov	sp, r7
 8011808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180c:	4770      	bx	lr

0801180e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801180e:	b480      	push	{r7}
 8011810:	b083      	sub	sp, #12
 8011812:	af00      	add	r7, sp, #0
 8011814:	6078      	str	r0, [r7, #4]
 8011816:	460b      	mov	r3, r1
 8011818:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 801181a:	2300      	movs	r3, #0
}
 801181c:	4618      	mov	r0, r3
 801181e:	370c      	adds	r7, #12
 8011820:	46bd      	mov	sp, r7
 8011822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011826:	4770      	bx	lr

08011828 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011828:	b480      	push	{r7}
 801182a:	b083      	sub	sp, #12
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011830:	2300      	movs	r3, #0
}
 8011832:	4618      	mov	r0, r3
 8011834:	370c      	adds	r7, #12
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr

0801183e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801183e:	b580      	push	{r7, lr}
 8011840:	b082      	sub	sp, #8
 8011842:	af00      	add	r7, sp, #0
 8011844:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	2201      	movs	r2, #1
 801184a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011854:	2b00      	cmp	r3, #0
 8011856:	d009      	beq.n	801186c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801185e:	685b      	ldr	r3, [r3, #4]
 8011860:	687a      	ldr	r2, [r7, #4]
 8011862:	6852      	ldr	r2, [r2, #4]
 8011864:	b2d2      	uxtb	r2, r2
 8011866:	4611      	mov	r1, r2
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	4798      	blx	r3
  }

  return USBD_OK;
 801186c:	2300      	movs	r3, #0
}
 801186e:	4618      	mov	r0, r3
 8011870:	3708      	adds	r7, #8
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}

08011876 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011876:	b480      	push	{r7}
 8011878:	b087      	sub	sp, #28
 801187a:	af00      	add	r7, sp, #0
 801187c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011882:	697b      	ldr	r3, [r7, #20]
 8011884:	781b      	ldrb	r3, [r3, #0]
 8011886:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	3301      	adds	r3, #1
 801188c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801188e:	697b      	ldr	r3, [r7, #20]
 8011890:	781b      	ldrb	r3, [r3, #0]
 8011892:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011894:	8a3b      	ldrh	r3, [r7, #16]
 8011896:	021b      	lsls	r3, r3, #8
 8011898:	b21a      	sxth	r2, r3
 801189a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801189e:	4313      	orrs	r3, r2
 80118a0:	b21b      	sxth	r3, r3
 80118a2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80118a4:	89fb      	ldrh	r3, [r7, #14]
}
 80118a6:	4618      	mov	r0, r3
 80118a8:	371c      	adds	r7, #28
 80118aa:	46bd      	mov	sp, r7
 80118ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b0:	4770      	bx	lr
	...

080118b4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118b4:	b580      	push	{r7, lr}
 80118b6:	b084      	sub	sp, #16
 80118b8:	af00      	add	r7, sp, #0
 80118ba:	6078      	str	r0, [r7, #4]
 80118bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80118be:	2300      	movs	r3, #0
 80118c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80118c2:	683b      	ldr	r3, [r7, #0]
 80118c4:	781b      	ldrb	r3, [r3, #0]
 80118c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80118ca:	2b40      	cmp	r3, #64	; 0x40
 80118cc:	d005      	beq.n	80118da <USBD_StdDevReq+0x26>
 80118ce:	2b40      	cmp	r3, #64	; 0x40
 80118d0:	d853      	bhi.n	801197a <USBD_StdDevReq+0xc6>
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d00b      	beq.n	80118ee <USBD_StdDevReq+0x3a>
 80118d6:	2b20      	cmp	r3, #32
 80118d8:	d14f      	bne.n	801197a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118e0:	689b      	ldr	r3, [r3, #8]
 80118e2:	6839      	ldr	r1, [r7, #0]
 80118e4:	6878      	ldr	r0, [r7, #4]
 80118e6:	4798      	blx	r3
 80118e8:	4603      	mov	r3, r0
 80118ea:	73fb      	strb	r3, [r7, #15]
    break;
 80118ec:	e04a      	b.n	8011984 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80118ee:	683b      	ldr	r3, [r7, #0]
 80118f0:	785b      	ldrb	r3, [r3, #1]
 80118f2:	2b09      	cmp	r3, #9
 80118f4:	d83b      	bhi.n	801196e <USBD_StdDevReq+0xba>
 80118f6:	a201      	add	r2, pc, #4	; (adr r2, 80118fc <USBD_StdDevReq+0x48>)
 80118f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118fc:	08011951 	.word	0x08011951
 8011900:	08011965 	.word	0x08011965
 8011904:	0801196f 	.word	0x0801196f
 8011908:	0801195b 	.word	0x0801195b
 801190c:	0801196f 	.word	0x0801196f
 8011910:	0801192f 	.word	0x0801192f
 8011914:	08011925 	.word	0x08011925
 8011918:	0801196f 	.word	0x0801196f
 801191c:	08011947 	.word	0x08011947
 8011920:	08011939 	.word	0x08011939
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8011924:	6839      	ldr	r1, [r7, #0]
 8011926:	6878      	ldr	r0, [r7, #4]
 8011928:	f000 f9d8 	bl	8011cdc <USBD_GetDescriptor>
      break;
 801192c:	e024      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 801192e:	6839      	ldr	r1, [r7, #0]
 8011930:	6878      	ldr	r0, [r7, #4]
 8011932:	f000 fb3d 	bl	8011fb0 <USBD_SetAddress>
      break;
 8011936:	e01f      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8011938:	6839      	ldr	r1, [r7, #0]
 801193a:	6878      	ldr	r0, [r7, #4]
 801193c:	f000 fb7c 	bl	8012038 <USBD_SetConfig>
 8011940:	4603      	mov	r3, r0
 8011942:	73fb      	strb	r3, [r7, #15]
      break;
 8011944:	e018      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8011946:	6839      	ldr	r1, [r7, #0]
 8011948:	6878      	ldr	r0, [r7, #4]
 801194a:	f000 fc19 	bl	8012180 <USBD_GetConfig>
      break;
 801194e:	e013      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8011950:	6839      	ldr	r1, [r7, #0]
 8011952:	6878      	ldr	r0, [r7, #4]
 8011954:	f000 fc49 	bl	80121ea <USBD_GetStatus>
      break;
 8011958:	e00e      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 801195a:	6839      	ldr	r1, [r7, #0]
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f000 fc77 	bl	8012250 <USBD_SetFeature>
      break;
 8011962:	e009      	b.n	8011978 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8011964:	6839      	ldr	r1, [r7, #0]
 8011966:	6878      	ldr	r0, [r7, #4]
 8011968:	f000 fc86 	bl	8012278 <USBD_ClrFeature>
      break;
 801196c:	e004      	b.n	8011978 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 801196e:	6839      	ldr	r1, [r7, #0]
 8011970:	6878      	ldr	r0, [r7, #4]
 8011972:	f000 fcdc 	bl	801232e <USBD_CtlError>
      break;
 8011976:	bf00      	nop
    }
    break;
 8011978:	e004      	b.n	8011984 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 801197a:	6839      	ldr	r1, [r7, #0]
 801197c:	6878      	ldr	r0, [r7, #4]
 801197e:	f000 fcd6 	bl	801232e <USBD_CtlError>
    break;
 8011982:	bf00      	nop
  }

  return ret;
 8011984:	7bfb      	ldrb	r3, [r7, #15]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3710      	adds	r7, #16
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}
 801198e:	bf00      	nop

08011990 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b084      	sub	sp, #16
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801199a:	2300      	movs	r3, #0
 801199c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801199e:	683b      	ldr	r3, [r7, #0]
 80119a0:	781b      	ldrb	r3, [r3, #0]
 80119a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80119a6:	2b40      	cmp	r3, #64	; 0x40
 80119a8:	d005      	beq.n	80119b6 <USBD_StdItfReq+0x26>
 80119aa:	2b40      	cmp	r3, #64	; 0x40
 80119ac:	d82e      	bhi.n	8011a0c <USBD_StdItfReq+0x7c>
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d001      	beq.n	80119b6 <USBD_StdItfReq+0x26>
 80119b2:	2b20      	cmp	r3, #32
 80119b4:	d12a      	bne.n	8011a0c <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119bc:	3b01      	subs	r3, #1
 80119be:	2b02      	cmp	r3, #2
 80119c0:	d81d      	bhi.n	80119fe <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	889b      	ldrh	r3, [r3, #4]
 80119c6:	b2db      	uxtb	r3, r3
 80119c8:	2b01      	cmp	r3, #1
 80119ca:	d813      	bhi.n	80119f4 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119d2:	689b      	ldr	r3, [r3, #8]
 80119d4:	6839      	ldr	r1, [r7, #0]
 80119d6:	6878      	ldr	r0, [r7, #4]
 80119d8:	4798      	blx	r3
 80119da:	4603      	mov	r3, r0
 80119dc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	88db      	ldrh	r3, [r3, #6]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d110      	bne.n	8011a08 <USBD_StdItfReq+0x78>
 80119e6:	7bfb      	ldrb	r3, [r7, #15]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d10d      	bne.n	8011a08 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 80119ec:	6878      	ldr	r0, [r7, #4]
 80119ee:	f000 fd69 	bl	80124c4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80119f2:	e009      	b.n	8011a08 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 80119f4:	6839      	ldr	r1, [r7, #0]
 80119f6:	6878      	ldr	r0, [r7, #4]
 80119f8:	f000 fc99 	bl	801232e <USBD_CtlError>
      break;
 80119fc:	e004      	b.n	8011a08 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 80119fe:	6839      	ldr	r1, [r7, #0]
 8011a00:	6878      	ldr	r0, [r7, #4]
 8011a02:	f000 fc94 	bl	801232e <USBD_CtlError>
      break;
 8011a06:	e000      	b.n	8011a0a <USBD_StdItfReq+0x7a>
      break;
 8011a08:	bf00      	nop
    }
    break;
 8011a0a:	e004      	b.n	8011a16 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8011a0c:	6839      	ldr	r1, [r7, #0]
 8011a0e:	6878      	ldr	r0, [r7, #4]
 8011a10:	f000 fc8d 	bl	801232e <USBD_CtlError>
    break;
 8011a14:	bf00      	nop
  }

  return ret;
 8011a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a18:	4618      	mov	r0, r3
 8011a1a:	3710      	adds	r7, #16
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	bd80      	pop	{r7, pc}

08011a20 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a20:	b580      	push	{r7, lr}
 8011a22:	b084      	sub	sp, #16
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
 8011a28:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011a2e:	683b      	ldr	r3, [r7, #0]
 8011a30:	889b      	ldrh	r3, [r3, #4]
 8011a32:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	781b      	ldrb	r3, [r3, #0]
 8011a38:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011a3c:	2b40      	cmp	r3, #64	; 0x40
 8011a3e:	d007      	beq.n	8011a50 <USBD_StdEPReq+0x30>
 8011a40:	2b40      	cmp	r3, #64	; 0x40
 8011a42:	f200 8140 	bhi.w	8011cc6 <USBD_StdEPReq+0x2a6>
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d00c      	beq.n	8011a64 <USBD_StdEPReq+0x44>
 8011a4a:	2b20      	cmp	r3, #32
 8011a4c:	f040 813b 	bne.w	8011cc6 <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a56:	689b      	ldr	r3, [r3, #8]
 8011a58:	6839      	ldr	r1, [r7, #0]
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	4798      	blx	r3
 8011a5e:	4603      	mov	r3, r0
 8011a60:	73fb      	strb	r3, [r7, #15]
    break;
 8011a62:	e135      	b.n	8011cd0 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011a64:	683b      	ldr	r3, [r7, #0]
 8011a66:	785b      	ldrb	r3, [r3, #1]
 8011a68:	2b03      	cmp	r3, #3
 8011a6a:	d007      	beq.n	8011a7c <USBD_StdEPReq+0x5c>
 8011a6c:	2b03      	cmp	r3, #3
 8011a6e:	f300 8124 	bgt.w	8011cba <USBD_StdEPReq+0x29a>
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d07b      	beq.n	8011b6e <USBD_StdEPReq+0x14e>
 8011a76:	2b01      	cmp	r3, #1
 8011a78:	d03b      	beq.n	8011af2 <USBD_StdEPReq+0xd2>
 8011a7a:	e11e      	b.n	8011cba <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a82:	2b02      	cmp	r3, #2
 8011a84:	d002      	beq.n	8011a8c <USBD_StdEPReq+0x6c>
 8011a86:	2b03      	cmp	r3, #3
 8011a88:	d016      	beq.n	8011ab8 <USBD_StdEPReq+0x98>
 8011a8a:	e02c      	b.n	8011ae6 <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011a8c:	7bbb      	ldrb	r3, [r7, #14]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d00d      	beq.n	8011aae <USBD_StdEPReq+0x8e>
 8011a92:	7bbb      	ldrb	r3, [r7, #14]
 8011a94:	2b80      	cmp	r3, #128	; 0x80
 8011a96:	d00a      	beq.n	8011aae <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011a98:	7bbb      	ldrb	r3, [r7, #14]
 8011a9a:	4619      	mov	r1, r3
 8011a9c:	6878      	ldr	r0, [r7, #4]
 8011a9e:	f004 f813 	bl	8015ac8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011aa2:	2180      	movs	r1, #128	; 0x80
 8011aa4:	6878      	ldr	r0, [r7, #4]
 8011aa6:	f004 f80f 	bl	8015ac8 <USBD_LL_StallEP>
 8011aaa:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011aac:	e020      	b.n	8011af0 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8011aae:	6839      	ldr	r1, [r7, #0]
 8011ab0:	6878      	ldr	r0, [r7, #4]
 8011ab2:	f000 fc3c 	bl	801232e <USBD_CtlError>
        break;
 8011ab6:	e01b      	b.n	8011af0 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	885b      	ldrh	r3, [r3, #2]
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d10e      	bne.n	8011ade <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011ac0:	7bbb      	ldrb	r3, [r7, #14]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d00b      	beq.n	8011ade <USBD_StdEPReq+0xbe>
 8011ac6:	7bbb      	ldrb	r3, [r7, #14]
 8011ac8:	2b80      	cmp	r3, #128	; 0x80
 8011aca:	d008      	beq.n	8011ade <USBD_StdEPReq+0xbe>
 8011acc:	683b      	ldr	r3, [r7, #0]
 8011ace:	88db      	ldrh	r3, [r3, #6]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d104      	bne.n	8011ade <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ad4:	7bbb      	ldrb	r3, [r7, #14]
 8011ad6:	4619      	mov	r1, r3
 8011ad8:	6878      	ldr	r0, [r7, #4]
 8011ada:	f003 fff5 	bl	8015ac8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8011ade:	6878      	ldr	r0, [r7, #4]
 8011ae0:	f000 fcf0 	bl	80124c4 <USBD_CtlSendStatus>

        break;
 8011ae4:	e004      	b.n	8011af0 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 8011ae6:	6839      	ldr	r1, [r7, #0]
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f000 fc20 	bl	801232e <USBD_CtlError>
        break;
 8011aee:	bf00      	nop
      }
      break;
 8011af0:	e0e8      	b.n	8011cc4 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011af8:	2b02      	cmp	r3, #2
 8011afa:	d002      	beq.n	8011b02 <USBD_StdEPReq+0xe2>
 8011afc:	2b03      	cmp	r3, #3
 8011afe:	d016      	beq.n	8011b2e <USBD_StdEPReq+0x10e>
 8011b00:	e02e      	b.n	8011b60 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011b02:	7bbb      	ldrb	r3, [r7, #14]
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d00d      	beq.n	8011b24 <USBD_StdEPReq+0x104>
 8011b08:	7bbb      	ldrb	r3, [r7, #14]
 8011b0a:	2b80      	cmp	r3, #128	; 0x80
 8011b0c:	d00a      	beq.n	8011b24 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011b0e:	7bbb      	ldrb	r3, [r7, #14]
 8011b10:	4619      	mov	r1, r3
 8011b12:	6878      	ldr	r0, [r7, #4]
 8011b14:	f003 ffd8 	bl	8015ac8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011b18:	2180      	movs	r1, #128	; 0x80
 8011b1a:	6878      	ldr	r0, [r7, #4]
 8011b1c:	f003 ffd4 	bl	8015ac8 <USBD_LL_StallEP>
 8011b20:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011b22:	e023      	b.n	8011b6c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 8011b24:	6839      	ldr	r1, [r7, #0]
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	f000 fc01 	bl	801232e <USBD_CtlError>
        break;
 8011b2c:	e01e      	b.n	8011b6c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011b2e:	683b      	ldr	r3, [r7, #0]
 8011b30:	885b      	ldrh	r3, [r3, #2]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d119      	bne.n	8011b6a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8011b36:	7bbb      	ldrb	r3, [r7, #14]
 8011b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d004      	beq.n	8011b4a <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011b40:	7bbb      	ldrb	r3, [r7, #14]
 8011b42:	4619      	mov	r1, r3
 8011b44:	6878      	ldr	r0, [r7, #4]
 8011b46:	f003 ffde 	bl	8015b06 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8011b4a:	6878      	ldr	r0, [r7, #4]
 8011b4c:	f000 fcba 	bl	80124c4 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b56:	689b      	ldr	r3, [r3, #8]
 8011b58:	6839      	ldr	r1, [r7, #0]
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	4798      	blx	r3
        }
        break;
 8011b5e:	e004      	b.n	8011b6a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8011b60:	6839      	ldr	r1, [r7, #0]
 8011b62:	6878      	ldr	r0, [r7, #4]
 8011b64:	f000 fbe3 	bl	801232e <USBD_CtlError>
        break;
 8011b68:	e000      	b.n	8011b6c <USBD_StdEPReq+0x14c>
        break;
 8011b6a:	bf00      	nop
      }
      break;
 8011b6c:	e0aa      	b.n	8011cc4 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b74:	2b02      	cmp	r3, #2
 8011b76:	d002      	beq.n	8011b7e <USBD_StdEPReq+0x15e>
 8011b78:	2b03      	cmp	r3, #3
 8011b7a:	d032      	beq.n	8011be2 <USBD_StdEPReq+0x1c2>
 8011b7c:	e097      	b.n	8011cae <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011b7e:	7bbb      	ldrb	r3, [r7, #14]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d007      	beq.n	8011b94 <USBD_StdEPReq+0x174>
 8011b84:	7bbb      	ldrb	r3, [r7, #14]
 8011b86:	2b80      	cmp	r3, #128	; 0x80
 8011b88:	d004      	beq.n	8011b94 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 8011b8a:	6839      	ldr	r1, [r7, #0]
 8011b8c:	6878      	ldr	r0, [r7, #4]
 8011b8e:	f000 fbce 	bl	801232e <USBD_CtlError>
          break;
 8011b92:	e091      	b.n	8011cb8 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011b94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	da0b      	bge.n	8011bb4 <USBD_StdEPReq+0x194>
 8011b9c:	7bbb      	ldrb	r3, [r7, #14]
 8011b9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011ba2:	4613      	mov	r3, r2
 8011ba4:	009b      	lsls	r3, r3, #2
 8011ba6:	4413      	add	r3, r2
 8011ba8:	009b      	lsls	r3, r3, #2
 8011baa:	3310      	adds	r3, #16
 8011bac:	687a      	ldr	r2, [r7, #4]
 8011bae:	4413      	add	r3, r2
 8011bb0:	3304      	adds	r3, #4
 8011bb2:	e00b      	b.n	8011bcc <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011bb4:	7bbb      	ldrb	r3, [r7, #14]
 8011bb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011bba:	4613      	mov	r3, r2
 8011bbc:	009b      	lsls	r3, r3, #2
 8011bbe:	4413      	add	r3, r2
 8011bc0:	009b      	lsls	r3, r3, #2
 8011bc2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011bc6:	687a      	ldr	r2, [r7, #4]
 8011bc8:	4413      	add	r3, r2
 8011bca:	3304      	adds	r3, #4
 8011bcc:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8011bce:	68bb      	ldr	r3, [r7, #8]
 8011bd0:	2200      	movs	r2, #0
 8011bd2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011bd4:	68bb      	ldr	r3, [r7, #8]
 8011bd6:	2202      	movs	r2, #2
 8011bd8:	4619      	mov	r1, r3
 8011bda:	6878      	ldr	r0, [r7, #4]
 8011bdc:	f000 fc18 	bl	8012410 <USBD_CtlSendData>
        break;
 8011be0:	e06a      	b.n	8011cb8 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8011be2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	da11      	bge.n	8011c0e <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011bea:	7bbb      	ldrb	r3, [r7, #14]
 8011bec:	f003 020f 	and.w	r2, r3, #15
 8011bf0:	6879      	ldr	r1, [r7, #4]
 8011bf2:	4613      	mov	r3, r2
 8011bf4:	009b      	lsls	r3, r3, #2
 8011bf6:	4413      	add	r3, r2
 8011bf8:	009b      	lsls	r3, r3, #2
 8011bfa:	440b      	add	r3, r1
 8011bfc:	3324      	adds	r3, #36	; 0x24
 8011bfe:	881b      	ldrh	r3, [r3, #0]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d117      	bne.n	8011c34 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8011c04:	6839      	ldr	r1, [r7, #0]
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f000 fb91 	bl	801232e <USBD_CtlError>
            break;
 8011c0c:	e054      	b.n	8011cb8 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011c0e:	7bbb      	ldrb	r3, [r7, #14]
 8011c10:	f003 020f 	and.w	r2, r3, #15
 8011c14:	6879      	ldr	r1, [r7, #4]
 8011c16:	4613      	mov	r3, r2
 8011c18:	009b      	lsls	r3, r3, #2
 8011c1a:	4413      	add	r3, r2
 8011c1c:	009b      	lsls	r3, r3, #2
 8011c1e:	440b      	add	r3, r1
 8011c20:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011c24:	881b      	ldrh	r3, [r3, #0]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d104      	bne.n	8011c34 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8011c2a:	6839      	ldr	r1, [r7, #0]
 8011c2c:	6878      	ldr	r0, [r7, #4]
 8011c2e:	f000 fb7e 	bl	801232e <USBD_CtlError>
            break;
 8011c32:	e041      	b.n	8011cb8 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011c34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	da0b      	bge.n	8011c54 <USBD_StdEPReq+0x234>
 8011c3c:	7bbb      	ldrb	r3, [r7, #14]
 8011c3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011c42:	4613      	mov	r3, r2
 8011c44:	009b      	lsls	r3, r3, #2
 8011c46:	4413      	add	r3, r2
 8011c48:	009b      	lsls	r3, r3, #2
 8011c4a:	3310      	adds	r3, #16
 8011c4c:	687a      	ldr	r2, [r7, #4]
 8011c4e:	4413      	add	r3, r2
 8011c50:	3304      	adds	r3, #4
 8011c52:	e00b      	b.n	8011c6c <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011c54:	7bbb      	ldrb	r3, [r7, #14]
 8011c56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011c5a:	4613      	mov	r3, r2
 8011c5c:	009b      	lsls	r3, r3, #2
 8011c5e:	4413      	add	r3, r2
 8011c60:	009b      	lsls	r3, r3, #2
 8011c62:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011c66:	687a      	ldr	r2, [r7, #4]
 8011c68:	4413      	add	r3, r2
 8011c6a:	3304      	adds	r3, #4
 8011c6c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011c6e:	7bbb      	ldrb	r3, [r7, #14]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d002      	beq.n	8011c7a <USBD_StdEPReq+0x25a>
 8011c74:	7bbb      	ldrb	r3, [r7, #14]
 8011c76:	2b80      	cmp	r3, #128	; 0x80
 8011c78:	d103      	bne.n	8011c82 <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	2200      	movs	r2, #0
 8011c7e:	601a      	str	r2, [r3, #0]
 8011c80:	e00e      	b.n	8011ca0 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011c82:	7bbb      	ldrb	r3, [r7, #14]
 8011c84:	4619      	mov	r1, r3
 8011c86:	6878      	ldr	r0, [r7, #4]
 8011c88:	f003 ff5c 	bl	8015b44 <USBD_LL_IsStallEP>
 8011c8c:	4603      	mov	r3, r0
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d003      	beq.n	8011c9a <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8011c92:	68bb      	ldr	r3, [r7, #8]
 8011c94:	2201      	movs	r2, #1
 8011c96:	601a      	str	r2, [r3, #0]
 8011c98:	e002      	b.n	8011ca0 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8011c9a:	68bb      	ldr	r3, [r7, #8]
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	2202      	movs	r2, #2
 8011ca4:	4619      	mov	r1, r3
 8011ca6:	6878      	ldr	r0, [r7, #4]
 8011ca8:	f000 fbb2 	bl	8012410 <USBD_CtlSendData>
          break;
 8011cac:	e004      	b.n	8011cb8 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8011cae:	6839      	ldr	r1, [r7, #0]
 8011cb0:	6878      	ldr	r0, [r7, #4]
 8011cb2:	f000 fb3c 	bl	801232e <USBD_CtlError>
        break;
 8011cb6:	bf00      	nop
      }
      break;
 8011cb8:	e004      	b.n	8011cc4 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8011cba:	6839      	ldr	r1, [r7, #0]
 8011cbc:	6878      	ldr	r0, [r7, #4]
 8011cbe:	f000 fb36 	bl	801232e <USBD_CtlError>
      break;
 8011cc2:	bf00      	nop
    }
    break;
 8011cc4:	e004      	b.n	8011cd0 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8011cc6:	6839      	ldr	r1, [r7, #0]
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f000 fb30 	bl	801232e <USBD_CtlError>
    break;
 8011cce:	bf00      	nop
  }

  return ret;
 8011cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	3710      	adds	r7, #16
 8011cd6:	46bd      	mov	sp, r7
 8011cd8:	bd80      	pop	{r7, pc}
	...

08011cdc <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b084      	sub	sp, #16
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
 8011ce4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011cea:	2300      	movs	r3, #0
 8011cec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011cee:	2300      	movs	r3, #0
 8011cf0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	885b      	ldrh	r3, [r3, #2]
 8011cf6:	0a1b      	lsrs	r3, r3, #8
 8011cf8:	b29b      	uxth	r3, r3
 8011cfa:	3b01      	subs	r3, #1
 8011cfc:	2b06      	cmp	r3, #6
 8011cfe:	f200 8128 	bhi.w	8011f52 <USBD_GetDescriptor+0x276>
 8011d02:	a201      	add	r2, pc, #4	; (adr r2, 8011d08 <USBD_GetDescriptor+0x2c>)
 8011d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d08:	08011d25 	.word	0x08011d25
 8011d0c:	08011d3d 	.word	0x08011d3d
 8011d10:	08011d7d 	.word	0x08011d7d
 8011d14:	08011f53 	.word	0x08011f53
 8011d18:	08011f53 	.word	0x08011f53
 8011d1c:	08011ef3 	.word	0x08011ef3
 8011d20:	08011f1f 	.word	0x08011f1f
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	687a      	ldr	r2, [r7, #4]
 8011d2e:	7c12      	ldrb	r2, [r2, #16]
 8011d30:	f107 0108 	add.w	r1, r7, #8
 8011d34:	4610      	mov	r0, r2
 8011d36:	4798      	blx	r3
 8011d38:	60f8      	str	r0, [r7, #12]
    break;
 8011d3a:	e112      	b.n	8011f62 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	7c1b      	ldrb	r3, [r3, #16]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d10d      	bne.n	8011d60 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011d4c:	f107 0208 	add.w	r2, r7, #8
 8011d50:	4610      	mov	r0, r2
 8011d52:	4798      	blx	r3
 8011d54:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	3301      	adds	r3, #1
 8011d5a:	2202      	movs	r2, #2
 8011d5c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8011d5e:	e100      	b.n	8011f62 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d68:	f107 0208 	add.w	r2, r7, #8
 8011d6c:	4610      	mov	r0, r2
 8011d6e:	4798      	blx	r3
 8011d70:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	3301      	adds	r3, #1
 8011d76:	2202      	movs	r2, #2
 8011d78:	701a      	strb	r2, [r3, #0]
    break;
 8011d7a:	e0f2      	b.n	8011f62 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	885b      	ldrh	r3, [r3, #2]
 8011d80:	b2db      	uxtb	r3, r3
 8011d82:	2b05      	cmp	r3, #5
 8011d84:	f200 80ac 	bhi.w	8011ee0 <USBD_GetDescriptor+0x204>
 8011d88:	a201      	add	r2, pc, #4	; (adr r2, 8011d90 <USBD_GetDescriptor+0xb4>)
 8011d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d8e:	bf00      	nop
 8011d90:	08011da9 	.word	0x08011da9
 8011d94:	08011ddd 	.word	0x08011ddd
 8011d98:	08011e11 	.word	0x08011e11
 8011d9c:	08011e45 	.word	0x08011e45
 8011da0:	08011e79 	.word	0x08011e79
 8011da4:	08011ead 	.word	0x08011ead
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011dae:	685b      	ldr	r3, [r3, #4]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d00b      	beq.n	8011dcc <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011dba:	685b      	ldr	r3, [r3, #4]
 8011dbc:	687a      	ldr	r2, [r7, #4]
 8011dbe:	7c12      	ldrb	r2, [r2, #16]
 8011dc0:	f107 0108 	add.w	r1, r7, #8
 8011dc4:	4610      	mov	r0, r2
 8011dc6:	4798      	blx	r3
 8011dc8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011dca:	e091      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011dcc:	6839      	ldr	r1, [r7, #0]
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f000 faad 	bl	801232e <USBD_CtlError>
        err++;
 8011dd4:	7afb      	ldrb	r3, [r7, #11]
 8011dd6:	3301      	adds	r3, #1
 8011dd8:	72fb      	strb	r3, [r7, #11]
      break;
 8011dda:	e089      	b.n	8011ef0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011de2:	689b      	ldr	r3, [r3, #8]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d00b      	beq.n	8011e00 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011dee:	689b      	ldr	r3, [r3, #8]
 8011df0:	687a      	ldr	r2, [r7, #4]
 8011df2:	7c12      	ldrb	r2, [r2, #16]
 8011df4:	f107 0108 	add.w	r1, r7, #8
 8011df8:	4610      	mov	r0, r2
 8011dfa:	4798      	blx	r3
 8011dfc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011dfe:	e077      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011e00:	6839      	ldr	r1, [r7, #0]
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f000 fa93 	bl	801232e <USBD_CtlError>
        err++;
 8011e08:	7afb      	ldrb	r3, [r7, #11]
 8011e0a:	3301      	adds	r3, #1
 8011e0c:	72fb      	strb	r3, [r7, #11]
      break;
 8011e0e:	e06f      	b.n	8011ef0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e16:	68db      	ldr	r3, [r3, #12]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d00b      	beq.n	8011e34 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e22:	68db      	ldr	r3, [r3, #12]
 8011e24:	687a      	ldr	r2, [r7, #4]
 8011e26:	7c12      	ldrb	r2, [r2, #16]
 8011e28:	f107 0108 	add.w	r1, r7, #8
 8011e2c:	4610      	mov	r0, r2
 8011e2e:	4798      	blx	r3
 8011e30:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011e32:	e05d      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011e34:	6839      	ldr	r1, [r7, #0]
 8011e36:	6878      	ldr	r0, [r7, #4]
 8011e38:	f000 fa79 	bl	801232e <USBD_CtlError>
        err++;
 8011e3c:	7afb      	ldrb	r3, [r7, #11]
 8011e3e:	3301      	adds	r3, #1
 8011e40:	72fb      	strb	r3, [r7, #11]
      break;
 8011e42:	e055      	b.n	8011ef0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e4a:	691b      	ldr	r3, [r3, #16]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d00b      	beq.n	8011e68 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e56:	691b      	ldr	r3, [r3, #16]
 8011e58:	687a      	ldr	r2, [r7, #4]
 8011e5a:	7c12      	ldrb	r2, [r2, #16]
 8011e5c:	f107 0108 	add.w	r1, r7, #8
 8011e60:	4610      	mov	r0, r2
 8011e62:	4798      	blx	r3
 8011e64:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011e66:	e043      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011e68:	6839      	ldr	r1, [r7, #0]
 8011e6a:	6878      	ldr	r0, [r7, #4]
 8011e6c:	f000 fa5f 	bl	801232e <USBD_CtlError>
        err++;
 8011e70:	7afb      	ldrb	r3, [r7, #11]
 8011e72:	3301      	adds	r3, #1
 8011e74:	72fb      	strb	r3, [r7, #11]
      break;
 8011e76:	e03b      	b.n	8011ef0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e7e:	695b      	ldr	r3, [r3, #20]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d00b      	beq.n	8011e9c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011e8a:	695b      	ldr	r3, [r3, #20]
 8011e8c:	687a      	ldr	r2, [r7, #4]
 8011e8e:	7c12      	ldrb	r2, [r2, #16]
 8011e90:	f107 0108 	add.w	r1, r7, #8
 8011e94:	4610      	mov	r0, r2
 8011e96:	4798      	blx	r3
 8011e98:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011e9a:	e029      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011e9c:	6839      	ldr	r1, [r7, #0]
 8011e9e:	6878      	ldr	r0, [r7, #4]
 8011ea0:	f000 fa45 	bl	801232e <USBD_CtlError>
        err++;
 8011ea4:	7afb      	ldrb	r3, [r7, #11]
 8011ea6:	3301      	adds	r3, #1
 8011ea8:	72fb      	strb	r3, [r7, #11]
      break;
 8011eaa:	e021      	b.n	8011ef0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011eb2:	699b      	ldr	r3, [r3, #24]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d00b      	beq.n	8011ed0 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011ebe:	699b      	ldr	r3, [r3, #24]
 8011ec0:	687a      	ldr	r2, [r7, #4]
 8011ec2:	7c12      	ldrb	r2, [r2, #16]
 8011ec4:	f107 0108 	add.w	r1, r7, #8
 8011ec8:	4610      	mov	r0, r2
 8011eca:	4798      	blx	r3
 8011ecc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011ece:	e00f      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011ed0:	6839      	ldr	r1, [r7, #0]
 8011ed2:	6878      	ldr	r0, [r7, #4]
 8011ed4:	f000 fa2b 	bl	801232e <USBD_CtlError>
        err++;
 8011ed8:	7afb      	ldrb	r3, [r7, #11]
 8011eda:	3301      	adds	r3, #1
 8011edc:	72fb      	strb	r3, [r7, #11]
      break;
 8011ede:	e007      	b.n	8011ef0 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8011ee0:	6839      	ldr	r1, [r7, #0]
 8011ee2:	6878      	ldr	r0, [r7, #4]
 8011ee4:	f000 fa23 	bl	801232e <USBD_CtlError>
      err++;
 8011ee8:	7afb      	ldrb	r3, [r7, #11]
 8011eea:	3301      	adds	r3, #1
 8011eec:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8011eee:	bf00      	nop
    }
    break;
 8011ef0:	e037      	b.n	8011f62 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	7c1b      	ldrb	r3, [r3, #16]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d109      	bne.n	8011f0e <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f02:	f107 0208 	add.w	r2, r7, #8
 8011f06:	4610      	mov	r0, r2
 8011f08:	4798      	blx	r3
 8011f0a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011f0c:	e029      	b.n	8011f62 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8011f0e:	6839      	ldr	r1, [r7, #0]
 8011f10:	6878      	ldr	r0, [r7, #4]
 8011f12:	f000 fa0c 	bl	801232e <USBD_CtlError>
      err++;
 8011f16:	7afb      	ldrb	r3, [r7, #11]
 8011f18:	3301      	adds	r3, #1
 8011f1a:	72fb      	strb	r3, [r7, #11]
    break;
 8011f1c:	e021      	b.n	8011f62 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	7c1b      	ldrb	r3, [r3, #16]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d10d      	bne.n	8011f42 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011f2e:	f107 0208 	add.w	r2, r7, #8
 8011f32:	4610      	mov	r0, r2
 8011f34:	4798      	blx	r3
 8011f36:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	3301      	adds	r3, #1
 8011f3c:	2207      	movs	r2, #7
 8011f3e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011f40:	e00f      	b.n	8011f62 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8011f42:	6839      	ldr	r1, [r7, #0]
 8011f44:	6878      	ldr	r0, [r7, #4]
 8011f46:	f000 f9f2 	bl	801232e <USBD_CtlError>
      err++;
 8011f4a:	7afb      	ldrb	r3, [r7, #11]
 8011f4c:	3301      	adds	r3, #1
 8011f4e:	72fb      	strb	r3, [r7, #11]
    break;
 8011f50:	e007      	b.n	8011f62 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8011f52:	6839      	ldr	r1, [r7, #0]
 8011f54:	6878      	ldr	r0, [r7, #4]
 8011f56:	f000 f9ea 	bl	801232e <USBD_CtlError>
    err++;
 8011f5a:	7afb      	ldrb	r3, [r7, #11]
 8011f5c:	3301      	adds	r3, #1
 8011f5e:	72fb      	strb	r3, [r7, #11]
    break;
 8011f60:	bf00      	nop
  }

  if (err != 0U)
 8011f62:	7afb      	ldrb	r3, [r7, #11]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d11e      	bne.n	8011fa6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	88db      	ldrh	r3, [r3, #6]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d016      	beq.n	8011f9e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8011f70:	893b      	ldrh	r3, [r7, #8]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d00e      	beq.n	8011f94 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8011f76:	683b      	ldr	r3, [r7, #0]
 8011f78:	88da      	ldrh	r2, [r3, #6]
 8011f7a:	893b      	ldrh	r3, [r7, #8]
 8011f7c:	4293      	cmp	r3, r2
 8011f7e:	bf28      	it	cs
 8011f80:	4613      	movcs	r3, r2
 8011f82:	b29b      	uxth	r3, r3
 8011f84:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8011f86:	893b      	ldrh	r3, [r7, #8]
 8011f88:	461a      	mov	r2, r3
 8011f8a:	68f9      	ldr	r1, [r7, #12]
 8011f8c:	6878      	ldr	r0, [r7, #4]
 8011f8e:	f000 fa3f 	bl	8012410 <USBD_CtlSendData>
 8011f92:	e009      	b.n	8011fa8 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8011f94:	6839      	ldr	r1, [r7, #0]
 8011f96:	6878      	ldr	r0, [r7, #4]
 8011f98:	f000 f9c9 	bl	801232e <USBD_CtlError>
 8011f9c:	e004      	b.n	8011fa8 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8011f9e:	6878      	ldr	r0, [r7, #4]
 8011fa0:	f000 fa90 	bl	80124c4 <USBD_CtlSendStatus>
 8011fa4:	e000      	b.n	8011fa8 <USBD_GetDescriptor+0x2cc>
    return;
 8011fa6:	bf00      	nop
    }
  }
}
 8011fa8:	3710      	adds	r7, #16
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}
 8011fae:	bf00      	nop

08011fb0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b084      	sub	sp, #16
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	6078      	str	r0, [r7, #4]
 8011fb8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011fba:	683b      	ldr	r3, [r7, #0]
 8011fbc:	889b      	ldrh	r3, [r3, #4]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d130      	bne.n	8012024 <USBD_SetAddress+0x74>
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	88db      	ldrh	r3, [r3, #6]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d12c      	bne.n	8012024 <USBD_SetAddress+0x74>
 8011fca:	683b      	ldr	r3, [r7, #0]
 8011fcc:	885b      	ldrh	r3, [r3, #2]
 8011fce:	2b7f      	cmp	r3, #127	; 0x7f
 8011fd0:	d828      	bhi.n	8012024 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	885b      	ldrh	r3, [r3, #2]
 8011fd6:	b2db      	uxtb	r3, r3
 8011fd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011fdc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011fe4:	2b03      	cmp	r3, #3
 8011fe6:	d104      	bne.n	8011ff2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8011fe8:	6839      	ldr	r1, [r7, #0]
 8011fea:	6878      	ldr	r0, [r7, #4]
 8011fec:	f000 f99f 	bl	801232e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ff0:	e01d      	b.n	801202e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	7bfa      	ldrb	r2, [r7, #15]
 8011ff6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011ffa:	7bfb      	ldrb	r3, [r7, #15]
 8011ffc:	4619      	mov	r1, r3
 8011ffe:	6878      	ldr	r0, [r7, #4]
 8012000:	f003 fdcc 	bl	8015b9c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012004:	6878      	ldr	r0, [r7, #4]
 8012006:	f000 fa5d 	bl	80124c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801200a:	7bfb      	ldrb	r3, [r7, #15]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d004      	beq.n	801201a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	2202      	movs	r2, #2
 8012014:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012018:	e009      	b.n	801202e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2201      	movs	r2, #1
 801201e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012022:	e004      	b.n	801202e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012024:	6839      	ldr	r1, [r7, #0]
 8012026:	6878      	ldr	r0, [r7, #4]
 8012028:	f000 f981 	bl	801232e <USBD_CtlError>
  }
}
 801202c:	bf00      	nop
 801202e:	bf00      	nop
 8012030:	3710      	adds	r7, #16
 8012032:	46bd      	mov	sp, r7
 8012034:	bd80      	pop	{r7, pc}
	...

08012038 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b084      	sub	sp, #16
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
 8012040:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012042:	2300      	movs	r3, #0
 8012044:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	885b      	ldrh	r3, [r3, #2]
 801204a:	b2da      	uxtb	r2, r3
 801204c:	4b4b      	ldr	r3, [pc, #300]	; (801217c <USBD_SetConfig+0x144>)
 801204e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012050:	4b4a      	ldr	r3, [pc, #296]	; (801217c <USBD_SetConfig+0x144>)
 8012052:	781b      	ldrb	r3, [r3, #0]
 8012054:	2b01      	cmp	r3, #1
 8012056:	d905      	bls.n	8012064 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012058:	6839      	ldr	r1, [r7, #0]
 801205a:	6878      	ldr	r0, [r7, #4]
 801205c:	f000 f967 	bl	801232e <USBD_CtlError>
    return USBD_FAIL;
 8012060:	2303      	movs	r3, #3
 8012062:	e087      	b.n	8012174 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801206a:	2b02      	cmp	r3, #2
 801206c:	d002      	beq.n	8012074 <USBD_SetConfig+0x3c>
 801206e:	2b03      	cmp	r3, #3
 8012070:	d025      	beq.n	80120be <USBD_SetConfig+0x86>
 8012072:	e071      	b.n	8012158 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8012074:	4b41      	ldr	r3, [pc, #260]	; (801217c <USBD_SetConfig+0x144>)
 8012076:	781b      	ldrb	r3, [r3, #0]
 8012078:	2b00      	cmp	r3, #0
 801207a:	d01c      	beq.n	80120b6 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 801207c:	4b3f      	ldr	r3, [pc, #252]	; (801217c <USBD_SetConfig+0x144>)
 801207e:	781b      	ldrb	r3, [r3, #0]
 8012080:	461a      	mov	r2, r3
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8012086:	4b3d      	ldr	r3, [pc, #244]	; (801217c <USBD_SetConfig+0x144>)
 8012088:	781b      	ldrb	r3, [r3, #0]
 801208a:	4619      	mov	r1, r3
 801208c:	6878      	ldr	r0, [r7, #4]
 801208e:	f7ff f999 	bl	80113c4 <USBD_SetClassConfig>
 8012092:	4603      	mov	r3, r0
 8012094:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8012096:	7bfb      	ldrb	r3, [r7, #15]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d004      	beq.n	80120a6 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 801209c:	6839      	ldr	r1, [r7, #0]
 801209e:	6878      	ldr	r0, [r7, #4]
 80120a0:	f000 f945 	bl	801232e <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80120a4:	e065      	b.n	8012172 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80120a6:	6878      	ldr	r0, [r7, #4]
 80120a8:	f000 fa0c 	bl	80124c4 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	2203      	movs	r2, #3
 80120b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80120b4:	e05d      	b.n	8012172 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80120b6:	6878      	ldr	r0, [r7, #4]
 80120b8:	f000 fa04 	bl	80124c4 <USBD_CtlSendStatus>
    break;
 80120bc:	e059      	b.n	8012172 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80120be:	4b2f      	ldr	r3, [pc, #188]	; (801217c <USBD_SetConfig+0x144>)
 80120c0:	781b      	ldrb	r3, [r3, #0]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d112      	bne.n	80120ec <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	2202      	movs	r2, #2
 80120ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80120ce:	4b2b      	ldr	r3, [pc, #172]	; (801217c <USBD_SetConfig+0x144>)
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	461a      	mov	r2, r3
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80120d8:	4b28      	ldr	r3, [pc, #160]	; (801217c <USBD_SetConfig+0x144>)
 80120da:	781b      	ldrb	r3, [r3, #0]
 80120dc:	4619      	mov	r1, r3
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f7ff f98c 	bl	80113fc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80120e4:	6878      	ldr	r0, [r7, #4]
 80120e6:	f000 f9ed 	bl	80124c4 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80120ea:	e042      	b.n	8012172 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80120ec:	4b23      	ldr	r3, [pc, #140]	; (801217c <USBD_SetConfig+0x144>)
 80120ee:	781b      	ldrb	r3, [r3, #0]
 80120f0:	461a      	mov	r2, r3
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	685b      	ldr	r3, [r3, #4]
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d02a      	beq.n	8012150 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	685b      	ldr	r3, [r3, #4]
 80120fe:	b2db      	uxtb	r3, r3
 8012100:	4619      	mov	r1, r3
 8012102:	6878      	ldr	r0, [r7, #4]
 8012104:	f7ff f97a 	bl	80113fc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8012108:	4b1c      	ldr	r3, [pc, #112]	; (801217c <USBD_SetConfig+0x144>)
 801210a:	781b      	ldrb	r3, [r3, #0]
 801210c:	461a      	mov	r2, r3
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8012112:	4b1a      	ldr	r3, [pc, #104]	; (801217c <USBD_SetConfig+0x144>)
 8012114:	781b      	ldrb	r3, [r3, #0]
 8012116:	4619      	mov	r1, r3
 8012118:	6878      	ldr	r0, [r7, #4]
 801211a:	f7ff f953 	bl	80113c4 <USBD_SetClassConfig>
 801211e:	4603      	mov	r3, r0
 8012120:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8012122:	7bfb      	ldrb	r3, [r7, #15]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d00f      	beq.n	8012148 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8012128:	6839      	ldr	r1, [r7, #0]
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f000 f8ff 	bl	801232e <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	685b      	ldr	r3, [r3, #4]
 8012134:	b2db      	uxtb	r3, r3
 8012136:	4619      	mov	r1, r3
 8012138:	6878      	ldr	r0, [r7, #4]
 801213a:	f7ff f95f 	bl	80113fc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	2202      	movs	r2, #2
 8012142:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8012146:	e014      	b.n	8012172 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8012148:	6878      	ldr	r0, [r7, #4]
 801214a:	f000 f9bb 	bl	80124c4 <USBD_CtlSendStatus>
    break;
 801214e:	e010      	b.n	8012172 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f000 f9b7 	bl	80124c4 <USBD_CtlSendStatus>
    break;
 8012156:	e00c      	b.n	8012172 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8012158:	6839      	ldr	r1, [r7, #0]
 801215a:	6878      	ldr	r0, [r7, #4]
 801215c:	f000 f8e7 	bl	801232e <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012160:	4b06      	ldr	r3, [pc, #24]	; (801217c <USBD_SetConfig+0x144>)
 8012162:	781b      	ldrb	r3, [r3, #0]
 8012164:	4619      	mov	r1, r3
 8012166:	6878      	ldr	r0, [r7, #4]
 8012168:	f7ff f948 	bl	80113fc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 801216c:	2303      	movs	r3, #3
 801216e:	73fb      	strb	r3, [r7, #15]
    break;
 8012170:	bf00      	nop
  }

  return ret;
 8012172:	7bfb      	ldrb	r3, [r7, #15]
}
 8012174:	4618      	mov	r0, r3
 8012176:	3710      	adds	r7, #16
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	20002868 	.word	0x20002868

08012180 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b082      	sub	sp, #8
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
 8012188:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801218a:	683b      	ldr	r3, [r7, #0]
 801218c:	88db      	ldrh	r3, [r3, #6]
 801218e:	2b01      	cmp	r3, #1
 8012190:	d004      	beq.n	801219c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012192:	6839      	ldr	r1, [r7, #0]
 8012194:	6878      	ldr	r0, [r7, #4]
 8012196:	f000 f8ca 	bl	801232e <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 801219a:	e022      	b.n	80121e2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121a2:	2b02      	cmp	r3, #2
 80121a4:	dc02      	bgt.n	80121ac <USBD_GetConfig+0x2c>
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	dc03      	bgt.n	80121b2 <USBD_GetConfig+0x32>
 80121aa:	e015      	b.n	80121d8 <USBD_GetConfig+0x58>
 80121ac:	2b03      	cmp	r3, #3
 80121ae:	d00b      	beq.n	80121c8 <USBD_GetConfig+0x48>
 80121b0:	e012      	b.n	80121d8 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2200      	movs	r2, #0
 80121b6:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	3308      	adds	r3, #8
 80121bc:	2201      	movs	r2, #1
 80121be:	4619      	mov	r1, r3
 80121c0:	6878      	ldr	r0, [r7, #4]
 80121c2:	f000 f925 	bl	8012410 <USBD_CtlSendData>
      break;
 80121c6:	e00c      	b.n	80121e2 <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	3304      	adds	r3, #4
 80121cc:	2201      	movs	r2, #1
 80121ce:	4619      	mov	r1, r3
 80121d0:	6878      	ldr	r0, [r7, #4]
 80121d2:	f000 f91d 	bl	8012410 <USBD_CtlSendData>
      break;
 80121d6:	e004      	b.n	80121e2 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 80121d8:	6839      	ldr	r1, [r7, #0]
 80121da:	6878      	ldr	r0, [r7, #4]
 80121dc:	f000 f8a7 	bl	801232e <USBD_CtlError>
      break;
 80121e0:	bf00      	nop
}
 80121e2:	bf00      	nop
 80121e4:	3708      	adds	r7, #8
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}

080121ea <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121ea:	b580      	push	{r7, lr}
 80121ec:	b082      	sub	sp, #8
 80121ee:	af00      	add	r7, sp, #0
 80121f0:	6078      	str	r0, [r7, #4]
 80121f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121fa:	3b01      	subs	r3, #1
 80121fc:	2b02      	cmp	r3, #2
 80121fe:	d81e      	bhi.n	801223e <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	88db      	ldrh	r3, [r3, #6]
 8012204:	2b02      	cmp	r3, #2
 8012206:	d004      	beq.n	8012212 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8012208:	6839      	ldr	r1, [r7, #0]
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f000 f88f 	bl	801232e <USBD_CtlError>
      break;
 8012210:	e01a      	b.n	8012248 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	2201      	movs	r2, #1
 8012216:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801221e:	2b00      	cmp	r3, #0
 8012220:	d005      	beq.n	801222e <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	68db      	ldr	r3, [r3, #12]
 8012226:	f043 0202 	orr.w	r2, r3, #2
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	330c      	adds	r3, #12
 8012232:	2202      	movs	r2, #2
 8012234:	4619      	mov	r1, r3
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f000 f8ea 	bl	8012410 <USBD_CtlSendData>
    break;
 801223c:	e004      	b.n	8012248 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 801223e:	6839      	ldr	r1, [r7, #0]
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f000 f874 	bl	801232e <USBD_CtlError>
    break;
 8012246:	bf00      	nop
  }
}
 8012248:	bf00      	nop
 801224a:	3708      	adds	r7, #8
 801224c:	46bd      	mov	sp, r7
 801224e:	bd80      	pop	{r7, pc}

08012250 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012250:	b580      	push	{r7, lr}
 8012252:	b082      	sub	sp, #8
 8012254:	af00      	add	r7, sp, #0
 8012256:	6078      	str	r0, [r7, #4]
 8012258:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	885b      	ldrh	r3, [r3, #2]
 801225e:	2b01      	cmp	r3, #1
 8012260:	d106      	bne.n	8012270 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2201      	movs	r2, #1
 8012266:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801226a:	6878      	ldr	r0, [r7, #4]
 801226c:	f000 f92a 	bl	80124c4 <USBD_CtlSendStatus>
  }
}
 8012270:	bf00      	nop
 8012272:	3708      	adds	r7, #8
 8012274:	46bd      	mov	sp, r7
 8012276:	bd80      	pop	{r7, pc}

08012278 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b082      	sub	sp, #8
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
 8012280:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012288:	3b01      	subs	r3, #1
 801228a:	2b02      	cmp	r3, #2
 801228c:	d80b      	bhi.n	80122a6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801228e:	683b      	ldr	r3, [r7, #0]
 8012290:	885b      	ldrh	r3, [r3, #2]
 8012292:	2b01      	cmp	r3, #1
 8012294:	d10c      	bne.n	80122b0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2200      	movs	r2, #0
 801229a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801229e:	6878      	ldr	r0, [r7, #4]
 80122a0:	f000 f910 	bl	80124c4 <USBD_CtlSendStatus>
      }
      break;
 80122a4:	e004      	b.n	80122b0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80122a6:	6839      	ldr	r1, [r7, #0]
 80122a8:	6878      	ldr	r0, [r7, #4]
 80122aa:	f000 f840 	bl	801232e <USBD_CtlError>
      break;
 80122ae:	e000      	b.n	80122b2 <USBD_ClrFeature+0x3a>
      break;
 80122b0:	bf00      	nop
  }
}
 80122b2:	bf00      	nop
 80122b4:	3708      	adds	r7, #8
 80122b6:	46bd      	mov	sp, r7
 80122b8:	bd80      	pop	{r7, pc}

080122ba <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80122ba:	b580      	push	{r7, lr}
 80122bc:	b084      	sub	sp, #16
 80122be:	af00      	add	r7, sp, #0
 80122c0:	6078      	str	r0, [r7, #4]
 80122c2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80122c4:	683b      	ldr	r3, [r7, #0]
 80122c6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	781a      	ldrb	r2, [r3, #0]
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	3301      	adds	r3, #1
 80122d4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	781a      	ldrb	r2, [r3, #0]
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	3301      	adds	r3, #1
 80122e2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80122e4:	68f8      	ldr	r0, [r7, #12]
 80122e6:	f7ff fac6 	bl	8011876 <SWAPBYTE>
 80122ea:	4603      	mov	r3, r0
 80122ec:	461a      	mov	r2, r3
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	3301      	adds	r3, #1
 80122f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	3301      	adds	r3, #1
 80122fc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80122fe:	68f8      	ldr	r0, [r7, #12]
 8012300:	f7ff fab9 	bl	8011876 <SWAPBYTE>
 8012304:	4603      	mov	r3, r0
 8012306:	461a      	mov	r2, r3
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	3301      	adds	r3, #1
 8012310:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	3301      	adds	r3, #1
 8012316:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012318:	68f8      	ldr	r0, [r7, #12]
 801231a:	f7ff faac 	bl	8011876 <SWAPBYTE>
 801231e:	4603      	mov	r3, r0
 8012320:	461a      	mov	r2, r3
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	80da      	strh	r2, [r3, #6]
}
 8012326:	bf00      	nop
 8012328:	3710      	adds	r7, #16
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}

0801232e <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801232e:	b580      	push	{r7, lr}
 8012330:	b082      	sub	sp, #8
 8012332:	af00      	add	r7, sp, #0
 8012334:	6078      	str	r0, [r7, #4]
 8012336:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012338:	2180      	movs	r1, #128	; 0x80
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f003 fbc4 	bl	8015ac8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012340:	2100      	movs	r1, #0
 8012342:	6878      	ldr	r0, [r7, #4]
 8012344:	f003 fbc0 	bl	8015ac8 <USBD_LL_StallEP>
}
 8012348:	bf00      	nop
 801234a:	3708      	adds	r7, #8
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}

08012350 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b086      	sub	sp, #24
 8012354:	af00      	add	r7, sp, #0
 8012356:	60f8      	str	r0, [r7, #12]
 8012358:	60b9      	str	r1, [r7, #8]
 801235a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801235c:	2300      	movs	r3, #0
 801235e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d036      	beq.n	80123d4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801236a:	6938      	ldr	r0, [r7, #16]
 801236c:	f000 f836 	bl	80123dc <USBD_GetLen>
 8012370:	4603      	mov	r3, r0
 8012372:	3301      	adds	r3, #1
 8012374:	b29b      	uxth	r3, r3
 8012376:	005b      	lsls	r3, r3, #1
 8012378:	b29a      	uxth	r2, r3
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801237e:	7dfb      	ldrb	r3, [r7, #23]
 8012380:	68ba      	ldr	r2, [r7, #8]
 8012382:	4413      	add	r3, r2
 8012384:	687a      	ldr	r2, [r7, #4]
 8012386:	7812      	ldrb	r2, [r2, #0]
 8012388:	701a      	strb	r2, [r3, #0]
  idx++;
 801238a:	7dfb      	ldrb	r3, [r7, #23]
 801238c:	3301      	adds	r3, #1
 801238e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012390:	7dfb      	ldrb	r3, [r7, #23]
 8012392:	68ba      	ldr	r2, [r7, #8]
 8012394:	4413      	add	r3, r2
 8012396:	2203      	movs	r2, #3
 8012398:	701a      	strb	r2, [r3, #0]
  idx++;
 801239a:	7dfb      	ldrb	r3, [r7, #23]
 801239c:	3301      	adds	r3, #1
 801239e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80123a0:	e013      	b.n	80123ca <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80123a2:	7dfb      	ldrb	r3, [r7, #23]
 80123a4:	68ba      	ldr	r2, [r7, #8]
 80123a6:	4413      	add	r3, r2
 80123a8:	693a      	ldr	r2, [r7, #16]
 80123aa:	7812      	ldrb	r2, [r2, #0]
 80123ac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80123ae:	693b      	ldr	r3, [r7, #16]
 80123b0:	3301      	adds	r3, #1
 80123b2:	613b      	str	r3, [r7, #16]
    idx++;
 80123b4:	7dfb      	ldrb	r3, [r7, #23]
 80123b6:	3301      	adds	r3, #1
 80123b8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80123ba:	7dfb      	ldrb	r3, [r7, #23]
 80123bc:	68ba      	ldr	r2, [r7, #8]
 80123be:	4413      	add	r3, r2
 80123c0:	2200      	movs	r2, #0
 80123c2:	701a      	strb	r2, [r3, #0]
    idx++;
 80123c4:	7dfb      	ldrb	r3, [r7, #23]
 80123c6:	3301      	adds	r3, #1
 80123c8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	781b      	ldrb	r3, [r3, #0]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d1e7      	bne.n	80123a2 <USBD_GetString+0x52>
 80123d2:	e000      	b.n	80123d6 <USBD_GetString+0x86>
    return;
 80123d4:	bf00      	nop
  }
}
 80123d6:	3718      	adds	r7, #24
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}

080123dc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80123dc:	b480      	push	{r7}
 80123de:	b085      	sub	sp, #20
 80123e0:	af00      	add	r7, sp, #0
 80123e2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80123e4:	2300      	movs	r3, #0
 80123e6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80123ec:	e005      	b.n	80123fa <USBD_GetLen+0x1e>
  {
    len++;
 80123ee:	7bfb      	ldrb	r3, [r7, #15]
 80123f0:	3301      	adds	r3, #1
 80123f2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80123f4:	68bb      	ldr	r3, [r7, #8]
 80123f6:	3301      	adds	r3, #1
 80123f8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80123fa:	68bb      	ldr	r3, [r7, #8]
 80123fc:	781b      	ldrb	r3, [r3, #0]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d1f5      	bne.n	80123ee <USBD_GetLen+0x12>
  }

  return len;
 8012402:	7bfb      	ldrb	r3, [r7, #15]
}
 8012404:	4618      	mov	r0, r3
 8012406:	3714      	adds	r7, #20
 8012408:	46bd      	mov	sp, r7
 801240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240e:	4770      	bx	lr

08012410 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b084      	sub	sp, #16
 8012414:	af00      	add	r7, sp, #0
 8012416:	60f8      	str	r0, [r7, #12]
 8012418:	60b9      	str	r1, [r7, #8]
 801241a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	2202      	movs	r2, #2
 8012420:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	687a      	ldr	r2, [r7, #4]
 8012428:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	687a      	ldr	r2, [r7, #4]
 801242e:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	68ba      	ldr	r2, [r7, #8]
 8012434:	2100      	movs	r1, #0
 8012436:	68f8      	ldr	r0, [r7, #12]
 8012438:	f003 fbcf 	bl	8015bda <USBD_LL_Transmit>

  return USBD_OK;
 801243c:	2300      	movs	r3, #0
}
 801243e:	4618      	mov	r0, r3
 8012440:	3710      	adds	r7, #16
 8012442:	46bd      	mov	sp, r7
 8012444:	bd80      	pop	{r7, pc}

08012446 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012446:	b580      	push	{r7, lr}
 8012448:	b084      	sub	sp, #16
 801244a:	af00      	add	r7, sp, #0
 801244c:	60f8      	str	r0, [r7, #12]
 801244e:	60b9      	str	r1, [r7, #8]
 8012450:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	68ba      	ldr	r2, [r7, #8]
 8012456:	2100      	movs	r1, #0
 8012458:	68f8      	ldr	r0, [r7, #12]
 801245a:	f003 fbbe 	bl	8015bda <USBD_LL_Transmit>

  return USBD_OK;
 801245e:	2300      	movs	r3, #0
}
 8012460:	4618      	mov	r0, r3
 8012462:	3710      	adds	r7, #16
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}

08012468 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b084      	sub	sp, #16
 801246c:	af00      	add	r7, sp, #0
 801246e:	60f8      	str	r0, [r7, #12]
 8012470:	60b9      	str	r1, [r7, #8]
 8012472:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	2203      	movs	r2, #3
 8012478:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	687a      	ldr	r2, [r7, #4]
 8012480:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	687a      	ldr	r2, [r7, #4]
 8012488:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	68ba      	ldr	r2, [r7, #8]
 8012490:	2100      	movs	r1, #0
 8012492:	68f8      	ldr	r0, [r7, #12]
 8012494:	f003 fbc2 	bl	8015c1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012498:	2300      	movs	r3, #0
}
 801249a:	4618      	mov	r0, r3
 801249c:	3710      	adds	r7, #16
 801249e:	46bd      	mov	sp, r7
 80124a0:	bd80      	pop	{r7, pc}

080124a2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80124a2:	b580      	push	{r7, lr}
 80124a4:	b084      	sub	sp, #16
 80124a6:	af00      	add	r7, sp, #0
 80124a8:	60f8      	str	r0, [r7, #12]
 80124aa:	60b9      	str	r1, [r7, #8]
 80124ac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	68ba      	ldr	r2, [r7, #8]
 80124b2:	2100      	movs	r1, #0
 80124b4:	68f8      	ldr	r0, [r7, #12]
 80124b6:	f003 fbb1 	bl	8015c1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80124ba:	2300      	movs	r3, #0
}
 80124bc:	4618      	mov	r0, r3
 80124be:	3710      	adds	r7, #16
 80124c0:	46bd      	mov	sp, r7
 80124c2:	bd80      	pop	{r7, pc}

080124c4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2204      	movs	r2, #4
 80124d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80124d4:	2300      	movs	r3, #0
 80124d6:	2200      	movs	r2, #0
 80124d8:	2100      	movs	r1, #0
 80124da:	6878      	ldr	r0, [r7, #4]
 80124dc:	f003 fb7d 	bl	8015bda <USBD_LL_Transmit>

  return USBD_OK;
 80124e0:	2300      	movs	r3, #0
}
 80124e2:	4618      	mov	r0, r3
 80124e4:	3708      	adds	r7, #8
 80124e6:	46bd      	mov	sp, r7
 80124e8:	bd80      	pop	{r7, pc}

080124ea <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80124ea:	b580      	push	{r7, lr}
 80124ec:	b082      	sub	sp, #8
 80124ee:	af00      	add	r7, sp, #0
 80124f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	2205      	movs	r2, #5
 80124f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80124fa:	2300      	movs	r3, #0
 80124fc:	2200      	movs	r2, #0
 80124fe:	2100      	movs	r1, #0
 8012500:	6878      	ldr	r0, [r7, #4]
 8012502:	f003 fb8b 	bl	8015c1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012506:	2300      	movs	r3, #0
}
 8012508:	4618      	mov	r0, r3
 801250a:	3708      	adds	r7, #8
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}

08012510 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012510:	b480      	push	{r7}
 8012512:	b085      	sub	sp, #20
 8012514:	af00      	add	r7, sp, #0
 8012516:	4603      	mov	r3, r0
 8012518:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801251a:	2300      	movs	r3, #0
 801251c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801251e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012522:	2b84      	cmp	r3, #132	; 0x84
 8012524:	d005      	beq.n	8012532 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	4413      	add	r3, r2
 801252e:	3303      	adds	r3, #3
 8012530:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012532:	68fb      	ldr	r3, [r7, #12]
}
 8012534:	4618      	mov	r0, r3
 8012536:	3714      	adds	r7, #20
 8012538:	46bd      	mov	sp, r7
 801253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801253e:	4770      	bx	lr

08012540 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8012540:	b480      	push	{r7}
 8012542:	b083      	sub	sp, #12
 8012544:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012546:	f3ef 8305 	mrs	r3, IPSR
 801254a:	607b      	str	r3, [r7, #4]
  return(result);
 801254c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801254e:	2b00      	cmp	r3, #0
 8012550:	bf14      	ite	ne
 8012552:	2301      	movne	r3, #1
 8012554:	2300      	moveq	r3, #0
 8012556:	b2db      	uxtb	r3, r3
}
 8012558:	4618      	mov	r0, r3
 801255a:	370c      	adds	r7, #12
 801255c:	46bd      	mov	sp, r7
 801255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012562:	4770      	bx	lr

08012564 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012568:	f001 fb4c 	bl	8013c04 <vTaskStartScheduler>
  
  return osOK;
 801256c:	2300      	movs	r3, #0
}
 801256e:	4618      	mov	r0, r3
 8012570:	bd80      	pop	{r7, pc}

08012572 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012572:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012574:	b089      	sub	sp, #36	; 0x24
 8012576:	af04      	add	r7, sp, #16
 8012578:	6078      	str	r0, [r7, #4]
 801257a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	695b      	ldr	r3, [r3, #20]
 8012580:	2b00      	cmp	r3, #0
 8012582:	d020      	beq.n	80125c6 <osThreadCreate+0x54>
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	699b      	ldr	r3, [r3, #24]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d01c      	beq.n	80125c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	685c      	ldr	r4, [r3, #4]
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	681d      	ldr	r5, [r3, #0]
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	691e      	ldr	r6, [r3, #16]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801259e:	4618      	mov	r0, r3
 80125a0:	f7ff ffb6 	bl	8012510 <makeFreeRtosPriority>
 80125a4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	695b      	ldr	r3, [r3, #20]
 80125aa:	687a      	ldr	r2, [r7, #4]
 80125ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80125ae:	9202      	str	r2, [sp, #8]
 80125b0:	9301      	str	r3, [sp, #4]
 80125b2:	9100      	str	r1, [sp, #0]
 80125b4:	683b      	ldr	r3, [r7, #0]
 80125b6:	4632      	mov	r2, r6
 80125b8:	4629      	mov	r1, r5
 80125ba:	4620      	mov	r0, r4
 80125bc:	f001 f95a 	bl	8013874 <xTaskCreateStatic>
 80125c0:	4603      	mov	r3, r0
 80125c2:	60fb      	str	r3, [r7, #12]
 80125c4:	e01c      	b.n	8012600 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	685c      	ldr	r4, [r3, #4]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80125d2:	b29e      	uxth	r6, r3
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80125da:	4618      	mov	r0, r3
 80125dc:	f7ff ff98 	bl	8012510 <makeFreeRtosPriority>
 80125e0:	4602      	mov	r2, r0
 80125e2:	f107 030c 	add.w	r3, r7, #12
 80125e6:	9301      	str	r3, [sp, #4]
 80125e8:	9200      	str	r2, [sp, #0]
 80125ea:	683b      	ldr	r3, [r7, #0]
 80125ec:	4632      	mov	r2, r6
 80125ee:	4629      	mov	r1, r5
 80125f0:	4620      	mov	r0, r4
 80125f2:	f001 f99c 	bl	801392e <xTaskCreate>
 80125f6:	4603      	mov	r3, r0
 80125f8:	2b01      	cmp	r3, #1
 80125fa:	d001      	beq.n	8012600 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80125fc:	2300      	movs	r3, #0
 80125fe:	e000      	b.n	8012602 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012600:	68fb      	ldr	r3, [r7, #12]
}
 8012602:	4618      	mov	r0, r3
 8012604:	3714      	adds	r7, #20
 8012606:	46bd      	mov	sp, r7
 8012608:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801260a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801260a:	b580      	push	{r7, lr}
 801260c:	b084      	sub	sp, #16
 801260e:	af00      	add	r7, sp, #0
 8012610:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d001      	beq.n	8012620 <osDelay+0x16>
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	e000      	b.n	8012622 <osDelay+0x18>
 8012620:	2301      	movs	r3, #1
 8012622:	4618      	mov	r0, r3
 8012624:	f001 faba 	bl	8013b9c <vTaskDelay>
  
  return osOK;
 8012628:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801262a:	4618      	mov	r0, r3
 801262c:	3710      	adds	r7, #16
 801262e:	46bd      	mov	sp, r7
 8012630:	bd80      	pop	{r7, pc}
	...

08012634 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b086      	sub	sp, #24
 8012638:	af02      	add	r7, sp, #8
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801263e:	2300      	movs	r3, #0
 8012640:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8012642:	2300      	movs	r3, #0
 8012644:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8012646:	f7ff ff7b 	bl	8012540 <inHandlerMode>
 801264a:	4603      	mov	r3, r0
 801264c:	2b00      	cmp	r3, #0
 801264e:	d01c      	beq.n	801268a <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8012650:	6839      	ldr	r1, [r7, #0]
 8012652:	f107 0208 	add.w	r2, r7, #8
 8012656:	f107 030c 	add.w	r3, r7, #12
 801265a:	9300      	str	r3, [sp, #0]
 801265c:	4613      	mov	r3, r2
 801265e:	2201      	movs	r2, #1
 8012660:	6878      	ldr	r0, [r7, #4]
 8012662:	f002 f881 	bl	8014768 <xTaskGenericNotifyFromISR>
 8012666:	4603      	mov	r3, r0
 8012668:	2b01      	cmp	r3, #1
 801266a:	d002      	beq.n	8012672 <osSignalSet+0x3e>
      return 0x80000000;
 801266c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012670:	e019      	b.n	80126a6 <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d015      	beq.n	80126a4 <osSignalSet+0x70>
 8012678:	4b0d      	ldr	r3, [pc, #52]	; (80126b0 <osSignalSet+0x7c>)
 801267a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801267e:	601a      	str	r2, [r3, #0]
 8012680:	f3bf 8f4f 	dsb	sy
 8012684:	f3bf 8f6f 	isb	sy
 8012688:	e00c      	b.n	80126a4 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 801268a:	6839      	ldr	r1, [r7, #0]
 801268c:	f107 0308 	add.w	r3, r7, #8
 8012690:	2201      	movs	r2, #1
 8012692:	6878      	ldr	r0, [r7, #4]
 8012694:	f001 ffb2 	bl	80145fc <xTaskGenericNotify>
 8012698:	4603      	mov	r3, r0
 801269a:	2b01      	cmp	r3, #1
 801269c:	d002      	beq.n	80126a4 <osSignalSet+0x70>
    return 0x80000000;
 801269e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80126a2:	e000      	b.n	80126a6 <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 80126a4:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3710      	adds	r7, #16
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	e000ed04 	.word	0xe000ed04

080126b4 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 80126b4:	b590      	push	{r4, r7, lr}
 80126b6:	b089      	sub	sp, #36	; 0x24
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	60f8      	str	r0, [r7, #12]
 80126bc:	60b9      	str	r1, [r7, #8]
 80126be:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 80126c0:	2300      	movs	r3, #0
 80126c2:	617b      	str	r3, [r7, #20]
  ticks = 0;
 80126c4:	2300      	movs	r3, #0
 80126c6:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126ce:	d103      	bne.n	80126d8 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80126d0:	f04f 33ff 	mov.w	r3, #4294967295
 80126d4:	61fb      	str	r3, [r7, #28]
 80126d6:	e009      	b.n	80126ec <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d006      	beq.n	80126ec <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 80126e2:	69fb      	ldr	r3, [r7, #28]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d101      	bne.n	80126ec <osSignalWait+0x38>
      ticks = 1;
 80126e8:	2301      	movs	r3, #1
 80126ea:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 80126ec:	f7ff ff28 	bl	8012540 <inHandlerMode>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d002      	beq.n	80126fc <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 80126f6:	2382      	movs	r3, #130	; 0x82
 80126f8:	613b      	str	r3, [r7, #16]
 80126fa:	e01b      	b.n	8012734 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 80126fc:	68b9      	ldr	r1, [r7, #8]
 80126fe:	f107 0310 	add.w	r3, r7, #16
 8012702:	1d1a      	adds	r2, r3, #4
 8012704:	69fb      	ldr	r3, [r7, #28]
 8012706:	2000      	movs	r0, #0
 8012708:	f001 ff1e 	bl	8014548 <xTaskNotifyWait>
 801270c:	4603      	mov	r3, r0
 801270e:	2b01      	cmp	r3, #1
 8012710:	d008      	beq.n	8012724 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8012712:	69fb      	ldr	r3, [r7, #28]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d102      	bne.n	801271e <osSignalWait+0x6a>
 8012718:	2300      	movs	r3, #0
 801271a:	613b      	str	r3, [r7, #16]
 801271c:	e00a      	b.n	8012734 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 801271e:	2340      	movs	r3, #64	; 0x40
 8012720:	613b      	str	r3, [r7, #16]
 8012722:	e007      	b.n	8012734 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8012724:	697b      	ldr	r3, [r7, #20]
 8012726:	2b00      	cmp	r3, #0
 8012728:	da02      	bge.n	8012730 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 801272a:	2386      	movs	r3, #134	; 0x86
 801272c:	613b      	str	r3, [r7, #16]
 801272e:	e001      	b.n	8012734 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8012730:	2308      	movs	r3, #8
 8012732:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	461c      	mov	r4, r3
 8012738:	f107 0310 	add.w	r3, r7, #16
 801273c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012740:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012744:	68f8      	ldr	r0, [r7, #12]
 8012746:	3724      	adds	r7, #36	; 0x24
 8012748:	46bd      	mov	sp, r7
 801274a:	bd90      	pop	{r4, r7, pc}

0801274c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b082      	sub	sp, #8
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	685b      	ldr	r3, [r3, #4]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d007      	beq.n	801276c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	685b      	ldr	r3, [r3, #4]
 8012760:	4619      	mov	r1, r3
 8012762:	2001      	movs	r0, #1
 8012764:	f000 fc65 	bl	8013032 <xQueueCreateMutexStatic>
 8012768:	4603      	mov	r3, r0
 801276a:	e003      	b.n	8012774 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 801276c:	2001      	movs	r0, #1
 801276e:	f000 fc48 	bl	8013002 <xQueueCreateMutex>
 8012772:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8012774:	4618      	mov	r0, r3
 8012776:	3708      	adds	r7, #8
 8012778:	46bd      	mov	sp, r7
 801277a:	bd80      	pop	{r7, pc}

0801277c <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 801277c:	b580      	push	{r7, lr}
 801277e:	b086      	sub	sp, #24
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	685b      	ldr	r3, [r3, #4]
 8012788:	3303      	adds	r3, #3
 801278a:	f023 0303 	bic.w	r3, r3, #3
 801278e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8012790:	2014      	movs	r0, #20
 8012792:	f002 fb79 	bl	8014e88 <pvPortMalloc>
 8012796:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8012798:	697b      	ldr	r3, [r7, #20]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d046      	beq.n	801282c <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	681a      	ldr	r2, [r3, #0]
 80127a2:	697b      	ldr	r3, [r7, #20]
 80127a4:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 80127a6:	68fa      	ldr	r2, [r7, #12]
 80127a8:	697b      	ldr	r3, [r7, #20]
 80127aa:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 80127ac:	697b      	ldr	r3, [r7, #20]
 80127ae:	2200      	movs	r2, #0
 80127b0:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	4618      	mov	r0, r3
 80127b8:	f002 fb66 	bl	8014e88 <pvPortMalloc>
 80127bc:	4602      	mov	r2, r0
 80127be:	697b      	ldr	r3, [r7, #20]
 80127c0:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 80127c2:	697b      	ldr	r3, [r7, #20]
 80127c4:	685b      	ldr	r3, [r3, #4]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d02b      	beq.n	8012822 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	68fa      	ldr	r2, [r7, #12]
 80127d0:	fb02 f303 	mul.w	r3, r2, r3
 80127d4:	4618      	mov	r0, r3
 80127d6:	f002 fb57 	bl	8014e88 <pvPortMalloc>
 80127da:	4602      	mov	r2, r0
 80127dc:	697b      	ldr	r3, [r7, #20]
 80127de:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d011      	beq.n	801280c <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80127e8:	2300      	movs	r3, #0
 80127ea:	613b      	str	r3, [r7, #16]
 80127ec:	e008      	b.n	8012800 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80127ee:	697b      	ldr	r3, [r7, #20]
 80127f0:	685a      	ldr	r2, [r3, #4]
 80127f2:	693b      	ldr	r3, [r7, #16]
 80127f4:	4413      	add	r3, r2
 80127f6:	2200      	movs	r2, #0
 80127f8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80127fa:	693b      	ldr	r3, [r7, #16]
 80127fc:	3301      	adds	r3, #1
 80127fe:	613b      	str	r3, [r7, #16]
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	693a      	ldr	r2, [r7, #16]
 8012806:	429a      	cmp	r2, r3
 8012808:	d3f1      	bcc.n	80127ee <osPoolCreate+0x72>
 801280a:	e00f      	b.n	801282c <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 801280c:	697b      	ldr	r3, [r7, #20]
 801280e:	685b      	ldr	r3, [r3, #4]
 8012810:	4618      	mov	r0, r3
 8012812:	f002 fbfd 	bl	8015010 <vPortFree>
        vPortFree(thePool);
 8012816:	6978      	ldr	r0, [r7, #20]
 8012818:	f002 fbfa 	bl	8015010 <vPortFree>
        thePool = NULL;
 801281c:	2300      	movs	r3, #0
 801281e:	617b      	str	r3, [r7, #20]
 8012820:	e004      	b.n	801282c <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8012822:	6978      	ldr	r0, [r7, #20]
 8012824:	f002 fbf4 	bl	8015010 <vPortFree>
      thePool = NULL;
 8012828:	2300      	movs	r3, #0
 801282a:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 801282c:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 801282e:	4618      	mov	r0, r3
 8012830:	3718      	adds	r7, #24
 8012832:	46bd      	mov	sp, r7
 8012834:	bd80      	pop	{r7, pc}

08012836 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8012836:	b580      	push	{r7, lr}
 8012838:	b08a      	sub	sp, #40	; 0x28
 801283a:	af00      	add	r7, sp, #0
 801283c:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 801283e:	2300      	movs	r3, #0
 8012840:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 8012842:	2300      	movs	r3, #0
 8012844:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8012846:	f7ff fe7b 	bl	8012540 <inHandlerMode>
 801284a:	4603      	mov	r3, r0
 801284c:	2b00      	cmp	r3, #0
 801284e:	d00e      	beq.n	801286e <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012850:	f3ef 8211 	mrs	r2, BASEPRI
 8012854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012858:	f383 8811 	msr	BASEPRI, r3
 801285c:	f3bf 8f6f 	isb	sy
 8012860:	f3bf 8f4f 	dsb	sy
 8012864:	617a      	str	r2, [r7, #20]
 8012866:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012868:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 801286a:	627b      	str	r3, [r7, #36]	; 0x24
 801286c:	e001      	b.n	8012872 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 801286e:	f002 f9e9 	bl	8014c44 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8012872:	2300      	movs	r3, #0
 8012874:	61fb      	str	r3, [r7, #28]
 8012876:	e029      	b.n	80128cc <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	691a      	ldr	r2, [r3, #16]
 801287c:	69fb      	ldr	r3, [r7, #28]
 801287e:	4413      	add	r3, r2
 8012880:	687a      	ldr	r2, [r7, #4]
 8012882:	6892      	ldr	r2, [r2, #8]
 8012884:	fbb3 f1f2 	udiv	r1, r3, r2
 8012888:	fb02 f201 	mul.w	r2, r2, r1
 801288c:	1a9b      	subs	r3, r3, r2
 801288e:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	685a      	ldr	r2, [r3, #4]
 8012894:	69bb      	ldr	r3, [r7, #24]
 8012896:	4413      	add	r3, r2
 8012898:	781b      	ldrb	r3, [r3, #0]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d113      	bne.n	80128c6 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	685a      	ldr	r2, [r3, #4]
 80128a2:	69bb      	ldr	r3, [r7, #24]
 80128a4:	4413      	add	r3, r2
 80128a6:	2201      	movs	r2, #1
 80128a8:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	4619      	mov	r1, r3
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	68db      	ldr	r3, [r3, #12]
 80128b4:	69ba      	ldr	r2, [r7, #24]
 80128b6:	fb02 f303 	mul.w	r3, r2, r3
 80128ba:	440b      	add	r3, r1
 80128bc:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	69ba      	ldr	r2, [r7, #24]
 80128c2:	611a      	str	r2, [r3, #16]
      break;
 80128c4:	e007      	b.n	80128d6 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 80128c6:	69fb      	ldr	r3, [r7, #28]
 80128c8:	3301      	adds	r3, #1
 80128ca:	61fb      	str	r3, [r7, #28]
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	689b      	ldr	r3, [r3, #8]
 80128d0:	69fa      	ldr	r2, [r7, #28]
 80128d2:	429a      	cmp	r2, r3
 80128d4:	d3d0      	bcc.n	8012878 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 80128d6:	f7ff fe33 	bl	8012540 <inHandlerMode>
 80128da:	4603      	mov	r3, r0
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d005      	beq.n	80128ec <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80128e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128e2:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80128ea:	e001      	b.n	80128f0 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80128ec:	f002 f9da 	bl	8014ca4 <vPortExitCritical>
  }
  
  return p;
 80128f0:	6a3b      	ldr	r3, [r7, #32]
}
 80128f2:	4618      	mov	r0, r3
 80128f4:	3728      	adds	r7, #40	; 0x28
 80128f6:	46bd      	mov	sp, r7
 80128f8:	bd80      	pop	{r7, pc}

080128fa <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80128fa:	b480      	push	{r7}
 80128fc:	b085      	sub	sp, #20
 80128fe:	af00      	add	r7, sp, #0
 8012900:	6078      	str	r0, [r7, #4]
 8012902:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d101      	bne.n	801290e <osPoolFree+0x14>
    return osErrorParameter;
 801290a:	2380      	movs	r3, #128	; 0x80
 801290c:	e030      	b.n	8012970 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	2b00      	cmp	r3, #0
 8012912:	d101      	bne.n	8012918 <osPoolFree+0x1e>
    return osErrorParameter;
 8012914:	2380      	movs	r3, #128	; 0x80
 8012916:	e02b      	b.n	8012970 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	683a      	ldr	r2, [r7, #0]
 801291e:	429a      	cmp	r2, r3
 8012920:	d201      	bcs.n	8012926 <osPoolFree+0x2c>
    return osErrorParameter;
 8012922:	2380      	movs	r3, #128	; 0x80
 8012924:	e024      	b.n	8012970 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8012926:	683b      	ldr	r3, [r7, #0]
 8012928:	687a      	ldr	r2, [r7, #4]
 801292a:	6812      	ldr	r2, [r2, #0]
 801292c:	1a9b      	subs	r3, r3, r2
 801292e:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	68da      	ldr	r2, [r3, #12]
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	fbb3 f1f2 	udiv	r1, r3, r2
 801293a:	fb02 f201 	mul.w	r2, r2, r1
 801293e:	1a9b      	subs	r3, r3, r2
 8012940:	2b00      	cmp	r3, #0
 8012942:	d001      	beq.n	8012948 <osPoolFree+0x4e>
    return osErrorParameter;
 8012944:	2380      	movs	r3, #128	; 0x80
 8012946:	e013      	b.n	8012970 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	68db      	ldr	r3, [r3, #12]
 801294c:	68fa      	ldr	r2, [r7, #12]
 801294e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012952:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	689b      	ldr	r3, [r3, #8]
 8012958:	68fa      	ldr	r2, [r7, #12]
 801295a:	429a      	cmp	r2, r3
 801295c:	d301      	bcc.n	8012962 <osPoolFree+0x68>
    return osErrorParameter;
 801295e:	2380      	movs	r3, #128	; 0x80
 8012960:	e006      	b.n	8012970 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	685a      	ldr	r2, [r3, #4]
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	4413      	add	r3, r2
 801296a:	2200      	movs	r2, #0
 801296c:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 801296e:	2300      	movs	r3, #0
}
 8012970:	4618      	mov	r0, r3
 8012972:	3714      	adds	r7, #20
 8012974:	46bd      	mov	sp, r7
 8012976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297a:	4770      	bx	lr

0801297c <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 801297c:	b590      	push	{r4, r7, lr}
 801297e:	b087      	sub	sp, #28
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
 8012984:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	60fb      	str	r3, [r7, #12]
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	685b      	ldr	r3, [r3, #4]
 8012990:	613b      	str	r3, [r7, #16]
 8012992:	2300      	movs	r3, #0
 8012994:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	689c      	ldr	r4, [r3, #8]
 801299a:	200c      	movs	r0, #12
 801299c:	f002 fa74 	bl	8014e88 <pvPortMalloc>
 80129a0:	4603      	mov	r3, r0
 80129a2:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	689b      	ldr	r3, [r3, #8]
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d101      	bne.n	80129b2 <osMailCreate+0x36>
    return NULL;
 80129ae:	2300      	movs	r3, #0
 80129b0:	e038      	b.n	8012a24 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	689b      	ldr	r3, [r3, #8]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	687a      	ldr	r2, [r7, #4]
 80129ba:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6818      	ldr	r0, [r3, #0]
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	689b      	ldr	r3, [r3, #8]
 80129c4:	681c      	ldr	r4, [r3, #0]
 80129c6:	2200      	movs	r2, #0
 80129c8:	2104      	movs	r1, #4
 80129ca:	f000 faa1 	bl	8012f10 <xQueueGenericCreate>
 80129ce:	4603      	mov	r3, r0
 80129d0:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	689b      	ldr	r3, [r3, #8]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	685b      	ldr	r3, [r3, #4]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d107      	bne.n	80129ee <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	689b      	ldr	r3, [r3, #8]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	4618      	mov	r0, r3
 80129e6:	f002 fb13 	bl	8015010 <vPortFree>
    return NULL;
 80129ea:	2300      	movs	r3, #0
 80129ec:	e01a      	b.n	8012a24 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	689b      	ldr	r3, [r3, #8]
 80129f2:	681c      	ldr	r4, [r3, #0]
 80129f4:	f107 030c 	add.w	r3, r7, #12
 80129f8:	4618      	mov	r0, r3
 80129fa:	f7ff febf 	bl	801277c <osPoolCreate>
 80129fe:	4603      	mov	r3, r0
 8012a00:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	689b      	ldr	r3, [r3, #8]
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	689b      	ldr	r3, [r3, #8]
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d107      	bne.n	8012a1e <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	689b      	ldr	r3, [r3, #8]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	4618      	mov	r0, r3
 8012a16:	f002 fafb 	bl	8015010 <vPortFree>
    return NULL;
 8012a1a:	2300      	movs	r3, #0
 8012a1c:	e002      	b.n	8012a24 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	689b      	ldr	r3, [r3, #8]
 8012a22:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8012a24:	4618      	mov	r0, r3
 8012a26:	371c      	adds	r7, #28
 8012a28:	46bd      	mov	sp, r7
 8012a2a:	bd90      	pop	{r4, r7, pc}

08012a2c <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8012a2c:	b580      	push	{r7, lr}
 8012a2e:	b084      	sub	sp, #16
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	6078      	str	r0, [r7, #4]
 8012a34:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d101      	bne.n	8012a40 <osMailAlloc+0x14>
    return NULL;
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	e006      	b.n	8012a4e <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	689b      	ldr	r3, [r3, #8]
 8012a44:	4618      	mov	r0, r3
 8012a46:	f7ff fef6 	bl	8012836 <osPoolAlloc>
 8012a4a:	60f8      	str	r0, [r7, #12]
  
  return p;
 8012a4c:	68fb      	ldr	r3, [r7, #12]
}
 8012a4e:	4618      	mov	r0, r3
 8012a50:	3710      	adds	r7, #16
 8012a52:	46bd      	mov	sp, r7
 8012a54:	bd80      	pop	{r7, pc}
	...

08012a58 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8012a58:	b580      	push	{r7, lr}
 8012a5a:	b084      	sub	sp, #16
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	6078      	str	r0, [r7, #4]
 8012a60:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d101      	bne.n	8012a6c <osMailPut+0x14>
    return osErrorParameter;
 8012a68:	2380      	movs	r3, #128	; 0x80
 8012a6a:	e02c      	b.n	8012ac6 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8012a70:	f7ff fd66 	bl	8012540 <inHandlerMode>
 8012a74:	4603      	mov	r3, r0
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d018      	beq.n	8012aac <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	6858      	ldr	r0, [r3, #4]
 8012a7e:	f107 020c 	add.w	r2, r7, #12
 8012a82:	4639      	mov	r1, r7
 8012a84:	2300      	movs	r3, #0
 8012a86:	f000 fbed 	bl	8013264 <xQueueGenericSendFromISR>
 8012a8a:	4603      	mov	r3, r0
 8012a8c:	2b01      	cmp	r3, #1
 8012a8e:	d001      	beq.n	8012a94 <osMailPut+0x3c>
      return osErrorOS;
 8012a90:	23ff      	movs	r3, #255	; 0xff
 8012a92:	e018      	b.n	8012ac6 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d014      	beq.n	8012ac4 <osMailPut+0x6c>
 8012a9a:	4b0d      	ldr	r3, [pc, #52]	; (8012ad0 <osMailPut+0x78>)
 8012a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012aa0:	601a      	str	r2, [r3, #0]
 8012aa2:	f3bf 8f4f 	dsb	sy
 8012aa6:	f3bf 8f6f 	isb	sy
 8012aaa:	e00b      	b.n	8012ac4 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	6858      	ldr	r0, [r3, #4]
 8012ab0:	4639      	mov	r1, r7
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	f000 fad7 	bl	8013068 <xQueueGenericSend>
 8012aba:	4603      	mov	r3, r0
 8012abc:	2b01      	cmp	r3, #1
 8012abe:	d001      	beq.n	8012ac4 <osMailPut+0x6c>
      return osErrorOS;
 8012ac0:	23ff      	movs	r3, #255	; 0xff
 8012ac2:	e000      	b.n	8012ac6 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8012ac4:	2300      	movs	r3, #0
}
 8012ac6:	4618      	mov	r0, r3
 8012ac8:	3710      	adds	r7, #16
 8012aca:	46bd      	mov	sp, r7
 8012acc:	bd80      	pop	{r7, pc}
 8012ace:	bf00      	nop
 8012ad0:	e000ed04 	.word	0xe000ed04

08012ad4 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8012ad4:	b590      	push	{r4, r7, lr}
 8012ad6:	b08b      	sub	sp, #44	; 0x2c
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	60f8      	str	r0, [r7, #12]
 8012adc:	60b9      	str	r1, [r7, #8]
 8012ade:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8012ae0:	68bb      	ldr	r3, [r7, #8]
 8012ae2:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 8012ae4:	68bb      	ldr	r3, [r7, #8]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d10a      	bne.n	8012b00 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8012aea:	2380      	movs	r3, #128	; 0x80
 8012aec:	617b      	str	r3, [r7, #20]
    return event;
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	461c      	mov	r4, r3
 8012af2:	f107 0314 	add.w	r3, r7, #20
 8012af6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012afa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012afe:	e056      	b.n	8012bae <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8012b00:	2300      	movs	r3, #0
 8012b02:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8012b04:	2300      	movs	r3, #0
 8012b06:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b0e:	d103      	bne.n	8012b18 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8012b10:	f04f 33ff 	mov.w	r3, #4294967295
 8012b14:	627b      	str	r3, [r7, #36]	; 0x24
 8012b16:	e009      	b.n	8012b2c <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d006      	beq.n	8012b2c <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8012b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d101      	bne.n	8012b2c <osMailGet+0x58>
      ticks = 1;
 8012b28:	2301      	movs	r3, #1
 8012b2a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8012b2c:	f7ff fd08 	bl	8012540 <inHandlerMode>
 8012b30:	4603      	mov	r3, r0
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d01d      	beq.n	8012b72 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8012b36:	68bb      	ldr	r3, [r7, #8]
 8012b38:	6858      	ldr	r0, [r3, #4]
 8012b3a:	f107 0220 	add.w	r2, r7, #32
 8012b3e:	f107 0314 	add.w	r3, r7, #20
 8012b42:	3304      	adds	r3, #4
 8012b44:	4619      	mov	r1, r3
 8012b46:	f000 fd05 	bl	8013554 <xQueueReceiveFromISR>
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	2b01      	cmp	r3, #1
 8012b4e:	d102      	bne.n	8012b56 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8012b50:	2320      	movs	r3, #32
 8012b52:	617b      	str	r3, [r7, #20]
 8012b54:	e001      	b.n	8012b5a <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8012b56:	2300      	movs	r3, #0
 8012b58:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012b5a:	6a3b      	ldr	r3, [r7, #32]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d01e      	beq.n	8012b9e <osMailGet+0xca>
 8012b60:	4b15      	ldr	r3, [pc, #84]	; (8012bb8 <osMailGet+0xe4>)
 8012b62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b66:	601a      	str	r2, [r3, #0]
 8012b68:	f3bf 8f4f 	dsb	sy
 8012b6c:	f3bf 8f6f 	isb	sy
 8012b70:	e015      	b.n	8012b9e <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8012b72:	68bb      	ldr	r3, [r7, #8]
 8012b74:	6858      	ldr	r0, [r3, #4]
 8012b76:	f107 0314 	add.w	r3, r7, #20
 8012b7a:	3304      	adds	r3, #4
 8012b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b7e:	4619      	mov	r1, r3
 8012b80:	f000 fc08 	bl	8013394 <xQueueReceive>
 8012b84:	4603      	mov	r3, r0
 8012b86:	2b01      	cmp	r3, #1
 8012b88:	d102      	bne.n	8012b90 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8012b8a:	2320      	movs	r3, #32
 8012b8c:	617b      	str	r3, [r7, #20]
 8012b8e:	e006      	b.n	8012b9e <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d101      	bne.n	8012b9a <osMailGet+0xc6>
 8012b96:	2300      	movs	r3, #0
 8012b98:	e000      	b.n	8012b9c <osMailGet+0xc8>
 8012b9a:	2340      	movs	r3, #64	; 0x40
 8012b9c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	461c      	mov	r4, r3
 8012ba2:	f107 0314 	add.w	r3, r7, #20
 8012ba6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012baa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012bae:	68f8      	ldr	r0, [r7, #12]
 8012bb0:	372c      	adds	r7, #44	; 0x2c
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd90      	pop	{r4, r7, pc}
 8012bb6:	bf00      	nop
 8012bb8:	e000ed04 	.word	0xe000ed04

08012bbc <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b082      	sub	sp, #8
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
 8012bc4:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d101      	bne.n	8012bd0 <osMailFree+0x14>
    return osErrorParameter;
 8012bcc:	2380      	movs	r3, #128	; 0x80
 8012bce:	e006      	b.n	8012bde <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	689b      	ldr	r3, [r3, #8]
 8012bd4:	6839      	ldr	r1, [r7, #0]
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	f7ff fe8f 	bl	80128fa <osPoolFree>
 8012bdc:	4603      	mov	r3, r0
}
 8012bde:	4618      	mov	r0, r3
 8012be0:	3708      	adds	r7, #8
 8012be2:	46bd      	mov	sp, r7
 8012be4:	bd80      	pop	{r7, pc}

08012be6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012be6:	b480      	push	{r7}
 8012be8:	b083      	sub	sp, #12
 8012bea:	af00      	add	r7, sp, #0
 8012bec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	f103 0208 	add.w	r2, r3, #8
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8012bfe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	f103 0208 	add.w	r2, r3, #8
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f103 0208 	add.w	r2, r3, #8
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	2200      	movs	r2, #0
 8012c18:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012c1a:	bf00      	nop
 8012c1c:	370c      	adds	r7, #12
 8012c1e:	46bd      	mov	sp, r7
 8012c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c24:	4770      	bx	lr

08012c26 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012c26:	b480      	push	{r7}
 8012c28:	b083      	sub	sp, #12
 8012c2a:	af00      	add	r7, sp, #0
 8012c2c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	2200      	movs	r2, #0
 8012c32:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012c34:	bf00      	nop
 8012c36:	370c      	adds	r7, #12
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3e:	4770      	bx	lr

08012c40 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012c40:	b480      	push	{r7}
 8012c42:	b085      	sub	sp, #20
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
 8012c48:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	685b      	ldr	r3, [r3, #4]
 8012c4e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	68fa      	ldr	r2, [r7, #12]
 8012c54:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	689a      	ldr	r2, [r3, #8]
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	689b      	ldr	r3, [r3, #8]
 8012c62:	683a      	ldr	r2, [r7, #0]
 8012c64:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	683a      	ldr	r2, [r7, #0]
 8012c6a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012c6c:	683b      	ldr	r3, [r7, #0]
 8012c6e:	687a      	ldr	r2, [r7, #4]
 8012c70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	1c5a      	adds	r2, r3, #1
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	601a      	str	r2, [r3, #0]
}
 8012c7c:	bf00      	nop
 8012c7e:	3714      	adds	r7, #20
 8012c80:	46bd      	mov	sp, r7
 8012c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c86:	4770      	bx	lr

08012c88 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012c88:	b480      	push	{r7}
 8012c8a:	b085      	sub	sp, #20
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
 8012c90:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c9e:	d103      	bne.n	8012ca8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	691b      	ldr	r3, [r3, #16]
 8012ca4:	60fb      	str	r3, [r7, #12]
 8012ca6:	e00c      	b.n	8012cc2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	3308      	adds	r3, #8
 8012cac:	60fb      	str	r3, [r7, #12]
 8012cae:	e002      	b.n	8012cb6 <vListInsert+0x2e>
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	685b      	ldr	r3, [r3, #4]
 8012cb4:	60fb      	str	r3, [r7, #12]
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	685b      	ldr	r3, [r3, #4]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	68ba      	ldr	r2, [r7, #8]
 8012cbe:	429a      	cmp	r2, r3
 8012cc0:	d2f6      	bcs.n	8012cb0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	685a      	ldr	r2, [r3, #4]
 8012cc6:	683b      	ldr	r3, [r7, #0]
 8012cc8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012cca:	683b      	ldr	r3, [r7, #0]
 8012ccc:	685b      	ldr	r3, [r3, #4]
 8012cce:	683a      	ldr	r2, [r7, #0]
 8012cd0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	68fa      	ldr	r2, [r7, #12]
 8012cd6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	683a      	ldr	r2, [r7, #0]
 8012cdc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	687a      	ldr	r2, [r7, #4]
 8012ce2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	1c5a      	adds	r2, r3, #1
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	601a      	str	r2, [r3, #0]
}
 8012cee:	bf00      	nop
 8012cf0:	3714      	adds	r7, #20
 8012cf2:	46bd      	mov	sp, r7
 8012cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf8:	4770      	bx	lr

08012cfa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012cfa:	b480      	push	{r7}
 8012cfc:	b085      	sub	sp, #20
 8012cfe:	af00      	add	r7, sp, #0
 8012d00:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	691b      	ldr	r3, [r3, #16]
 8012d06:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	685b      	ldr	r3, [r3, #4]
 8012d0c:	687a      	ldr	r2, [r7, #4]
 8012d0e:	6892      	ldr	r2, [r2, #8]
 8012d10:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	689b      	ldr	r3, [r3, #8]
 8012d16:	687a      	ldr	r2, [r7, #4]
 8012d18:	6852      	ldr	r2, [r2, #4]
 8012d1a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	685b      	ldr	r3, [r3, #4]
 8012d20:	687a      	ldr	r2, [r7, #4]
 8012d22:	429a      	cmp	r2, r3
 8012d24:	d103      	bne.n	8012d2e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	689a      	ldr	r2, [r3, #8]
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	2200      	movs	r2, #0
 8012d32:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	1e5a      	subs	r2, r3, #1
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	681b      	ldr	r3, [r3, #0]
}
 8012d42:	4618      	mov	r0, r3
 8012d44:	3714      	adds	r7, #20
 8012d46:	46bd      	mov	sp, r7
 8012d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4c:	4770      	bx	lr
	...

08012d50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b084      	sub	sp, #16
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	6078      	str	r0, [r7, #4]
 8012d58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d10a      	bne.n	8012d7a <xQueueGenericReset+0x2a>
	__asm volatile
 8012d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d68:	f383 8811 	msr	BASEPRI, r3
 8012d6c:	f3bf 8f6f 	isb	sy
 8012d70:	f3bf 8f4f 	dsb	sy
 8012d74:	60bb      	str	r3, [r7, #8]
}
 8012d76:	bf00      	nop
 8012d78:	e7fe      	b.n	8012d78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012d7a:	f001 ff63 	bl	8014c44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	681a      	ldr	r2, [r3, #0]
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d86:	68f9      	ldr	r1, [r7, #12]
 8012d88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012d8a:	fb01 f303 	mul.w	r3, r1, r3
 8012d8e:	441a      	add	r2, r3
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	2200      	movs	r2, #0
 8012d98:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	681a      	ldr	r2, [r3, #0]
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	681a      	ldr	r2, [r3, #0]
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012daa:	3b01      	subs	r3, #1
 8012dac:	68f9      	ldr	r1, [r7, #12]
 8012dae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012db0:	fb01 f303 	mul.w	r3, r1, r3
 8012db4:	441a      	add	r2, r3
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	22ff      	movs	r2, #255	; 0xff
 8012dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	22ff      	movs	r2, #255	; 0xff
 8012dc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8012dca:	683b      	ldr	r3, [r7, #0]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d114      	bne.n	8012dfa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	691b      	ldr	r3, [r3, #16]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d01a      	beq.n	8012e0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	3310      	adds	r3, #16
 8012ddc:	4618      	mov	r0, r3
 8012dde:	f001 f953 	bl	8014088 <xTaskRemoveFromEventList>
 8012de2:	4603      	mov	r3, r0
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d012      	beq.n	8012e0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012de8:	4b0c      	ldr	r3, [pc, #48]	; (8012e1c <xQueueGenericReset+0xcc>)
 8012dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012dee:	601a      	str	r2, [r3, #0]
 8012df0:	f3bf 8f4f 	dsb	sy
 8012df4:	f3bf 8f6f 	isb	sy
 8012df8:	e009      	b.n	8012e0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	3310      	adds	r3, #16
 8012dfe:	4618      	mov	r0, r3
 8012e00:	f7ff fef1 	bl	8012be6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	3324      	adds	r3, #36	; 0x24
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7ff feec 	bl	8012be6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012e0e:	f001 ff49 	bl	8014ca4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012e12:	2301      	movs	r3, #1
}
 8012e14:	4618      	mov	r0, r3
 8012e16:	3710      	adds	r7, #16
 8012e18:	46bd      	mov	sp, r7
 8012e1a:	bd80      	pop	{r7, pc}
 8012e1c:	e000ed04 	.word	0xe000ed04

08012e20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012e20:	b580      	push	{r7, lr}
 8012e22:	b08e      	sub	sp, #56	; 0x38
 8012e24:	af02      	add	r7, sp, #8
 8012e26:	60f8      	str	r0, [r7, #12]
 8012e28:	60b9      	str	r1, [r7, #8]
 8012e2a:	607a      	str	r2, [r7, #4]
 8012e2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d10a      	bne.n	8012e4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8012e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e38:	f383 8811 	msr	BASEPRI, r3
 8012e3c:	f3bf 8f6f 	isb	sy
 8012e40:	f3bf 8f4f 	dsb	sy
 8012e44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012e46:	bf00      	nop
 8012e48:	e7fe      	b.n	8012e48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d10a      	bne.n	8012e66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8012e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e54:	f383 8811 	msr	BASEPRI, r3
 8012e58:	f3bf 8f6f 	isb	sy
 8012e5c:	f3bf 8f4f 	dsb	sy
 8012e60:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012e62:	bf00      	nop
 8012e64:	e7fe      	b.n	8012e64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d002      	beq.n	8012e72 <xQueueGenericCreateStatic+0x52>
 8012e6c:	68bb      	ldr	r3, [r7, #8]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d001      	beq.n	8012e76 <xQueueGenericCreateStatic+0x56>
 8012e72:	2301      	movs	r3, #1
 8012e74:	e000      	b.n	8012e78 <xQueueGenericCreateStatic+0x58>
 8012e76:	2300      	movs	r3, #0
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d10a      	bne.n	8012e92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8012e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e80:	f383 8811 	msr	BASEPRI, r3
 8012e84:	f3bf 8f6f 	isb	sy
 8012e88:	f3bf 8f4f 	dsb	sy
 8012e8c:	623b      	str	r3, [r7, #32]
}
 8012e8e:	bf00      	nop
 8012e90:	e7fe      	b.n	8012e90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d102      	bne.n	8012e9e <xQueueGenericCreateStatic+0x7e>
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d101      	bne.n	8012ea2 <xQueueGenericCreateStatic+0x82>
 8012e9e:	2301      	movs	r3, #1
 8012ea0:	e000      	b.n	8012ea4 <xQueueGenericCreateStatic+0x84>
 8012ea2:	2300      	movs	r3, #0
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d10a      	bne.n	8012ebe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8012ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012eac:	f383 8811 	msr	BASEPRI, r3
 8012eb0:	f3bf 8f6f 	isb	sy
 8012eb4:	f3bf 8f4f 	dsb	sy
 8012eb8:	61fb      	str	r3, [r7, #28]
}
 8012eba:	bf00      	nop
 8012ebc:	e7fe      	b.n	8012ebc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012ebe:	2348      	movs	r3, #72	; 0x48
 8012ec0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012ec2:	697b      	ldr	r3, [r7, #20]
 8012ec4:	2b48      	cmp	r3, #72	; 0x48
 8012ec6:	d00a      	beq.n	8012ede <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8012ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ecc:	f383 8811 	msr	BASEPRI, r3
 8012ed0:	f3bf 8f6f 	isb	sy
 8012ed4:	f3bf 8f4f 	dsb	sy
 8012ed8:	61bb      	str	r3, [r7, #24]
}
 8012eda:	bf00      	nop
 8012edc:	e7fe      	b.n	8012edc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012ede:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012ee0:	683b      	ldr	r3, [r7, #0]
 8012ee2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d00d      	beq.n	8012f06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eec:	2201      	movs	r2, #1
 8012eee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012ef2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ef8:	9300      	str	r3, [sp, #0]
 8012efa:	4613      	mov	r3, r2
 8012efc:	687a      	ldr	r2, [r7, #4]
 8012efe:	68b9      	ldr	r1, [r7, #8]
 8012f00:	68f8      	ldr	r0, [r7, #12]
 8012f02:	f000 f845 	bl	8012f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8012f08:	4618      	mov	r0, r3
 8012f0a:	3730      	adds	r7, #48	; 0x30
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}

08012f10 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b08a      	sub	sp, #40	; 0x28
 8012f14:	af02      	add	r7, sp, #8
 8012f16:	60f8      	str	r0, [r7, #12]
 8012f18:	60b9      	str	r1, [r7, #8]
 8012f1a:	4613      	mov	r3, r2
 8012f1c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d10a      	bne.n	8012f3a <xQueueGenericCreate+0x2a>
	__asm volatile
 8012f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f28:	f383 8811 	msr	BASEPRI, r3
 8012f2c:	f3bf 8f6f 	isb	sy
 8012f30:	f3bf 8f4f 	dsb	sy
 8012f34:	613b      	str	r3, [r7, #16]
}
 8012f36:	bf00      	nop
 8012f38:	e7fe      	b.n	8012f38 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8012f3a:	68bb      	ldr	r3, [r7, #8]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d102      	bne.n	8012f46 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012f40:	2300      	movs	r3, #0
 8012f42:	61fb      	str	r3, [r7, #28]
 8012f44:	e004      	b.n	8012f50 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	68ba      	ldr	r2, [r7, #8]
 8012f4a:	fb02 f303 	mul.w	r3, r2, r3
 8012f4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012f50:	69fb      	ldr	r3, [r7, #28]
 8012f52:	3348      	adds	r3, #72	; 0x48
 8012f54:	4618      	mov	r0, r3
 8012f56:	f001 ff97 	bl	8014e88 <pvPortMalloc>
 8012f5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012f5c:	69bb      	ldr	r3, [r7, #24]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d011      	beq.n	8012f86 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012f62:	69bb      	ldr	r3, [r7, #24]
 8012f64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012f66:	697b      	ldr	r3, [r7, #20]
 8012f68:	3348      	adds	r3, #72	; 0x48
 8012f6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012f6c:	69bb      	ldr	r3, [r7, #24]
 8012f6e:	2200      	movs	r2, #0
 8012f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012f74:	79fa      	ldrb	r2, [r7, #7]
 8012f76:	69bb      	ldr	r3, [r7, #24]
 8012f78:	9300      	str	r3, [sp, #0]
 8012f7a:	4613      	mov	r3, r2
 8012f7c:	697a      	ldr	r2, [r7, #20]
 8012f7e:	68b9      	ldr	r1, [r7, #8]
 8012f80:	68f8      	ldr	r0, [r7, #12]
 8012f82:	f000 f805 	bl	8012f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012f86:	69bb      	ldr	r3, [r7, #24]
	}
 8012f88:	4618      	mov	r0, r3
 8012f8a:	3720      	adds	r7, #32
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd80      	pop	{r7, pc}

08012f90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012f90:	b580      	push	{r7, lr}
 8012f92:	b084      	sub	sp, #16
 8012f94:	af00      	add	r7, sp, #0
 8012f96:	60f8      	str	r0, [r7, #12]
 8012f98:	60b9      	str	r1, [r7, #8]
 8012f9a:	607a      	str	r2, [r7, #4]
 8012f9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012f9e:	68bb      	ldr	r3, [r7, #8]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d103      	bne.n	8012fac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012fa4:	69bb      	ldr	r3, [r7, #24]
 8012fa6:	69ba      	ldr	r2, [r7, #24]
 8012fa8:	601a      	str	r2, [r3, #0]
 8012faa:	e002      	b.n	8012fb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012fac:	69bb      	ldr	r3, [r7, #24]
 8012fae:	687a      	ldr	r2, [r7, #4]
 8012fb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012fb2:	69bb      	ldr	r3, [r7, #24]
 8012fb4:	68fa      	ldr	r2, [r7, #12]
 8012fb6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012fb8:	69bb      	ldr	r3, [r7, #24]
 8012fba:	68ba      	ldr	r2, [r7, #8]
 8012fbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012fbe:	2101      	movs	r1, #1
 8012fc0:	69b8      	ldr	r0, [r7, #24]
 8012fc2:	f7ff fec5 	bl	8012d50 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012fc6:	bf00      	nop
 8012fc8:	3710      	adds	r7, #16
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	bd80      	pop	{r7, pc}

08012fce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8012fce:	b580      	push	{r7, lr}
 8012fd0:	b082      	sub	sp, #8
 8012fd2:	af00      	add	r7, sp, #0
 8012fd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d00e      	beq.n	8012ffa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	2200      	movs	r2, #0
 8012fe0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2200      	movs	r2, #0
 8012fec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8012fee:	2300      	movs	r3, #0
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	2100      	movs	r1, #0
 8012ff4:	6878      	ldr	r0, [r7, #4]
 8012ff6:	f000 f837 	bl	8013068 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8012ffa:	bf00      	nop
 8012ffc:	3708      	adds	r7, #8
 8012ffe:	46bd      	mov	sp, r7
 8013000:	bd80      	pop	{r7, pc}

08013002 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8013002:	b580      	push	{r7, lr}
 8013004:	b086      	sub	sp, #24
 8013006:	af00      	add	r7, sp, #0
 8013008:	4603      	mov	r3, r0
 801300a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801300c:	2301      	movs	r3, #1
 801300e:	617b      	str	r3, [r7, #20]
 8013010:	2300      	movs	r3, #0
 8013012:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8013014:	79fb      	ldrb	r3, [r7, #7]
 8013016:	461a      	mov	r2, r3
 8013018:	6939      	ldr	r1, [r7, #16]
 801301a:	6978      	ldr	r0, [r7, #20]
 801301c:	f7ff ff78 	bl	8012f10 <xQueueGenericCreate>
 8013020:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8013022:	68f8      	ldr	r0, [r7, #12]
 8013024:	f7ff ffd3 	bl	8012fce <prvInitialiseMutex>

		return xNewQueue;
 8013028:	68fb      	ldr	r3, [r7, #12]
	}
 801302a:	4618      	mov	r0, r3
 801302c:	3718      	adds	r7, #24
 801302e:	46bd      	mov	sp, r7
 8013030:	bd80      	pop	{r7, pc}

08013032 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8013032:	b580      	push	{r7, lr}
 8013034:	b088      	sub	sp, #32
 8013036:	af02      	add	r7, sp, #8
 8013038:	4603      	mov	r3, r0
 801303a:	6039      	str	r1, [r7, #0]
 801303c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801303e:	2301      	movs	r3, #1
 8013040:	617b      	str	r3, [r7, #20]
 8013042:	2300      	movs	r3, #0
 8013044:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8013046:	79fb      	ldrb	r3, [r7, #7]
 8013048:	9300      	str	r3, [sp, #0]
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	2200      	movs	r2, #0
 801304e:	6939      	ldr	r1, [r7, #16]
 8013050:	6978      	ldr	r0, [r7, #20]
 8013052:	f7ff fee5 	bl	8012e20 <xQueueGenericCreateStatic>
 8013056:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8013058:	68f8      	ldr	r0, [r7, #12]
 801305a:	f7ff ffb8 	bl	8012fce <prvInitialiseMutex>

		return xNewQueue;
 801305e:	68fb      	ldr	r3, [r7, #12]
	}
 8013060:	4618      	mov	r0, r3
 8013062:	3718      	adds	r7, #24
 8013064:	46bd      	mov	sp, r7
 8013066:	bd80      	pop	{r7, pc}

08013068 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b08e      	sub	sp, #56	; 0x38
 801306c:	af00      	add	r7, sp, #0
 801306e:	60f8      	str	r0, [r7, #12]
 8013070:	60b9      	str	r1, [r7, #8]
 8013072:	607a      	str	r2, [r7, #4]
 8013074:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013076:	2300      	movs	r3, #0
 8013078:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801307a:	68fb      	ldr	r3, [r7, #12]
 801307c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801307e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013080:	2b00      	cmp	r3, #0
 8013082:	d10a      	bne.n	801309a <xQueueGenericSend+0x32>
	__asm volatile
 8013084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013088:	f383 8811 	msr	BASEPRI, r3
 801308c:	f3bf 8f6f 	isb	sy
 8013090:	f3bf 8f4f 	dsb	sy
 8013094:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013096:	bf00      	nop
 8013098:	e7fe      	b.n	8013098 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801309a:	68bb      	ldr	r3, [r7, #8]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d103      	bne.n	80130a8 <xQueueGenericSend+0x40>
 80130a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d101      	bne.n	80130ac <xQueueGenericSend+0x44>
 80130a8:	2301      	movs	r3, #1
 80130aa:	e000      	b.n	80130ae <xQueueGenericSend+0x46>
 80130ac:	2300      	movs	r3, #0
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d10a      	bne.n	80130c8 <xQueueGenericSend+0x60>
	__asm volatile
 80130b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130b6:	f383 8811 	msr	BASEPRI, r3
 80130ba:	f3bf 8f6f 	isb	sy
 80130be:	f3bf 8f4f 	dsb	sy
 80130c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80130c4:	bf00      	nop
 80130c6:	e7fe      	b.n	80130c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	2b02      	cmp	r3, #2
 80130cc:	d103      	bne.n	80130d6 <xQueueGenericSend+0x6e>
 80130ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80130d2:	2b01      	cmp	r3, #1
 80130d4:	d101      	bne.n	80130da <xQueueGenericSend+0x72>
 80130d6:	2301      	movs	r3, #1
 80130d8:	e000      	b.n	80130dc <xQueueGenericSend+0x74>
 80130da:	2300      	movs	r3, #0
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d10a      	bne.n	80130f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80130e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130e4:	f383 8811 	msr	BASEPRI, r3
 80130e8:	f3bf 8f6f 	isb	sy
 80130ec:	f3bf 8f4f 	dsb	sy
 80130f0:	623b      	str	r3, [r7, #32]
}
 80130f2:	bf00      	nop
 80130f4:	e7fe      	b.n	80130f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80130f6:	f001 f983 	bl	8014400 <xTaskGetSchedulerState>
 80130fa:	4603      	mov	r3, r0
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d102      	bne.n	8013106 <xQueueGenericSend+0x9e>
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d101      	bne.n	801310a <xQueueGenericSend+0xa2>
 8013106:	2301      	movs	r3, #1
 8013108:	e000      	b.n	801310c <xQueueGenericSend+0xa4>
 801310a:	2300      	movs	r3, #0
 801310c:	2b00      	cmp	r3, #0
 801310e:	d10a      	bne.n	8013126 <xQueueGenericSend+0xbe>
	__asm volatile
 8013110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013114:	f383 8811 	msr	BASEPRI, r3
 8013118:	f3bf 8f6f 	isb	sy
 801311c:	f3bf 8f4f 	dsb	sy
 8013120:	61fb      	str	r3, [r7, #28]
}
 8013122:	bf00      	nop
 8013124:	e7fe      	b.n	8013124 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013126:	f001 fd8d 	bl	8014c44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801312a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801312c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801312e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013132:	429a      	cmp	r2, r3
 8013134:	d302      	bcc.n	801313c <xQueueGenericSend+0xd4>
 8013136:	683b      	ldr	r3, [r7, #0]
 8013138:	2b02      	cmp	r3, #2
 801313a:	d129      	bne.n	8013190 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801313c:	683a      	ldr	r2, [r7, #0]
 801313e:	68b9      	ldr	r1, [r7, #8]
 8013140:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013142:	f000 fa87 	bl	8013654 <prvCopyDataToQueue>
 8013146:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801314c:	2b00      	cmp	r3, #0
 801314e:	d010      	beq.n	8013172 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013152:	3324      	adds	r3, #36	; 0x24
 8013154:	4618      	mov	r0, r3
 8013156:	f000 ff97 	bl	8014088 <xTaskRemoveFromEventList>
 801315a:	4603      	mov	r3, r0
 801315c:	2b00      	cmp	r3, #0
 801315e:	d013      	beq.n	8013188 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013160:	4b3f      	ldr	r3, [pc, #252]	; (8013260 <xQueueGenericSend+0x1f8>)
 8013162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013166:	601a      	str	r2, [r3, #0]
 8013168:	f3bf 8f4f 	dsb	sy
 801316c:	f3bf 8f6f 	isb	sy
 8013170:	e00a      	b.n	8013188 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013174:	2b00      	cmp	r3, #0
 8013176:	d007      	beq.n	8013188 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013178:	4b39      	ldr	r3, [pc, #228]	; (8013260 <xQueueGenericSend+0x1f8>)
 801317a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801317e:	601a      	str	r2, [r3, #0]
 8013180:	f3bf 8f4f 	dsb	sy
 8013184:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013188:	f001 fd8c 	bl	8014ca4 <vPortExitCritical>
				return pdPASS;
 801318c:	2301      	movs	r3, #1
 801318e:	e063      	b.n	8013258 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d103      	bne.n	801319e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013196:	f001 fd85 	bl	8014ca4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801319a:	2300      	movs	r3, #0
 801319c:	e05c      	b.n	8013258 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801319e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d106      	bne.n	80131b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80131a4:	f107 0314 	add.w	r3, r7, #20
 80131a8:	4618      	mov	r0, r3
 80131aa:	f000 ffcf 	bl	801414c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80131ae:	2301      	movs	r3, #1
 80131b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80131b2:	f001 fd77 	bl	8014ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80131b6:	f000 fd85 	bl	8013cc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80131ba:	f001 fd43 	bl	8014c44 <vPortEnterCritical>
 80131be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80131c4:	b25b      	sxtb	r3, r3
 80131c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131ca:	d103      	bne.n	80131d4 <xQueueGenericSend+0x16c>
 80131cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131ce:	2200      	movs	r2, #0
 80131d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80131d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80131da:	b25b      	sxtb	r3, r3
 80131dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131e0:	d103      	bne.n	80131ea <xQueueGenericSend+0x182>
 80131e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131e4:	2200      	movs	r2, #0
 80131e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80131ea:	f001 fd5b 	bl	8014ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80131ee:	1d3a      	adds	r2, r7, #4
 80131f0:	f107 0314 	add.w	r3, r7, #20
 80131f4:	4611      	mov	r1, r2
 80131f6:	4618      	mov	r0, r3
 80131f8:	f000 ffbe 	bl	8014178 <xTaskCheckForTimeOut>
 80131fc:	4603      	mov	r3, r0
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d124      	bne.n	801324c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013204:	f000 fb1e 	bl	8013844 <prvIsQueueFull>
 8013208:	4603      	mov	r3, r0
 801320a:	2b00      	cmp	r3, #0
 801320c:	d018      	beq.n	8013240 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013210:	3310      	adds	r3, #16
 8013212:	687a      	ldr	r2, [r7, #4]
 8013214:	4611      	mov	r1, r2
 8013216:	4618      	mov	r0, r3
 8013218:	f000 ff12 	bl	8014040 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801321c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801321e:	f000 faa9 	bl	8013774 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013222:	f000 fd5d 	bl	8013ce0 <xTaskResumeAll>
 8013226:	4603      	mov	r3, r0
 8013228:	2b00      	cmp	r3, #0
 801322a:	f47f af7c 	bne.w	8013126 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801322e:	4b0c      	ldr	r3, [pc, #48]	; (8013260 <xQueueGenericSend+0x1f8>)
 8013230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013234:	601a      	str	r2, [r3, #0]
 8013236:	f3bf 8f4f 	dsb	sy
 801323a:	f3bf 8f6f 	isb	sy
 801323e:	e772      	b.n	8013126 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013242:	f000 fa97 	bl	8013774 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013246:	f000 fd4b 	bl	8013ce0 <xTaskResumeAll>
 801324a:	e76c      	b.n	8013126 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801324c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801324e:	f000 fa91 	bl	8013774 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013252:	f000 fd45 	bl	8013ce0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013256:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013258:	4618      	mov	r0, r3
 801325a:	3738      	adds	r7, #56	; 0x38
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}
 8013260:	e000ed04 	.word	0xe000ed04

08013264 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b08e      	sub	sp, #56	; 0x38
 8013268:	af00      	add	r7, sp, #0
 801326a:	60f8      	str	r0, [r7, #12]
 801326c:	60b9      	str	r1, [r7, #8]
 801326e:	607a      	str	r2, [r7, #4]
 8013270:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013278:	2b00      	cmp	r3, #0
 801327a:	d10a      	bne.n	8013292 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801327c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013280:	f383 8811 	msr	BASEPRI, r3
 8013284:	f3bf 8f6f 	isb	sy
 8013288:	f3bf 8f4f 	dsb	sy
 801328c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801328e:	bf00      	nop
 8013290:	e7fe      	b.n	8013290 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013292:	68bb      	ldr	r3, [r7, #8]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d103      	bne.n	80132a0 <xQueueGenericSendFromISR+0x3c>
 8013298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801329c:	2b00      	cmp	r3, #0
 801329e:	d101      	bne.n	80132a4 <xQueueGenericSendFromISR+0x40>
 80132a0:	2301      	movs	r3, #1
 80132a2:	e000      	b.n	80132a6 <xQueueGenericSendFromISR+0x42>
 80132a4:	2300      	movs	r3, #0
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d10a      	bne.n	80132c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80132aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132ae:	f383 8811 	msr	BASEPRI, r3
 80132b2:	f3bf 8f6f 	isb	sy
 80132b6:	f3bf 8f4f 	dsb	sy
 80132ba:	623b      	str	r3, [r7, #32]
}
 80132bc:	bf00      	nop
 80132be:	e7fe      	b.n	80132be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80132c0:	683b      	ldr	r3, [r7, #0]
 80132c2:	2b02      	cmp	r3, #2
 80132c4:	d103      	bne.n	80132ce <xQueueGenericSendFromISR+0x6a>
 80132c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80132c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80132ca:	2b01      	cmp	r3, #1
 80132cc:	d101      	bne.n	80132d2 <xQueueGenericSendFromISR+0x6e>
 80132ce:	2301      	movs	r3, #1
 80132d0:	e000      	b.n	80132d4 <xQueueGenericSendFromISR+0x70>
 80132d2:	2300      	movs	r3, #0
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d10a      	bne.n	80132ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80132d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132dc:	f383 8811 	msr	BASEPRI, r3
 80132e0:	f3bf 8f6f 	isb	sy
 80132e4:	f3bf 8f4f 	dsb	sy
 80132e8:	61fb      	str	r3, [r7, #28]
}
 80132ea:	bf00      	nop
 80132ec:	e7fe      	b.n	80132ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80132ee:	f001 fd8b 	bl	8014e08 <vPortValidateInterruptPriority>
	__asm volatile
 80132f2:	f3ef 8211 	mrs	r2, BASEPRI
 80132f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132fa:	f383 8811 	msr	BASEPRI, r3
 80132fe:	f3bf 8f6f 	isb	sy
 8013302:	f3bf 8f4f 	dsb	sy
 8013306:	61ba      	str	r2, [r7, #24]
 8013308:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801330a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801330c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801330e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013316:	429a      	cmp	r2, r3
 8013318:	d302      	bcc.n	8013320 <xQueueGenericSendFromISR+0xbc>
 801331a:	683b      	ldr	r3, [r7, #0]
 801331c:	2b02      	cmp	r3, #2
 801331e:	d12c      	bne.n	801337a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013322:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801332a:	683a      	ldr	r2, [r7, #0]
 801332c:	68b9      	ldr	r1, [r7, #8]
 801332e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013330:	f000 f990 	bl	8013654 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013334:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8013338:	f1b3 3fff 	cmp.w	r3, #4294967295
 801333c:	d112      	bne.n	8013364 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801333e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013342:	2b00      	cmp	r3, #0
 8013344:	d016      	beq.n	8013374 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013348:	3324      	adds	r3, #36	; 0x24
 801334a:	4618      	mov	r0, r3
 801334c:	f000 fe9c 	bl	8014088 <xTaskRemoveFromEventList>
 8013350:	4603      	mov	r3, r0
 8013352:	2b00      	cmp	r3, #0
 8013354:	d00e      	beq.n	8013374 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d00b      	beq.n	8013374 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	2201      	movs	r2, #1
 8013360:	601a      	str	r2, [r3, #0]
 8013362:	e007      	b.n	8013374 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013364:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013368:	3301      	adds	r3, #1
 801336a:	b2db      	uxtb	r3, r3
 801336c:	b25a      	sxtb	r2, r3
 801336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013370:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013374:	2301      	movs	r3, #1
 8013376:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8013378:	e001      	b.n	801337e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801337a:	2300      	movs	r3, #0
 801337c:	637b      	str	r3, [r7, #52]	; 0x34
 801337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013380:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013382:	693b      	ldr	r3, [r7, #16]
 8013384:	f383 8811 	msr	BASEPRI, r3
}
 8013388:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801338a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801338c:	4618      	mov	r0, r3
 801338e:	3738      	adds	r7, #56	; 0x38
 8013390:	46bd      	mov	sp, r7
 8013392:	bd80      	pop	{r7, pc}

08013394 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013394:	b580      	push	{r7, lr}
 8013396:	b08c      	sub	sp, #48	; 0x30
 8013398:	af00      	add	r7, sp, #0
 801339a:	60f8      	str	r0, [r7, #12]
 801339c:	60b9      	str	r1, [r7, #8]
 801339e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80133a0:	2300      	movs	r3, #0
 80133a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80133a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d10a      	bne.n	80133c4 <xQueueReceive+0x30>
	__asm volatile
 80133ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133b2:	f383 8811 	msr	BASEPRI, r3
 80133b6:	f3bf 8f6f 	isb	sy
 80133ba:	f3bf 8f4f 	dsb	sy
 80133be:	623b      	str	r3, [r7, #32]
}
 80133c0:	bf00      	nop
 80133c2:	e7fe      	b.n	80133c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d103      	bne.n	80133d2 <xQueueReceive+0x3e>
 80133ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d101      	bne.n	80133d6 <xQueueReceive+0x42>
 80133d2:	2301      	movs	r3, #1
 80133d4:	e000      	b.n	80133d8 <xQueueReceive+0x44>
 80133d6:	2300      	movs	r3, #0
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d10a      	bne.n	80133f2 <xQueueReceive+0x5e>
	__asm volatile
 80133dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133e0:	f383 8811 	msr	BASEPRI, r3
 80133e4:	f3bf 8f6f 	isb	sy
 80133e8:	f3bf 8f4f 	dsb	sy
 80133ec:	61fb      	str	r3, [r7, #28]
}
 80133ee:	bf00      	nop
 80133f0:	e7fe      	b.n	80133f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80133f2:	f001 f805 	bl	8014400 <xTaskGetSchedulerState>
 80133f6:	4603      	mov	r3, r0
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d102      	bne.n	8013402 <xQueueReceive+0x6e>
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d101      	bne.n	8013406 <xQueueReceive+0x72>
 8013402:	2301      	movs	r3, #1
 8013404:	e000      	b.n	8013408 <xQueueReceive+0x74>
 8013406:	2300      	movs	r3, #0
 8013408:	2b00      	cmp	r3, #0
 801340a:	d10a      	bne.n	8013422 <xQueueReceive+0x8e>
	__asm volatile
 801340c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013410:	f383 8811 	msr	BASEPRI, r3
 8013414:	f3bf 8f6f 	isb	sy
 8013418:	f3bf 8f4f 	dsb	sy
 801341c:	61bb      	str	r3, [r7, #24]
}
 801341e:	bf00      	nop
 8013420:	e7fe      	b.n	8013420 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013422:	f001 fc0f 	bl	8014c44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801342a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801342e:	2b00      	cmp	r3, #0
 8013430:	d01f      	beq.n	8013472 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013432:	68b9      	ldr	r1, [r7, #8]
 8013434:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013436:	f000 f977 	bl	8013728 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801343c:	1e5a      	subs	r2, r3, #1
 801343e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013440:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013444:	691b      	ldr	r3, [r3, #16]
 8013446:	2b00      	cmp	r3, #0
 8013448:	d00f      	beq.n	801346a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801344a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801344c:	3310      	adds	r3, #16
 801344e:	4618      	mov	r0, r3
 8013450:	f000 fe1a 	bl	8014088 <xTaskRemoveFromEventList>
 8013454:	4603      	mov	r3, r0
 8013456:	2b00      	cmp	r3, #0
 8013458:	d007      	beq.n	801346a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801345a:	4b3d      	ldr	r3, [pc, #244]	; (8013550 <xQueueReceive+0x1bc>)
 801345c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013460:	601a      	str	r2, [r3, #0]
 8013462:	f3bf 8f4f 	dsb	sy
 8013466:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801346a:	f001 fc1b 	bl	8014ca4 <vPortExitCritical>
				return pdPASS;
 801346e:	2301      	movs	r3, #1
 8013470:	e069      	b.n	8013546 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	2b00      	cmp	r3, #0
 8013476:	d103      	bne.n	8013480 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013478:	f001 fc14 	bl	8014ca4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801347c:	2300      	movs	r3, #0
 801347e:	e062      	b.n	8013546 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013482:	2b00      	cmp	r3, #0
 8013484:	d106      	bne.n	8013494 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013486:	f107 0310 	add.w	r3, r7, #16
 801348a:	4618      	mov	r0, r3
 801348c:	f000 fe5e 	bl	801414c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013490:	2301      	movs	r3, #1
 8013492:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013494:	f001 fc06 	bl	8014ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013498:	f000 fc14 	bl	8013cc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801349c:	f001 fbd2 	bl	8014c44 <vPortEnterCritical>
 80134a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80134a6:	b25b      	sxtb	r3, r3
 80134a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134ac:	d103      	bne.n	80134b6 <xQueueReceive+0x122>
 80134ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134b0:	2200      	movs	r2, #0
 80134b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80134b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80134bc:	b25b      	sxtb	r3, r3
 80134be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134c2:	d103      	bne.n	80134cc <xQueueReceive+0x138>
 80134c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134c6:	2200      	movs	r2, #0
 80134c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80134cc:	f001 fbea 	bl	8014ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80134d0:	1d3a      	adds	r2, r7, #4
 80134d2:	f107 0310 	add.w	r3, r7, #16
 80134d6:	4611      	mov	r1, r2
 80134d8:	4618      	mov	r0, r3
 80134da:	f000 fe4d 	bl	8014178 <xTaskCheckForTimeOut>
 80134de:	4603      	mov	r3, r0
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d123      	bne.n	801352c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80134e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80134e6:	f000 f997 	bl	8013818 <prvIsQueueEmpty>
 80134ea:	4603      	mov	r3, r0
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d017      	beq.n	8013520 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80134f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f2:	3324      	adds	r3, #36	; 0x24
 80134f4:	687a      	ldr	r2, [r7, #4]
 80134f6:	4611      	mov	r1, r2
 80134f8:	4618      	mov	r0, r3
 80134fa:	f000 fda1 	bl	8014040 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80134fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013500:	f000 f938 	bl	8013774 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013504:	f000 fbec 	bl	8013ce0 <xTaskResumeAll>
 8013508:	4603      	mov	r3, r0
 801350a:	2b00      	cmp	r3, #0
 801350c:	d189      	bne.n	8013422 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801350e:	4b10      	ldr	r3, [pc, #64]	; (8013550 <xQueueReceive+0x1bc>)
 8013510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013514:	601a      	str	r2, [r3, #0]
 8013516:	f3bf 8f4f 	dsb	sy
 801351a:	f3bf 8f6f 	isb	sy
 801351e:	e780      	b.n	8013422 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013520:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013522:	f000 f927 	bl	8013774 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013526:	f000 fbdb 	bl	8013ce0 <xTaskResumeAll>
 801352a:	e77a      	b.n	8013422 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801352c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801352e:	f000 f921 	bl	8013774 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013532:	f000 fbd5 	bl	8013ce0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013538:	f000 f96e 	bl	8013818 <prvIsQueueEmpty>
 801353c:	4603      	mov	r3, r0
 801353e:	2b00      	cmp	r3, #0
 8013540:	f43f af6f 	beq.w	8013422 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013544:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013546:	4618      	mov	r0, r3
 8013548:	3730      	adds	r7, #48	; 0x30
 801354a:	46bd      	mov	sp, r7
 801354c:	bd80      	pop	{r7, pc}
 801354e:	bf00      	nop
 8013550:	e000ed04 	.word	0xe000ed04

08013554 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013554:	b580      	push	{r7, lr}
 8013556:	b08e      	sub	sp, #56	; 0x38
 8013558:	af00      	add	r7, sp, #0
 801355a:	60f8      	str	r0, [r7, #12]
 801355c:	60b9      	str	r1, [r7, #8]
 801355e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013566:	2b00      	cmp	r3, #0
 8013568:	d10a      	bne.n	8013580 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801356a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801356e:	f383 8811 	msr	BASEPRI, r3
 8013572:	f3bf 8f6f 	isb	sy
 8013576:	f3bf 8f4f 	dsb	sy
 801357a:	623b      	str	r3, [r7, #32]
}
 801357c:	bf00      	nop
 801357e:	e7fe      	b.n	801357e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d103      	bne.n	801358e <xQueueReceiveFromISR+0x3a>
 8013586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801358a:	2b00      	cmp	r3, #0
 801358c:	d101      	bne.n	8013592 <xQueueReceiveFromISR+0x3e>
 801358e:	2301      	movs	r3, #1
 8013590:	e000      	b.n	8013594 <xQueueReceiveFromISR+0x40>
 8013592:	2300      	movs	r3, #0
 8013594:	2b00      	cmp	r3, #0
 8013596:	d10a      	bne.n	80135ae <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013598:	f04f 0350 	mov.w	r3, #80	; 0x50
 801359c:	f383 8811 	msr	BASEPRI, r3
 80135a0:	f3bf 8f6f 	isb	sy
 80135a4:	f3bf 8f4f 	dsb	sy
 80135a8:	61fb      	str	r3, [r7, #28]
}
 80135aa:	bf00      	nop
 80135ac:	e7fe      	b.n	80135ac <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80135ae:	f001 fc2b 	bl	8014e08 <vPortValidateInterruptPriority>
	__asm volatile
 80135b2:	f3ef 8211 	mrs	r2, BASEPRI
 80135b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135ba:	f383 8811 	msr	BASEPRI, r3
 80135be:	f3bf 8f6f 	isb	sy
 80135c2:	f3bf 8f4f 	dsb	sy
 80135c6:	61ba      	str	r2, [r7, #24]
 80135c8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80135ca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80135cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80135ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80135d2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80135d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d02f      	beq.n	801363a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80135da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80135e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80135e4:	68b9      	ldr	r1, [r7, #8]
 80135e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135e8:	f000 f89e 	bl	8013728 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80135ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135ee:	1e5a      	subs	r2, r3, #1
 80135f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135f2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80135f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80135f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135fc:	d112      	bne.n	8013624 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80135fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013600:	691b      	ldr	r3, [r3, #16]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d016      	beq.n	8013634 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013608:	3310      	adds	r3, #16
 801360a:	4618      	mov	r0, r3
 801360c:	f000 fd3c 	bl	8014088 <xTaskRemoveFromEventList>
 8013610:	4603      	mov	r3, r0
 8013612:	2b00      	cmp	r3, #0
 8013614:	d00e      	beq.n	8013634 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d00b      	beq.n	8013634 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	2201      	movs	r2, #1
 8013620:	601a      	str	r2, [r3, #0]
 8013622:	e007      	b.n	8013634 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013624:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013628:	3301      	adds	r3, #1
 801362a:	b2db      	uxtb	r3, r3
 801362c:	b25a      	sxtb	r2, r3
 801362e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013630:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013634:	2301      	movs	r3, #1
 8013636:	637b      	str	r3, [r7, #52]	; 0x34
 8013638:	e001      	b.n	801363e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801363a:	2300      	movs	r3, #0
 801363c:	637b      	str	r3, [r7, #52]	; 0x34
 801363e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013640:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013642:	693b      	ldr	r3, [r7, #16]
 8013644:	f383 8811 	msr	BASEPRI, r3
}
 8013648:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801364a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801364c:	4618      	mov	r0, r3
 801364e:	3738      	adds	r7, #56	; 0x38
 8013650:	46bd      	mov	sp, r7
 8013652:	bd80      	pop	{r7, pc}

08013654 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013654:	b580      	push	{r7, lr}
 8013656:	b086      	sub	sp, #24
 8013658:	af00      	add	r7, sp, #0
 801365a:	60f8      	str	r0, [r7, #12]
 801365c:	60b9      	str	r1, [r7, #8]
 801365e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013660:	2300      	movs	r3, #0
 8013662:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013664:	68fb      	ldr	r3, [r7, #12]
 8013666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013668:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801366e:	2b00      	cmp	r3, #0
 8013670:	d10d      	bne.n	801368e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d14d      	bne.n	8013716 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	689b      	ldr	r3, [r3, #8]
 801367e:	4618      	mov	r0, r3
 8013680:	f000 fedc 	bl	801443c <xTaskPriorityDisinherit>
 8013684:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	2200      	movs	r2, #0
 801368a:	609a      	str	r2, [r3, #8]
 801368c:	e043      	b.n	8013716 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d119      	bne.n	80136c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	6858      	ldr	r0, [r3, #4]
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801369c:	461a      	mov	r2, r3
 801369e:	68b9      	ldr	r1, [r7, #8]
 80136a0:	f002 fb56 	bl	8015d50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	685a      	ldr	r2, [r3, #4]
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80136ac:	441a      	add	r2, r3
 80136ae:	68fb      	ldr	r3, [r7, #12]
 80136b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	685a      	ldr	r2, [r3, #4]
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	689b      	ldr	r3, [r3, #8]
 80136ba:	429a      	cmp	r2, r3
 80136bc:	d32b      	bcc.n	8013716 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	681a      	ldr	r2, [r3, #0]
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	605a      	str	r2, [r3, #4]
 80136c6:	e026      	b.n	8013716 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	68d8      	ldr	r0, [r3, #12]
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80136d0:	461a      	mov	r2, r3
 80136d2:	68b9      	ldr	r1, [r7, #8]
 80136d4:	f002 fb3c 	bl	8015d50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	68da      	ldr	r2, [r3, #12]
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80136e0:	425b      	negs	r3, r3
 80136e2:	441a      	add	r2, r3
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	68da      	ldr	r2, [r3, #12]
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	429a      	cmp	r2, r3
 80136f2:	d207      	bcs.n	8013704 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	689a      	ldr	r2, [r3, #8]
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80136fc:	425b      	negs	r3, r3
 80136fe:	441a      	add	r2, r3
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2b02      	cmp	r3, #2
 8013708:	d105      	bne.n	8013716 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801370a:	693b      	ldr	r3, [r7, #16]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d002      	beq.n	8013716 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013710:	693b      	ldr	r3, [r7, #16]
 8013712:	3b01      	subs	r3, #1
 8013714:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013716:	693b      	ldr	r3, [r7, #16]
 8013718:	1c5a      	adds	r2, r3, #1
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801371e:	697b      	ldr	r3, [r7, #20]
}
 8013720:	4618      	mov	r0, r3
 8013722:	3718      	adds	r7, #24
 8013724:	46bd      	mov	sp, r7
 8013726:	bd80      	pop	{r7, pc}

08013728 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b082      	sub	sp, #8
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
 8013730:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013736:	2b00      	cmp	r3, #0
 8013738:	d018      	beq.n	801376c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	68da      	ldr	r2, [r3, #12]
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013742:	441a      	add	r2, r3
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	68da      	ldr	r2, [r3, #12]
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	689b      	ldr	r3, [r3, #8]
 8013750:	429a      	cmp	r2, r3
 8013752:	d303      	bcc.n	801375c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	681a      	ldr	r2, [r3, #0]
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	68d9      	ldr	r1, [r3, #12]
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013764:	461a      	mov	r2, r3
 8013766:	6838      	ldr	r0, [r7, #0]
 8013768:	f002 faf2 	bl	8015d50 <memcpy>
	}
}
 801376c:	bf00      	nop
 801376e:	3708      	adds	r7, #8
 8013770:	46bd      	mov	sp, r7
 8013772:	bd80      	pop	{r7, pc}

08013774 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b084      	sub	sp, #16
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801377c:	f001 fa62 	bl	8014c44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013786:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013788:	e011      	b.n	80137ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801378e:	2b00      	cmp	r3, #0
 8013790:	d012      	beq.n	80137b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	3324      	adds	r3, #36	; 0x24
 8013796:	4618      	mov	r0, r3
 8013798:	f000 fc76 	bl	8014088 <xTaskRemoveFromEventList>
 801379c:	4603      	mov	r3, r0
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d001      	beq.n	80137a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80137a2:	f000 fd4b 	bl	801423c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80137a6:	7bfb      	ldrb	r3, [r7, #15]
 80137a8:	3b01      	subs	r3, #1
 80137aa:	b2db      	uxtb	r3, r3
 80137ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80137ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	dce9      	bgt.n	801378a <prvUnlockQueue+0x16>
 80137b6:	e000      	b.n	80137ba <prvUnlockQueue+0x46>
					break;
 80137b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	22ff      	movs	r2, #255	; 0xff
 80137be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80137c2:	f001 fa6f 	bl	8014ca4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80137c6:	f001 fa3d 	bl	8014c44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80137d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80137d2:	e011      	b.n	80137f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	691b      	ldr	r3, [r3, #16]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d012      	beq.n	8013802 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	3310      	adds	r3, #16
 80137e0:	4618      	mov	r0, r3
 80137e2:	f000 fc51 	bl	8014088 <xTaskRemoveFromEventList>
 80137e6:	4603      	mov	r3, r0
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d001      	beq.n	80137f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80137ec:	f000 fd26 	bl	801423c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80137f0:	7bbb      	ldrb	r3, [r7, #14]
 80137f2:	3b01      	subs	r3, #1
 80137f4:	b2db      	uxtb	r3, r3
 80137f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80137f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	dce9      	bgt.n	80137d4 <prvUnlockQueue+0x60>
 8013800:	e000      	b.n	8013804 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013802:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	22ff      	movs	r2, #255	; 0xff
 8013808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801380c:	f001 fa4a 	bl	8014ca4 <vPortExitCritical>
}
 8013810:	bf00      	nop
 8013812:	3710      	adds	r7, #16
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}

08013818 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b084      	sub	sp, #16
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013820:	f001 fa10 	bl	8014c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013828:	2b00      	cmp	r3, #0
 801382a:	d102      	bne.n	8013832 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801382c:	2301      	movs	r3, #1
 801382e:	60fb      	str	r3, [r7, #12]
 8013830:	e001      	b.n	8013836 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013832:	2300      	movs	r3, #0
 8013834:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013836:	f001 fa35 	bl	8014ca4 <vPortExitCritical>

	return xReturn;
 801383a:	68fb      	ldr	r3, [r7, #12]
}
 801383c:	4618      	mov	r0, r3
 801383e:	3710      	adds	r7, #16
 8013840:	46bd      	mov	sp, r7
 8013842:	bd80      	pop	{r7, pc}

08013844 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013844:	b580      	push	{r7, lr}
 8013846:	b084      	sub	sp, #16
 8013848:	af00      	add	r7, sp, #0
 801384a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801384c:	f001 f9fa 	bl	8014c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013858:	429a      	cmp	r2, r3
 801385a:	d102      	bne.n	8013862 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801385c:	2301      	movs	r3, #1
 801385e:	60fb      	str	r3, [r7, #12]
 8013860:	e001      	b.n	8013866 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013862:	2300      	movs	r3, #0
 8013864:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013866:	f001 fa1d 	bl	8014ca4 <vPortExitCritical>

	return xReturn;
 801386a:	68fb      	ldr	r3, [r7, #12]
}
 801386c:	4618      	mov	r0, r3
 801386e:	3710      	adds	r7, #16
 8013870:	46bd      	mov	sp, r7
 8013872:	bd80      	pop	{r7, pc}

08013874 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013874:	b580      	push	{r7, lr}
 8013876:	b08e      	sub	sp, #56	; 0x38
 8013878:	af04      	add	r7, sp, #16
 801387a:	60f8      	str	r0, [r7, #12]
 801387c:	60b9      	str	r1, [r7, #8]
 801387e:	607a      	str	r2, [r7, #4]
 8013880:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013884:	2b00      	cmp	r3, #0
 8013886:	d10a      	bne.n	801389e <xTaskCreateStatic+0x2a>
	__asm volatile
 8013888:	f04f 0350 	mov.w	r3, #80	; 0x50
 801388c:	f383 8811 	msr	BASEPRI, r3
 8013890:	f3bf 8f6f 	isb	sy
 8013894:	f3bf 8f4f 	dsb	sy
 8013898:	623b      	str	r3, [r7, #32]
}
 801389a:	bf00      	nop
 801389c:	e7fe      	b.n	801389c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801389e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d10a      	bne.n	80138ba <xTaskCreateStatic+0x46>
	__asm volatile
 80138a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138a8:	f383 8811 	msr	BASEPRI, r3
 80138ac:	f3bf 8f6f 	isb	sy
 80138b0:	f3bf 8f4f 	dsb	sy
 80138b4:	61fb      	str	r3, [r7, #28]
}
 80138b6:	bf00      	nop
 80138b8:	e7fe      	b.n	80138b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80138ba:	2354      	movs	r3, #84	; 0x54
 80138bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80138be:	693b      	ldr	r3, [r7, #16]
 80138c0:	2b54      	cmp	r3, #84	; 0x54
 80138c2:	d00a      	beq.n	80138da <xTaskCreateStatic+0x66>
	__asm volatile
 80138c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138c8:	f383 8811 	msr	BASEPRI, r3
 80138cc:	f3bf 8f6f 	isb	sy
 80138d0:	f3bf 8f4f 	dsb	sy
 80138d4:	61bb      	str	r3, [r7, #24]
}
 80138d6:	bf00      	nop
 80138d8:	e7fe      	b.n	80138d8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80138da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80138dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d01e      	beq.n	8013920 <xTaskCreateStatic+0xac>
 80138e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d01b      	beq.n	8013920 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80138e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80138ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80138f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80138f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138f4:	2202      	movs	r2, #2
 80138f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80138fa:	2300      	movs	r3, #0
 80138fc:	9303      	str	r3, [sp, #12]
 80138fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013900:	9302      	str	r3, [sp, #8]
 8013902:	f107 0314 	add.w	r3, r7, #20
 8013906:	9301      	str	r3, [sp, #4]
 8013908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801390a:	9300      	str	r3, [sp, #0]
 801390c:	683b      	ldr	r3, [r7, #0]
 801390e:	687a      	ldr	r2, [r7, #4]
 8013910:	68b9      	ldr	r1, [r7, #8]
 8013912:	68f8      	ldr	r0, [r7, #12]
 8013914:	f000 f850 	bl	80139b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013918:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801391a:	f000 f8d5 	bl	8013ac8 <prvAddNewTaskToReadyList>
 801391e:	e001      	b.n	8013924 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8013920:	2300      	movs	r3, #0
 8013922:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013924:	697b      	ldr	r3, [r7, #20]
	}
 8013926:	4618      	mov	r0, r3
 8013928:	3728      	adds	r7, #40	; 0x28
 801392a:	46bd      	mov	sp, r7
 801392c:	bd80      	pop	{r7, pc}

0801392e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801392e:	b580      	push	{r7, lr}
 8013930:	b08c      	sub	sp, #48	; 0x30
 8013932:	af04      	add	r7, sp, #16
 8013934:	60f8      	str	r0, [r7, #12]
 8013936:	60b9      	str	r1, [r7, #8]
 8013938:	603b      	str	r3, [r7, #0]
 801393a:	4613      	mov	r3, r2
 801393c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801393e:	88fb      	ldrh	r3, [r7, #6]
 8013940:	009b      	lsls	r3, r3, #2
 8013942:	4618      	mov	r0, r3
 8013944:	f001 faa0 	bl	8014e88 <pvPortMalloc>
 8013948:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801394a:	697b      	ldr	r3, [r7, #20]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d00e      	beq.n	801396e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013950:	2054      	movs	r0, #84	; 0x54
 8013952:	f001 fa99 	bl	8014e88 <pvPortMalloc>
 8013956:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013958:	69fb      	ldr	r3, [r7, #28]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d003      	beq.n	8013966 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801395e:	69fb      	ldr	r3, [r7, #28]
 8013960:	697a      	ldr	r2, [r7, #20]
 8013962:	631a      	str	r2, [r3, #48]	; 0x30
 8013964:	e005      	b.n	8013972 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013966:	6978      	ldr	r0, [r7, #20]
 8013968:	f001 fb52 	bl	8015010 <vPortFree>
 801396c:	e001      	b.n	8013972 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801396e:	2300      	movs	r3, #0
 8013970:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013972:	69fb      	ldr	r3, [r7, #28]
 8013974:	2b00      	cmp	r3, #0
 8013976:	d017      	beq.n	80139a8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013978:	69fb      	ldr	r3, [r7, #28]
 801397a:	2200      	movs	r2, #0
 801397c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013980:	88fa      	ldrh	r2, [r7, #6]
 8013982:	2300      	movs	r3, #0
 8013984:	9303      	str	r3, [sp, #12]
 8013986:	69fb      	ldr	r3, [r7, #28]
 8013988:	9302      	str	r3, [sp, #8]
 801398a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801398c:	9301      	str	r3, [sp, #4]
 801398e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013990:	9300      	str	r3, [sp, #0]
 8013992:	683b      	ldr	r3, [r7, #0]
 8013994:	68b9      	ldr	r1, [r7, #8]
 8013996:	68f8      	ldr	r0, [r7, #12]
 8013998:	f000 f80e 	bl	80139b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801399c:	69f8      	ldr	r0, [r7, #28]
 801399e:	f000 f893 	bl	8013ac8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80139a2:	2301      	movs	r3, #1
 80139a4:	61bb      	str	r3, [r7, #24]
 80139a6:	e002      	b.n	80139ae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80139a8:	f04f 33ff 	mov.w	r3, #4294967295
 80139ac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80139ae:	69bb      	ldr	r3, [r7, #24]
	}
 80139b0:	4618      	mov	r0, r3
 80139b2:	3720      	adds	r7, #32
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}

080139b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b088      	sub	sp, #32
 80139bc:	af00      	add	r7, sp, #0
 80139be:	60f8      	str	r0, [r7, #12]
 80139c0:	60b9      	str	r1, [r7, #8]
 80139c2:	607a      	str	r2, [r7, #4]
 80139c4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80139c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80139d0:	3b01      	subs	r3, #1
 80139d2:	009b      	lsls	r3, r3, #2
 80139d4:	4413      	add	r3, r2
 80139d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80139d8:	69bb      	ldr	r3, [r7, #24]
 80139da:	f023 0307 	bic.w	r3, r3, #7
 80139de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80139e0:	69bb      	ldr	r3, [r7, #24]
 80139e2:	f003 0307 	and.w	r3, r3, #7
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d00a      	beq.n	8013a00 <prvInitialiseNewTask+0x48>
	__asm volatile
 80139ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139ee:	f383 8811 	msr	BASEPRI, r3
 80139f2:	f3bf 8f6f 	isb	sy
 80139f6:	f3bf 8f4f 	dsb	sy
 80139fa:	617b      	str	r3, [r7, #20]
}
 80139fc:	bf00      	nop
 80139fe:	e7fe      	b.n	80139fe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013a00:	68bb      	ldr	r3, [r7, #8]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d01f      	beq.n	8013a46 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013a06:	2300      	movs	r3, #0
 8013a08:	61fb      	str	r3, [r7, #28]
 8013a0a:	e012      	b.n	8013a32 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013a0c:	68ba      	ldr	r2, [r7, #8]
 8013a0e:	69fb      	ldr	r3, [r7, #28]
 8013a10:	4413      	add	r3, r2
 8013a12:	7819      	ldrb	r1, [r3, #0]
 8013a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a16:	69fb      	ldr	r3, [r7, #28]
 8013a18:	4413      	add	r3, r2
 8013a1a:	3334      	adds	r3, #52	; 0x34
 8013a1c:	460a      	mov	r2, r1
 8013a1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013a20:	68ba      	ldr	r2, [r7, #8]
 8013a22:	69fb      	ldr	r3, [r7, #28]
 8013a24:	4413      	add	r3, r2
 8013a26:	781b      	ldrb	r3, [r3, #0]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d006      	beq.n	8013a3a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013a2c:	69fb      	ldr	r3, [r7, #28]
 8013a2e:	3301      	adds	r3, #1
 8013a30:	61fb      	str	r3, [r7, #28]
 8013a32:	69fb      	ldr	r3, [r7, #28]
 8013a34:	2b0f      	cmp	r3, #15
 8013a36:	d9e9      	bls.n	8013a0c <prvInitialiseNewTask+0x54>
 8013a38:	e000      	b.n	8013a3c <prvInitialiseNewTask+0x84>
			{
				break;
 8013a3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a3e:	2200      	movs	r2, #0
 8013a40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013a44:	e003      	b.n	8013a4e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a48:	2200      	movs	r2, #0
 8013a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a50:	2b06      	cmp	r3, #6
 8013a52:	d901      	bls.n	8013a58 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013a54:	2306      	movs	r3, #6
 8013a56:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a5c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a62:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8013a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a66:	2200      	movs	r2, #0
 8013a68:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a6c:	3304      	adds	r3, #4
 8013a6e:	4618      	mov	r0, r3
 8013a70:	f7ff f8d9 	bl	8012c26 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a76:	3318      	adds	r3, #24
 8013a78:	4618      	mov	r0, r3
 8013a7a:	f7ff f8d4 	bl	8012c26 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a86:	f1c3 0207 	rsb	r2, r3, #7
 8013a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a92:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a96:	2200      	movs	r2, #0
 8013a98:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013aa2:	683a      	ldr	r2, [r7, #0]
 8013aa4:	68f9      	ldr	r1, [r7, #12]
 8013aa6:	69b8      	ldr	r0, [r7, #24]
 8013aa8:	f000 ff9e 	bl	80149e8 <pxPortInitialiseStack>
 8013aac:	4602      	mov	r2, r0
 8013aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ab0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d002      	beq.n	8013abe <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013abc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013abe:	bf00      	nop
 8013ac0:	3720      	adds	r7, #32
 8013ac2:	46bd      	mov	sp, r7
 8013ac4:	bd80      	pop	{r7, pc}
	...

08013ac8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013ac8:	b580      	push	{r7, lr}
 8013aca:	b082      	sub	sp, #8
 8013acc:	af00      	add	r7, sp, #0
 8013ace:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013ad0:	f001 f8b8 	bl	8014c44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013ad4:	4b2a      	ldr	r3, [pc, #168]	; (8013b80 <prvAddNewTaskToReadyList+0xb8>)
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	3301      	adds	r3, #1
 8013ada:	4a29      	ldr	r2, [pc, #164]	; (8013b80 <prvAddNewTaskToReadyList+0xb8>)
 8013adc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013ade:	4b29      	ldr	r3, [pc, #164]	; (8013b84 <prvAddNewTaskToReadyList+0xbc>)
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d109      	bne.n	8013afa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013ae6:	4a27      	ldr	r2, [pc, #156]	; (8013b84 <prvAddNewTaskToReadyList+0xbc>)
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013aec:	4b24      	ldr	r3, [pc, #144]	; (8013b80 <prvAddNewTaskToReadyList+0xb8>)
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	2b01      	cmp	r3, #1
 8013af2:	d110      	bne.n	8013b16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013af4:	f000 fbc6 	bl	8014284 <prvInitialiseTaskLists>
 8013af8:	e00d      	b.n	8013b16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013afa:	4b23      	ldr	r3, [pc, #140]	; (8013b88 <prvAddNewTaskToReadyList+0xc0>)
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d109      	bne.n	8013b16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013b02:	4b20      	ldr	r3, [pc, #128]	; (8013b84 <prvAddNewTaskToReadyList+0xbc>)
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b0c:	429a      	cmp	r2, r3
 8013b0e:	d802      	bhi.n	8013b16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013b10:	4a1c      	ldr	r2, [pc, #112]	; (8013b84 <prvAddNewTaskToReadyList+0xbc>)
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013b16:	4b1d      	ldr	r3, [pc, #116]	; (8013b8c <prvAddNewTaskToReadyList+0xc4>)
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	3301      	adds	r3, #1
 8013b1c:	4a1b      	ldr	r2, [pc, #108]	; (8013b8c <prvAddNewTaskToReadyList+0xc4>)
 8013b1e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b24:	2201      	movs	r2, #1
 8013b26:	409a      	lsls	r2, r3
 8013b28:	4b19      	ldr	r3, [pc, #100]	; (8013b90 <prvAddNewTaskToReadyList+0xc8>)
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	4313      	orrs	r3, r2
 8013b2e:	4a18      	ldr	r2, [pc, #96]	; (8013b90 <prvAddNewTaskToReadyList+0xc8>)
 8013b30:	6013      	str	r3, [r2, #0]
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b36:	4613      	mov	r3, r2
 8013b38:	009b      	lsls	r3, r3, #2
 8013b3a:	4413      	add	r3, r2
 8013b3c:	009b      	lsls	r3, r3, #2
 8013b3e:	4a15      	ldr	r2, [pc, #84]	; (8013b94 <prvAddNewTaskToReadyList+0xcc>)
 8013b40:	441a      	add	r2, r3
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	3304      	adds	r3, #4
 8013b46:	4619      	mov	r1, r3
 8013b48:	4610      	mov	r0, r2
 8013b4a:	f7ff f879 	bl	8012c40 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013b4e:	f001 f8a9 	bl	8014ca4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013b52:	4b0d      	ldr	r3, [pc, #52]	; (8013b88 <prvAddNewTaskToReadyList+0xc0>)
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d00e      	beq.n	8013b78 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013b5a:	4b0a      	ldr	r3, [pc, #40]	; (8013b84 <prvAddNewTaskToReadyList+0xbc>)
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b64:	429a      	cmp	r2, r3
 8013b66:	d207      	bcs.n	8013b78 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013b68:	4b0b      	ldr	r3, [pc, #44]	; (8013b98 <prvAddNewTaskToReadyList+0xd0>)
 8013b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b6e:	601a      	str	r2, [r3, #0]
 8013b70:	f3bf 8f4f 	dsb	sy
 8013b74:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013b78:	bf00      	nop
 8013b7a:	3708      	adds	r7, #8
 8013b7c:	46bd      	mov	sp, r7
 8013b7e:	bd80      	pop	{r7, pc}
 8013b80:	2000296c 	.word	0x2000296c
 8013b84:	2000286c 	.word	0x2000286c
 8013b88:	20002978 	.word	0x20002978
 8013b8c:	20002988 	.word	0x20002988
 8013b90:	20002974 	.word	0x20002974
 8013b94:	20002870 	.word	0x20002870
 8013b98:	e000ed04 	.word	0xe000ed04

08013b9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b084      	sub	sp, #16
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d017      	beq.n	8013bde <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013bae:	4b13      	ldr	r3, [pc, #76]	; (8013bfc <vTaskDelay+0x60>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d00a      	beq.n	8013bcc <vTaskDelay+0x30>
	__asm volatile
 8013bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bba:	f383 8811 	msr	BASEPRI, r3
 8013bbe:	f3bf 8f6f 	isb	sy
 8013bc2:	f3bf 8f4f 	dsb	sy
 8013bc6:	60bb      	str	r3, [r7, #8]
}
 8013bc8:	bf00      	nop
 8013bca:	e7fe      	b.n	8013bca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013bcc:	f000 f87a 	bl	8013cc4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013bd0:	2100      	movs	r1, #0
 8013bd2:	6878      	ldr	r0, [r7, #4]
 8013bd4:	f000 fea2 	bl	801491c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013bd8:	f000 f882 	bl	8013ce0 <xTaskResumeAll>
 8013bdc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d107      	bne.n	8013bf4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8013be4:	4b06      	ldr	r3, [pc, #24]	; (8013c00 <vTaskDelay+0x64>)
 8013be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013bea:	601a      	str	r2, [r3, #0]
 8013bec:	f3bf 8f4f 	dsb	sy
 8013bf0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013bf4:	bf00      	nop
 8013bf6:	3710      	adds	r7, #16
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}
 8013bfc:	20002994 	.word	0x20002994
 8013c00:	e000ed04 	.word	0xe000ed04

08013c04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b08a      	sub	sp, #40	; 0x28
 8013c08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013c0e:	2300      	movs	r3, #0
 8013c10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013c12:	463a      	mov	r2, r7
 8013c14:	1d39      	adds	r1, r7, #4
 8013c16:	f107 0308 	add.w	r3, r7, #8
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	f7ee fcfc 	bl	8002618 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013c20:	6839      	ldr	r1, [r7, #0]
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	68ba      	ldr	r2, [r7, #8]
 8013c26:	9202      	str	r2, [sp, #8]
 8013c28:	9301      	str	r3, [sp, #4]
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	9300      	str	r3, [sp, #0]
 8013c2e:	2300      	movs	r3, #0
 8013c30:	460a      	mov	r2, r1
 8013c32:	491e      	ldr	r1, [pc, #120]	; (8013cac <vTaskStartScheduler+0xa8>)
 8013c34:	481e      	ldr	r0, [pc, #120]	; (8013cb0 <vTaskStartScheduler+0xac>)
 8013c36:	f7ff fe1d 	bl	8013874 <xTaskCreateStatic>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	4a1d      	ldr	r2, [pc, #116]	; (8013cb4 <vTaskStartScheduler+0xb0>)
 8013c3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013c40:	4b1c      	ldr	r3, [pc, #112]	; (8013cb4 <vTaskStartScheduler+0xb0>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d002      	beq.n	8013c4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013c48:	2301      	movs	r3, #1
 8013c4a:	617b      	str	r3, [r7, #20]
 8013c4c:	e001      	b.n	8013c52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013c4e:	2300      	movs	r3, #0
 8013c50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013c52:	697b      	ldr	r3, [r7, #20]
 8013c54:	2b01      	cmp	r3, #1
 8013c56:	d116      	bne.n	8013c86 <vTaskStartScheduler+0x82>
	__asm volatile
 8013c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c5c:	f383 8811 	msr	BASEPRI, r3
 8013c60:	f3bf 8f6f 	isb	sy
 8013c64:	f3bf 8f4f 	dsb	sy
 8013c68:	613b      	str	r3, [r7, #16]
}
 8013c6a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013c6c:	4b12      	ldr	r3, [pc, #72]	; (8013cb8 <vTaskStartScheduler+0xb4>)
 8013c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8013c72:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013c74:	4b11      	ldr	r3, [pc, #68]	; (8013cbc <vTaskStartScheduler+0xb8>)
 8013c76:	2201      	movs	r2, #1
 8013c78:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013c7a:	4b11      	ldr	r3, [pc, #68]	; (8013cc0 <vTaskStartScheduler+0xbc>)
 8013c7c:	2200      	movs	r2, #0
 8013c7e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013c80:	f000 ff3e 	bl	8014b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013c84:	e00e      	b.n	8013ca4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013c86:	697b      	ldr	r3, [r7, #20]
 8013c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c8c:	d10a      	bne.n	8013ca4 <vTaskStartScheduler+0xa0>
	__asm volatile
 8013c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c92:	f383 8811 	msr	BASEPRI, r3
 8013c96:	f3bf 8f6f 	isb	sy
 8013c9a:	f3bf 8f4f 	dsb	sy
 8013c9e:	60fb      	str	r3, [r7, #12]
}
 8013ca0:	bf00      	nop
 8013ca2:	e7fe      	b.n	8013ca2 <vTaskStartScheduler+0x9e>
}
 8013ca4:	bf00      	nop
 8013ca6:	3718      	adds	r7, #24
 8013ca8:	46bd      	mov	sp, r7
 8013caa:	bd80      	pop	{r7, pc}
 8013cac:	0801c274 	.word	0x0801c274
 8013cb0:	08014255 	.word	0x08014255
 8013cb4:	20002990 	.word	0x20002990
 8013cb8:	2000298c 	.word	0x2000298c
 8013cbc:	20002978 	.word	0x20002978
 8013cc0:	20002970 	.word	0x20002970

08013cc4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013cc4:	b480      	push	{r7}
 8013cc6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8013cc8:	4b04      	ldr	r3, [pc, #16]	; (8013cdc <vTaskSuspendAll+0x18>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	3301      	adds	r3, #1
 8013cce:	4a03      	ldr	r2, [pc, #12]	; (8013cdc <vTaskSuspendAll+0x18>)
 8013cd0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8013cd2:	bf00      	nop
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cda:	4770      	bx	lr
 8013cdc:	20002994 	.word	0x20002994

08013ce0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b084      	sub	sp, #16
 8013ce4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013cea:	2300      	movs	r3, #0
 8013cec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013cee:	4b41      	ldr	r3, [pc, #260]	; (8013df4 <xTaskResumeAll+0x114>)
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d10a      	bne.n	8013d0c <xTaskResumeAll+0x2c>
	__asm volatile
 8013cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cfa:	f383 8811 	msr	BASEPRI, r3
 8013cfe:	f3bf 8f6f 	isb	sy
 8013d02:	f3bf 8f4f 	dsb	sy
 8013d06:	603b      	str	r3, [r7, #0]
}
 8013d08:	bf00      	nop
 8013d0a:	e7fe      	b.n	8013d0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013d0c:	f000 ff9a 	bl	8014c44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013d10:	4b38      	ldr	r3, [pc, #224]	; (8013df4 <xTaskResumeAll+0x114>)
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	3b01      	subs	r3, #1
 8013d16:	4a37      	ldr	r2, [pc, #220]	; (8013df4 <xTaskResumeAll+0x114>)
 8013d18:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013d1a:	4b36      	ldr	r3, [pc, #216]	; (8013df4 <xTaskResumeAll+0x114>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d161      	bne.n	8013de6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013d22:	4b35      	ldr	r3, [pc, #212]	; (8013df8 <xTaskResumeAll+0x118>)
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d05d      	beq.n	8013de6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013d2a:	e02e      	b.n	8013d8a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d2c:	4b33      	ldr	r3, [pc, #204]	; (8013dfc <xTaskResumeAll+0x11c>)
 8013d2e:	68db      	ldr	r3, [r3, #12]
 8013d30:	68db      	ldr	r3, [r3, #12]
 8013d32:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	3318      	adds	r3, #24
 8013d38:	4618      	mov	r0, r3
 8013d3a:	f7fe ffde 	bl	8012cfa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	3304      	adds	r3, #4
 8013d42:	4618      	mov	r0, r3
 8013d44:	f7fe ffd9 	bl	8012cfa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d4c:	2201      	movs	r2, #1
 8013d4e:	409a      	lsls	r2, r3
 8013d50:	4b2b      	ldr	r3, [pc, #172]	; (8013e00 <xTaskResumeAll+0x120>)
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	4313      	orrs	r3, r2
 8013d56:	4a2a      	ldr	r2, [pc, #168]	; (8013e00 <xTaskResumeAll+0x120>)
 8013d58:	6013      	str	r3, [r2, #0]
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d5e:	4613      	mov	r3, r2
 8013d60:	009b      	lsls	r3, r3, #2
 8013d62:	4413      	add	r3, r2
 8013d64:	009b      	lsls	r3, r3, #2
 8013d66:	4a27      	ldr	r2, [pc, #156]	; (8013e04 <xTaskResumeAll+0x124>)
 8013d68:	441a      	add	r2, r3
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	3304      	adds	r3, #4
 8013d6e:	4619      	mov	r1, r3
 8013d70:	4610      	mov	r0, r2
 8013d72:	f7fe ff65 	bl	8012c40 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d7a:	4b23      	ldr	r3, [pc, #140]	; (8013e08 <xTaskResumeAll+0x128>)
 8013d7c:	681b      	ldr	r3, [r3, #0]
 8013d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d80:	429a      	cmp	r2, r3
 8013d82:	d302      	bcc.n	8013d8a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8013d84:	4b21      	ldr	r3, [pc, #132]	; (8013e0c <xTaskResumeAll+0x12c>)
 8013d86:	2201      	movs	r2, #1
 8013d88:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013d8a:	4b1c      	ldr	r3, [pc, #112]	; (8013dfc <xTaskResumeAll+0x11c>)
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d1cc      	bne.n	8013d2c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d001      	beq.n	8013d9c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013d98:	f000 fb12 	bl	80143c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8013d9c:	4b1c      	ldr	r3, [pc, #112]	; (8013e10 <xTaskResumeAll+0x130>)
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d010      	beq.n	8013dca <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013da8:	f000 f836 	bl	8013e18 <xTaskIncrementTick>
 8013dac:	4603      	mov	r3, r0
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d002      	beq.n	8013db8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8013db2:	4b16      	ldr	r3, [pc, #88]	; (8013e0c <xTaskResumeAll+0x12c>)
 8013db4:	2201      	movs	r2, #1
 8013db6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	3b01      	subs	r3, #1
 8013dbc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d1f1      	bne.n	8013da8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8013dc4:	4b12      	ldr	r3, [pc, #72]	; (8013e10 <xTaskResumeAll+0x130>)
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013dca:	4b10      	ldr	r3, [pc, #64]	; (8013e0c <xTaskResumeAll+0x12c>)
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d009      	beq.n	8013de6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013dd2:	2301      	movs	r3, #1
 8013dd4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013dd6:	4b0f      	ldr	r3, [pc, #60]	; (8013e14 <xTaskResumeAll+0x134>)
 8013dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ddc:	601a      	str	r2, [r3, #0]
 8013dde:	f3bf 8f4f 	dsb	sy
 8013de2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013de6:	f000 ff5d 	bl	8014ca4 <vPortExitCritical>

	return xAlreadyYielded;
 8013dea:	68bb      	ldr	r3, [r7, #8]
}
 8013dec:	4618      	mov	r0, r3
 8013dee:	3710      	adds	r7, #16
 8013df0:	46bd      	mov	sp, r7
 8013df2:	bd80      	pop	{r7, pc}
 8013df4:	20002994 	.word	0x20002994
 8013df8:	2000296c 	.word	0x2000296c
 8013dfc:	2000292c 	.word	0x2000292c
 8013e00:	20002974 	.word	0x20002974
 8013e04:	20002870 	.word	0x20002870
 8013e08:	2000286c 	.word	0x2000286c
 8013e0c:	20002980 	.word	0x20002980
 8013e10:	2000297c 	.word	0x2000297c
 8013e14:	e000ed04 	.word	0xe000ed04

08013e18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b086      	sub	sp, #24
 8013e1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013e1e:	2300      	movs	r3, #0
 8013e20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e22:	4b4e      	ldr	r3, [pc, #312]	; (8013f5c <xTaskIncrementTick+0x144>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	f040 8088 	bne.w	8013f3c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013e2c:	4b4c      	ldr	r3, [pc, #304]	; (8013f60 <xTaskIncrementTick+0x148>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	3301      	adds	r3, #1
 8013e32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013e34:	4a4a      	ldr	r2, [pc, #296]	; (8013f60 <xTaskIncrementTick+0x148>)
 8013e36:	693b      	ldr	r3, [r7, #16]
 8013e38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013e3a:	693b      	ldr	r3, [r7, #16]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d120      	bne.n	8013e82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8013e40:	4b48      	ldr	r3, [pc, #288]	; (8013f64 <xTaskIncrementTick+0x14c>)
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d00a      	beq.n	8013e60 <xTaskIncrementTick+0x48>
	__asm volatile
 8013e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e4e:	f383 8811 	msr	BASEPRI, r3
 8013e52:	f3bf 8f6f 	isb	sy
 8013e56:	f3bf 8f4f 	dsb	sy
 8013e5a:	603b      	str	r3, [r7, #0]
}
 8013e5c:	bf00      	nop
 8013e5e:	e7fe      	b.n	8013e5e <xTaskIncrementTick+0x46>
 8013e60:	4b40      	ldr	r3, [pc, #256]	; (8013f64 <xTaskIncrementTick+0x14c>)
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	60fb      	str	r3, [r7, #12]
 8013e66:	4b40      	ldr	r3, [pc, #256]	; (8013f68 <xTaskIncrementTick+0x150>)
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	4a3e      	ldr	r2, [pc, #248]	; (8013f64 <xTaskIncrementTick+0x14c>)
 8013e6c:	6013      	str	r3, [r2, #0]
 8013e6e:	4a3e      	ldr	r2, [pc, #248]	; (8013f68 <xTaskIncrementTick+0x150>)
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	6013      	str	r3, [r2, #0]
 8013e74:	4b3d      	ldr	r3, [pc, #244]	; (8013f6c <xTaskIncrementTick+0x154>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	3301      	adds	r3, #1
 8013e7a:	4a3c      	ldr	r2, [pc, #240]	; (8013f6c <xTaskIncrementTick+0x154>)
 8013e7c:	6013      	str	r3, [r2, #0]
 8013e7e:	f000 fa9f 	bl	80143c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013e82:	4b3b      	ldr	r3, [pc, #236]	; (8013f70 <xTaskIncrementTick+0x158>)
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	693a      	ldr	r2, [r7, #16]
 8013e88:	429a      	cmp	r2, r3
 8013e8a:	d348      	bcc.n	8013f1e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013e8c:	4b35      	ldr	r3, [pc, #212]	; (8013f64 <xTaskIncrementTick+0x14c>)
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d104      	bne.n	8013ea0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013e96:	4b36      	ldr	r3, [pc, #216]	; (8013f70 <xTaskIncrementTick+0x158>)
 8013e98:	f04f 32ff 	mov.w	r2, #4294967295
 8013e9c:	601a      	str	r2, [r3, #0]
					break;
 8013e9e:	e03e      	b.n	8013f1e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ea0:	4b30      	ldr	r3, [pc, #192]	; (8013f64 <xTaskIncrementTick+0x14c>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	68db      	ldr	r3, [r3, #12]
 8013ea6:	68db      	ldr	r3, [r3, #12]
 8013ea8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013eaa:	68bb      	ldr	r3, [r7, #8]
 8013eac:	685b      	ldr	r3, [r3, #4]
 8013eae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013eb0:	693a      	ldr	r2, [r7, #16]
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	429a      	cmp	r2, r3
 8013eb6:	d203      	bcs.n	8013ec0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013eb8:	4a2d      	ldr	r2, [pc, #180]	; (8013f70 <xTaskIncrementTick+0x158>)
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013ebe:	e02e      	b.n	8013f1e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013ec0:	68bb      	ldr	r3, [r7, #8]
 8013ec2:	3304      	adds	r3, #4
 8013ec4:	4618      	mov	r0, r3
 8013ec6:	f7fe ff18 	bl	8012cfa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013eca:	68bb      	ldr	r3, [r7, #8]
 8013ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d004      	beq.n	8013edc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013ed2:	68bb      	ldr	r3, [r7, #8]
 8013ed4:	3318      	adds	r3, #24
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	f7fe ff0f 	bl	8012cfa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013edc:	68bb      	ldr	r3, [r7, #8]
 8013ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ee0:	2201      	movs	r2, #1
 8013ee2:	409a      	lsls	r2, r3
 8013ee4:	4b23      	ldr	r3, [pc, #140]	; (8013f74 <xTaskIncrementTick+0x15c>)
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	4313      	orrs	r3, r2
 8013eea:	4a22      	ldr	r2, [pc, #136]	; (8013f74 <xTaskIncrementTick+0x15c>)
 8013eec:	6013      	str	r3, [r2, #0]
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ef2:	4613      	mov	r3, r2
 8013ef4:	009b      	lsls	r3, r3, #2
 8013ef6:	4413      	add	r3, r2
 8013ef8:	009b      	lsls	r3, r3, #2
 8013efa:	4a1f      	ldr	r2, [pc, #124]	; (8013f78 <xTaskIncrementTick+0x160>)
 8013efc:	441a      	add	r2, r3
 8013efe:	68bb      	ldr	r3, [r7, #8]
 8013f00:	3304      	adds	r3, #4
 8013f02:	4619      	mov	r1, r3
 8013f04:	4610      	mov	r0, r2
 8013f06:	f7fe fe9b 	bl	8012c40 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013f0a:	68bb      	ldr	r3, [r7, #8]
 8013f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f0e:	4b1b      	ldr	r3, [pc, #108]	; (8013f7c <xTaskIncrementTick+0x164>)
 8013f10:	681b      	ldr	r3, [r3, #0]
 8013f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f14:	429a      	cmp	r2, r3
 8013f16:	d3b9      	bcc.n	8013e8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8013f18:	2301      	movs	r3, #1
 8013f1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013f1c:	e7b6      	b.n	8013e8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013f1e:	4b17      	ldr	r3, [pc, #92]	; (8013f7c <xTaskIncrementTick+0x164>)
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f24:	4914      	ldr	r1, [pc, #80]	; (8013f78 <xTaskIncrementTick+0x160>)
 8013f26:	4613      	mov	r3, r2
 8013f28:	009b      	lsls	r3, r3, #2
 8013f2a:	4413      	add	r3, r2
 8013f2c:	009b      	lsls	r3, r3, #2
 8013f2e:	440b      	add	r3, r1
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	2b01      	cmp	r3, #1
 8013f34:	d907      	bls.n	8013f46 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8013f36:	2301      	movs	r3, #1
 8013f38:	617b      	str	r3, [r7, #20]
 8013f3a:	e004      	b.n	8013f46 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8013f3c:	4b10      	ldr	r3, [pc, #64]	; (8013f80 <xTaskIncrementTick+0x168>)
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	3301      	adds	r3, #1
 8013f42:	4a0f      	ldr	r2, [pc, #60]	; (8013f80 <xTaskIncrementTick+0x168>)
 8013f44:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013f46:	4b0f      	ldr	r3, [pc, #60]	; (8013f84 <xTaskIncrementTick+0x16c>)
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	d001      	beq.n	8013f52 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8013f4e:	2301      	movs	r3, #1
 8013f50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013f52:	697b      	ldr	r3, [r7, #20]
}
 8013f54:	4618      	mov	r0, r3
 8013f56:	3718      	adds	r7, #24
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	bd80      	pop	{r7, pc}
 8013f5c:	20002994 	.word	0x20002994
 8013f60:	20002970 	.word	0x20002970
 8013f64:	20002924 	.word	0x20002924
 8013f68:	20002928 	.word	0x20002928
 8013f6c:	20002984 	.word	0x20002984
 8013f70:	2000298c 	.word	0x2000298c
 8013f74:	20002974 	.word	0x20002974
 8013f78:	20002870 	.word	0x20002870
 8013f7c:	2000286c 	.word	0x2000286c
 8013f80:	2000297c 	.word	0x2000297c
 8013f84:	20002980 	.word	0x20002980

08013f88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013f88:	b480      	push	{r7}
 8013f8a:	b087      	sub	sp, #28
 8013f8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013f8e:	4b27      	ldr	r3, [pc, #156]	; (801402c <vTaskSwitchContext+0xa4>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d003      	beq.n	8013f9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013f96:	4b26      	ldr	r3, [pc, #152]	; (8014030 <vTaskSwitchContext+0xa8>)
 8013f98:	2201      	movs	r2, #1
 8013f9a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013f9c:	e03f      	b.n	801401e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8013f9e:	4b24      	ldr	r3, [pc, #144]	; (8014030 <vTaskSwitchContext+0xa8>)
 8013fa0:	2200      	movs	r2, #0
 8013fa2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013fa4:	4b23      	ldr	r3, [pc, #140]	; (8014034 <vTaskSwitchContext+0xac>)
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	fab3 f383 	clz	r3, r3
 8013fb0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013fb2:	7afb      	ldrb	r3, [r7, #11]
 8013fb4:	f1c3 031f 	rsb	r3, r3, #31
 8013fb8:	617b      	str	r3, [r7, #20]
 8013fba:	491f      	ldr	r1, [pc, #124]	; (8014038 <vTaskSwitchContext+0xb0>)
 8013fbc:	697a      	ldr	r2, [r7, #20]
 8013fbe:	4613      	mov	r3, r2
 8013fc0:	009b      	lsls	r3, r3, #2
 8013fc2:	4413      	add	r3, r2
 8013fc4:	009b      	lsls	r3, r3, #2
 8013fc6:	440b      	add	r3, r1
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d10a      	bne.n	8013fe4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8013fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fd2:	f383 8811 	msr	BASEPRI, r3
 8013fd6:	f3bf 8f6f 	isb	sy
 8013fda:	f3bf 8f4f 	dsb	sy
 8013fde:	607b      	str	r3, [r7, #4]
}
 8013fe0:	bf00      	nop
 8013fe2:	e7fe      	b.n	8013fe2 <vTaskSwitchContext+0x5a>
 8013fe4:	697a      	ldr	r2, [r7, #20]
 8013fe6:	4613      	mov	r3, r2
 8013fe8:	009b      	lsls	r3, r3, #2
 8013fea:	4413      	add	r3, r2
 8013fec:	009b      	lsls	r3, r3, #2
 8013fee:	4a12      	ldr	r2, [pc, #72]	; (8014038 <vTaskSwitchContext+0xb0>)
 8013ff0:	4413      	add	r3, r2
 8013ff2:	613b      	str	r3, [r7, #16]
 8013ff4:	693b      	ldr	r3, [r7, #16]
 8013ff6:	685b      	ldr	r3, [r3, #4]
 8013ff8:	685a      	ldr	r2, [r3, #4]
 8013ffa:	693b      	ldr	r3, [r7, #16]
 8013ffc:	605a      	str	r2, [r3, #4]
 8013ffe:	693b      	ldr	r3, [r7, #16]
 8014000:	685a      	ldr	r2, [r3, #4]
 8014002:	693b      	ldr	r3, [r7, #16]
 8014004:	3308      	adds	r3, #8
 8014006:	429a      	cmp	r2, r3
 8014008:	d104      	bne.n	8014014 <vTaskSwitchContext+0x8c>
 801400a:	693b      	ldr	r3, [r7, #16]
 801400c:	685b      	ldr	r3, [r3, #4]
 801400e:	685a      	ldr	r2, [r3, #4]
 8014010:	693b      	ldr	r3, [r7, #16]
 8014012:	605a      	str	r2, [r3, #4]
 8014014:	693b      	ldr	r3, [r7, #16]
 8014016:	685b      	ldr	r3, [r3, #4]
 8014018:	68db      	ldr	r3, [r3, #12]
 801401a:	4a08      	ldr	r2, [pc, #32]	; (801403c <vTaskSwitchContext+0xb4>)
 801401c:	6013      	str	r3, [r2, #0]
}
 801401e:	bf00      	nop
 8014020:	371c      	adds	r7, #28
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr
 801402a:	bf00      	nop
 801402c:	20002994 	.word	0x20002994
 8014030:	20002980 	.word	0x20002980
 8014034:	20002974 	.word	0x20002974
 8014038:	20002870 	.word	0x20002870
 801403c:	2000286c 	.word	0x2000286c

08014040 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b084      	sub	sp, #16
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
 8014048:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	2b00      	cmp	r3, #0
 801404e:	d10a      	bne.n	8014066 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014054:	f383 8811 	msr	BASEPRI, r3
 8014058:	f3bf 8f6f 	isb	sy
 801405c:	f3bf 8f4f 	dsb	sy
 8014060:	60fb      	str	r3, [r7, #12]
}
 8014062:	bf00      	nop
 8014064:	e7fe      	b.n	8014064 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014066:	4b07      	ldr	r3, [pc, #28]	; (8014084 <vTaskPlaceOnEventList+0x44>)
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	3318      	adds	r3, #24
 801406c:	4619      	mov	r1, r3
 801406e:	6878      	ldr	r0, [r7, #4]
 8014070:	f7fe fe0a 	bl	8012c88 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014074:	2101      	movs	r1, #1
 8014076:	6838      	ldr	r0, [r7, #0]
 8014078:	f000 fc50 	bl	801491c <prvAddCurrentTaskToDelayedList>
}
 801407c:	bf00      	nop
 801407e:	3710      	adds	r7, #16
 8014080:	46bd      	mov	sp, r7
 8014082:	bd80      	pop	{r7, pc}
 8014084:	2000286c 	.word	0x2000286c

08014088 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014088:	b580      	push	{r7, lr}
 801408a:	b086      	sub	sp, #24
 801408c:	af00      	add	r7, sp, #0
 801408e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	68db      	ldr	r3, [r3, #12]
 8014094:	68db      	ldr	r3, [r3, #12]
 8014096:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014098:	693b      	ldr	r3, [r7, #16]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d10a      	bne.n	80140b4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801409e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140a2:	f383 8811 	msr	BASEPRI, r3
 80140a6:	f3bf 8f6f 	isb	sy
 80140aa:	f3bf 8f4f 	dsb	sy
 80140ae:	60fb      	str	r3, [r7, #12]
}
 80140b0:	bf00      	nop
 80140b2:	e7fe      	b.n	80140b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80140b4:	693b      	ldr	r3, [r7, #16]
 80140b6:	3318      	adds	r3, #24
 80140b8:	4618      	mov	r0, r3
 80140ba:	f7fe fe1e 	bl	8012cfa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80140be:	4b1d      	ldr	r3, [pc, #116]	; (8014134 <xTaskRemoveFromEventList+0xac>)
 80140c0:	681b      	ldr	r3, [r3, #0]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d11c      	bne.n	8014100 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80140c6:	693b      	ldr	r3, [r7, #16]
 80140c8:	3304      	adds	r3, #4
 80140ca:	4618      	mov	r0, r3
 80140cc:	f7fe fe15 	bl	8012cfa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80140d0:	693b      	ldr	r3, [r7, #16]
 80140d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140d4:	2201      	movs	r2, #1
 80140d6:	409a      	lsls	r2, r3
 80140d8:	4b17      	ldr	r3, [pc, #92]	; (8014138 <xTaskRemoveFromEventList+0xb0>)
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	4313      	orrs	r3, r2
 80140de:	4a16      	ldr	r2, [pc, #88]	; (8014138 <xTaskRemoveFromEventList+0xb0>)
 80140e0:	6013      	str	r3, [r2, #0]
 80140e2:	693b      	ldr	r3, [r7, #16]
 80140e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80140e6:	4613      	mov	r3, r2
 80140e8:	009b      	lsls	r3, r3, #2
 80140ea:	4413      	add	r3, r2
 80140ec:	009b      	lsls	r3, r3, #2
 80140ee:	4a13      	ldr	r2, [pc, #76]	; (801413c <xTaskRemoveFromEventList+0xb4>)
 80140f0:	441a      	add	r2, r3
 80140f2:	693b      	ldr	r3, [r7, #16]
 80140f4:	3304      	adds	r3, #4
 80140f6:	4619      	mov	r1, r3
 80140f8:	4610      	mov	r0, r2
 80140fa:	f7fe fda1 	bl	8012c40 <vListInsertEnd>
 80140fe:	e005      	b.n	801410c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014100:	693b      	ldr	r3, [r7, #16]
 8014102:	3318      	adds	r3, #24
 8014104:	4619      	mov	r1, r3
 8014106:	480e      	ldr	r0, [pc, #56]	; (8014140 <xTaskRemoveFromEventList+0xb8>)
 8014108:	f7fe fd9a 	bl	8012c40 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801410c:	693b      	ldr	r3, [r7, #16]
 801410e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014110:	4b0c      	ldr	r3, [pc, #48]	; (8014144 <xTaskRemoveFromEventList+0xbc>)
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014116:	429a      	cmp	r2, r3
 8014118:	d905      	bls.n	8014126 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801411a:	2301      	movs	r3, #1
 801411c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801411e:	4b0a      	ldr	r3, [pc, #40]	; (8014148 <xTaskRemoveFromEventList+0xc0>)
 8014120:	2201      	movs	r2, #1
 8014122:	601a      	str	r2, [r3, #0]
 8014124:	e001      	b.n	801412a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8014126:	2300      	movs	r3, #0
 8014128:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801412a:	697b      	ldr	r3, [r7, #20]
}
 801412c:	4618      	mov	r0, r3
 801412e:	3718      	adds	r7, #24
 8014130:	46bd      	mov	sp, r7
 8014132:	bd80      	pop	{r7, pc}
 8014134:	20002994 	.word	0x20002994
 8014138:	20002974 	.word	0x20002974
 801413c:	20002870 	.word	0x20002870
 8014140:	2000292c 	.word	0x2000292c
 8014144:	2000286c 	.word	0x2000286c
 8014148:	20002980 	.word	0x20002980

0801414c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801414c:	b480      	push	{r7}
 801414e:	b083      	sub	sp, #12
 8014150:	af00      	add	r7, sp, #0
 8014152:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014154:	4b06      	ldr	r3, [pc, #24]	; (8014170 <vTaskInternalSetTimeOutState+0x24>)
 8014156:	681a      	ldr	r2, [r3, #0]
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801415c:	4b05      	ldr	r3, [pc, #20]	; (8014174 <vTaskInternalSetTimeOutState+0x28>)
 801415e:	681a      	ldr	r2, [r3, #0]
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	605a      	str	r2, [r3, #4]
}
 8014164:	bf00      	nop
 8014166:	370c      	adds	r7, #12
 8014168:	46bd      	mov	sp, r7
 801416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801416e:	4770      	bx	lr
 8014170:	20002984 	.word	0x20002984
 8014174:	20002970 	.word	0x20002970

08014178 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014178:	b580      	push	{r7, lr}
 801417a:	b088      	sub	sp, #32
 801417c:	af00      	add	r7, sp, #0
 801417e:	6078      	str	r0, [r7, #4]
 8014180:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d10a      	bne.n	801419e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014188:	f04f 0350 	mov.w	r3, #80	; 0x50
 801418c:	f383 8811 	msr	BASEPRI, r3
 8014190:	f3bf 8f6f 	isb	sy
 8014194:	f3bf 8f4f 	dsb	sy
 8014198:	613b      	str	r3, [r7, #16]
}
 801419a:	bf00      	nop
 801419c:	e7fe      	b.n	801419c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801419e:	683b      	ldr	r3, [r7, #0]
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d10a      	bne.n	80141ba <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80141a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141a8:	f383 8811 	msr	BASEPRI, r3
 80141ac:	f3bf 8f6f 	isb	sy
 80141b0:	f3bf 8f4f 	dsb	sy
 80141b4:	60fb      	str	r3, [r7, #12]
}
 80141b6:	bf00      	nop
 80141b8:	e7fe      	b.n	80141b8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80141ba:	f000 fd43 	bl	8014c44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80141be:	4b1d      	ldr	r3, [pc, #116]	; (8014234 <xTaskCheckForTimeOut+0xbc>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	685b      	ldr	r3, [r3, #4]
 80141c8:	69ba      	ldr	r2, [r7, #24]
 80141ca:	1ad3      	subs	r3, r2, r3
 80141cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80141ce:	683b      	ldr	r3, [r7, #0]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141d6:	d102      	bne.n	80141de <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80141d8:	2300      	movs	r3, #0
 80141da:	61fb      	str	r3, [r7, #28]
 80141dc:	e023      	b.n	8014226 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	681a      	ldr	r2, [r3, #0]
 80141e2:	4b15      	ldr	r3, [pc, #84]	; (8014238 <xTaskCheckForTimeOut+0xc0>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	429a      	cmp	r2, r3
 80141e8:	d007      	beq.n	80141fa <xTaskCheckForTimeOut+0x82>
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	685b      	ldr	r3, [r3, #4]
 80141ee:	69ba      	ldr	r2, [r7, #24]
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d302      	bcc.n	80141fa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80141f4:	2301      	movs	r3, #1
 80141f6:	61fb      	str	r3, [r7, #28]
 80141f8:	e015      	b.n	8014226 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80141fa:	683b      	ldr	r3, [r7, #0]
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	697a      	ldr	r2, [r7, #20]
 8014200:	429a      	cmp	r2, r3
 8014202:	d20b      	bcs.n	801421c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014204:	683b      	ldr	r3, [r7, #0]
 8014206:	681a      	ldr	r2, [r3, #0]
 8014208:	697b      	ldr	r3, [r7, #20]
 801420a:	1ad2      	subs	r2, r2, r3
 801420c:	683b      	ldr	r3, [r7, #0]
 801420e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014210:	6878      	ldr	r0, [r7, #4]
 8014212:	f7ff ff9b 	bl	801414c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014216:	2300      	movs	r3, #0
 8014218:	61fb      	str	r3, [r7, #28]
 801421a:	e004      	b.n	8014226 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801421c:	683b      	ldr	r3, [r7, #0]
 801421e:	2200      	movs	r2, #0
 8014220:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014222:	2301      	movs	r3, #1
 8014224:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014226:	f000 fd3d 	bl	8014ca4 <vPortExitCritical>

	return xReturn;
 801422a:	69fb      	ldr	r3, [r7, #28]
}
 801422c:	4618      	mov	r0, r3
 801422e:	3720      	adds	r7, #32
 8014230:	46bd      	mov	sp, r7
 8014232:	bd80      	pop	{r7, pc}
 8014234:	20002970 	.word	0x20002970
 8014238:	20002984 	.word	0x20002984

0801423c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801423c:	b480      	push	{r7}
 801423e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014240:	4b03      	ldr	r3, [pc, #12]	; (8014250 <vTaskMissedYield+0x14>)
 8014242:	2201      	movs	r2, #1
 8014244:	601a      	str	r2, [r3, #0]
}
 8014246:	bf00      	nop
 8014248:	46bd      	mov	sp, r7
 801424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801424e:	4770      	bx	lr
 8014250:	20002980 	.word	0x20002980

08014254 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014254:	b580      	push	{r7, lr}
 8014256:	b082      	sub	sp, #8
 8014258:	af00      	add	r7, sp, #0
 801425a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801425c:	f000 f852 	bl	8014304 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014260:	4b06      	ldr	r3, [pc, #24]	; (801427c <prvIdleTask+0x28>)
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	2b01      	cmp	r3, #1
 8014266:	d9f9      	bls.n	801425c <prvIdleTask+0x8>
			{
				taskYIELD();
 8014268:	4b05      	ldr	r3, [pc, #20]	; (8014280 <prvIdleTask+0x2c>)
 801426a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801426e:	601a      	str	r2, [r3, #0]
 8014270:	f3bf 8f4f 	dsb	sy
 8014274:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014278:	e7f0      	b.n	801425c <prvIdleTask+0x8>
 801427a:	bf00      	nop
 801427c:	20002870 	.word	0x20002870
 8014280:	e000ed04 	.word	0xe000ed04

08014284 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b082      	sub	sp, #8
 8014288:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801428a:	2300      	movs	r3, #0
 801428c:	607b      	str	r3, [r7, #4]
 801428e:	e00c      	b.n	80142aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014290:	687a      	ldr	r2, [r7, #4]
 8014292:	4613      	mov	r3, r2
 8014294:	009b      	lsls	r3, r3, #2
 8014296:	4413      	add	r3, r2
 8014298:	009b      	lsls	r3, r3, #2
 801429a:	4a12      	ldr	r2, [pc, #72]	; (80142e4 <prvInitialiseTaskLists+0x60>)
 801429c:	4413      	add	r3, r2
 801429e:	4618      	mov	r0, r3
 80142a0:	f7fe fca1 	bl	8012be6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	3301      	adds	r3, #1
 80142a8:	607b      	str	r3, [r7, #4]
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	2b06      	cmp	r3, #6
 80142ae:	d9ef      	bls.n	8014290 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80142b0:	480d      	ldr	r0, [pc, #52]	; (80142e8 <prvInitialiseTaskLists+0x64>)
 80142b2:	f7fe fc98 	bl	8012be6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80142b6:	480d      	ldr	r0, [pc, #52]	; (80142ec <prvInitialiseTaskLists+0x68>)
 80142b8:	f7fe fc95 	bl	8012be6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80142bc:	480c      	ldr	r0, [pc, #48]	; (80142f0 <prvInitialiseTaskLists+0x6c>)
 80142be:	f7fe fc92 	bl	8012be6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80142c2:	480c      	ldr	r0, [pc, #48]	; (80142f4 <prvInitialiseTaskLists+0x70>)
 80142c4:	f7fe fc8f 	bl	8012be6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80142c8:	480b      	ldr	r0, [pc, #44]	; (80142f8 <prvInitialiseTaskLists+0x74>)
 80142ca:	f7fe fc8c 	bl	8012be6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80142ce:	4b0b      	ldr	r3, [pc, #44]	; (80142fc <prvInitialiseTaskLists+0x78>)
 80142d0:	4a05      	ldr	r2, [pc, #20]	; (80142e8 <prvInitialiseTaskLists+0x64>)
 80142d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80142d4:	4b0a      	ldr	r3, [pc, #40]	; (8014300 <prvInitialiseTaskLists+0x7c>)
 80142d6:	4a05      	ldr	r2, [pc, #20]	; (80142ec <prvInitialiseTaskLists+0x68>)
 80142d8:	601a      	str	r2, [r3, #0]
}
 80142da:	bf00      	nop
 80142dc:	3708      	adds	r7, #8
 80142de:	46bd      	mov	sp, r7
 80142e0:	bd80      	pop	{r7, pc}
 80142e2:	bf00      	nop
 80142e4:	20002870 	.word	0x20002870
 80142e8:	200028fc 	.word	0x200028fc
 80142ec:	20002910 	.word	0x20002910
 80142f0:	2000292c 	.word	0x2000292c
 80142f4:	20002940 	.word	0x20002940
 80142f8:	20002958 	.word	0x20002958
 80142fc:	20002924 	.word	0x20002924
 8014300:	20002928 	.word	0x20002928

08014304 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014304:	b580      	push	{r7, lr}
 8014306:	b082      	sub	sp, #8
 8014308:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801430a:	e019      	b.n	8014340 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801430c:	f000 fc9a 	bl	8014c44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014310:	4b10      	ldr	r3, [pc, #64]	; (8014354 <prvCheckTasksWaitingTermination+0x50>)
 8014312:	68db      	ldr	r3, [r3, #12]
 8014314:	68db      	ldr	r3, [r3, #12]
 8014316:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	3304      	adds	r3, #4
 801431c:	4618      	mov	r0, r3
 801431e:	f7fe fcec 	bl	8012cfa <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014322:	4b0d      	ldr	r3, [pc, #52]	; (8014358 <prvCheckTasksWaitingTermination+0x54>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	3b01      	subs	r3, #1
 8014328:	4a0b      	ldr	r2, [pc, #44]	; (8014358 <prvCheckTasksWaitingTermination+0x54>)
 801432a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801432c:	4b0b      	ldr	r3, [pc, #44]	; (801435c <prvCheckTasksWaitingTermination+0x58>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	3b01      	subs	r3, #1
 8014332:	4a0a      	ldr	r2, [pc, #40]	; (801435c <prvCheckTasksWaitingTermination+0x58>)
 8014334:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014336:	f000 fcb5 	bl	8014ca4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801433a:	6878      	ldr	r0, [r7, #4]
 801433c:	f000 f810 	bl	8014360 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014340:	4b06      	ldr	r3, [pc, #24]	; (801435c <prvCheckTasksWaitingTermination+0x58>)
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	2b00      	cmp	r3, #0
 8014346:	d1e1      	bne.n	801430c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014348:	bf00      	nop
 801434a:	bf00      	nop
 801434c:	3708      	adds	r7, #8
 801434e:	46bd      	mov	sp, r7
 8014350:	bd80      	pop	{r7, pc}
 8014352:	bf00      	nop
 8014354:	20002940 	.word	0x20002940
 8014358:	2000296c 	.word	0x2000296c
 801435c:	20002954 	.word	0x20002954

08014360 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014360:	b580      	push	{r7, lr}
 8014362:	b084      	sub	sp, #16
 8014364:	af00      	add	r7, sp, #0
 8014366:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801436e:	2b00      	cmp	r3, #0
 8014370:	d108      	bne.n	8014384 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014376:	4618      	mov	r0, r3
 8014378:	f000 fe4a 	bl	8015010 <vPortFree>
				vPortFree( pxTCB );
 801437c:	6878      	ldr	r0, [r7, #4]
 801437e:	f000 fe47 	bl	8015010 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014382:	e018      	b.n	80143b6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801438a:	2b01      	cmp	r3, #1
 801438c:	d103      	bne.n	8014396 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801438e:	6878      	ldr	r0, [r7, #4]
 8014390:	f000 fe3e 	bl	8015010 <vPortFree>
	}
 8014394:	e00f      	b.n	80143b6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801439c:	2b02      	cmp	r3, #2
 801439e:	d00a      	beq.n	80143b6 <prvDeleteTCB+0x56>
	__asm volatile
 80143a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143a4:	f383 8811 	msr	BASEPRI, r3
 80143a8:	f3bf 8f6f 	isb	sy
 80143ac:	f3bf 8f4f 	dsb	sy
 80143b0:	60fb      	str	r3, [r7, #12]
}
 80143b2:	bf00      	nop
 80143b4:	e7fe      	b.n	80143b4 <prvDeleteTCB+0x54>
	}
 80143b6:	bf00      	nop
 80143b8:	3710      	adds	r7, #16
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
	...

080143c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80143c0:	b480      	push	{r7}
 80143c2:	b083      	sub	sp, #12
 80143c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80143c6:	4b0c      	ldr	r3, [pc, #48]	; (80143f8 <prvResetNextTaskUnblockTime+0x38>)
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	d104      	bne.n	80143da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80143d0:	4b0a      	ldr	r3, [pc, #40]	; (80143fc <prvResetNextTaskUnblockTime+0x3c>)
 80143d2:	f04f 32ff 	mov.w	r2, #4294967295
 80143d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80143d8:	e008      	b.n	80143ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80143da:	4b07      	ldr	r3, [pc, #28]	; (80143f8 <prvResetNextTaskUnblockTime+0x38>)
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	68db      	ldr	r3, [r3, #12]
 80143e0:	68db      	ldr	r3, [r3, #12]
 80143e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	685b      	ldr	r3, [r3, #4]
 80143e8:	4a04      	ldr	r2, [pc, #16]	; (80143fc <prvResetNextTaskUnblockTime+0x3c>)
 80143ea:	6013      	str	r3, [r2, #0]
}
 80143ec:	bf00      	nop
 80143ee:	370c      	adds	r7, #12
 80143f0:	46bd      	mov	sp, r7
 80143f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143f6:	4770      	bx	lr
 80143f8:	20002924 	.word	0x20002924
 80143fc:	2000298c 	.word	0x2000298c

08014400 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014400:	b480      	push	{r7}
 8014402:	b083      	sub	sp, #12
 8014404:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014406:	4b0b      	ldr	r3, [pc, #44]	; (8014434 <xTaskGetSchedulerState+0x34>)
 8014408:	681b      	ldr	r3, [r3, #0]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d102      	bne.n	8014414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801440e:	2301      	movs	r3, #1
 8014410:	607b      	str	r3, [r7, #4]
 8014412:	e008      	b.n	8014426 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014414:	4b08      	ldr	r3, [pc, #32]	; (8014438 <xTaskGetSchedulerState+0x38>)
 8014416:	681b      	ldr	r3, [r3, #0]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d102      	bne.n	8014422 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801441c:	2302      	movs	r3, #2
 801441e:	607b      	str	r3, [r7, #4]
 8014420:	e001      	b.n	8014426 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014422:	2300      	movs	r3, #0
 8014424:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014426:	687b      	ldr	r3, [r7, #4]
	}
 8014428:	4618      	mov	r0, r3
 801442a:	370c      	adds	r7, #12
 801442c:	46bd      	mov	sp, r7
 801442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014432:	4770      	bx	lr
 8014434:	20002978 	.word	0x20002978
 8014438:	20002994 	.word	0x20002994

0801443c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801443c:	b580      	push	{r7, lr}
 801443e:	b086      	sub	sp, #24
 8014440:	af00      	add	r7, sp, #0
 8014442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014448:	2300      	movs	r3, #0
 801444a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	2b00      	cmp	r3, #0
 8014450:	d06e      	beq.n	8014530 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014452:	4b3a      	ldr	r3, [pc, #232]	; (801453c <xTaskPriorityDisinherit+0x100>)
 8014454:	681b      	ldr	r3, [r3, #0]
 8014456:	693a      	ldr	r2, [r7, #16]
 8014458:	429a      	cmp	r2, r3
 801445a:	d00a      	beq.n	8014472 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801445c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014460:	f383 8811 	msr	BASEPRI, r3
 8014464:	f3bf 8f6f 	isb	sy
 8014468:	f3bf 8f4f 	dsb	sy
 801446c:	60fb      	str	r3, [r7, #12]
}
 801446e:	bf00      	nop
 8014470:	e7fe      	b.n	8014470 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014472:	693b      	ldr	r3, [r7, #16]
 8014474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014476:	2b00      	cmp	r3, #0
 8014478:	d10a      	bne.n	8014490 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801447e:	f383 8811 	msr	BASEPRI, r3
 8014482:	f3bf 8f6f 	isb	sy
 8014486:	f3bf 8f4f 	dsb	sy
 801448a:	60bb      	str	r3, [r7, #8]
}
 801448c:	bf00      	nop
 801448e:	e7fe      	b.n	801448e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8014490:	693b      	ldr	r3, [r7, #16]
 8014492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014494:	1e5a      	subs	r2, r3, #1
 8014496:	693b      	ldr	r3, [r7, #16]
 8014498:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801449a:	693b      	ldr	r3, [r7, #16]
 801449c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801449e:	693b      	ldr	r3, [r7, #16]
 80144a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80144a2:	429a      	cmp	r2, r3
 80144a4:	d044      	beq.n	8014530 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80144a6:	693b      	ldr	r3, [r7, #16]
 80144a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d140      	bne.n	8014530 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80144ae:	693b      	ldr	r3, [r7, #16]
 80144b0:	3304      	adds	r3, #4
 80144b2:	4618      	mov	r0, r3
 80144b4:	f7fe fc21 	bl	8012cfa <uxListRemove>
 80144b8:	4603      	mov	r3, r0
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d115      	bne.n	80144ea <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80144be:	693b      	ldr	r3, [r7, #16]
 80144c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80144c2:	491f      	ldr	r1, [pc, #124]	; (8014540 <xTaskPriorityDisinherit+0x104>)
 80144c4:	4613      	mov	r3, r2
 80144c6:	009b      	lsls	r3, r3, #2
 80144c8:	4413      	add	r3, r2
 80144ca:	009b      	lsls	r3, r3, #2
 80144cc:	440b      	add	r3, r1
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d10a      	bne.n	80144ea <xTaskPriorityDisinherit+0xae>
 80144d4:	693b      	ldr	r3, [r7, #16]
 80144d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144d8:	2201      	movs	r2, #1
 80144da:	fa02 f303 	lsl.w	r3, r2, r3
 80144de:	43da      	mvns	r2, r3
 80144e0:	4b18      	ldr	r3, [pc, #96]	; (8014544 <xTaskPriorityDisinherit+0x108>)
 80144e2:	681b      	ldr	r3, [r3, #0]
 80144e4:	4013      	ands	r3, r2
 80144e6:	4a17      	ldr	r2, [pc, #92]	; (8014544 <xTaskPriorityDisinherit+0x108>)
 80144e8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80144ea:	693b      	ldr	r3, [r7, #16]
 80144ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80144ee:	693b      	ldr	r3, [r7, #16]
 80144f0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80144f2:	693b      	ldr	r3, [r7, #16]
 80144f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144f6:	f1c3 0207 	rsb	r2, r3, #7
 80144fa:	693b      	ldr	r3, [r7, #16]
 80144fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80144fe:	693b      	ldr	r3, [r7, #16]
 8014500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014502:	2201      	movs	r2, #1
 8014504:	409a      	lsls	r2, r3
 8014506:	4b0f      	ldr	r3, [pc, #60]	; (8014544 <xTaskPriorityDisinherit+0x108>)
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	4313      	orrs	r3, r2
 801450c:	4a0d      	ldr	r2, [pc, #52]	; (8014544 <xTaskPriorityDisinherit+0x108>)
 801450e:	6013      	str	r3, [r2, #0]
 8014510:	693b      	ldr	r3, [r7, #16]
 8014512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014514:	4613      	mov	r3, r2
 8014516:	009b      	lsls	r3, r3, #2
 8014518:	4413      	add	r3, r2
 801451a:	009b      	lsls	r3, r3, #2
 801451c:	4a08      	ldr	r2, [pc, #32]	; (8014540 <xTaskPriorityDisinherit+0x104>)
 801451e:	441a      	add	r2, r3
 8014520:	693b      	ldr	r3, [r7, #16]
 8014522:	3304      	adds	r3, #4
 8014524:	4619      	mov	r1, r3
 8014526:	4610      	mov	r0, r2
 8014528:	f7fe fb8a 	bl	8012c40 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801452c:	2301      	movs	r3, #1
 801452e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014530:	697b      	ldr	r3, [r7, #20]
	}
 8014532:	4618      	mov	r0, r3
 8014534:	3718      	adds	r7, #24
 8014536:	46bd      	mov	sp, r7
 8014538:	bd80      	pop	{r7, pc}
 801453a:	bf00      	nop
 801453c:	2000286c 	.word	0x2000286c
 8014540:	20002870 	.word	0x20002870
 8014544:	20002974 	.word	0x20002974

08014548 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8014548:	b580      	push	{r7, lr}
 801454a:	b086      	sub	sp, #24
 801454c:	af00      	add	r7, sp, #0
 801454e:	60f8      	str	r0, [r7, #12]
 8014550:	60b9      	str	r1, [r7, #8]
 8014552:	607a      	str	r2, [r7, #4]
 8014554:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8014556:	f000 fb75 	bl	8014c44 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801455a:	4b26      	ldr	r3, [pc, #152]	; (80145f4 <xTaskNotifyWait+0xac>)
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014562:	b2db      	uxtb	r3, r3
 8014564:	2b02      	cmp	r3, #2
 8014566:	d01a      	beq.n	801459e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8014568:	4b22      	ldr	r3, [pc, #136]	; (80145f4 <xTaskNotifyWait+0xac>)
 801456a:	681b      	ldr	r3, [r3, #0]
 801456c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801456e:	68fa      	ldr	r2, [r7, #12]
 8014570:	43d2      	mvns	r2, r2
 8014572:	400a      	ands	r2, r1
 8014574:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8014576:	4b1f      	ldr	r3, [pc, #124]	; (80145f4 <xTaskNotifyWait+0xac>)
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	2201      	movs	r2, #1
 801457c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8014580:	683b      	ldr	r3, [r7, #0]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d00b      	beq.n	801459e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014586:	2101      	movs	r1, #1
 8014588:	6838      	ldr	r0, [r7, #0]
 801458a:	f000 f9c7 	bl	801491c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801458e:	4b1a      	ldr	r3, [pc, #104]	; (80145f8 <xTaskNotifyWait+0xb0>)
 8014590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014594:	601a      	str	r2, [r3, #0]
 8014596:	f3bf 8f4f 	dsb	sy
 801459a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801459e:	f000 fb81 	bl	8014ca4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80145a2:	f000 fb4f 	bl	8014c44 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d004      	beq.n	80145b6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80145ac:	4b11      	ldr	r3, [pc, #68]	; (80145f4 <xTaskNotifyWait+0xac>)
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80145b6:	4b0f      	ldr	r3, [pc, #60]	; (80145f4 <xTaskNotifyWait+0xac>)
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80145be:	b2db      	uxtb	r3, r3
 80145c0:	2b02      	cmp	r3, #2
 80145c2:	d002      	beq.n	80145ca <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80145c4:	2300      	movs	r3, #0
 80145c6:	617b      	str	r3, [r7, #20]
 80145c8:	e008      	b.n	80145dc <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80145ca:	4b0a      	ldr	r3, [pc, #40]	; (80145f4 <xTaskNotifyWait+0xac>)
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80145d0:	68ba      	ldr	r2, [r7, #8]
 80145d2:	43d2      	mvns	r2, r2
 80145d4:	400a      	ands	r2, r1
 80145d6:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80145d8:	2301      	movs	r3, #1
 80145da:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80145dc:	4b05      	ldr	r3, [pc, #20]	; (80145f4 <xTaskNotifyWait+0xac>)
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	2200      	movs	r2, #0
 80145e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80145e6:	f000 fb5d 	bl	8014ca4 <vPortExitCritical>

		return xReturn;
 80145ea:	697b      	ldr	r3, [r7, #20]
	}
 80145ec:	4618      	mov	r0, r3
 80145ee:	3718      	adds	r7, #24
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bd80      	pop	{r7, pc}
 80145f4:	2000286c 	.word	0x2000286c
 80145f8:	e000ed04 	.word	0xe000ed04

080145fc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80145fc:	b580      	push	{r7, lr}
 80145fe:	b08a      	sub	sp, #40	; 0x28
 8014600:	af00      	add	r7, sp, #0
 8014602:	60f8      	str	r0, [r7, #12]
 8014604:	60b9      	str	r1, [r7, #8]
 8014606:	603b      	str	r3, [r7, #0]
 8014608:	4613      	mov	r3, r2
 801460a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801460c:	2301      	movs	r3, #1
 801460e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d10a      	bne.n	801462c <xTaskGenericNotify+0x30>
	__asm volatile
 8014616:	f04f 0350 	mov.w	r3, #80	; 0x50
 801461a:	f383 8811 	msr	BASEPRI, r3
 801461e:	f3bf 8f6f 	isb	sy
 8014622:	f3bf 8f4f 	dsb	sy
 8014626:	61bb      	str	r3, [r7, #24]
}
 8014628:	bf00      	nop
 801462a:	e7fe      	b.n	801462a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8014630:	f000 fb08 	bl	8014c44 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	2b00      	cmp	r3, #0
 8014638:	d003      	beq.n	8014642 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801463a:	6a3b      	ldr	r3, [r7, #32]
 801463c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801463e:	683b      	ldr	r3, [r7, #0]
 8014640:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8014642:	6a3b      	ldr	r3, [r7, #32]
 8014644:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014648:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801464a:	6a3b      	ldr	r3, [r7, #32]
 801464c:	2202      	movs	r2, #2
 801464e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8014652:	79fb      	ldrb	r3, [r7, #7]
 8014654:	2b04      	cmp	r3, #4
 8014656:	d828      	bhi.n	80146aa <xTaskGenericNotify+0xae>
 8014658:	a201      	add	r2, pc, #4	; (adr r2, 8014660 <xTaskGenericNotify+0x64>)
 801465a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801465e:	bf00      	nop
 8014660:	080146cb 	.word	0x080146cb
 8014664:	08014675 	.word	0x08014675
 8014668:	08014683 	.word	0x08014683
 801466c:	0801468f 	.word	0x0801468f
 8014670:	08014697 	.word	0x08014697
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8014674:	6a3b      	ldr	r3, [r7, #32]
 8014676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	431a      	orrs	r2, r3
 801467c:	6a3b      	ldr	r3, [r7, #32]
 801467e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014680:	e026      	b.n	80146d0 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8014682:	6a3b      	ldr	r3, [r7, #32]
 8014684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014686:	1c5a      	adds	r2, r3, #1
 8014688:	6a3b      	ldr	r3, [r7, #32]
 801468a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801468c:	e020      	b.n	80146d0 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801468e:	6a3b      	ldr	r3, [r7, #32]
 8014690:	68ba      	ldr	r2, [r7, #8]
 8014692:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014694:	e01c      	b.n	80146d0 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8014696:	7ffb      	ldrb	r3, [r7, #31]
 8014698:	2b02      	cmp	r3, #2
 801469a:	d003      	beq.n	80146a4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801469c:	6a3b      	ldr	r3, [r7, #32]
 801469e:	68ba      	ldr	r2, [r7, #8]
 80146a0:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80146a2:	e015      	b.n	80146d0 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 80146a4:	2300      	movs	r3, #0
 80146a6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80146a8:	e012      	b.n	80146d0 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80146aa:	6a3b      	ldr	r3, [r7, #32]
 80146ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80146ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146b2:	d00c      	beq.n	80146ce <xTaskGenericNotify+0xd2>
	__asm volatile
 80146b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146b8:	f383 8811 	msr	BASEPRI, r3
 80146bc:	f3bf 8f6f 	isb	sy
 80146c0:	f3bf 8f4f 	dsb	sy
 80146c4:	617b      	str	r3, [r7, #20]
}
 80146c6:	bf00      	nop
 80146c8:	e7fe      	b.n	80146c8 <xTaskGenericNotify+0xcc>
					break;
 80146ca:	bf00      	nop
 80146cc:	e000      	b.n	80146d0 <xTaskGenericNotify+0xd4>

					break;
 80146ce:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80146d0:	7ffb      	ldrb	r3, [r7, #31]
 80146d2:	2b01      	cmp	r3, #1
 80146d4:	d139      	bne.n	801474a <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80146d6:	6a3b      	ldr	r3, [r7, #32]
 80146d8:	3304      	adds	r3, #4
 80146da:	4618      	mov	r0, r3
 80146dc:	f7fe fb0d 	bl	8012cfa <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80146e0:	6a3b      	ldr	r3, [r7, #32]
 80146e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146e4:	2201      	movs	r2, #1
 80146e6:	409a      	lsls	r2, r3
 80146e8:	4b1b      	ldr	r3, [pc, #108]	; (8014758 <xTaskGenericNotify+0x15c>)
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	4313      	orrs	r3, r2
 80146ee:	4a1a      	ldr	r2, [pc, #104]	; (8014758 <xTaskGenericNotify+0x15c>)
 80146f0:	6013      	str	r3, [r2, #0]
 80146f2:	6a3b      	ldr	r3, [r7, #32]
 80146f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146f6:	4613      	mov	r3, r2
 80146f8:	009b      	lsls	r3, r3, #2
 80146fa:	4413      	add	r3, r2
 80146fc:	009b      	lsls	r3, r3, #2
 80146fe:	4a17      	ldr	r2, [pc, #92]	; (801475c <xTaskGenericNotify+0x160>)
 8014700:	441a      	add	r2, r3
 8014702:	6a3b      	ldr	r3, [r7, #32]
 8014704:	3304      	adds	r3, #4
 8014706:	4619      	mov	r1, r3
 8014708:	4610      	mov	r0, r2
 801470a:	f7fe fa99 	bl	8012c40 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801470e:	6a3b      	ldr	r3, [r7, #32]
 8014710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014712:	2b00      	cmp	r3, #0
 8014714:	d00a      	beq.n	801472c <xTaskGenericNotify+0x130>
	__asm volatile
 8014716:	f04f 0350 	mov.w	r3, #80	; 0x50
 801471a:	f383 8811 	msr	BASEPRI, r3
 801471e:	f3bf 8f6f 	isb	sy
 8014722:	f3bf 8f4f 	dsb	sy
 8014726:	613b      	str	r3, [r7, #16]
}
 8014728:	bf00      	nop
 801472a:	e7fe      	b.n	801472a <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801472c:	6a3b      	ldr	r3, [r7, #32]
 801472e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014730:	4b0b      	ldr	r3, [pc, #44]	; (8014760 <xTaskGenericNotify+0x164>)
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014736:	429a      	cmp	r2, r3
 8014738:	d907      	bls.n	801474a <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801473a:	4b0a      	ldr	r3, [pc, #40]	; (8014764 <xTaskGenericNotify+0x168>)
 801473c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014740:	601a      	str	r2, [r3, #0]
 8014742:	f3bf 8f4f 	dsb	sy
 8014746:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801474a:	f000 faab 	bl	8014ca4 <vPortExitCritical>

		return xReturn;
 801474e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014750:	4618      	mov	r0, r3
 8014752:	3728      	adds	r7, #40	; 0x28
 8014754:	46bd      	mov	sp, r7
 8014756:	bd80      	pop	{r7, pc}
 8014758:	20002974 	.word	0x20002974
 801475c:	20002870 	.word	0x20002870
 8014760:	2000286c 	.word	0x2000286c
 8014764:	e000ed04 	.word	0xe000ed04

08014768 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014768:	b580      	push	{r7, lr}
 801476a:	b08e      	sub	sp, #56	; 0x38
 801476c:	af00      	add	r7, sp, #0
 801476e:	60f8      	str	r0, [r7, #12]
 8014770:	60b9      	str	r1, [r7, #8]
 8014772:	603b      	str	r3, [r7, #0]
 8014774:	4613      	mov	r3, r2
 8014776:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8014778:	2301      	movs	r3, #1
 801477a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	2b00      	cmp	r3, #0
 8014780:	d10a      	bne.n	8014798 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8014782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014786:	f383 8811 	msr	BASEPRI, r3
 801478a:	f3bf 8f6f 	isb	sy
 801478e:	f3bf 8f4f 	dsb	sy
 8014792:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014794:	bf00      	nop
 8014796:	e7fe      	b.n	8014796 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014798:	f000 fb36 	bl	8014e08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80147a0:	f3ef 8211 	mrs	r2, BASEPRI
 80147a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147a8:	f383 8811 	msr	BASEPRI, r3
 80147ac:	f3bf 8f6f 	isb	sy
 80147b0:	f3bf 8f4f 	dsb	sy
 80147b4:	623a      	str	r2, [r7, #32]
 80147b6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80147b8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80147ba:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80147bc:	683b      	ldr	r3, [r7, #0]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d003      	beq.n	80147ca <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80147c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80147ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80147d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80147d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147d6:	2202      	movs	r2, #2
 80147d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80147dc:	79fb      	ldrb	r3, [r7, #7]
 80147de:	2b04      	cmp	r3, #4
 80147e0:	d828      	bhi.n	8014834 <xTaskGenericNotifyFromISR+0xcc>
 80147e2:	a201      	add	r2, pc, #4	; (adr r2, 80147e8 <xTaskGenericNotifyFromISR+0x80>)
 80147e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147e8:	08014855 	.word	0x08014855
 80147ec:	080147fd 	.word	0x080147fd
 80147f0:	0801480b 	.word	0x0801480b
 80147f4:	08014817 	.word	0x08014817
 80147f8:	0801481f 	.word	0x0801481f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80147fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014800:	68bb      	ldr	r3, [r7, #8]
 8014802:	431a      	orrs	r2, r3
 8014804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014806:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014808:	e027      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801480a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801480c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801480e:	1c5a      	adds	r2, r3, #1
 8014810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014812:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014814:	e021      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8014816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014818:	68ba      	ldr	r2, [r7, #8]
 801481a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801481c:	e01d      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801481e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014822:	2b02      	cmp	r3, #2
 8014824:	d003      	beq.n	801482e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8014826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014828:	68ba      	ldr	r2, [r7, #8]
 801482a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801482c:	e015      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 801482e:	2300      	movs	r3, #0
 8014830:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8014832:	e012      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8014834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014838:	f1b3 3fff 	cmp.w	r3, #4294967295
 801483c:	d00c      	beq.n	8014858 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 801483e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014842:	f383 8811 	msr	BASEPRI, r3
 8014846:	f3bf 8f6f 	isb	sy
 801484a:	f3bf 8f4f 	dsb	sy
 801484e:	61bb      	str	r3, [r7, #24]
}
 8014850:	bf00      	nop
 8014852:	e7fe      	b.n	8014852 <xTaskGenericNotifyFromISR+0xea>
					break;
 8014854:	bf00      	nop
 8014856:	e000      	b.n	801485a <xTaskGenericNotifyFromISR+0xf2>
					break;
 8014858:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801485a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801485e:	2b01      	cmp	r3, #1
 8014860:	d145      	bne.n	80148ee <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8014862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014866:	2b00      	cmp	r3, #0
 8014868:	d00a      	beq.n	8014880 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 801486a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801486e:	f383 8811 	msr	BASEPRI, r3
 8014872:	f3bf 8f6f 	isb	sy
 8014876:	f3bf 8f4f 	dsb	sy
 801487a:	617b      	str	r3, [r7, #20]
}
 801487c:	bf00      	nop
 801487e:	e7fe      	b.n	801487e <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014880:	4b20      	ldr	r3, [pc, #128]	; (8014904 <xTaskGenericNotifyFromISR+0x19c>)
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d11c      	bne.n	80148c2 <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801488a:	3304      	adds	r3, #4
 801488c:	4618      	mov	r0, r3
 801488e:	f7fe fa34 	bl	8012cfa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014896:	2201      	movs	r2, #1
 8014898:	409a      	lsls	r2, r3
 801489a:	4b1b      	ldr	r3, [pc, #108]	; (8014908 <xTaskGenericNotifyFromISR+0x1a0>)
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	4313      	orrs	r3, r2
 80148a0:	4a19      	ldr	r2, [pc, #100]	; (8014908 <xTaskGenericNotifyFromISR+0x1a0>)
 80148a2:	6013      	str	r3, [r2, #0]
 80148a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148a8:	4613      	mov	r3, r2
 80148aa:	009b      	lsls	r3, r3, #2
 80148ac:	4413      	add	r3, r2
 80148ae:	009b      	lsls	r3, r3, #2
 80148b0:	4a16      	ldr	r2, [pc, #88]	; (801490c <xTaskGenericNotifyFromISR+0x1a4>)
 80148b2:	441a      	add	r2, r3
 80148b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148b6:	3304      	adds	r3, #4
 80148b8:	4619      	mov	r1, r3
 80148ba:	4610      	mov	r0, r2
 80148bc:	f7fe f9c0 	bl	8012c40 <vListInsertEnd>
 80148c0:	e005      	b.n	80148ce <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80148c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148c4:	3318      	adds	r3, #24
 80148c6:	4619      	mov	r1, r3
 80148c8:	4811      	ldr	r0, [pc, #68]	; (8014910 <xTaskGenericNotifyFromISR+0x1a8>)
 80148ca:	f7fe f9b9 	bl	8012c40 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80148ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148d2:	4b10      	ldr	r3, [pc, #64]	; (8014914 <xTaskGenericNotifyFromISR+0x1ac>)
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148d8:	429a      	cmp	r2, r3
 80148da:	d908      	bls.n	80148ee <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80148dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d002      	beq.n	80148e8 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80148e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80148e4:	2201      	movs	r2, #1
 80148e6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80148e8:	4b0b      	ldr	r3, [pc, #44]	; (8014918 <xTaskGenericNotifyFromISR+0x1b0>)
 80148ea:	2201      	movs	r2, #1
 80148ec:	601a      	str	r2, [r3, #0]
 80148ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148f0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80148f2:	693b      	ldr	r3, [r7, #16]
 80148f4:	f383 8811 	msr	BASEPRI, r3
}
 80148f8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80148fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80148fc:	4618      	mov	r0, r3
 80148fe:	3738      	adds	r7, #56	; 0x38
 8014900:	46bd      	mov	sp, r7
 8014902:	bd80      	pop	{r7, pc}
 8014904:	20002994 	.word	0x20002994
 8014908:	20002974 	.word	0x20002974
 801490c:	20002870 	.word	0x20002870
 8014910:	2000292c 	.word	0x2000292c
 8014914:	2000286c 	.word	0x2000286c
 8014918:	20002980 	.word	0x20002980

0801491c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801491c:	b580      	push	{r7, lr}
 801491e:	b084      	sub	sp, #16
 8014920:	af00      	add	r7, sp, #0
 8014922:	6078      	str	r0, [r7, #4]
 8014924:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014926:	4b29      	ldr	r3, [pc, #164]	; (80149cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8014928:	681b      	ldr	r3, [r3, #0]
 801492a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801492c:	4b28      	ldr	r3, [pc, #160]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	3304      	adds	r3, #4
 8014932:	4618      	mov	r0, r3
 8014934:	f7fe f9e1 	bl	8012cfa <uxListRemove>
 8014938:	4603      	mov	r3, r0
 801493a:	2b00      	cmp	r3, #0
 801493c:	d10b      	bne.n	8014956 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801493e:	4b24      	ldr	r3, [pc, #144]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014944:	2201      	movs	r2, #1
 8014946:	fa02 f303 	lsl.w	r3, r2, r3
 801494a:	43da      	mvns	r2, r3
 801494c:	4b21      	ldr	r3, [pc, #132]	; (80149d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801494e:	681b      	ldr	r3, [r3, #0]
 8014950:	4013      	ands	r3, r2
 8014952:	4a20      	ldr	r2, [pc, #128]	; (80149d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014954:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	f1b3 3fff 	cmp.w	r3, #4294967295
 801495c:	d10a      	bne.n	8014974 <prvAddCurrentTaskToDelayedList+0x58>
 801495e:	683b      	ldr	r3, [r7, #0]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d007      	beq.n	8014974 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014964:	4b1a      	ldr	r3, [pc, #104]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	3304      	adds	r3, #4
 801496a:	4619      	mov	r1, r3
 801496c:	481a      	ldr	r0, [pc, #104]	; (80149d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801496e:	f7fe f967 	bl	8012c40 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014972:	e026      	b.n	80149c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014974:	68fa      	ldr	r2, [r7, #12]
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	4413      	add	r3, r2
 801497a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801497c:	4b14      	ldr	r3, [pc, #80]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	68ba      	ldr	r2, [r7, #8]
 8014982:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014984:	68ba      	ldr	r2, [r7, #8]
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	429a      	cmp	r2, r3
 801498a:	d209      	bcs.n	80149a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801498c:	4b13      	ldr	r3, [pc, #76]	; (80149dc <prvAddCurrentTaskToDelayedList+0xc0>)
 801498e:	681a      	ldr	r2, [r3, #0]
 8014990:	4b0f      	ldr	r3, [pc, #60]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	3304      	adds	r3, #4
 8014996:	4619      	mov	r1, r3
 8014998:	4610      	mov	r0, r2
 801499a:	f7fe f975 	bl	8012c88 <vListInsert>
}
 801499e:	e010      	b.n	80149c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80149a0:	4b0f      	ldr	r3, [pc, #60]	; (80149e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80149a2:	681a      	ldr	r2, [r3, #0]
 80149a4:	4b0a      	ldr	r3, [pc, #40]	; (80149d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	3304      	adds	r3, #4
 80149aa:	4619      	mov	r1, r3
 80149ac:	4610      	mov	r0, r2
 80149ae:	f7fe f96b 	bl	8012c88 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80149b2:	4b0c      	ldr	r3, [pc, #48]	; (80149e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	68ba      	ldr	r2, [r7, #8]
 80149b8:	429a      	cmp	r2, r3
 80149ba:	d202      	bcs.n	80149c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80149bc:	4a09      	ldr	r2, [pc, #36]	; (80149e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80149be:	68bb      	ldr	r3, [r7, #8]
 80149c0:	6013      	str	r3, [r2, #0]
}
 80149c2:	bf00      	nop
 80149c4:	3710      	adds	r7, #16
 80149c6:	46bd      	mov	sp, r7
 80149c8:	bd80      	pop	{r7, pc}
 80149ca:	bf00      	nop
 80149cc:	20002970 	.word	0x20002970
 80149d0:	2000286c 	.word	0x2000286c
 80149d4:	20002974 	.word	0x20002974
 80149d8:	20002958 	.word	0x20002958
 80149dc:	20002928 	.word	0x20002928
 80149e0:	20002924 	.word	0x20002924
 80149e4:	2000298c 	.word	0x2000298c

080149e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80149e8:	b480      	push	{r7}
 80149ea:	b085      	sub	sp, #20
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	60f8      	str	r0, [r7, #12]
 80149f0:	60b9      	str	r1, [r7, #8]
 80149f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80149f4:	68fb      	ldr	r3, [r7, #12]
 80149f6:	3b04      	subs	r3, #4
 80149f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8014a00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	3b04      	subs	r3, #4
 8014a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014a08:	68bb      	ldr	r3, [r7, #8]
 8014a0a:	f023 0201 	bic.w	r2, r3, #1
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014a12:	68fb      	ldr	r3, [r7, #12]
 8014a14:	3b04      	subs	r3, #4
 8014a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014a18:	4a0c      	ldr	r2, [pc, #48]	; (8014a4c <pxPortInitialiseStack+0x64>)
 8014a1a:	68fb      	ldr	r3, [r7, #12]
 8014a1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	3b14      	subs	r3, #20
 8014a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014a24:	687a      	ldr	r2, [r7, #4]
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	3b04      	subs	r3, #4
 8014a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	f06f 0202 	mvn.w	r2, #2
 8014a36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014a38:	68fb      	ldr	r3, [r7, #12]
 8014a3a:	3b20      	subs	r3, #32
 8014a3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014a3e:	68fb      	ldr	r3, [r7, #12]
}
 8014a40:	4618      	mov	r0, r3
 8014a42:	3714      	adds	r7, #20
 8014a44:	46bd      	mov	sp, r7
 8014a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a4a:	4770      	bx	lr
 8014a4c:	08014a51 	.word	0x08014a51

08014a50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014a50:	b480      	push	{r7}
 8014a52:	b085      	sub	sp, #20
 8014a54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014a56:	2300      	movs	r3, #0
 8014a58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014a5a:	4b12      	ldr	r3, [pc, #72]	; (8014aa4 <prvTaskExitError+0x54>)
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a62:	d00a      	beq.n	8014a7a <prvTaskExitError+0x2a>
	__asm volatile
 8014a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a68:	f383 8811 	msr	BASEPRI, r3
 8014a6c:	f3bf 8f6f 	isb	sy
 8014a70:	f3bf 8f4f 	dsb	sy
 8014a74:	60fb      	str	r3, [r7, #12]
}
 8014a76:	bf00      	nop
 8014a78:	e7fe      	b.n	8014a78 <prvTaskExitError+0x28>
	__asm volatile
 8014a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a7e:	f383 8811 	msr	BASEPRI, r3
 8014a82:	f3bf 8f6f 	isb	sy
 8014a86:	f3bf 8f4f 	dsb	sy
 8014a8a:	60bb      	str	r3, [r7, #8]
}
 8014a8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014a8e:	bf00      	nop
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d0fc      	beq.n	8014a90 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014a96:	bf00      	nop
 8014a98:	bf00      	nop
 8014a9a:	3714      	adds	r7, #20
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa2:	4770      	bx	lr
 8014aa4:	200021a8 	.word	0x200021a8
	...

08014ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014ab0:	4b07      	ldr	r3, [pc, #28]	; (8014ad0 <pxCurrentTCBConst2>)
 8014ab2:	6819      	ldr	r1, [r3, #0]
 8014ab4:	6808      	ldr	r0, [r1, #0]
 8014ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aba:	f380 8809 	msr	PSP, r0
 8014abe:	f3bf 8f6f 	isb	sy
 8014ac2:	f04f 0000 	mov.w	r0, #0
 8014ac6:	f380 8811 	msr	BASEPRI, r0
 8014aca:	4770      	bx	lr
 8014acc:	f3af 8000 	nop.w

08014ad0 <pxCurrentTCBConst2>:
 8014ad0:	2000286c 	.word	0x2000286c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014ad4:	bf00      	nop
 8014ad6:	bf00      	nop

08014ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014ad8:	4808      	ldr	r0, [pc, #32]	; (8014afc <prvPortStartFirstTask+0x24>)
 8014ada:	6800      	ldr	r0, [r0, #0]
 8014adc:	6800      	ldr	r0, [r0, #0]
 8014ade:	f380 8808 	msr	MSP, r0
 8014ae2:	f04f 0000 	mov.w	r0, #0
 8014ae6:	f380 8814 	msr	CONTROL, r0
 8014aea:	b662      	cpsie	i
 8014aec:	b661      	cpsie	f
 8014aee:	f3bf 8f4f 	dsb	sy
 8014af2:	f3bf 8f6f 	isb	sy
 8014af6:	df00      	svc	0
 8014af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014afa:	bf00      	nop
 8014afc:	e000ed08 	.word	0xe000ed08

08014b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b086      	sub	sp, #24
 8014b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014b06:	4b46      	ldr	r3, [pc, #280]	; (8014c20 <xPortStartScheduler+0x120>)
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	4a46      	ldr	r2, [pc, #280]	; (8014c24 <xPortStartScheduler+0x124>)
 8014b0c:	4293      	cmp	r3, r2
 8014b0e:	d10a      	bne.n	8014b26 <xPortStartScheduler+0x26>
	__asm volatile
 8014b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b14:	f383 8811 	msr	BASEPRI, r3
 8014b18:	f3bf 8f6f 	isb	sy
 8014b1c:	f3bf 8f4f 	dsb	sy
 8014b20:	613b      	str	r3, [r7, #16]
}
 8014b22:	bf00      	nop
 8014b24:	e7fe      	b.n	8014b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014b26:	4b3e      	ldr	r3, [pc, #248]	; (8014c20 <xPortStartScheduler+0x120>)
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	4a3f      	ldr	r2, [pc, #252]	; (8014c28 <xPortStartScheduler+0x128>)
 8014b2c:	4293      	cmp	r3, r2
 8014b2e:	d10a      	bne.n	8014b46 <xPortStartScheduler+0x46>
	__asm volatile
 8014b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b34:	f383 8811 	msr	BASEPRI, r3
 8014b38:	f3bf 8f6f 	isb	sy
 8014b3c:	f3bf 8f4f 	dsb	sy
 8014b40:	60fb      	str	r3, [r7, #12]
}
 8014b42:	bf00      	nop
 8014b44:	e7fe      	b.n	8014b44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014b46:	4b39      	ldr	r3, [pc, #228]	; (8014c2c <xPortStartScheduler+0x12c>)
 8014b48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014b4a:	697b      	ldr	r3, [r7, #20]
 8014b4c:	781b      	ldrb	r3, [r3, #0]
 8014b4e:	b2db      	uxtb	r3, r3
 8014b50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014b52:	697b      	ldr	r3, [r7, #20]
 8014b54:	22ff      	movs	r2, #255	; 0xff
 8014b56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014b58:	697b      	ldr	r3, [r7, #20]
 8014b5a:	781b      	ldrb	r3, [r3, #0]
 8014b5c:	b2db      	uxtb	r3, r3
 8014b5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014b60:	78fb      	ldrb	r3, [r7, #3]
 8014b62:	b2db      	uxtb	r3, r3
 8014b64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014b68:	b2da      	uxtb	r2, r3
 8014b6a:	4b31      	ldr	r3, [pc, #196]	; (8014c30 <xPortStartScheduler+0x130>)
 8014b6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014b6e:	4b31      	ldr	r3, [pc, #196]	; (8014c34 <xPortStartScheduler+0x134>)
 8014b70:	2207      	movs	r2, #7
 8014b72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014b74:	e009      	b.n	8014b8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014b76:	4b2f      	ldr	r3, [pc, #188]	; (8014c34 <xPortStartScheduler+0x134>)
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	3b01      	subs	r3, #1
 8014b7c:	4a2d      	ldr	r2, [pc, #180]	; (8014c34 <xPortStartScheduler+0x134>)
 8014b7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014b80:	78fb      	ldrb	r3, [r7, #3]
 8014b82:	b2db      	uxtb	r3, r3
 8014b84:	005b      	lsls	r3, r3, #1
 8014b86:	b2db      	uxtb	r3, r3
 8014b88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014b8a:	78fb      	ldrb	r3, [r7, #3]
 8014b8c:	b2db      	uxtb	r3, r3
 8014b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014b92:	2b80      	cmp	r3, #128	; 0x80
 8014b94:	d0ef      	beq.n	8014b76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014b96:	4b27      	ldr	r3, [pc, #156]	; (8014c34 <xPortStartScheduler+0x134>)
 8014b98:	681b      	ldr	r3, [r3, #0]
 8014b9a:	f1c3 0307 	rsb	r3, r3, #7
 8014b9e:	2b04      	cmp	r3, #4
 8014ba0:	d00a      	beq.n	8014bb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8014ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ba6:	f383 8811 	msr	BASEPRI, r3
 8014baa:	f3bf 8f6f 	isb	sy
 8014bae:	f3bf 8f4f 	dsb	sy
 8014bb2:	60bb      	str	r3, [r7, #8]
}
 8014bb4:	bf00      	nop
 8014bb6:	e7fe      	b.n	8014bb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014bb8:	4b1e      	ldr	r3, [pc, #120]	; (8014c34 <xPortStartScheduler+0x134>)
 8014bba:	681b      	ldr	r3, [r3, #0]
 8014bbc:	021b      	lsls	r3, r3, #8
 8014bbe:	4a1d      	ldr	r2, [pc, #116]	; (8014c34 <xPortStartScheduler+0x134>)
 8014bc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014bc2:	4b1c      	ldr	r3, [pc, #112]	; (8014c34 <xPortStartScheduler+0x134>)
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8014bca:	4a1a      	ldr	r2, [pc, #104]	; (8014c34 <xPortStartScheduler+0x134>)
 8014bcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	b2da      	uxtb	r2, r3
 8014bd2:	697b      	ldr	r3, [r7, #20]
 8014bd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014bd6:	4b18      	ldr	r3, [pc, #96]	; (8014c38 <xPortStartScheduler+0x138>)
 8014bd8:	681b      	ldr	r3, [r3, #0]
 8014bda:	4a17      	ldr	r2, [pc, #92]	; (8014c38 <xPortStartScheduler+0x138>)
 8014bdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014be0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014be2:	4b15      	ldr	r3, [pc, #84]	; (8014c38 <xPortStartScheduler+0x138>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	4a14      	ldr	r2, [pc, #80]	; (8014c38 <xPortStartScheduler+0x138>)
 8014be8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8014bec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014bee:	f000 f8dd 	bl	8014dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014bf2:	4b12      	ldr	r3, [pc, #72]	; (8014c3c <xPortStartScheduler+0x13c>)
 8014bf4:	2200      	movs	r2, #0
 8014bf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014bf8:	f000 f8fc 	bl	8014df4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014bfc:	4b10      	ldr	r3, [pc, #64]	; (8014c40 <xPortStartScheduler+0x140>)
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	4a0f      	ldr	r2, [pc, #60]	; (8014c40 <xPortStartScheduler+0x140>)
 8014c02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014c06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014c08:	f7ff ff66 	bl	8014ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014c0c:	f7ff f9bc 	bl	8013f88 <vTaskSwitchContext>
	prvTaskExitError();
 8014c10:	f7ff ff1e 	bl	8014a50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014c14:	2300      	movs	r3, #0
}
 8014c16:	4618      	mov	r0, r3
 8014c18:	3718      	adds	r7, #24
 8014c1a:	46bd      	mov	sp, r7
 8014c1c:	bd80      	pop	{r7, pc}
 8014c1e:	bf00      	nop
 8014c20:	e000ed00 	.word	0xe000ed00
 8014c24:	410fc271 	.word	0x410fc271
 8014c28:	410fc270 	.word	0x410fc270
 8014c2c:	e000e400 	.word	0xe000e400
 8014c30:	20002998 	.word	0x20002998
 8014c34:	2000299c 	.word	0x2000299c
 8014c38:	e000ed20 	.word	0xe000ed20
 8014c3c:	200021a8 	.word	0x200021a8
 8014c40:	e000ef34 	.word	0xe000ef34

08014c44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014c44:	b480      	push	{r7}
 8014c46:	b083      	sub	sp, #12
 8014c48:	af00      	add	r7, sp, #0
	__asm volatile
 8014c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c4e:	f383 8811 	msr	BASEPRI, r3
 8014c52:	f3bf 8f6f 	isb	sy
 8014c56:	f3bf 8f4f 	dsb	sy
 8014c5a:	607b      	str	r3, [r7, #4]
}
 8014c5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014c5e:	4b0f      	ldr	r3, [pc, #60]	; (8014c9c <vPortEnterCritical+0x58>)
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	3301      	adds	r3, #1
 8014c64:	4a0d      	ldr	r2, [pc, #52]	; (8014c9c <vPortEnterCritical+0x58>)
 8014c66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014c68:	4b0c      	ldr	r3, [pc, #48]	; (8014c9c <vPortEnterCritical+0x58>)
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	2b01      	cmp	r3, #1
 8014c6e:	d10f      	bne.n	8014c90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014c70:	4b0b      	ldr	r3, [pc, #44]	; (8014ca0 <vPortEnterCritical+0x5c>)
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	b2db      	uxtb	r3, r3
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d00a      	beq.n	8014c90 <vPortEnterCritical+0x4c>
	__asm volatile
 8014c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c7e:	f383 8811 	msr	BASEPRI, r3
 8014c82:	f3bf 8f6f 	isb	sy
 8014c86:	f3bf 8f4f 	dsb	sy
 8014c8a:	603b      	str	r3, [r7, #0]
}
 8014c8c:	bf00      	nop
 8014c8e:	e7fe      	b.n	8014c8e <vPortEnterCritical+0x4a>
	}
}
 8014c90:	bf00      	nop
 8014c92:	370c      	adds	r7, #12
 8014c94:	46bd      	mov	sp, r7
 8014c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c9a:	4770      	bx	lr
 8014c9c:	200021a8 	.word	0x200021a8
 8014ca0:	e000ed04 	.word	0xe000ed04

08014ca4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014ca4:	b480      	push	{r7}
 8014ca6:	b083      	sub	sp, #12
 8014ca8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014caa:	4b12      	ldr	r3, [pc, #72]	; (8014cf4 <vPortExitCritical+0x50>)
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d10a      	bne.n	8014cc8 <vPortExitCritical+0x24>
	__asm volatile
 8014cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cb6:	f383 8811 	msr	BASEPRI, r3
 8014cba:	f3bf 8f6f 	isb	sy
 8014cbe:	f3bf 8f4f 	dsb	sy
 8014cc2:	607b      	str	r3, [r7, #4]
}
 8014cc4:	bf00      	nop
 8014cc6:	e7fe      	b.n	8014cc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014cc8:	4b0a      	ldr	r3, [pc, #40]	; (8014cf4 <vPortExitCritical+0x50>)
 8014cca:	681b      	ldr	r3, [r3, #0]
 8014ccc:	3b01      	subs	r3, #1
 8014cce:	4a09      	ldr	r2, [pc, #36]	; (8014cf4 <vPortExitCritical+0x50>)
 8014cd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014cd2:	4b08      	ldr	r3, [pc, #32]	; (8014cf4 <vPortExitCritical+0x50>)
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d105      	bne.n	8014ce6 <vPortExitCritical+0x42>
 8014cda:	2300      	movs	r3, #0
 8014cdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014cde:	683b      	ldr	r3, [r7, #0]
 8014ce0:	f383 8811 	msr	BASEPRI, r3
}
 8014ce4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014ce6:	bf00      	nop
 8014ce8:	370c      	adds	r7, #12
 8014cea:	46bd      	mov	sp, r7
 8014cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf0:	4770      	bx	lr
 8014cf2:	bf00      	nop
 8014cf4:	200021a8 	.word	0x200021a8
	...

08014d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014d00:	f3ef 8009 	mrs	r0, PSP
 8014d04:	f3bf 8f6f 	isb	sy
 8014d08:	4b15      	ldr	r3, [pc, #84]	; (8014d60 <pxCurrentTCBConst>)
 8014d0a:	681a      	ldr	r2, [r3, #0]
 8014d0c:	f01e 0f10 	tst.w	lr, #16
 8014d10:	bf08      	it	eq
 8014d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d1a:	6010      	str	r0, [r2, #0]
 8014d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014d20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014d24:	f380 8811 	msr	BASEPRI, r0
 8014d28:	f3bf 8f4f 	dsb	sy
 8014d2c:	f3bf 8f6f 	isb	sy
 8014d30:	f7ff f92a 	bl	8013f88 <vTaskSwitchContext>
 8014d34:	f04f 0000 	mov.w	r0, #0
 8014d38:	f380 8811 	msr	BASEPRI, r0
 8014d3c:	bc09      	pop	{r0, r3}
 8014d3e:	6819      	ldr	r1, [r3, #0]
 8014d40:	6808      	ldr	r0, [r1, #0]
 8014d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d46:	f01e 0f10 	tst.w	lr, #16
 8014d4a:	bf08      	it	eq
 8014d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014d50:	f380 8809 	msr	PSP, r0
 8014d54:	f3bf 8f6f 	isb	sy
 8014d58:	4770      	bx	lr
 8014d5a:	bf00      	nop
 8014d5c:	f3af 8000 	nop.w

08014d60 <pxCurrentTCBConst>:
 8014d60:	2000286c 	.word	0x2000286c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014d64:	bf00      	nop
 8014d66:	bf00      	nop

08014d68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014d68:	b580      	push	{r7, lr}
 8014d6a:	b082      	sub	sp, #8
 8014d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8014d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d72:	f383 8811 	msr	BASEPRI, r3
 8014d76:	f3bf 8f6f 	isb	sy
 8014d7a:	f3bf 8f4f 	dsb	sy
 8014d7e:	607b      	str	r3, [r7, #4]
}
 8014d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014d82:	f7ff f849 	bl	8013e18 <xTaskIncrementTick>
 8014d86:	4603      	mov	r3, r0
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d003      	beq.n	8014d94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014d8c:	4b06      	ldr	r3, [pc, #24]	; (8014da8 <SysTick_Handler+0x40>)
 8014d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d92:	601a      	str	r2, [r3, #0]
 8014d94:	2300      	movs	r3, #0
 8014d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014d98:	683b      	ldr	r3, [r7, #0]
 8014d9a:	f383 8811 	msr	BASEPRI, r3
}
 8014d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014da0:	bf00      	nop
 8014da2:	3708      	adds	r7, #8
 8014da4:	46bd      	mov	sp, r7
 8014da6:	bd80      	pop	{r7, pc}
 8014da8:	e000ed04 	.word	0xe000ed04

08014dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014dac:	b480      	push	{r7}
 8014dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014db0:	4b0b      	ldr	r3, [pc, #44]	; (8014de0 <vPortSetupTimerInterrupt+0x34>)
 8014db2:	2200      	movs	r2, #0
 8014db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014db6:	4b0b      	ldr	r3, [pc, #44]	; (8014de4 <vPortSetupTimerInterrupt+0x38>)
 8014db8:	2200      	movs	r2, #0
 8014dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014dbc:	4b0a      	ldr	r3, [pc, #40]	; (8014de8 <vPortSetupTimerInterrupt+0x3c>)
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	4a0a      	ldr	r2, [pc, #40]	; (8014dec <vPortSetupTimerInterrupt+0x40>)
 8014dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8014dc6:	099b      	lsrs	r3, r3, #6
 8014dc8:	4a09      	ldr	r2, [pc, #36]	; (8014df0 <vPortSetupTimerInterrupt+0x44>)
 8014dca:	3b01      	subs	r3, #1
 8014dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014dce:	4b04      	ldr	r3, [pc, #16]	; (8014de0 <vPortSetupTimerInterrupt+0x34>)
 8014dd0:	2207      	movs	r2, #7
 8014dd2:	601a      	str	r2, [r3, #0]
}
 8014dd4:	bf00      	nop
 8014dd6:	46bd      	mov	sp, r7
 8014dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ddc:	4770      	bx	lr
 8014dde:	bf00      	nop
 8014de0:	e000e010 	.word	0xe000e010
 8014de4:	e000e018 	.word	0xe000e018
 8014de8:	2000208c 	.word	0x2000208c
 8014dec:	10624dd3 	.word	0x10624dd3
 8014df0:	e000e014 	.word	0xe000e014

08014df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014df4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014e04 <vPortEnableVFP+0x10>
 8014df8:	6801      	ldr	r1, [r0, #0]
 8014dfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8014dfe:	6001      	str	r1, [r0, #0]
 8014e00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014e02:	bf00      	nop
 8014e04:	e000ed88 	.word	0xe000ed88

08014e08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014e08:	b480      	push	{r7}
 8014e0a:	b085      	sub	sp, #20
 8014e0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014e0e:	f3ef 8305 	mrs	r3, IPSR
 8014e12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	2b0f      	cmp	r3, #15
 8014e18:	d914      	bls.n	8014e44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014e1a:	4a17      	ldr	r2, [pc, #92]	; (8014e78 <vPortValidateInterruptPriority+0x70>)
 8014e1c:	68fb      	ldr	r3, [r7, #12]
 8014e1e:	4413      	add	r3, r2
 8014e20:	781b      	ldrb	r3, [r3, #0]
 8014e22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014e24:	4b15      	ldr	r3, [pc, #84]	; (8014e7c <vPortValidateInterruptPriority+0x74>)
 8014e26:	781b      	ldrb	r3, [r3, #0]
 8014e28:	7afa      	ldrb	r2, [r7, #11]
 8014e2a:	429a      	cmp	r2, r3
 8014e2c:	d20a      	bcs.n	8014e44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8014e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e32:	f383 8811 	msr	BASEPRI, r3
 8014e36:	f3bf 8f6f 	isb	sy
 8014e3a:	f3bf 8f4f 	dsb	sy
 8014e3e:	607b      	str	r3, [r7, #4]
}
 8014e40:	bf00      	nop
 8014e42:	e7fe      	b.n	8014e42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014e44:	4b0e      	ldr	r3, [pc, #56]	; (8014e80 <vPortValidateInterruptPriority+0x78>)
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8014e4c:	4b0d      	ldr	r3, [pc, #52]	; (8014e84 <vPortValidateInterruptPriority+0x7c>)
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	429a      	cmp	r2, r3
 8014e52:	d90a      	bls.n	8014e6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e58:	f383 8811 	msr	BASEPRI, r3
 8014e5c:	f3bf 8f6f 	isb	sy
 8014e60:	f3bf 8f4f 	dsb	sy
 8014e64:	603b      	str	r3, [r7, #0]
}
 8014e66:	bf00      	nop
 8014e68:	e7fe      	b.n	8014e68 <vPortValidateInterruptPriority+0x60>
	}
 8014e6a:	bf00      	nop
 8014e6c:	3714      	adds	r7, #20
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e74:	4770      	bx	lr
 8014e76:	bf00      	nop
 8014e78:	e000e3f0 	.word	0xe000e3f0
 8014e7c:	20002998 	.word	0x20002998
 8014e80:	e000ed0c 	.word	0xe000ed0c
 8014e84:	2000299c 	.word	0x2000299c

08014e88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014e88:	b580      	push	{r7, lr}
 8014e8a:	b08a      	sub	sp, #40	; 0x28
 8014e8c:	af00      	add	r7, sp, #0
 8014e8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014e90:	2300      	movs	r3, #0
 8014e92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014e94:	f7fe ff16 	bl	8013cc4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014e98:	4b58      	ldr	r3, [pc, #352]	; (8014ffc <pvPortMalloc+0x174>)
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d101      	bne.n	8014ea4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014ea0:	f000 f910 	bl	80150c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014ea4:	4b56      	ldr	r3, [pc, #344]	; (8015000 <pvPortMalloc+0x178>)
 8014ea6:	681a      	ldr	r2, [r3, #0]
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	4013      	ands	r3, r2
 8014eac:	2b00      	cmp	r3, #0
 8014eae:	f040 808e 	bne.w	8014fce <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d01d      	beq.n	8014ef4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014eb8:	2208      	movs	r2, #8
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	4413      	add	r3, r2
 8014ebe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	f003 0307 	and.w	r3, r3, #7
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d014      	beq.n	8014ef4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	f023 0307 	bic.w	r3, r3, #7
 8014ed0:	3308      	adds	r3, #8
 8014ed2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f003 0307 	and.w	r3, r3, #7
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d00a      	beq.n	8014ef4 <pvPortMalloc+0x6c>
	__asm volatile
 8014ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ee2:	f383 8811 	msr	BASEPRI, r3
 8014ee6:	f3bf 8f6f 	isb	sy
 8014eea:	f3bf 8f4f 	dsb	sy
 8014eee:	617b      	str	r3, [r7, #20]
}
 8014ef0:	bf00      	nop
 8014ef2:	e7fe      	b.n	8014ef2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d069      	beq.n	8014fce <pvPortMalloc+0x146>
 8014efa:	4b42      	ldr	r3, [pc, #264]	; (8015004 <pvPortMalloc+0x17c>)
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	687a      	ldr	r2, [r7, #4]
 8014f00:	429a      	cmp	r2, r3
 8014f02:	d864      	bhi.n	8014fce <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014f04:	4b40      	ldr	r3, [pc, #256]	; (8015008 <pvPortMalloc+0x180>)
 8014f06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014f08:	4b3f      	ldr	r3, [pc, #252]	; (8015008 <pvPortMalloc+0x180>)
 8014f0a:	681b      	ldr	r3, [r3, #0]
 8014f0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014f0e:	e004      	b.n	8014f1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f1c:	685b      	ldr	r3, [r3, #4]
 8014f1e:	687a      	ldr	r2, [r7, #4]
 8014f20:	429a      	cmp	r2, r3
 8014f22:	d903      	bls.n	8014f2c <pvPortMalloc+0xa4>
 8014f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d1f1      	bne.n	8014f10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014f2c:	4b33      	ldr	r3, [pc, #204]	; (8014ffc <pvPortMalloc+0x174>)
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014f32:	429a      	cmp	r2, r3
 8014f34:	d04b      	beq.n	8014fce <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014f36:	6a3b      	ldr	r3, [r7, #32]
 8014f38:	681b      	ldr	r3, [r3, #0]
 8014f3a:	2208      	movs	r2, #8
 8014f3c:	4413      	add	r3, r2
 8014f3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f42:	681a      	ldr	r2, [r3, #0]
 8014f44:	6a3b      	ldr	r3, [r7, #32]
 8014f46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f4a:	685a      	ldr	r2, [r3, #4]
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	1ad2      	subs	r2, r2, r3
 8014f50:	2308      	movs	r3, #8
 8014f52:	005b      	lsls	r3, r3, #1
 8014f54:	429a      	cmp	r2, r3
 8014f56:	d91f      	bls.n	8014f98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	4413      	add	r3, r2
 8014f5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014f60:	69bb      	ldr	r3, [r7, #24]
 8014f62:	f003 0307 	and.w	r3, r3, #7
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d00a      	beq.n	8014f80 <pvPortMalloc+0xf8>
	__asm volatile
 8014f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f6e:	f383 8811 	msr	BASEPRI, r3
 8014f72:	f3bf 8f6f 	isb	sy
 8014f76:	f3bf 8f4f 	dsb	sy
 8014f7a:	613b      	str	r3, [r7, #16]
}
 8014f7c:	bf00      	nop
 8014f7e:	e7fe      	b.n	8014f7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f82:	685a      	ldr	r2, [r3, #4]
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	1ad2      	subs	r2, r2, r3
 8014f88:	69bb      	ldr	r3, [r7, #24]
 8014f8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f8e:	687a      	ldr	r2, [r7, #4]
 8014f90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014f92:	69b8      	ldr	r0, [r7, #24]
 8014f94:	f000 f8f8 	bl	8015188 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014f98:	4b1a      	ldr	r3, [pc, #104]	; (8015004 <pvPortMalloc+0x17c>)
 8014f9a:	681a      	ldr	r2, [r3, #0]
 8014f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f9e:	685b      	ldr	r3, [r3, #4]
 8014fa0:	1ad3      	subs	r3, r2, r3
 8014fa2:	4a18      	ldr	r2, [pc, #96]	; (8015004 <pvPortMalloc+0x17c>)
 8014fa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014fa6:	4b17      	ldr	r3, [pc, #92]	; (8015004 <pvPortMalloc+0x17c>)
 8014fa8:	681a      	ldr	r2, [r3, #0]
 8014faa:	4b18      	ldr	r3, [pc, #96]	; (801500c <pvPortMalloc+0x184>)
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	429a      	cmp	r2, r3
 8014fb0:	d203      	bcs.n	8014fba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014fb2:	4b14      	ldr	r3, [pc, #80]	; (8015004 <pvPortMalloc+0x17c>)
 8014fb4:	681b      	ldr	r3, [r3, #0]
 8014fb6:	4a15      	ldr	r2, [pc, #84]	; (801500c <pvPortMalloc+0x184>)
 8014fb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fbc:	685a      	ldr	r2, [r3, #4]
 8014fbe:	4b10      	ldr	r3, [pc, #64]	; (8015000 <pvPortMalloc+0x178>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	431a      	orrs	r2, r3
 8014fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014fca:	2200      	movs	r2, #0
 8014fcc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014fce:	f7fe fe87 	bl	8013ce0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014fd2:	69fb      	ldr	r3, [r7, #28]
 8014fd4:	f003 0307 	and.w	r3, r3, #7
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d00a      	beq.n	8014ff2 <pvPortMalloc+0x16a>
	__asm volatile
 8014fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fe0:	f383 8811 	msr	BASEPRI, r3
 8014fe4:	f3bf 8f6f 	isb	sy
 8014fe8:	f3bf 8f4f 	dsb	sy
 8014fec:	60fb      	str	r3, [r7, #12]
}
 8014fee:	bf00      	nop
 8014ff0:	e7fe      	b.n	8014ff0 <pvPortMalloc+0x168>
	return pvReturn;
 8014ff2:	69fb      	ldr	r3, [r7, #28]
}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	3728      	adds	r7, #40	; 0x28
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd80      	pop	{r7, pc}
 8014ffc:	200065a8 	.word	0x200065a8
 8015000:	200065b4 	.word	0x200065b4
 8015004:	200065ac 	.word	0x200065ac
 8015008:	200065a0 	.word	0x200065a0
 801500c:	200065b0 	.word	0x200065b0

08015010 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015010:	b580      	push	{r7, lr}
 8015012:	b086      	sub	sp, #24
 8015014:	af00      	add	r7, sp, #0
 8015016:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d048      	beq.n	80150b4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015022:	2308      	movs	r3, #8
 8015024:	425b      	negs	r3, r3
 8015026:	697a      	ldr	r2, [r7, #20]
 8015028:	4413      	add	r3, r2
 801502a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801502c:	697b      	ldr	r3, [r7, #20]
 801502e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015030:	693b      	ldr	r3, [r7, #16]
 8015032:	685a      	ldr	r2, [r3, #4]
 8015034:	4b21      	ldr	r3, [pc, #132]	; (80150bc <vPortFree+0xac>)
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	4013      	ands	r3, r2
 801503a:	2b00      	cmp	r3, #0
 801503c:	d10a      	bne.n	8015054 <vPortFree+0x44>
	__asm volatile
 801503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015042:	f383 8811 	msr	BASEPRI, r3
 8015046:	f3bf 8f6f 	isb	sy
 801504a:	f3bf 8f4f 	dsb	sy
 801504e:	60fb      	str	r3, [r7, #12]
}
 8015050:	bf00      	nop
 8015052:	e7fe      	b.n	8015052 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015054:	693b      	ldr	r3, [r7, #16]
 8015056:	681b      	ldr	r3, [r3, #0]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d00a      	beq.n	8015072 <vPortFree+0x62>
	__asm volatile
 801505c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015060:	f383 8811 	msr	BASEPRI, r3
 8015064:	f3bf 8f6f 	isb	sy
 8015068:	f3bf 8f4f 	dsb	sy
 801506c:	60bb      	str	r3, [r7, #8]
}
 801506e:	bf00      	nop
 8015070:	e7fe      	b.n	8015070 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015072:	693b      	ldr	r3, [r7, #16]
 8015074:	685a      	ldr	r2, [r3, #4]
 8015076:	4b11      	ldr	r3, [pc, #68]	; (80150bc <vPortFree+0xac>)
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	4013      	ands	r3, r2
 801507c:	2b00      	cmp	r3, #0
 801507e:	d019      	beq.n	80150b4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015080:	693b      	ldr	r3, [r7, #16]
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d115      	bne.n	80150b4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015088:	693b      	ldr	r3, [r7, #16]
 801508a:	685a      	ldr	r2, [r3, #4]
 801508c:	4b0b      	ldr	r3, [pc, #44]	; (80150bc <vPortFree+0xac>)
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	43db      	mvns	r3, r3
 8015092:	401a      	ands	r2, r3
 8015094:	693b      	ldr	r3, [r7, #16]
 8015096:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015098:	f7fe fe14 	bl	8013cc4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801509c:	693b      	ldr	r3, [r7, #16]
 801509e:	685a      	ldr	r2, [r3, #4]
 80150a0:	4b07      	ldr	r3, [pc, #28]	; (80150c0 <vPortFree+0xb0>)
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	4413      	add	r3, r2
 80150a6:	4a06      	ldr	r2, [pc, #24]	; (80150c0 <vPortFree+0xb0>)
 80150a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80150aa:	6938      	ldr	r0, [r7, #16]
 80150ac:	f000 f86c 	bl	8015188 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80150b0:	f7fe fe16 	bl	8013ce0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80150b4:	bf00      	nop
 80150b6:	3718      	adds	r7, #24
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bd80      	pop	{r7, pc}
 80150bc:	200065b4 	.word	0x200065b4
 80150c0:	200065ac 	.word	0x200065ac

080150c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80150c4:	b480      	push	{r7}
 80150c6:	b085      	sub	sp, #20
 80150c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80150ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80150ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80150d0:	4b27      	ldr	r3, [pc, #156]	; (8015170 <prvHeapInit+0xac>)
 80150d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	f003 0307 	and.w	r3, r3, #7
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d00c      	beq.n	80150f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80150de:	68fb      	ldr	r3, [r7, #12]
 80150e0:	3307      	adds	r3, #7
 80150e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80150e4:	68fb      	ldr	r3, [r7, #12]
 80150e6:	f023 0307 	bic.w	r3, r3, #7
 80150ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80150ec:	68ba      	ldr	r2, [r7, #8]
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	1ad3      	subs	r3, r2, r3
 80150f2:	4a1f      	ldr	r2, [pc, #124]	; (8015170 <prvHeapInit+0xac>)
 80150f4:	4413      	add	r3, r2
 80150f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80150fc:	4a1d      	ldr	r2, [pc, #116]	; (8015174 <prvHeapInit+0xb0>)
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015102:	4b1c      	ldr	r3, [pc, #112]	; (8015174 <prvHeapInit+0xb0>)
 8015104:	2200      	movs	r2, #0
 8015106:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	68ba      	ldr	r2, [r7, #8]
 801510c:	4413      	add	r3, r2
 801510e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015110:	2208      	movs	r2, #8
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	1a9b      	subs	r3, r3, r2
 8015116:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015118:	68fb      	ldr	r3, [r7, #12]
 801511a:	f023 0307 	bic.w	r3, r3, #7
 801511e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	4a15      	ldr	r2, [pc, #84]	; (8015178 <prvHeapInit+0xb4>)
 8015124:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015126:	4b14      	ldr	r3, [pc, #80]	; (8015178 <prvHeapInit+0xb4>)
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	2200      	movs	r2, #0
 801512c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801512e:	4b12      	ldr	r3, [pc, #72]	; (8015178 <prvHeapInit+0xb4>)
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	2200      	movs	r2, #0
 8015134:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801513a:	683b      	ldr	r3, [r7, #0]
 801513c:	68fa      	ldr	r2, [r7, #12]
 801513e:	1ad2      	subs	r2, r2, r3
 8015140:	683b      	ldr	r3, [r7, #0]
 8015142:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015144:	4b0c      	ldr	r3, [pc, #48]	; (8015178 <prvHeapInit+0xb4>)
 8015146:	681a      	ldr	r2, [r3, #0]
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801514c:	683b      	ldr	r3, [r7, #0]
 801514e:	685b      	ldr	r3, [r3, #4]
 8015150:	4a0a      	ldr	r2, [pc, #40]	; (801517c <prvHeapInit+0xb8>)
 8015152:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015154:	683b      	ldr	r3, [r7, #0]
 8015156:	685b      	ldr	r3, [r3, #4]
 8015158:	4a09      	ldr	r2, [pc, #36]	; (8015180 <prvHeapInit+0xbc>)
 801515a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801515c:	4b09      	ldr	r3, [pc, #36]	; (8015184 <prvHeapInit+0xc0>)
 801515e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015162:	601a      	str	r2, [r3, #0]
}
 8015164:	bf00      	nop
 8015166:	3714      	adds	r7, #20
 8015168:	46bd      	mov	sp, r7
 801516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801516e:	4770      	bx	lr
 8015170:	200029a0 	.word	0x200029a0
 8015174:	200065a0 	.word	0x200065a0
 8015178:	200065a8 	.word	0x200065a8
 801517c:	200065b0 	.word	0x200065b0
 8015180:	200065ac 	.word	0x200065ac
 8015184:	200065b4 	.word	0x200065b4

08015188 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015188:	b480      	push	{r7}
 801518a:	b085      	sub	sp, #20
 801518c:	af00      	add	r7, sp, #0
 801518e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015190:	4b28      	ldr	r3, [pc, #160]	; (8015234 <prvInsertBlockIntoFreeList+0xac>)
 8015192:	60fb      	str	r3, [r7, #12]
 8015194:	e002      	b.n	801519c <prvInsertBlockIntoFreeList+0x14>
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	60fb      	str	r3, [r7, #12]
 801519c:	68fb      	ldr	r3, [r7, #12]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	687a      	ldr	r2, [r7, #4]
 80151a2:	429a      	cmp	r2, r3
 80151a4:	d8f7      	bhi.n	8015196 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	685b      	ldr	r3, [r3, #4]
 80151ae:	68ba      	ldr	r2, [r7, #8]
 80151b0:	4413      	add	r3, r2
 80151b2:	687a      	ldr	r2, [r7, #4]
 80151b4:	429a      	cmp	r2, r3
 80151b6:	d108      	bne.n	80151ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	685a      	ldr	r2, [r3, #4]
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	685b      	ldr	r3, [r3, #4]
 80151c0:	441a      	add	r2, r3
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	685b      	ldr	r3, [r3, #4]
 80151d2:	68ba      	ldr	r2, [r7, #8]
 80151d4:	441a      	add	r2, r3
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	429a      	cmp	r2, r3
 80151dc:	d118      	bne.n	8015210 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80151de:	68fb      	ldr	r3, [r7, #12]
 80151e0:	681a      	ldr	r2, [r3, #0]
 80151e2:	4b15      	ldr	r3, [pc, #84]	; (8015238 <prvInsertBlockIntoFreeList+0xb0>)
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	429a      	cmp	r2, r3
 80151e8:	d00d      	beq.n	8015206 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	685a      	ldr	r2, [r3, #4]
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	681b      	ldr	r3, [r3, #0]
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	441a      	add	r2, r3
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	681a      	ldr	r2, [r3, #0]
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	601a      	str	r2, [r3, #0]
 8015204:	e008      	b.n	8015218 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015206:	4b0c      	ldr	r3, [pc, #48]	; (8015238 <prvInsertBlockIntoFreeList+0xb0>)
 8015208:	681a      	ldr	r2, [r3, #0]
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	601a      	str	r2, [r3, #0]
 801520e:	e003      	b.n	8015218 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015210:	68fb      	ldr	r3, [r7, #12]
 8015212:	681a      	ldr	r2, [r3, #0]
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015218:	68fa      	ldr	r2, [r7, #12]
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	429a      	cmp	r2, r3
 801521e:	d002      	beq.n	8015226 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	687a      	ldr	r2, [r7, #4]
 8015224:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015226:	bf00      	nop
 8015228:	3714      	adds	r7, #20
 801522a:	46bd      	mov	sp, r7
 801522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015230:	4770      	bx	lr
 8015232:	bf00      	nop
 8015234:	200065a0 	.word	0x200065a0
 8015238:	200065a8 	.word	0x200065a8

0801523c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801523c:	b580      	push	{r7, lr}
 801523e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015240:	2200      	movs	r2, #0
 8015242:	4912      	ldr	r1, [pc, #72]	; (801528c <MX_USB_DEVICE_Init+0x50>)
 8015244:	4812      	ldr	r0, [pc, #72]	; (8015290 <MX_USB_DEVICE_Init+0x54>)
 8015246:	f7fc f84f 	bl	80112e8 <USBD_Init>
 801524a:	4603      	mov	r3, r0
 801524c:	2b00      	cmp	r3, #0
 801524e:	d001      	beq.n	8015254 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015250:	f7f0 f9e8 	bl	8005624 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015254:	490f      	ldr	r1, [pc, #60]	; (8015294 <MX_USB_DEVICE_Init+0x58>)
 8015256:	480e      	ldr	r0, [pc, #56]	; (8015290 <MX_USB_DEVICE_Init+0x54>)
 8015258:	f7fc f87c 	bl	8011354 <USBD_RegisterClass>
 801525c:	4603      	mov	r3, r0
 801525e:	2b00      	cmp	r3, #0
 8015260:	d001      	beq.n	8015266 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8015262:	f7f0 f9df 	bl	8005624 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8015266:	490c      	ldr	r1, [pc, #48]	; (8015298 <MX_USB_DEVICE_Init+0x5c>)
 8015268:	4809      	ldr	r0, [pc, #36]	; (8015290 <MX_USB_DEVICE_Init+0x54>)
 801526a:	f7fb ffa1 	bl	80111b0 <USBD_CDC_RegisterInterface>
 801526e:	4603      	mov	r3, r0
 8015270:	2b00      	cmp	r3, #0
 8015272:	d001      	beq.n	8015278 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8015274:	f7f0 f9d6 	bl	8005624 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8015278:	4805      	ldr	r0, [pc, #20]	; (8015290 <MX_USB_DEVICE_Init+0x54>)
 801527a:	f7fc f88c 	bl	8011396 <USBD_Start>
 801527e:	4603      	mov	r3, r0
 8015280:	2b00      	cmp	r3, #0
 8015282:	d001      	beq.n	8015288 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015284:	f7f0 f9ce 	bl	8005624 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015288:	bf00      	nop
 801528a:	bd80      	pop	{r7, pc}
 801528c:	200021c0 	.word	0x200021c0
 8015290:	2000ee5c 	.word	0x2000ee5c
 8015294:	200020a4 	.word	0x200020a4
 8015298:	200021ac 	.word	0x200021ac

0801529c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801529c:	b580      	push	{r7, lr}
 801529e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80152a0:	2200      	movs	r2, #0
 80152a2:	4905      	ldr	r1, [pc, #20]	; (80152b8 <CDC_Init_FS+0x1c>)
 80152a4:	4805      	ldr	r0, [pc, #20]	; (80152bc <CDC_Init_FS+0x20>)
 80152a6:	f7fb ff98 	bl	80111da <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80152aa:	4905      	ldr	r1, [pc, #20]	; (80152c0 <CDC_Init_FS+0x24>)
 80152ac:	4803      	ldr	r0, [pc, #12]	; (80152bc <CDC_Init_FS+0x20>)
 80152ae:	f7fb ffad 	bl	801120c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80152b2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80152b4:	4618      	mov	r0, r3
 80152b6:	bd80      	pop	{r7, pc}
 80152b8:	2000f32c 	.word	0x2000f32c
 80152bc:	2000ee5c 	.word	0x2000ee5c
 80152c0:	2000f12c 	.word	0x2000f12c

080152c4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80152c4:	b480      	push	{r7}
 80152c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80152c8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80152ca:	4618      	mov	r0, r3
 80152cc:	46bd      	mov	sp, r7
 80152ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d2:	4770      	bx	lr

080152d4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80152d4:	b480      	push	{r7}
 80152d6:	b083      	sub	sp, #12
 80152d8:	af00      	add	r7, sp, #0
 80152da:	4603      	mov	r3, r0
 80152dc:	6039      	str	r1, [r7, #0]
 80152de:	71fb      	strb	r3, [r7, #7]
 80152e0:	4613      	mov	r3, r2
 80152e2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80152e4:	79fb      	ldrb	r3, [r7, #7]
 80152e6:	2b23      	cmp	r3, #35	; 0x23
 80152e8:	f200 808c 	bhi.w	8015404 <CDC_Control_FS+0x130>
 80152ec:	a201      	add	r2, pc, #4	; (adr r2, 80152f4 <CDC_Control_FS+0x20>)
 80152ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152f2:	bf00      	nop
 80152f4:	08015405 	.word	0x08015405
 80152f8:	08015405 	.word	0x08015405
 80152fc:	08015405 	.word	0x08015405
 8015300:	08015405 	.word	0x08015405
 8015304:	08015405 	.word	0x08015405
 8015308:	08015405 	.word	0x08015405
 801530c:	08015405 	.word	0x08015405
 8015310:	08015405 	.word	0x08015405
 8015314:	08015405 	.word	0x08015405
 8015318:	08015405 	.word	0x08015405
 801531c:	08015405 	.word	0x08015405
 8015320:	08015405 	.word	0x08015405
 8015324:	08015405 	.word	0x08015405
 8015328:	08015405 	.word	0x08015405
 801532c:	08015405 	.word	0x08015405
 8015330:	08015405 	.word	0x08015405
 8015334:	08015405 	.word	0x08015405
 8015338:	08015405 	.word	0x08015405
 801533c:	08015405 	.word	0x08015405
 8015340:	08015405 	.word	0x08015405
 8015344:	08015405 	.word	0x08015405
 8015348:	08015405 	.word	0x08015405
 801534c:	08015405 	.word	0x08015405
 8015350:	08015405 	.word	0x08015405
 8015354:	08015405 	.word	0x08015405
 8015358:	08015405 	.word	0x08015405
 801535c:	08015405 	.word	0x08015405
 8015360:	08015405 	.word	0x08015405
 8015364:	08015405 	.word	0x08015405
 8015368:	08015405 	.word	0x08015405
 801536c:	08015405 	.word	0x08015405
 8015370:	08015405 	.word	0x08015405
 8015374:	08015385 	.word	0x08015385
 8015378:	080153bf 	.word	0x080153bf
 801537c:	08015405 	.word	0x08015405
 8015380:	08015405 	.word	0x08015405
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	781a      	ldrb	r2, [r3, #0]
 8015388:	4b22      	ldr	r3, [pc, #136]	; (8015414 <CDC_Control_FS+0x140>)
 801538a:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 801538c:	683b      	ldr	r3, [r7, #0]
 801538e:	785a      	ldrb	r2, [r3, #1]
 8015390:	4b20      	ldr	r3, [pc, #128]	; (8015414 <CDC_Control_FS+0x140>)
 8015392:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8015394:	683b      	ldr	r3, [r7, #0]
 8015396:	789a      	ldrb	r2, [r3, #2]
 8015398:	4b1e      	ldr	r3, [pc, #120]	; (8015414 <CDC_Control_FS+0x140>)
 801539a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 801539c:	683b      	ldr	r3, [r7, #0]
 801539e:	78da      	ldrb	r2, [r3, #3]
 80153a0:	4b1c      	ldr	r3, [pc, #112]	; (8015414 <CDC_Control_FS+0x140>)
 80153a2:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 80153a4:	683b      	ldr	r3, [r7, #0]
 80153a6:	791a      	ldrb	r2, [r3, #4]
 80153a8:	4b1a      	ldr	r3, [pc, #104]	; (8015414 <CDC_Control_FS+0x140>)
 80153aa:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	795a      	ldrb	r2, [r3, #5]
 80153b0:	4b18      	ldr	r3, [pc, #96]	; (8015414 <CDC_Control_FS+0x140>)
 80153b2:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 80153b4:	683b      	ldr	r3, [r7, #0]
 80153b6:	799a      	ldrb	r2, [r3, #6]
 80153b8:	4b16      	ldr	r3, [pc, #88]	; (8015414 <CDC_Control_FS+0x140>)
 80153ba:	719a      	strb	r2, [r3, #6]
    	break;
 80153bc:	e023      	b.n	8015406 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 80153be:	4b15      	ldr	r3, [pc, #84]	; (8015414 <CDC_Control_FS+0x140>)
 80153c0:	781a      	ldrb	r2, [r3, #0]
 80153c2:	683b      	ldr	r3, [r7, #0]
 80153c4:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 80153c6:	683b      	ldr	r3, [r7, #0]
 80153c8:	3301      	adds	r3, #1
 80153ca:	4a12      	ldr	r2, [pc, #72]	; (8015414 <CDC_Control_FS+0x140>)
 80153cc:	7852      	ldrb	r2, [r2, #1]
 80153ce:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 80153d0:	683b      	ldr	r3, [r7, #0]
 80153d2:	3302      	adds	r3, #2
 80153d4:	4a0f      	ldr	r2, [pc, #60]	; (8015414 <CDC_Control_FS+0x140>)
 80153d6:	7892      	ldrb	r2, [r2, #2]
 80153d8:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 80153da:	683b      	ldr	r3, [r7, #0]
 80153dc:	3303      	adds	r3, #3
 80153de:	4a0d      	ldr	r2, [pc, #52]	; (8015414 <CDC_Control_FS+0x140>)
 80153e0:	78d2      	ldrb	r2, [r2, #3]
 80153e2:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 80153e4:	683b      	ldr	r3, [r7, #0]
 80153e6:	3304      	adds	r3, #4
 80153e8:	4a0a      	ldr	r2, [pc, #40]	; (8015414 <CDC_Control_FS+0x140>)
 80153ea:	7912      	ldrb	r2, [r2, #4]
 80153ec:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 80153ee:	683b      	ldr	r3, [r7, #0]
 80153f0:	3305      	adds	r3, #5
 80153f2:	4a08      	ldr	r2, [pc, #32]	; (8015414 <CDC_Control_FS+0x140>)
 80153f4:	7952      	ldrb	r2, [r2, #5]
 80153f6:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 80153f8:	683b      	ldr	r3, [r7, #0]
 80153fa:	3306      	adds	r3, #6
 80153fc:	4a05      	ldr	r2, [pc, #20]	; (8015414 <CDC_Control_FS+0x140>)
 80153fe:	7992      	ldrb	r2, [r2, #6]
 8015400:	701a      	strb	r2, [r3, #0]
    break;
 8015402:	e000      	b.n	8015406 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8015404:	bf00      	nop
  }

  return (USBD_OK);
 8015406:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8015408:	4618      	mov	r0, r3
 801540a:	370c      	adds	r7, #12
 801540c:	46bd      	mov	sp, r7
 801540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015412:	4770      	bx	lr
 8015414:	2000f52c 	.word	0x2000f52c

08015418 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8015418:	b580      	push	{r7, lr}
 801541a:	b082      	sub	sp, #8
 801541c:	af00      	add	r7, sp, #0
 801541e:	6078      	str	r0, [r7, #4]
 8015420:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 8015422:	683b      	ldr	r3, [r7, #0]
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	b29b      	uxth	r3, r3
 8015428:	461a      	mov	r2, r3
 801542a:	6879      	ldr	r1, [r7, #4]
 801542c:	4807      	ldr	r0, [pc, #28]	; (801544c <CDC_Receive_FS+0x34>)
 801542e:	f7f0 f98b 	bl	8005748 <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015432:	6879      	ldr	r1, [r7, #4]
 8015434:	4806      	ldr	r0, [pc, #24]	; (8015450 <CDC_Receive_FS+0x38>)
 8015436:	f7fb fee9 	bl	801120c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801543a:	4805      	ldr	r0, [pc, #20]	; (8015450 <CDC_Receive_FS+0x38>)
 801543c:	f7fb ff2a 	bl	8011294 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015440:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015442:	4618      	mov	r0, r3
 8015444:	3708      	adds	r7, #8
 8015446:	46bd      	mov	sp, r7
 8015448:	bd80      	pop	{r7, pc}
 801544a:	bf00      	nop
 801544c:	20000068 	.word	0x20000068
 8015450:	2000ee5c 	.word	0x2000ee5c

08015454 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015454:	b580      	push	{r7, lr}
 8015456:	b084      	sub	sp, #16
 8015458:	af00      	add	r7, sp, #0
 801545a:	6078      	str	r0, [r7, #4]
 801545c:	460b      	mov	r3, r1
 801545e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015460:	2300      	movs	r3, #0
 8015462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015464:	4b0d      	ldr	r3, [pc, #52]	; (801549c <CDC_Transmit_FS+0x48>)
 8015466:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801546a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015472:	2b00      	cmp	r3, #0
 8015474:	d001      	beq.n	801547a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8015476:	2301      	movs	r3, #1
 8015478:	e00b      	b.n	8015492 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801547a:	887b      	ldrh	r3, [r7, #2]
 801547c:	461a      	mov	r2, r3
 801547e:	6879      	ldr	r1, [r7, #4]
 8015480:	4806      	ldr	r0, [pc, #24]	; (801549c <CDC_Transmit_FS+0x48>)
 8015482:	f7fb feaa 	bl	80111da <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015486:	4805      	ldr	r0, [pc, #20]	; (801549c <CDC_Transmit_FS+0x48>)
 8015488:	f7fb fed4 	bl	8011234 <USBD_CDC_TransmitPacket>
 801548c:	4603      	mov	r3, r0
 801548e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015490:	7bfb      	ldrb	r3, [r7, #15]
}
 8015492:	4618      	mov	r0, r3
 8015494:	3710      	adds	r7, #16
 8015496:	46bd      	mov	sp, r7
 8015498:	bd80      	pop	{r7, pc}
 801549a:	bf00      	nop
 801549c:	2000ee5c 	.word	0x2000ee5c

080154a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80154a0:	b480      	push	{r7}
 80154a2:	b087      	sub	sp, #28
 80154a4:	af00      	add	r7, sp, #0
 80154a6:	60f8      	str	r0, [r7, #12]
 80154a8:	60b9      	str	r1, [r7, #8]
 80154aa:	4613      	mov	r3, r2
 80154ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80154ae:	2300      	movs	r3, #0
 80154b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80154b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80154b6:	4618      	mov	r0, r3
 80154b8:	371c      	adds	r7, #28
 80154ba:	46bd      	mov	sp, r7
 80154bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c0:	4770      	bx	lr
	...

080154c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80154c4:	b480      	push	{r7}
 80154c6:	b083      	sub	sp, #12
 80154c8:	af00      	add	r7, sp, #0
 80154ca:	4603      	mov	r3, r0
 80154cc:	6039      	str	r1, [r7, #0]
 80154ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80154d0:	683b      	ldr	r3, [r7, #0]
 80154d2:	2212      	movs	r2, #18
 80154d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80154d6:	4b03      	ldr	r3, [pc, #12]	; (80154e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80154d8:	4618      	mov	r0, r3
 80154da:	370c      	adds	r7, #12
 80154dc:	46bd      	mov	sp, r7
 80154de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154e2:	4770      	bx	lr
 80154e4:	200021dc 	.word	0x200021dc

080154e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80154e8:	b480      	push	{r7}
 80154ea:	b083      	sub	sp, #12
 80154ec:	af00      	add	r7, sp, #0
 80154ee:	4603      	mov	r3, r0
 80154f0:	6039      	str	r1, [r7, #0]
 80154f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80154f4:	683b      	ldr	r3, [r7, #0]
 80154f6:	2204      	movs	r2, #4
 80154f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80154fa:	4b03      	ldr	r3, [pc, #12]	; (8015508 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80154fc:	4618      	mov	r0, r3
 80154fe:	370c      	adds	r7, #12
 8015500:	46bd      	mov	sp, r7
 8015502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015506:	4770      	bx	lr
 8015508:	200021f0 	.word	0x200021f0

0801550c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b082      	sub	sp, #8
 8015510:	af00      	add	r7, sp, #0
 8015512:	4603      	mov	r3, r0
 8015514:	6039      	str	r1, [r7, #0]
 8015516:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015518:	79fb      	ldrb	r3, [r7, #7]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d105      	bne.n	801552a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801551e:	683a      	ldr	r2, [r7, #0]
 8015520:	4907      	ldr	r1, [pc, #28]	; (8015540 <USBD_FS_ProductStrDescriptor+0x34>)
 8015522:	4808      	ldr	r0, [pc, #32]	; (8015544 <USBD_FS_ProductStrDescriptor+0x38>)
 8015524:	f7fc ff14 	bl	8012350 <USBD_GetString>
 8015528:	e004      	b.n	8015534 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801552a:	683a      	ldr	r2, [r7, #0]
 801552c:	4904      	ldr	r1, [pc, #16]	; (8015540 <USBD_FS_ProductStrDescriptor+0x34>)
 801552e:	4805      	ldr	r0, [pc, #20]	; (8015544 <USBD_FS_ProductStrDescriptor+0x38>)
 8015530:	f7fc ff0e 	bl	8012350 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015534:	4b02      	ldr	r3, [pc, #8]	; (8015540 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015536:	4618      	mov	r0, r3
 8015538:	3708      	adds	r7, #8
 801553a:	46bd      	mov	sp, r7
 801553c:	bd80      	pop	{r7, pc}
 801553e:	bf00      	nop
 8015540:	2000f534 	.word	0x2000f534
 8015544:	0801c27c 	.word	0x0801c27c

08015548 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015548:	b580      	push	{r7, lr}
 801554a:	b082      	sub	sp, #8
 801554c:	af00      	add	r7, sp, #0
 801554e:	4603      	mov	r3, r0
 8015550:	6039      	str	r1, [r7, #0]
 8015552:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015554:	683a      	ldr	r2, [r7, #0]
 8015556:	4904      	ldr	r1, [pc, #16]	; (8015568 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015558:	4804      	ldr	r0, [pc, #16]	; (801556c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801555a:	f7fc fef9 	bl	8012350 <USBD_GetString>
  return USBD_StrDesc;
 801555e:	4b02      	ldr	r3, [pc, #8]	; (8015568 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015560:	4618      	mov	r0, r3
 8015562:	3708      	adds	r7, #8
 8015564:	46bd      	mov	sp, r7
 8015566:	bd80      	pop	{r7, pc}
 8015568:	2000f534 	.word	0x2000f534
 801556c:	0801c294 	.word	0x0801c294

08015570 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b082      	sub	sp, #8
 8015574:	af00      	add	r7, sp, #0
 8015576:	4603      	mov	r3, r0
 8015578:	6039      	str	r1, [r7, #0]
 801557a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801557c:	683b      	ldr	r3, [r7, #0]
 801557e:	221a      	movs	r2, #26
 8015580:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015582:	f000 f843 	bl	801560c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015586:	4b02      	ldr	r3, [pc, #8]	; (8015590 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015588:	4618      	mov	r0, r3
 801558a:	3708      	adds	r7, #8
 801558c:	46bd      	mov	sp, r7
 801558e:	bd80      	pop	{r7, pc}
 8015590:	200021f4 	.word	0x200021f4

08015594 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015594:	b580      	push	{r7, lr}
 8015596:	b082      	sub	sp, #8
 8015598:	af00      	add	r7, sp, #0
 801559a:	4603      	mov	r3, r0
 801559c:	6039      	str	r1, [r7, #0]
 801559e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80155a0:	79fb      	ldrb	r3, [r7, #7]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d105      	bne.n	80155b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80155a6:	683a      	ldr	r2, [r7, #0]
 80155a8:	4907      	ldr	r1, [pc, #28]	; (80155c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80155aa:	4808      	ldr	r0, [pc, #32]	; (80155cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80155ac:	f7fc fed0 	bl	8012350 <USBD_GetString>
 80155b0:	e004      	b.n	80155bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80155b2:	683a      	ldr	r2, [r7, #0]
 80155b4:	4904      	ldr	r1, [pc, #16]	; (80155c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80155b6:	4805      	ldr	r0, [pc, #20]	; (80155cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80155b8:	f7fc feca 	bl	8012350 <USBD_GetString>
  }
  return USBD_StrDesc;
 80155bc:	4b02      	ldr	r3, [pc, #8]	; (80155c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80155be:	4618      	mov	r0, r3
 80155c0:	3708      	adds	r7, #8
 80155c2:	46bd      	mov	sp, r7
 80155c4:	bd80      	pop	{r7, pc}
 80155c6:	bf00      	nop
 80155c8:	2000f534 	.word	0x2000f534
 80155cc:	0801c2a8 	.word	0x0801c2a8

080155d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80155d0:	b580      	push	{r7, lr}
 80155d2:	b082      	sub	sp, #8
 80155d4:	af00      	add	r7, sp, #0
 80155d6:	4603      	mov	r3, r0
 80155d8:	6039      	str	r1, [r7, #0]
 80155da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80155dc:	79fb      	ldrb	r3, [r7, #7]
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d105      	bne.n	80155ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80155e2:	683a      	ldr	r2, [r7, #0]
 80155e4:	4907      	ldr	r1, [pc, #28]	; (8015604 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80155e6:	4808      	ldr	r0, [pc, #32]	; (8015608 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80155e8:	f7fc feb2 	bl	8012350 <USBD_GetString>
 80155ec:	e004      	b.n	80155f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80155ee:	683a      	ldr	r2, [r7, #0]
 80155f0:	4904      	ldr	r1, [pc, #16]	; (8015604 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80155f2:	4805      	ldr	r0, [pc, #20]	; (8015608 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80155f4:	f7fc feac 	bl	8012350 <USBD_GetString>
  }
  return USBD_StrDesc;
 80155f8:	4b02      	ldr	r3, [pc, #8]	; (8015604 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80155fa:	4618      	mov	r0, r3
 80155fc:	3708      	adds	r7, #8
 80155fe:	46bd      	mov	sp, r7
 8015600:	bd80      	pop	{r7, pc}
 8015602:	bf00      	nop
 8015604:	2000f534 	.word	0x2000f534
 8015608:	0801c2b4 	.word	0x0801c2b4

0801560c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801560c:	b580      	push	{r7, lr}
 801560e:	b084      	sub	sp, #16
 8015610:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015612:	4b0f      	ldr	r3, [pc, #60]	; (8015650 <Get_SerialNum+0x44>)
 8015614:	681b      	ldr	r3, [r3, #0]
 8015616:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015618:	4b0e      	ldr	r3, [pc, #56]	; (8015654 <Get_SerialNum+0x48>)
 801561a:	681b      	ldr	r3, [r3, #0]
 801561c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801561e:	4b0e      	ldr	r3, [pc, #56]	; (8015658 <Get_SerialNum+0x4c>)
 8015620:	681b      	ldr	r3, [r3, #0]
 8015622:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015624:	68fa      	ldr	r2, [r7, #12]
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	4413      	add	r3, r2
 801562a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801562c:	68fb      	ldr	r3, [r7, #12]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d009      	beq.n	8015646 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015632:	2208      	movs	r2, #8
 8015634:	4909      	ldr	r1, [pc, #36]	; (801565c <Get_SerialNum+0x50>)
 8015636:	68f8      	ldr	r0, [r7, #12]
 8015638:	f000 f814 	bl	8015664 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801563c:	2204      	movs	r2, #4
 801563e:	4908      	ldr	r1, [pc, #32]	; (8015660 <Get_SerialNum+0x54>)
 8015640:	68b8      	ldr	r0, [r7, #8]
 8015642:	f000 f80f 	bl	8015664 <IntToUnicode>
  }
}
 8015646:	bf00      	nop
 8015648:	3710      	adds	r7, #16
 801564a:	46bd      	mov	sp, r7
 801564c:	bd80      	pop	{r7, pc}
 801564e:	bf00      	nop
 8015650:	1fff7a10 	.word	0x1fff7a10
 8015654:	1fff7a14 	.word	0x1fff7a14
 8015658:	1fff7a18 	.word	0x1fff7a18
 801565c:	200021f6 	.word	0x200021f6
 8015660:	20002206 	.word	0x20002206

08015664 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015664:	b480      	push	{r7}
 8015666:	b087      	sub	sp, #28
 8015668:	af00      	add	r7, sp, #0
 801566a:	60f8      	str	r0, [r7, #12]
 801566c:	60b9      	str	r1, [r7, #8]
 801566e:	4613      	mov	r3, r2
 8015670:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015672:	2300      	movs	r3, #0
 8015674:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015676:	2300      	movs	r3, #0
 8015678:	75fb      	strb	r3, [r7, #23]
 801567a:	e027      	b.n	80156cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	0f1b      	lsrs	r3, r3, #28
 8015680:	2b09      	cmp	r3, #9
 8015682:	d80b      	bhi.n	801569c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015684:	68fb      	ldr	r3, [r7, #12]
 8015686:	0f1b      	lsrs	r3, r3, #28
 8015688:	b2da      	uxtb	r2, r3
 801568a:	7dfb      	ldrb	r3, [r7, #23]
 801568c:	005b      	lsls	r3, r3, #1
 801568e:	4619      	mov	r1, r3
 8015690:	68bb      	ldr	r3, [r7, #8]
 8015692:	440b      	add	r3, r1
 8015694:	3230      	adds	r2, #48	; 0x30
 8015696:	b2d2      	uxtb	r2, r2
 8015698:	701a      	strb	r2, [r3, #0]
 801569a:	e00a      	b.n	80156b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801569c:	68fb      	ldr	r3, [r7, #12]
 801569e:	0f1b      	lsrs	r3, r3, #28
 80156a0:	b2da      	uxtb	r2, r3
 80156a2:	7dfb      	ldrb	r3, [r7, #23]
 80156a4:	005b      	lsls	r3, r3, #1
 80156a6:	4619      	mov	r1, r3
 80156a8:	68bb      	ldr	r3, [r7, #8]
 80156aa:	440b      	add	r3, r1
 80156ac:	3237      	adds	r2, #55	; 0x37
 80156ae:	b2d2      	uxtb	r2, r2
 80156b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	011b      	lsls	r3, r3, #4
 80156b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80156b8:	7dfb      	ldrb	r3, [r7, #23]
 80156ba:	005b      	lsls	r3, r3, #1
 80156bc:	3301      	adds	r3, #1
 80156be:	68ba      	ldr	r2, [r7, #8]
 80156c0:	4413      	add	r3, r2
 80156c2:	2200      	movs	r2, #0
 80156c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80156c6:	7dfb      	ldrb	r3, [r7, #23]
 80156c8:	3301      	adds	r3, #1
 80156ca:	75fb      	strb	r3, [r7, #23]
 80156cc:	7dfa      	ldrb	r2, [r7, #23]
 80156ce:	79fb      	ldrb	r3, [r7, #7]
 80156d0:	429a      	cmp	r2, r3
 80156d2:	d3d3      	bcc.n	801567c <IntToUnicode+0x18>
  }
}
 80156d4:	bf00      	nop
 80156d6:	bf00      	nop
 80156d8:	371c      	adds	r7, #28
 80156da:	46bd      	mov	sp, r7
 80156dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156e0:	4770      	bx	lr
	...

080156e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b08a      	sub	sp, #40	; 0x28
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80156ec:	f107 0314 	add.w	r3, r7, #20
 80156f0:	2200      	movs	r2, #0
 80156f2:	601a      	str	r2, [r3, #0]
 80156f4:	605a      	str	r2, [r3, #4]
 80156f6:	609a      	str	r2, [r3, #8]
 80156f8:	60da      	str	r2, [r3, #12]
 80156fa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	681b      	ldr	r3, [r3, #0]
 8015700:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8015704:	d13a      	bne.n	801577c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015706:	2300      	movs	r3, #0
 8015708:	613b      	str	r3, [r7, #16]
 801570a:	4b1e      	ldr	r3, [pc, #120]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 801570c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801570e:	4a1d      	ldr	r2, [pc, #116]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 8015710:	f043 0301 	orr.w	r3, r3, #1
 8015714:	6313      	str	r3, [r2, #48]	; 0x30
 8015716:	4b1b      	ldr	r3, [pc, #108]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 8015718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801571a:	f003 0301 	and.w	r3, r3, #1
 801571e:	613b      	str	r3, [r7, #16]
 8015720:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015722:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8015726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015728:	2302      	movs	r3, #2
 801572a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801572c:	2300      	movs	r3, #0
 801572e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015730:	2303      	movs	r3, #3
 8015732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015734:	230a      	movs	r3, #10
 8015736:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015738:	f107 0314 	add.w	r3, r7, #20
 801573c:	4619      	mov	r1, r3
 801573e:	4812      	ldr	r0, [pc, #72]	; (8015788 <HAL_PCD_MspInit+0xa4>)
 8015740:	f7f6 fb4a 	bl	800bdd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015744:	4b0f      	ldr	r3, [pc, #60]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 8015746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015748:	4a0e      	ldr	r2, [pc, #56]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 801574a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801574e:	6353      	str	r3, [r2, #52]	; 0x34
 8015750:	2300      	movs	r3, #0
 8015752:	60fb      	str	r3, [r7, #12]
 8015754:	4b0b      	ldr	r3, [pc, #44]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 8015756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015758:	4a0a      	ldr	r2, [pc, #40]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 801575a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801575e:	6453      	str	r3, [r2, #68]	; 0x44
 8015760:	4b08      	ldr	r3, [pc, #32]	; (8015784 <HAL_PCD_MspInit+0xa0>)
 8015762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015768:	60fb      	str	r3, [r7, #12]
 801576a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801576c:	2200      	movs	r2, #0
 801576e:	2105      	movs	r1, #5
 8015770:	2043      	movs	r0, #67	; 0x43
 8015772:	f7f5 ff67 	bl	800b644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015776:	2043      	movs	r0, #67	; 0x43
 8015778:	f7f5 ff80 	bl	800b67c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801577c:	bf00      	nop
 801577e:	3728      	adds	r7, #40	; 0x28
 8015780:	46bd      	mov	sp, r7
 8015782:	bd80      	pop	{r7, pc}
 8015784:	40023800 	.word	0x40023800
 8015788:	40020000 	.word	0x40020000

0801578c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801578c:	b580      	push	{r7, lr}
 801578e:	b082      	sub	sp, #8
 8015790:	af00      	add	r7, sp, #0
 8015792:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80157a0:	4619      	mov	r1, r3
 80157a2:	4610      	mov	r0, r2
 80157a4:	f7fb fe42 	bl	801142c <USBD_LL_SetupStage>
}
 80157a8:	bf00      	nop
 80157aa:	3708      	adds	r7, #8
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}

080157b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b082      	sub	sp, #8
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	6078      	str	r0, [r7, #4]
 80157b8:	460b      	mov	r3, r1
 80157ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80157c2:	78fa      	ldrb	r2, [r7, #3]
 80157c4:	6879      	ldr	r1, [r7, #4]
 80157c6:	4613      	mov	r3, r2
 80157c8:	00db      	lsls	r3, r3, #3
 80157ca:	1a9b      	subs	r3, r3, r2
 80157cc:	009b      	lsls	r3, r3, #2
 80157ce:	440b      	add	r3, r1
 80157d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80157d4:	681a      	ldr	r2, [r3, #0]
 80157d6:	78fb      	ldrb	r3, [r7, #3]
 80157d8:	4619      	mov	r1, r3
 80157da:	f7fb fe7c 	bl	80114d6 <USBD_LL_DataOutStage>
}
 80157de:	bf00      	nop
 80157e0:	3708      	adds	r7, #8
 80157e2:	46bd      	mov	sp, r7
 80157e4:	bd80      	pop	{r7, pc}

080157e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157e6:	b580      	push	{r7, lr}
 80157e8:	b082      	sub	sp, #8
 80157ea:	af00      	add	r7, sp, #0
 80157ec:	6078      	str	r0, [r7, #4]
 80157ee:	460b      	mov	r3, r1
 80157f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80157f8:	78fa      	ldrb	r2, [r7, #3]
 80157fa:	6879      	ldr	r1, [r7, #4]
 80157fc:	4613      	mov	r3, r2
 80157fe:	00db      	lsls	r3, r3, #3
 8015800:	1a9b      	subs	r3, r3, r2
 8015802:	009b      	lsls	r3, r3, #2
 8015804:	440b      	add	r3, r1
 8015806:	3348      	adds	r3, #72	; 0x48
 8015808:	681a      	ldr	r2, [r3, #0]
 801580a:	78fb      	ldrb	r3, [r7, #3]
 801580c:	4619      	mov	r1, r3
 801580e:	f7fb fec5 	bl	801159c <USBD_LL_DataInStage>
}
 8015812:	bf00      	nop
 8015814:	3708      	adds	r7, #8
 8015816:	46bd      	mov	sp, r7
 8015818:	bd80      	pop	{r7, pc}

0801581a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801581a:	b580      	push	{r7, lr}
 801581c:	b082      	sub	sp, #8
 801581e:	af00      	add	r7, sp, #0
 8015820:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015828:	4618      	mov	r0, r3
 801582a:	f7fb ffc9 	bl	80117c0 <USBD_LL_SOF>
}
 801582e:	bf00      	nop
 8015830:	3708      	adds	r7, #8
 8015832:	46bd      	mov	sp, r7
 8015834:	bd80      	pop	{r7, pc}

08015836 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015836:	b580      	push	{r7, lr}
 8015838:	b084      	sub	sp, #16
 801583a:	af00      	add	r7, sp, #0
 801583c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801583e:	2301      	movs	r3, #1
 8015840:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	68db      	ldr	r3, [r3, #12]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d102      	bne.n	8015850 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801584a:	2300      	movs	r3, #0
 801584c:	73fb      	strb	r3, [r7, #15]
 801584e:	e008      	b.n	8015862 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	68db      	ldr	r3, [r3, #12]
 8015854:	2b02      	cmp	r3, #2
 8015856:	d102      	bne.n	801585e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015858:	2301      	movs	r3, #1
 801585a:	73fb      	strb	r3, [r7, #15]
 801585c:	e001      	b.n	8015862 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801585e:	f7ef fee1 	bl	8005624 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015868:	7bfa      	ldrb	r2, [r7, #15]
 801586a:	4611      	mov	r1, r2
 801586c:	4618      	mov	r0, r3
 801586e:	f7fb ff6c 	bl	801174a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015878:	4618      	mov	r0, r3
 801587a:	f7fb ff25 	bl	80116c8 <USBD_LL_Reset>
}
 801587e:	bf00      	nop
 8015880:	3710      	adds	r7, #16
 8015882:	46bd      	mov	sp, r7
 8015884:	bd80      	pop	{r7, pc}
	...

08015888 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015888:	b580      	push	{r7, lr}
 801588a:	b082      	sub	sp, #8
 801588c:	af00      	add	r7, sp, #0
 801588e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015896:	4618      	mov	r0, r3
 8015898:	f7fb ff67 	bl	801176a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	681b      	ldr	r3, [r3, #0]
 80158a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80158a4:	681b      	ldr	r3, [r3, #0]
 80158a6:	687a      	ldr	r2, [r7, #4]
 80158a8:	6812      	ldr	r2, [r2, #0]
 80158aa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80158ae:	f043 0301 	orr.w	r3, r3, #1
 80158b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	6a1b      	ldr	r3, [r3, #32]
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d005      	beq.n	80158c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80158bc:	4b04      	ldr	r3, [pc, #16]	; (80158d0 <HAL_PCD_SuspendCallback+0x48>)
 80158be:	691b      	ldr	r3, [r3, #16]
 80158c0:	4a03      	ldr	r2, [pc, #12]	; (80158d0 <HAL_PCD_SuspendCallback+0x48>)
 80158c2:	f043 0306 	orr.w	r3, r3, #6
 80158c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80158c8:	bf00      	nop
 80158ca:	3708      	adds	r7, #8
 80158cc:	46bd      	mov	sp, r7
 80158ce:	bd80      	pop	{r7, pc}
 80158d0:	e000ed00 	.word	0xe000ed00

080158d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80158d4:	b580      	push	{r7, lr}
 80158d6:	b082      	sub	sp, #8
 80158d8:	af00      	add	r7, sp, #0
 80158da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80158e2:	4618      	mov	r0, r3
 80158e4:	f7fb ff56 	bl	8011794 <USBD_LL_Resume>
}
 80158e8:	bf00      	nop
 80158ea:	3708      	adds	r7, #8
 80158ec:	46bd      	mov	sp, r7
 80158ee:	bd80      	pop	{r7, pc}

080158f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80158f0:	b580      	push	{r7, lr}
 80158f2:	b082      	sub	sp, #8
 80158f4:	af00      	add	r7, sp, #0
 80158f6:	6078      	str	r0, [r7, #4]
 80158f8:	460b      	mov	r3, r1
 80158fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015902:	78fa      	ldrb	r2, [r7, #3]
 8015904:	4611      	mov	r1, r2
 8015906:	4618      	mov	r0, r3
 8015908:	f7fb ff81 	bl	801180e <USBD_LL_IsoOUTIncomplete>
}
 801590c:	bf00      	nop
 801590e:	3708      	adds	r7, #8
 8015910:	46bd      	mov	sp, r7
 8015912:	bd80      	pop	{r7, pc}

08015914 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015914:	b580      	push	{r7, lr}
 8015916:	b082      	sub	sp, #8
 8015918:	af00      	add	r7, sp, #0
 801591a:	6078      	str	r0, [r7, #4]
 801591c:	460b      	mov	r3, r1
 801591e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015926:	78fa      	ldrb	r2, [r7, #3]
 8015928:	4611      	mov	r1, r2
 801592a:	4618      	mov	r0, r3
 801592c:	f7fb ff62 	bl	80117f4 <USBD_LL_IsoINIncomplete>
}
 8015930:	bf00      	nop
 8015932:	3708      	adds	r7, #8
 8015934:	46bd      	mov	sp, r7
 8015936:	bd80      	pop	{r7, pc}

08015938 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015938:	b580      	push	{r7, lr}
 801593a:	b082      	sub	sp, #8
 801593c:	af00      	add	r7, sp, #0
 801593e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015946:	4618      	mov	r0, r3
 8015948:	f7fb ff6e 	bl	8011828 <USBD_LL_DevConnected>
}
 801594c:	bf00      	nop
 801594e:	3708      	adds	r7, #8
 8015950:	46bd      	mov	sp, r7
 8015952:	bd80      	pop	{r7, pc}

08015954 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b082      	sub	sp, #8
 8015958:	af00      	add	r7, sp, #0
 801595a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015962:	4618      	mov	r0, r3
 8015964:	f7fb ff6b 	bl	801183e <USBD_LL_DevDisconnected>
}
 8015968:	bf00      	nop
 801596a:	3708      	adds	r7, #8
 801596c:	46bd      	mov	sp, r7
 801596e:	bd80      	pop	{r7, pc}

08015970 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015970:	b580      	push	{r7, lr}
 8015972:	b082      	sub	sp, #8
 8015974:	af00      	add	r7, sp, #0
 8015976:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	781b      	ldrb	r3, [r3, #0]
 801597c:	2b00      	cmp	r3, #0
 801597e:	d13c      	bne.n	80159fa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015980:	4a20      	ldr	r2, [pc, #128]	; (8015a04 <USBD_LL_Init+0x94>)
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	4a1e      	ldr	r2, [pc, #120]	; (8015a04 <USBD_LL_Init+0x94>)
 801598c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015990:	4b1c      	ldr	r3, [pc, #112]	; (8015a04 <USBD_LL_Init+0x94>)
 8015992:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015996:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8015998:	4b1a      	ldr	r3, [pc, #104]	; (8015a04 <USBD_LL_Init+0x94>)
 801599a:	2204      	movs	r2, #4
 801599c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801599e:	4b19      	ldr	r3, [pc, #100]	; (8015a04 <USBD_LL_Init+0x94>)
 80159a0:	2202      	movs	r2, #2
 80159a2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80159a4:	4b17      	ldr	r3, [pc, #92]	; (8015a04 <USBD_LL_Init+0x94>)
 80159a6:	2200      	movs	r2, #0
 80159a8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80159aa:	4b16      	ldr	r3, [pc, #88]	; (8015a04 <USBD_LL_Init+0x94>)
 80159ac:	2202      	movs	r2, #2
 80159ae:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80159b0:	4b14      	ldr	r3, [pc, #80]	; (8015a04 <USBD_LL_Init+0x94>)
 80159b2:	2200      	movs	r2, #0
 80159b4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80159b6:	4b13      	ldr	r3, [pc, #76]	; (8015a04 <USBD_LL_Init+0x94>)
 80159b8:	2200      	movs	r2, #0
 80159ba:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80159bc:	4b11      	ldr	r3, [pc, #68]	; (8015a04 <USBD_LL_Init+0x94>)
 80159be:	2200      	movs	r2, #0
 80159c0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80159c2:	4b10      	ldr	r3, [pc, #64]	; (8015a04 <USBD_LL_Init+0x94>)
 80159c4:	2200      	movs	r2, #0
 80159c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80159c8:	4b0e      	ldr	r3, [pc, #56]	; (8015a04 <USBD_LL_Init+0x94>)
 80159ca:	2200      	movs	r2, #0
 80159cc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80159ce:	480d      	ldr	r0, [pc, #52]	; (8015a04 <USBD_LL_Init+0x94>)
 80159d0:	f7f6 fc0e 	bl	800c1f0 <HAL_PCD_Init>
 80159d4:	4603      	mov	r3, r0
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d001      	beq.n	80159de <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80159da:	f7ef fe23 	bl	8005624 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80159de:	2180      	movs	r1, #128	; 0x80
 80159e0:	4808      	ldr	r0, [pc, #32]	; (8015a04 <USBD_LL_Init+0x94>)
 80159e2:	f7f7 fd6c 	bl	800d4be <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80159e6:	2240      	movs	r2, #64	; 0x40
 80159e8:	2100      	movs	r1, #0
 80159ea:	4806      	ldr	r0, [pc, #24]	; (8015a04 <USBD_LL_Init+0x94>)
 80159ec:	f7f7 fd20 	bl	800d430 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80159f0:	2280      	movs	r2, #128	; 0x80
 80159f2:	2101      	movs	r1, #1
 80159f4:	4803      	ldr	r0, [pc, #12]	; (8015a04 <USBD_LL_Init+0x94>)
 80159f6:	f7f7 fd1b 	bl	800d430 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80159fa:	2300      	movs	r3, #0
}
 80159fc:	4618      	mov	r0, r3
 80159fe:	3708      	adds	r7, #8
 8015a00:	46bd      	mov	sp, r7
 8015a02:	bd80      	pop	{r7, pc}
 8015a04:	2000f734 	.word	0x2000f734

08015a08 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b084      	sub	sp, #16
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a10:	2300      	movs	r3, #0
 8015a12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a14:	2300      	movs	r3, #0
 8015a16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015a1e:	4618      	mov	r0, r3
 8015a20:	f7f6 fd03 	bl	800c42a <HAL_PCD_Start>
 8015a24:	4603      	mov	r3, r0
 8015a26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a28:	7bfb      	ldrb	r3, [r7, #15]
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	f000 f92a 	bl	8015c84 <USBD_Get_USB_Status>
 8015a30:	4603      	mov	r3, r0
 8015a32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015a34:	7bbb      	ldrb	r3, [r7, #14]
}
 8015a36:	4618      	mov	r0, r3
 8015a38:	3710      	adds	r7, #16
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	bd80      	pop	{r7, pc}

08015a3e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015a3e:	b580      	push	{r7, lr}
 8015a40:	b084      	sub	sp, #16
 8015a42:	af00      	add	r7, sp, #0
 8015a44:	6078      	str	r0, [r7, #4]
 8015a46:	4608      	mov	r0, r1
 8015a48:	4611      	mov	r1, r2
 8015a4a:	461a      	mov	r2, r3
 8015a4c:	4603      	mov	r3, r0
 8015a4e:	70fb      	strb	r3, [r7, #3]
 8015a50:	460b      	mov	r3, r1
 8015a52:	70bb      	strb	r3, [r7, #2]
 8015a54:	4613      	mov	r3, r2
 8015a56:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a58:	2300      	movs	r3, #0
 8015a5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015a66:	78bb      	ldrb	r3, [r7, #2]
 8015a68:	883a      	ldrh	r2, [r7, #0]
 8015a6a:	78f9      	ldrb	r1, [r7, #3]
 8015a6c:	f7f7 f8e7 	bl	800cc3e <HAL_PCD_EP_Open>
 8015a70:	4603      	mov	r3, r0
 8015a72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a74:	7bfb      	ldrb	r3, [r7, #15]
 8015a76:	4618      	mov	r0, r3
 8015a78:	f000 f904 	bl	8015c84 <USBD_Get_USB_Status>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015a80:	7bbb      	ldrb	r3, [r7, #14]
}
 8015a82:	4618      	mov	r0, r3
 8015a84:	3710      	adds	r7, #16
 8015a86:	46bd      	mov	sp, r7
 8015a88:	bd80      	pop	{r7, pc}

08015a8a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015a8a:	b580      	push	{r7, lr}
 8015a8c:	b084      	sub	sp, #16
 8015a8e:	af00      	add	r7, sp, #0
 8015a90:	6078      	str	r0, [r7, #4]
 8015a92:	460b      	mov	r3, r1
 8015a94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a96:	2300      	movs	r3, #0
 8015a98:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a9a:	2300      	movs	r3, #0
 8015a9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015aa4:	78fa      	ldrb	r2, [r7, #3]
 8015aa6:	4611      	mov	r1, r2
 8015aa8:	4618      	mov	r0, r3
 8015aaa:	f7f7 f930 	bl	800cd0e <HAL_PCD_EP_Close>
 8015aae:	4603      	mov	r3, r0
 8015ab0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ab2:	7bfb      	ldrb	r3, [r7, #15]
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	f000 f8e5 	bl	8015c84 <USBD_Get_USB_Status>
 8015aba:	4603      	mov	r3, r0
 8015abc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015abe:	7bbb      	ldrb	r3, [r7, #14]
}
 8015ac0:	4618      	mov	r0, r3
 8015ac2:	3710      	adds	r7, #16
 8015ac4:	46bd      	mov	sp, r7
 8015ac6:	bd80      	pop	{r7, pc}

08015ac8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015ac8:	b580      	push	{r7, lr}
 8015aca:	b084      	sub	sp, #16
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	6078      	str	r0, [r7, #4]
 8015ad0:	460b      	mov	r3, r1
 8015ad2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015ad8:	2300      	movs	r3, #0
 8015ada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015ae2:	78fa      	ldrb	r2, [r7, #3]
 8015ae4:	4611      	mov	r1, r2
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f7f7 fa08 	bl	800cefc <HAL_PCD_EP_SetStall>
 8015aec:	4603      	mov	r3, r0
 8015aee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015af0:	7bfb      	ldrb	r3, [r7, #15]
 8015af2:	4618      	mov	r0, r3
 8015af4:	f000 f8c6 	bl	8015c84 <USBD_Get_USB_Status>
 8015af8:	4603      	mov	r3, r0
 8015afa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015afc:	7bbb      	ldrb	r3, [r7, #14]
}
 8015afe:	4618      	mov	r0, r3
 8015b00:	3710      	adds	r7, #16
 8015b02:	46bd      	mov	sp, r7
 8015b04:	bd80      	pop	{r7, pc}

08015b06 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015b06:	b580      	push	{r7, lr}
 8015b08:	b084      	sub	sp, #16
 8015b0a:	af00      	add	r7, sp, #0
 8015b0c:	6078      	str	r0, [r7, #4]
 8015b0e:	460b      	mov	r3, r1
 8015b10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015b12:	2300      	movs	r3, #0
 8015b14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015b16:	2300      	movs	r3, #0
 8015b18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015b20:	78fa      	ldrb	r2, [r7, #3]
 8015b22:	4611      	mov	r1, r2
 8015b24:	4618      	mov	r0, r3
 8015b26:	f7f7 fa4d 	bl	800cfc4 <HAL_PCD_EP_ClrStall>
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015b2e:	7bfb      	ldrb	r3, [r7, #15]
 8015b30:	4618      	mov	r0, r3
 8015b32:	f000 f8a7 	bl	8015c84 <USBD_Get_USB_Status>
 8015b36:	4603      	mov	r3, r0
 8015b38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015b3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	3710      	adds	r7, #16
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}

08015b44 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015b44:	b480      	push	{r7}
 8015b46:	b085      	sub	sp, #20
 8015b48:	af00      	add	r7, sp, #0
 8015b4a:	6078      	str	r0, [r7, #4]
 8015b4c:	460b      	mov	r3, r1
 8015b4e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015b56:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015b58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	da0b      	bge.n	8015b78 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015b60:	78fb      	ldrb	r3, [r7, #3]
 8015b62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015b66:	68f9      	ldr	r1, [r7, #12]
 8015b68:	4613      	mov	r3, r2
 8015b6a:	00db      	lsls	r3, r3, #3
 8015b6c:	1a9b      	subs	r3, r3, r2
 8015b6e:	009b      	lsls	r3, r3, #2
 8015b70:	440b      	add	r3, r1
 8015b72:	333e      	adds	r3, #62	; 0x3e
 8015b74:	781b      	ldrb	r3, [r3, #0]
 8015b76:	e00b      	b.n	8015b90 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015b78:	78fb      	ldrb	r3, [r7, #3]
 8015b7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015b7e:	68f9      	ldr	r1, [r7, #12]
 8015b80:	4613      	mov	r3, r2
 8015b82:	00db      	lsls	r3, r3, #3
 8015b84:	1a9b      	subs	r3, r3, r2
 8015b86:	009b      	lsls	r3, r3, #2
 8015b88:	440b      	add	r3, r1
 8015b8a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015b8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015b90:	4618      	mov	r0, r3
 8015b92:	3714      	adds	r7, #20
 8015b94:	46bd      	mov	sp, r7
 8015b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b9a:	4770      	bx	lr

08015b9c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015b9c:	b580      	push	{r7, lr}
 8015b9e:	b084      	sub	sp, #16
 8015ba0:	af00      	add	r7, sp, #0
 8015ba2:	6078      	str	r0, [r7, #4]
 8015ba4:	460b      	mov	r3, r1
 8015ba6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ba8:	2300      	movs	r3, #0
 8015baa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015bac:	2300      	movs	r3, #0
 8015bae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015bb6:	78fa      	ldrb	r2, [r7, #3]
 8015bb8:	4611      	mov	r1, r2
 8015bba:	4618      	mov	r0, r3
 8015bbc:	f7f7 f81a 	bl	800cbf4 <HAL_PCD_SetAddress>
 8015bc0:	4603      	mov	r3, r0
 8015bc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015bc4:	7bfb      	ldrb	r3, [r7, #15]
 8015bc6:	4618      	mov	r0, r3
 8015bc8:	f000 f85c 	bl	8015c84 <USBD_Get_USB_Status>
 8015bcc:	4603      	mov	r3, r0
 8015bce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015bd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8015bd2:	4618      	mov	r0, r3
 8015bd4:	3710      	adds	r7, #16
 8015bd6:	46bd      	mov	sp, r7
 8015bd8:	bd80      	pop	{r7, pc}

08015bda <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015bda:	b580      	push	{r7, lr}
 8015bdc:	b086      	sub	sp, #24
 8015bde:	af00      	add	r7, sp, #0
 8015be0:	60f8      	str	r0, [r7, #12]
 8015be2:	607a      	str	r2, [r7, #4]
 8015be4:	603b      	str	r3, [r7, #0]
 8015be6:	460b      	mov	r3, r1
 8015be8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015bea:	2300      	movs	r3, #0
 8015bec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015bee:	2300      	movs	r3, #0
 8015bf0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015bf2:	68fb      	ldr	r3, [r7, #12]
 8015bf4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015bf8:	7af9      	ldrb	r1, [r7, #11]
 8015bfa:	683b      	ldr	r3, [r7, #0]
 8015bfc:	687a      	ldr	r2, [r7, #4]
 8015bfe:	f7f7 f933 	bl	800ce68 <HAL_PCD_EP_Transmit>
 8015c02:	4603      	mov	r3, r0
 8015c04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c06:	7dfb      	ldrb	r3, [r7, #23]
 8015c08:	4618      	mov	r0, r3
 8015c0a:	f000 f83b 	bl	8015c84 <USBD_Get_USB_Status>
 8015c0e:	4603      	mov	r3, r0
 8015c10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015c12:	7dbb      	ldrb	r3, [r7, #22]
}
 8015c14:	4618      	mov	r0, r3
 8015c16:	3718      	adds	r7, #24
 8015c18:	46bd      	mov	sp, r7
 8015c1a:	bd80      	pop	{r7, pc}

08015c1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015c1c:	b580      	push	{r7, lr}
 8015c1e:	b086      	sub	sp, #24
 8015c20:	af00      	add	r7, sp, #0
 8015c22:	60f8      	str	r0, [r7, #12]
 8015c24:	607a      	str	r2, [r7, #4]
 8015c26:	603b      	str	r3, [r7, #0]
 8015c28:	460b      	mov	r3, r1
 8015c2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c30:	2300      	movs	r3, #0
 8015c32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015c3a:	7af9      	ldrb	r1, [r7, #11]
 8015c3c:	683b      	ldr	r3, [r7, #0]
 8015c3e:	687a      	ldr	r2, [r7, #4]
 8015c40:	f7f7 f8af 	bl	800cda2 <HAL_PCD_EP_Receive>
 8015c44:	4603      	mov	r3, r0
 8015c46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c48:	7dfb      	ldrb	r3, [r7, #23]
 8015c4a:	4618      	mov	r0, r3
 8015c4c:	f000 f81a 	bl	8015c84 <USBD_Get_USB_Status>
 8015c50:	4603      	mov	r3, r0
 8015c52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015c54:	7dbb      	ldrb	r3, [r7, #22]
}
 8015c56:	4618      	mov	r0, r3
 8015c58:	3718      	adds	r7, #24
 8015c5a:	46bd      	mov	sp, r7
 8015c5c:	bd80      	pop	{r7, pc}

08015c5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015c5e:	b580      	push	{r7, lr}
 8015c60:	b082      	sub	sp, #8
 8015c62:	af00      	add	r7, sp, #0
 8015c64:	6078      	str	r0, [r7, #4]
 8015c66:	460b      	mov	r3, r1
 8015c68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015c70:	78fa      	ldrb	r2, [r7, #3]
 8015c72:	4611      	mov	r1, r2
 8015c74:	4618      	mov	r0, r3
 8015c76:	f7f7 f8df 	bl	800ce38 <HAL_PCD_EP_GetRxCount>
 8015c7a:	4603      	mov	r3, r0
}
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	3708      	adds	r7, #8
 8015c80:	46bd      	mov	sp, r7
 8015c82:	bd80      	pop	{r7, pc}

08015c84 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015c84:	b480      	push	{r7}
 8015c86:	b085      	sub	sp, #20
 8015c88:	af00      	add	r7, sp, #0
 8015c8a:	4603      	mov	r3, r0
 8015c8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c8e:	2300      	movs	r3, #0
 8015c90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015c92:	79fb      	ldrb	r3, [r7, #7]
 8015c94:	2b03      	cmp	r3, #3
 8015c96:	d817      	bhi.n	8015cc8 <USBD_Get_USB_Status+0x44>
 8015c98:	a201      	add	r2, pc, #4	; (adr r2, 8015ca0 <USBD_Get_USB_Status+0x1c>)
 8015c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c9e:	bf00      	nop
 8015ca0:	08015cb1 	.word	0x08015cb1
 8015ca4:	08015cb7 	.word	0x08015cb7
 8015ca8:	08015cbd 	.word	0x08015cbd
 8015cac:	08015cc3 	.word	0x08015cc3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	73fb      	strb	r3, [r7, #15]
    break;
 8015cb4:	e00b      	b.n	8015cce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015cb6:	2303      	movs	r3, #3
 8015cb8:	73fb      	strb	r3, [r7, #15]
    break;
 8015cba:	e008      	b.n	8015cce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015cbc:	2301      	movs	r3, #1
 8015cbe:	73fb      	strb	r3, [r7, #15]
    break;
 8015cc0:	e005      	b.n	8015cce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015cc2:	2303      	movs	r3, #3
 8015cc4:	73fb      	strb	r3, [r7, #15]
    break;
 8015cc6:	e002      	b.n	8015cce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015cc8:	2303      	movs	r3, #3
 8015cca:	73fb      	strb	r3, [r7, #15]
    break;
 8015ccc:	bf00      	nop
  }
  return usb_status;
 8015cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8015cd0:	4618      	mov	r0, r3
 8015cd2:	3714      	adds	r7, #20
 8015cd4:	46bd      	mov	sp, r7
 8015cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cda:	4770      	bx	lr

08015cdc <__errno>:
 8015cdc:	4b01      	ldr	r3, [pc, #4]	; (8015ce4 <__errno+0x8>)
 8015cde:	6818      	ldr	r0, [r3, #0]
 8015ce0:	4770      	bx	lr
 8015ce2:	bf00      	nop
 8015ce4:	20002210 	.word	0x20002210

08015ce8 <__libc_init_array>:
 8015ce8:	b570      	push	{r4, r5, r6, lr}
 8015cea:	4d0d      	ldr	r5, [pc, #52]	; (8015d20 <__libc_init_array+0x38>)
 8015cec:	4c0d      	ldr	r4, [pc, #52]	; (8015d24 <__libc_init_array+0x3c>)
 8015cee:	1b64      	subs	r4, r4, r5
 8015cf0:	10a4      	asrs	r4, r4, #2
 8015cf2:	2600      	movs	r6, #0
 8015cf4:	42a6      	cmp	r6, r4
 8015cf6:	d109      	bne.n	8015d0c <__libc_init_array+0x24>
 8015cf8:	4d0b      	ldr	r5, [pc, #44]	; (8015d28 <__libc_init_array+0x40>)
 8015cfa:	4c0c      	ldr	r4, [pc, #48]	; (8015d2c <__libc_init_array+0x44>)
 8015cfc:	f006 f972 	bl	801bfe4 <_init>
 8015d00:	1b64      	subs	r4, r4, r5
 8015d02:	10a4      	asrs	r4, r4, #2
 8015d04:	2600      	movs	r6, #0
 8015d06:	42a6      	cmp	r6, r4
 8015d08:	d105      	bne.n	8015d16 <__libc_init_array+0x2e>
 8015d0a:	bd70      	pop	{r4, r5, r6, pc}
 8015d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d10:	4798      	blx	r3
 8015d12:	3601      	adds	r6, #1
 8015d14:	e7ee      	b.n	8015cf4 <__libc_init_array+0xc>
 8015d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d1a:	4798      	blx	r3
 8015d1c:	3601      	adds	r6, #1
 8015d1e:	e7f2      	b.n	8015d06 <__libc_init_array+0x1e>
 8015d20:	0801c9f0 	.word	0x0801c9f0
 8015d24:	0801c9f0 	.word	0x0801c9f0
 8015d28:	0801c9f0 	.word	0x0801c9f0
 8015d2c:	0801c9f4 	.word	0x0801c9f4

08015d30 <malloc>:
 8015d30:	4b02      	ldr	r3, [pc, #8]	; (8015d3c <malloc+0xc>)
 8015d32:	4601      	mov	r1, r0
 8015d34:	6818      	ldr	r0, [r3, #0]
 8015d36:	f000 b88b 	b.w	8015e50 <_malloc_r>
 8015d3a:	bf00      	nop
 8015d3c:	20002210 	.word	0x20002210

08015d40 <free>:
 8015d40:	4b02      	ldr	r3, [pc, #8]	; (8015d4c <free+0xc>)
 8015d42:	4601      	mov	r1, r0
 8015d44:	6818      	ldr	r0, [r3, #0]
 8015d46:	f000 b833 	b.w	8015db0 <_free_r>
 8015d4a:	bf00      	nop
 8015d4c:	20002210 	.word	0x20002210

08015d50 <memcpy>:
 8015d50:	440a      	add	r2, r1
 8015d52:	4291      	cmp	r1, r2
 8015d54:	f100 33ff 	add.w	r3, r0, #4294967295
 8015d58:	d100      	bne.n	8015d5c <memcpy+0xc>
 8015d5a:	4770      	bx	lr
 8015d5c:	b510      	push	{r4, lr}
 8015d5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015d62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015d66:	4291      	cmp	r1, r2
 8015d68:	d1f9      	bne.n	8015d5e <memcpy+0xe>
 8015d6a:	bd10      	pop	{r4, pc}

08015d6c <memmove>:
 8015d6c:	4288      	cmp	r0, r1
 8015d6e:	b510      	push	{r4, lr}
 8015d70:	eb01 0402 	add.w	r4, r1, r2
 8015d74:	d902      	bls.n	8015d7c <memmove+0x10>
 8015d76:	4284      	cmp	r4, r0
 8015d78:	4623      	mov	r3, r4
 8015d7a:	d807      	bhi.n	8015d8c <memmove+0x20>
 8015d7c:	1e43      	subs	r3, r0, #1
 8015d7e:	42a1      	cmp	r1, r4
 8015d80:	d008      	beq.n	8015d94 <memmove+0x28>
 8015d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015d8a:	e7f8      	b.n	8015d7e <memmove+0x12>
 8015d8c:	4402      	add	r2, r0
 8015d8e:	4601      	mov	r1, r0
 8015d90:	428a      	cmp	r2, r1
 8015d92:	d100      	bne.n	8015d96 <memmove+0x2a>
 8015d94:	bd10      	pop	{r4, pc}
 8015d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015d9e:	e7f7      	b.n	8015d90 <memmove+0x24>

08015da0 <memset>:
 8015da0:	4402      	add	r2, r0
 8015da2:	4603      	mov	r3, r0
 8015da4:	4293      	cmp	r3, r2
 8015da6:	d100      	bne.n	8015daa <memset+0xa>
 8015da8:	4770      	bx	lr
 8015daa:	f803 1b01 	strb.w	r1, [r3], #1
 8015dae:	e7f9      	b.n	8015da4 <memset+0x4>

08015db0 <_free_r>:
 8015db0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015db2:	2900      	cmp	r1, #0
 8015db4:	d048      	beq.n	8015e48 <_free_r+0x98>
 8015db6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015dba:	9001      	str	r0, [sp, #4]
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	f1a1 0404 	sub.w	r4, r1, #4
 8015dc2:	bfb8      	it	lt
 8015dc4:	18e4      	addlt	r4, r4, r3
 8015dc6:	f003 f835 	bl	8018e34 <__malloc_lock>
 8015dca:	4a20      	ldr	r2, [pc, #128]	; (8015e4c <_free_r+0x9c>)
 8015dcc:	9801      	ldr	r0, [sp, #4]
 8015dce:	6813      	ldr	r3, [r2, #0]
 8015dd0:	4615      	mov	r5, r2
 8015dd2:	b933      	cbnz	r3, 8015de2 <_free_r+0x32>
 8015dd4:	6063      	str	r3, [r4, #4]
 8015dd6:	6014      	str	r4, [r2, #0]
 8015dd8:	b003      	add	sp, #12
 8015dda:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015dde:	f003 b82f 	b.w	8018e40 <__malloc_unlock>
 8015de2:	42a3      	cmp	r3, r4
 8015de4:	d90b      	bls.n	8015dfe <_free_r+0x4e>
 8015de6:	6821      	ldr	r1, [r4, #0]
 8015de8:	1862      	adds	r2, r4, r1
 8015dea:	4293      	cmp	r3, r2
 8015dec:	bf04      	itt	eq
 8015dee:	681a      	ldreq	r2, [r3, #0]
 8015df0:	685b      	ldreq	r3, [r3, #4]
 8015df2:	6063      	str	r3, [r4, #4]
 8015df4:	bf04      	itt	eq
 8015df6:	1852      	addeq	r2, r2, r1
 8015df8:	6022      	streq	r2, [r4, #0]
 8015dfa:	602c      	str	r4, [r5, #0]
 8015dfc:	e7ec      	b.n	8015dd8 <_free_r+0x28>
 8015dfe:	461a      	mov	r2, r3
 8015e00:	685b      	ldr	r3, [r3, #4]
 8015e02:	b10b      	cbz	r3, 8015e08 <_free_r+0x58>
 8015e04:	42a3      	cmp	r3, r4
 8015e06:	d9fa      	bls.n	8015dfe <_free_r+0x4e>
 8015e08:	6811      	ldr	r1, [r2, #0]
 8015e0a:	1855      	adds	r5, r2, r1
 8015e0c:	42a5      	cmp	r5, r4
 8015e0e:	d10b      	bne.n	8015e28 <_free_r+0x78>
 8015e10:	6824      	ldr	r4, [r4, #0]
 8015e12:	4421      	add	r1, r4
 8015e14:	1854      	adds	r4, r2, r1
 8015e16:	42a3      	cmp	r3, r4
 8015e18:	6011      	str	r1, [r2, #0]
 8015e1a:	d1dd      	bne.n	8015dd8 <_free_r+0x28>
 8015e1c:	681c      	ldr	r4, [r3, #0]
 8015e1e:	685b      	ldr	r3, [r3, #4]
 8015e20:	6053      	str	r3, [r2, #4]
 8015e22:	4421      	add	r1, r4
 8015e24:	6011      	str	r1, [r2, #0]
 8015e26:	e7d7      	b.n	8015dd8 <_free_r+0x28>
 8015e28:	d902      	bls.n	8015e30 <_free_r+0x80>
 8015e2a:	230c      	movs	r3, #12
 8015e2c:	6003      	str	r3, [r0, #0]
 8015e2e:	e7d3      	b.n	8015dd8 <_free_r+0x28>
 8015e30:	6825      	ldr	r5, [r4, #0]
 8015e32:	1961      	adds	r1, r4, r5
 8015e34:	428b      	cmp	r3, r1
 8015e36:	bf04      	itt	eq
 8015e38:	6819      	ldreq	r1, [r3, #0]
 8015e3a:	685b      	ldreq	r3, [r3, #4]
 8015e3c:	6063      	str	r3, [r4, #4]
 8015e3e:	bf04      	itt	eq
 8015e40:	1949      	addeq	r1, r1, r5
 8015e42:	6021      	streq	r1, [r4, #0]
 8015e44:	6054      	str	r4, [r2, #4]
 8015e46:	e7c7      	b.n	8015dd8 <_free_r+0x28>
 8015e48:	b003      	add	sp, #12
 8015e4a:	bd30      	pop	{r4, r5, pc}
 8015e4c:	200065b8 	.word	0x200065b8

08015e50 <_malloc_r>:
 8015e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e52:	1ccd      	adds	r5, r1, #3
 8015e54:	f025 0503 	bic.w	r5, r5, #3
 8015e58:	3508      	adds	r5, #8
 8015e5a:	2d0c      	cmp	r5, #12
 8015e5c:	bf38      	it	cc
 8015e5e:	250c      	movcc	r5, #12
 8015e60:	2d00      	cmp	r5, #0
 8015e62:	4606      	mov	r6, r0
 8015e64:	db01      	blt.n	8015e6a <_malloc_r+0x1a>
 8015e66:	42a9      	cmp	r1, r5
 8015e68:	d903      	bls.n	8015e72 <_malloc_r+0x22>
 8015e6a:	230c      	movs	r3, #12
 8015e6c:	6033      	str	r3, [r6, #0]
 8015e6e:	2000      	movs	r0, #0
 8015e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e72:	f002 ffdf 	bl	8018e34 <__malloc_lock>
 8015e76:	4921      	ldr	r1, [pc, #132]	; (8015efc <_malloc_r+0xac>)
 8015e78:	680a      	ldr	r2, [r1, #0]
 8015e7a:	4614      	mov	r4, r2
 8015e7c:	b99c      	cbnz	r4, 8015ea6 <_malloc_r+0x56>
 8015e7e:	4f20      	ldr	r7, [pc, #128]	; (8015f00 <_malloc_r+0xb0>)
 8015e80:	683b      	ldr	r3, [r7, #0]
 8015e82:	b923      	cbnz	r3, 8015e8e <_malloc_r+0x3e>
 8015e84:	4621      	mov	r1, r4
 8015e86:	4630      	mov	r0, r6
 8015e88:	f000 feb6 	bl	8016bf8 <_sbrk_r>
 8015e8c:	6038      	str	r0, [r7, #0]
 8015e8e:	4629      	mov	r1, r5
 8015e90:	4630      	mov	r0, r6
 8015e92:	f000 feb1 	bl	8016bf8 <_sbrk_r>
 8015e96:	1c43      	adds	r3, r0, #1
 8015e98:	d123      	bne.n	8015ee2 <_malloc_r+0x92>
 8015e9a:	230c      	movs	r3, #12
 8015e9c:	6033      	str	r3, [r6, #0]
 8015e9e:	4630      	mov	r0, r6
 8015ea0:	f002 ffce 	bl	8018e40 <__malloc_unlock>
 8015ea4:	e7e3      	b.n	8015e6e <_malloc_r+0x1e>
 8015ea6:	6823      	ldr	r3, [r4, #0]
 8015ea8:	1b5b      	subs	r3, r3, r5
 8015eaa:	d417      	bmi.n	8015edc <_malloc_r+0x8c>
 8015eac:	2b0b      	cmp	r3, #11
 8015eae:	d903      	bls.n	8015eb8 <_malloc_r+0x68>
 8015eb0:	6023      	str	r3, [r4, #0]
 8015eb2:	441c      	add	r4, r3
 8015eb4:	6025      	str	r5, [r4, #0]
 8015eb6:	e004      	b.n	8015ec2 <_malloc_r+0x72>
 8015eb8:	6863      	ldr	r3, [r4, #4]
 8015eba:	42a2      	cmp	r2, r4
 8015ebc:	bf0c      	ite	eq
 8015ebe:	600b      	streq	r3, [r1, #0]
 8015ec0:	6053      	strne	r3, [r2, #4]
 8015ec2:	4630      	mov	r0, r6
 8015ec4:	f002 ffbc 	bl	8018e40 <__malloc_unlock>
 8015ec8:	f104 000b 	add.w	r0, r4, #11
 8015ecc:	1d23      	adds	r3, r4, #4
 8015ece:	f020 0007 	bic.w	r0, r0, #7
 8015ed2:	1ac2      	subs	r2, r0, r3
 8015ed4:	d0cc      	beq.n	8015e70 <_malloc_r+0x20>
 8015ed6:	1a1b      	subs	r3, r3, r0
 8015ed8:	50a3      	str	r3, [r4, r2]
 8015eda:	e7c9      	b.n	8015e70 <_malloc_r+0x20>
 8015edc:	4622      	mov	r2, r4
 8015ede:	6864      	ldr	r4, [r4, #4]
 8015ee0:	e7cc      	b.n	8015e7c <_malloc_r+0x2c>
 8015ee2:	1cc4      	adds	r4, r0, #3
 8015ee4:	f024 0403 	bic.w	r4, r4, #3
 8015ee8:	42a0      	cmp	r0, r4
 8015eea:	d0e3      	beq.n	8015eb4 <_malloc_r+0x64>
 8015eec:	1a21      	subs	r1, r4, r0
 8015eee:	4630      	mov	r0, r6
 8015ef0:	f000 fe82 	bl	8016bf8 <_sbrk_r>
 8015ef4:	3001      	adds	r0, #1
 8015ef6:	d1dd      	bne.n	8015eb4 <_malloc_r+0x64>
 8015ef8:	e7cf      	b.n	8015e9a <_malloc_r+0x4a>
 8015efa:	bf00      	nop
 8015efc:	200065b8 	.word	0x200065b8
 8015f00:	200065bc 	.word	0x200065bc

08015f04 <__cvt>:
 8015f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015f08:	ec55 4b10 	vmov	r4, r5, d0
 8015f0c:	2d00      	cmp	r5, #0
 8015f0e:	460e      	mov	r6, r1
 8015f10:	4619      	mov	r1, r3
 8015f12:	462b      	mov	r3, r5
 8015f14:	bfbb      	ittet	lt
 8015f16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015f1a:	461d      	movlt	r5, r3
 8015f1c:	2300      	movge	r3, #0
 8015f1e:	232d      	movlt	r3, #45	; 0x2d
 8015f20:	700b      	strb	r3, [r1, #0]
 8015f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015f24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015f28:	4691      	mov	r9, r2
 8015f2a:	f023 0820 	bic.w	r8, r3, #32
 8015f2e:	bfbc      	itt	lt
 8015f30:	4622      	movlt	r2, r4
 8015f32:	4614      	movlt	r4, r2
 8015f34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015f38:	d005      	beq.n	8015f46 <__cvt+0x42>
 8015f3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8015f3e:	d100      	bne.n	8015f42 <__cvt+0x3e>
 8015f40:	3601      	adds	r6, #1
 8015f42:	2102      	movs	r1, #2
 8015f44:	e000      	b.n	8015f48 <__cvt+0x44>
 8015f46:	2103      	movs	r1, #3
 8015f48:	ab03      	add	r3, sp, #12
 8015f4a:	9301      	str	r3, [sp, #4]
 8015f4c:	ab02      	add	r3, sp, #8
 8015f4e:	9300      	str	r3, [sp, #0]
 8015f50:	ec45 4b10 	vmov	d0, r4, r5
 8015f54:	4653      	mov	r3, sl
 8015f56:	4632      	mov	r2, r6
 8015f58:	f001 fdfa 	bl	8017b50 <_dtoa_r>
 8015f5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8015f60:	4607      	mov	r7, r0
 8015f62:	d102      	bne.n	8015f6a <__cvt+0x66>
 8015f64:	f019 0f01 	tst.w	r9, #1
 8015f68:	d022      	beq.n	8015fb0 <__cvt+0xac>
 8015f6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015f6e:	eb07 0906 	add.w	r9, r7, r6
 8015f72:	d110      	bne.n	8015f96 <__cvt+0x92>
 8015f74:	783b      	ldrb	r3, [r7, #0]
 8015f76:	2b30      	cmp	r3, #48	; 0x30
 8015f78:	d10a      	bne.n	8015f90 <__cvt+0x8c>
 8015f7a:	2200      	movs	r2, #0
 8015f7c:	2300      	movs	r3, #0
 8015f7e:	4620      	mov	r0, r4
 8015f80:	4629      	mov	r1, r5
 8015f82:	f7ea fda1 	bl	8000ac8 <__aeabi_dcmpeq>
 8015f86:	b918      	cbnz	r0, 8015f90 <__cvt+0x8c>
 8015f88:	f1c6 0601 	rsb	r6, r6, #1
 8015f8c:	f8ca 6000 	str.w	r6, [sl]
 8015f90:	f8da 3000 	ldr.w	r3, [sl]
 8015f94:	4499      	add	r9, r3
 8015f96:	2200      	movs	r2, #0
 8015f98:	2300      	movs	r3, #0
 8015f9a:	4620      	mov	r0, r4
 8015f9c:	4629      	mov	r1, r5
 8015f9e:	f7ea fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8015fa2:	b108      	cbz	r0, 8015fa8 <__cvt+0xa4>
 8015fa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8015fa8:	2230      	movs	r2, #48	; 0x30
 8015faa:	9b03      	ldr	r3, [sp, #12]
 8015fac:	454b      	cmp	r3, r9
 8015fae:	d307      	bcc.n	8015fc0 <__cvt+0xbc>
 8015fb0:	9b03      	ldr	r3, [sp, #12]
 8015fb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015fb4:	1bdb      	subs	r3, r3, r7
 8015fb6:	4638      	mov	r0, r7
 8015fb8:	6013      	str	r3, [r2, #0]
 8015fba:	b004      	add	sp, #16
 8015fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fc0:	1c59      	adds	r1, r3, #1
 8015fc2:	9103      	str	r1, [sp, #12]
 8015fc4:	701a      	strb	r2, [r3, #0]
 8015fc6:	e7f0      	b.n	8015faa <__cvt+0xa6>

08015fc8 <__exponent>:
 8015fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015fca:	4603      	mov	r3, r0
 8015fcc:	2900      	cmp	r1, #0
 8015fce:	bfb8      	it	lt
 8015fd0:	4249      	neglt	r1, r1
 8015fd2:	f803 2b02 	strb.w	r2, [r3], #2
 8015fd6:	bfb4      	ite	lt
 8015fd8:	222d      	movlt	r2, #45	; 0x2d
 8015fda:	222b      	movge	r2, #43	; 0x2b
 8015fdc:	2909      	cmp	r1, #9
 8015fde:	7042      	strb	r2, [r0, #1]
 8015fe0:	dd2a      	ble.n	8016038 <__exponent+0x70>
 8015fe2:	f10d 0407 	add.w	r4, sp, #7
 8015fe6:	46a4      	mov	ip, r4
 8015fe8:	270a      	movs	r7, #10
 8015fea:	46a6      	mov	lr, r4
 8015fec:	460a      	mov	r2, r1
 8015fee:	fb91 f6f7 	sdiv	r6, r1, r7
 8015ff2:	fb07 1516 	mls	r5, r7, r6, r1
 8015ff6:	3530      	adds	r5, #48	; 0x30
 8015ff8:	2a63      	cmp	r2, #99	; 0x63
 8015ffa:	f104 34ff 	add.w	r4, r4, #4294967295
 8015ffe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016002:	4631      	mov	r1, r6
 8016004:	dcf1      	bgt.n	8015fea <__exponent+0x22>
 8016006:	3130      	adds	r1, #48	; 0x30
 8016008:	f1ae 0502 	sub.w	r5, lr, #2
 801600c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016010:	1c44      	adds	r4, r0, #1
 8016012:	4629      	mov	r1, r5
 8016014:	4561      	cmp	r1, ip
 8016016:	d30a      	bcc.n	801602e <__exponent+0x66>
 8016018:	f10d 0209 	add.w	r2, sp, #9
 801601c:	eba2 020e 	sub.w	r2, r2, lr
 8016020:	4565      	cmp	r5, ip
 8016022:	bf88      	it	hi
 8016024:	2200      	movhi	r2, #0
 8016026:	4413      	add	r3, r2
 8016028:	1a18      	subs	r0, r3, r0
 801602a:	b003      	add	sp, #12
 801602c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801602e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016032:	f804 2f01 	strb.w	r2, [r4, #1]!
 8016036:	e7ed      	b.n	8016014 <__exponent+0x4c>
 8016038:	2330      	movs	r3, #48	; 0x30
 801603a:	3130      	adds	r1, #48	; 0x30
 801603c:	7083      	strb	r3, [r0, #2]
 801603e:	70c1      	strb	r1, [r0, #3]
 8016040:	1d03      	adds	r3, r0, #4
 8016042:	e7f1      	b.n	8016028 <__exponent+0x60>

08016044 <_printf_float>:
 8016044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016048:	ed2d 8b02 	vpush	{d8}
 801604c:	b08d      	sub	sp, #52	; 0x34
 801604e:	460c      	mov	r4, r1
 8016050:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8016054:	4616      	mov	r6, r2
 8016056:	461f      	mov	r7, r3
 8016058:	4605      	mov	r5, r0
 801605a:	f002 fed5 	bl	8018e08 <_localeconv_r>
 801605e:	f8d0 a000 	ldr.w	sl, [r0]
 8016062:	4650      	mov	r0, sl
 8016064:	f7ea f8b4 	bl	80001d0 <strlen>
 8016068:	2300      	movs	r3, #0
 801606a:	930a      	str	r3, [sp, #40]	; 0x28
 801606c:	6823      	ldr	r3, [r4, #0]
 801606e:	9305      	str	r3, [sp, #20]
 8016070:	f8d8 3000 	ldr.w	r3, [r8]
 8016074:	f894 b018 	ldrb.w	fp, [r4, #24]
 8016078:	3307      	adds	r3, #7
 801607a:	f023 0307 	bic.w	r3, r3, #7
 801607e:	f103 0208 	add.w	r2, r3, #8
 8016082:	f8c8 2000 	str.w	r2, [r8]
 8016086:	e9d3 2300 	ldrd	r2, r3, [r3]
 801608a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801608e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8016092:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016096:	9307      	str	r3, [sp, #28]
 8016098:	f8cd 8018 	str.w	r8, [sp, #24]
 801609c:	ee08 0a10 	vmov	s16, r0
 80160a0:	4b9f      	ldr	r3, [pc, #636]	; (8016320 <_printf_float+0x2dc>)
 80160a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80160a6:	f04f 32ff 	mov.w	r2, #4294967295
 80160aa:	f7ea fd3f 	bl	8000b2c <__aeabi_dcmpun>
 80160ae:	bb88      	cbnz	r0, 8016114 <_printf_float+0xd0>
 80160b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80160b4:	4b9a      	ldr	r3, [pc, #616]	; (8016320 <_printf_float+0x2dc>)
 80160b6:	f04f 32ff 	mov.w	r2, #4294967295
 80160ba:	f7ea fd19 	bl	8000af0 <__aeabi_dcmple>
 80160be:	bb48      	cbnz	r0, 8016114 <_printf_float+0xd0>
 80160c0:	2200      	movs	r2, #0
 80160c2:	2300      	movs	r3, #0
 80160c4:	4640      	mov	r0, r8
 80160c6:	4649      	mov	r1, r9
 80160c8:	f7ea fd08 	bl	8000adc <__aeabi_dcmplt>
 80160cc:	b110      	cbz	r0, 80160d4 <_printf_float+0x90>
 80160ce:	232d      	movs	r3, #45	; 0x2d
 80160d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80160d4:	4b93      	ldr	r3, [pc, #588]	; (8016324 <_printf_float+0x2e0>)
 80160d6:	4894      	ldr	r0, [pc, #592]	; (8016328 <_printf_float+0x2e4>)
 80160d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80160dc:	bf94      	ite	ls
 80160de:	4698      	movls	r8, r3
 80160e0:	4680      	movhi	r8, r0
 80160e2:	2303      	movs	r3, #3
 80160e4:	6123      	str	r3, [r4, #16]
 80160e6:	9b05      	ldr	r3, [sp, #20]
 80160e8:	f023 0204 	bic.w	r2, r3, #4
 80160ec:	6022      	str	r2, [r4, #0]
 80160ee:	f04f 0900 	mov.w	r9, #0
 80160f2:	9700      	str	r7, [sp, #0]
 80160f4:	4633      	mov	r3, r6
 80160f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80160f8:	4621      	mov	r1, r4
 80160fa:	4628      	mov	r0, r5
 80160fc:	f000 f9d8 	bl	80164b0 <_printf_common>
 8016100:	3001      	adds	r0, #1
 8016102:	f040 8090 	bne.w	8016226 <_printf_float+0x1e2>
 8016106:	f04f 30ff 	mov.w	r0, #4294967295
 801610a:	b00d      	add	sp, #52	; 0x34
 801610c:	ecbd 8b02 	vpop	{d8}
 8016110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016114:	4642      	mov	r2, r8
 8016116:	464b      	mov	r3, r9
 8016118:	4640      	mov	r0, r8
 801611a:	4649      	mov	r1, r9
 801611c:	f7ea fd06 	bl	8000b2c <__aeabi_dcmpun>
 8016120:	b140      	cbz	r0, 8016134 <_printf_float+0xf0>
 8016122:	464b      	mov	r3, r9
 8016124:	2b00      	cmp	r3, #0
 8016126:	bfbc      	itt	lt
 8016128:	232d      	movlt	r3, #45	; 0x2d
 801612a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801612e:	487f      	ldr	r0, [pc, #508]	; (801632c <_printf_float+0x2e8>)
 8016130:	4b7f      	ldr	r3, [pc, #508]	; (8016330 <_printf_float+0x2ec>)
 8016132:	e7d1      	b.n	80160d8 <_printf_float+0x94>
 8016134:	6863      	ldr	r3, [r4, #4]
 8016136:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801613a:	9206      	str	r2, [sp, #24]
 801613c:	1c5a      	adds	r2, r3, #1
 801613e:	d13f      	bne.n	80161c0 <_printf_float+0x17c>
 8016140:	2306      	movs	r3, #6
 8016142:	6063      	str	r3, [r4, #4]
 8016144:	9b05      	ldr	r3, [sp, #20]
 8016146:	6861      	ldr	r1, [r4, #4]
 8016148:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801614c:	2300      	movs	r3, #0
 801614e:	9303      	str	r3, [sp, #12]
 8016150:	ab0a      	add	r3, sp, #40	; 0x28
 8016152:	e9cd b301 	strd	fp, r3, [sp, #4]
 8016156:	ab09      	add	r3, sp, #36	; 0x24
 8016158:	ec49 8b10 	vmov	d0, r8, r9
 801615c:	9300      	str	r3, [sp, #0]
 801615e:	6022      	str	r2, [r4, #0]
 8016160:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016164:	4628      	mov	r0, r5
 8016166:	f7ff fecd 	bl	8015f04 <__cvt>
 801616a:	9b06      	ldr	r3, [sp, #24]
 801616c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801616e:	2b47      	cmp	r3, #71	; 0x47
 8016170:	4680      	mov	r8, r0
 8016172:	d108      	bne.n	8016186 <_printf_float+0x142>
 8016174:	1cc8      	adds	r0, r1, #3
 8016176:	db02      	blt.n	801617e <_printf_float+0x13a>
 8016178:	6863      	ldr	r3, [r4, #4]
 801617a:	4299      	cmp	r1, r3
 801617c:	dd41      	ble.n	8016202 <_printf_float+0x1be>
 801617e:	f1ab 0b02 	sub.w	fp, fp, #2
 8016182:	fa5f fb8b 	uxtb.w	fp, fp
 8016186:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801618a:	d820      	bhi.n	80161ce <_printf_float+0x18a>
 801618c:	3901      	subs	r1, #1
 801618e:	465a      	mov	r2, fp
 8016190:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016194:	9109      	str	r1, [sp, #36]	; 0x24
 8016196:	f7ff ff17 	bl	8015fc8 <__exponent>
 801619a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801619c:	1813      	adds	r3, r2, r0
 801619e:	2a01      	cmp	r2, #1
 80161a0:	4681      	mov	r9, r0
 80161a2:	6123      	str	r3, [r4, #16]
 80161a4:	dc02      	bgt.n	80161ac <_printf_float+0x168>
 80161a6:	6822      	ldr	r2, [r4, #0]
 80161a8:	07d2      	lsls	r2, r2, #31
 80161aa:	d501      	bpl.n	80161b0 <_printf_float+0x16c>
 80161ac:	3301      	adds	r3, #1
 80161ae:	6123      	str	r3, [r4, #16]
 80161b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d09c      	beq.n	80160f2 <_printf_float+0xae>
 80161b8:	232d      	movs	r3, #45	; 0x2d
 80161ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80161be:	e798      	b.n	80160f2 <_printf_float+0xae>
 80161c0:	9a06      	ldr	r2, [sp, #24]
 80161c2:	2a47      	cmp	r2, #71	; 0x47
 80161c4:	d1be      	bne.n	8016144 <_printf_float+0x100>
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d1bc      	bne.n	8016144 <_printf_float+0x100>
 80161ca:	2301      	movs	r3, #1
 80161cc:	e7b9      	b.n	8016142 <_printf_float+0xfe>
 80161ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80161d2:	d118      	bne.n	8016206 <_printf_float+0x1c2>
 80161d4:	2900      	cmp	r1, #0
 80161d6:	6863      	ldr	r3, [r4, #4]
 80161d8:	dd0b      	ble.n	80161f2 <_printf_float+0x1ae>
 80161da:	6121      	str	r1, [r4, #16]
 80161dc:	b913      	cbnz	r3, 80161e4 <_printf_float+0x1a0>
 80161de:	6822      	ldr	r2, [r4, #0]
 80161e0:	07d0      	lsls	r0, r2, #31
 80161e2:	d502      	bpl.n	80161ea <_printf_float+0x1a6>
 80161e4:	3301      	adds	r3, #1
 80161e6:	440b      	add	r3, r1
 80161e8:	6123      	str	r3, [r4, #16]
 80161ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80161ec:	f04f 0900 	mov.w	r9, #0
 80161f0:	e7de      	b.n	80161b0 <_printf_float+0x16c>
 80161f2:	b913      	cbnz	r3, 80161fa <_printf_float+0x1b6>
 80161f4:	6822      	ldr	r2, [r4, #0]
 80161f6:	07d2      	lsls	r2, r2, #31
 80161f8:	d501      	bpl.n	80161fe <_printf_float+0x1ba>
 80161fa:	3302      	adds	r3, #2
 80161fc:	e7f4      	b.n	80161e8 <_printf_float+0x1a4>
 80161fe:	2301      	movs	r3, #1
 8016200:	e7f2      	b.n	80161e8 <_printf_float+0x1a4>
 8016202:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8016206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016208:	4299      	cmp	r1, r3
 801620a:	db05      	blt.n	8016218 <_printf_float+0x1d4>
 801620c:	6823      	ldr	r3, [r4, #0]
 801620e:	6121      	str	r1, [r4, #16]
 8016210:	07d8      	lsls	r0, r3, #31
 8016212:	d5ea      	bpl.n	80161ea <_printf_float+0x1a6>
 8016214:	1c4b      	adds	r3, r1, #1
 8016216:	e7e7      	b.n	80161e8 <_printf_float+0x1a4>
 8016218:	2900      	cmp	r1, #0
 801621a:	bfd4      	ite	le
 801621c:	f1c1 0202 	rsble	r2, r1, #2
 8016220:	2201      	movgt	r2, #1
 8016222:	4413      	add	r3, r2
 8016224:	e7e0      	b.n	80161e8 <_printf_float+0x1a4>
 8016226:	6823      	ldr	r3, [r4, #0]
 8016228:	055a      	lsls	r2, r3, #21
 801622a:	d407      	bmi.n	801623c <_printf_float+0x1f8>
 801622c:	6923      	ldr	r3, [r4, #16]
 801622e:	4642      	mov	r2, r8
 8016230:	4631      	mov	r1, r6
 8016232:	4628      	mov	r0, r5
 8016234:	47b8      	blx	r7
 8016236:	3001      	adds	r0, #1
 8016238:	d12c      	bne.n	8016294 <_printf_float+0x250>
 801623a:	e764      	b.n	8016106 <_printf_float+0xc2>
 801623c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016240:	f240 80e0 	bls.w	8016404 <_printf_float+0x3c0>
 8016244:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016248:	2200      	movs	r2, #0
 801624a:	2300      	movs	r3, #0
 801624c:	f7ea fc3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8016250:	2800      	cmp	r0, #0
 8016252:	d034      	beq.n	80162be <_printf_float+0x27a>
 8016254:	4a37      	ldr	r2, [pc, #220]	; (8016334 <_printf_float+0x2f0>)
 8016256:	2301      	movs	r3, #1
 8016258:	4631      	mov	r1, r6
 801625a:	4628      	mov	r0, r5
 801625c:	47b8      	blx	r7
 801625e:	3001      	adds	r0, #1
 8016260:	f43f af51 	beq.w	8016106 <_printf_float+0xc2>
 8016264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016268:	429a      	cmp	r2, r3
 801626a:	db02      	blt.n	8016272 <_printf_float+0x22e>
 801626c:	6823      	ldr	r3, [r4, #0]
 801626e:	07d8      	lsls	r0, r3, #31
 8016270:	d510      	bpl.n	8016294 <_printf_float+0x250>
 8016272:	ee18 3a10 	vmov	r3, s16
 8016276:	4652      	mov	r2, sl
 8016278:	4631      	mov	r1, r6
 801627a:	4628      	mov	r0, r5
 801627c:	47b8      	blx	r7
 801627e:	3001      	adds	r0, #1
 8016280:	f43f af41 	beq.w	8016106 <_printf_float+0xc2>
 8016284:	f04f 0800 	mov.w	r8, #0
 8016288:	f104 091a 	add.w	r9, r4, #26
 801628c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801628e:	3b01      	subs	r3, #1
 8016290:	4543      	cmp	r3, r8
 8016292:	dc09      	bgt.n	80162a8 <_printf_float+0x264>
 8016294:	6823      	ldr	r3, [r4, #0]
 8016296:	079b      	lsls	r3, r3, #30
 8016298:	f100 8105 	bmi.w	80164a6 <_printf_float+0x462>
 801629c:	68e0      	ldr	r0, [r4, #12]
 801629e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162a0:	4298      	cmp	r0, r3
 80162a2:	bfb8      	it	lt
 80162a4:	4618      	movlt	r0, r3
 80162a6:	e730      	b.n	801610a <_printf_float+0xc6>
 80162a8:	2301      	movs	r3, #1
 80162aa:	464a      	mov	r2, r9
 80162ac:	4631      	mov	r1, r6
 80162ae:	4628      	mov	r0, r5
 80162b0:	47b8      	blx	r7
 80162b2:	3001      	adds	r0, #1
 80162b4:	f43f af27 	beq.w	8016106 <_printf_float+0xc2>
 80162b8:	f108 0801 	add.w	r8, r8, #1
 80162bc:	e7e6      	b.n	801628c <_printf_float+0x248>
 80162be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	dc39      	bgt.n	8016338 <_printf_float+0x2f4>
 80162c4:	4a1b      	ldr	r2, [pc, #108]	; (8016334 <_printf_float+0x2f0>)
 80162c6:	2301      	movs	r3, #1
 80162c8:	4631      	mov	r1, r6
 80162ca:	4628      	mov	r0, r5
 80162cc:	47b8      	blx	r7
 80162ce:	3001      	adds	r0, #1
 80162d0:	f43f af19 	beq.w	8016106 <_printf_float+0xc2>
 80162d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80162d8:	4313      	orrs	r3, r2
 80162da:	d102      	bne.n	80162e2 <_printf_float+0x29e>
 80162dc:	6823      	ldr	r3, [r4, #0]
 80162de:	07d9      	lsls	r1, r3, #31
 80162e0:	d5d8      	bpl.n	8016294 <_printf_float+0x250>
 80162e2:	ee18 3a10 	vmov	r3, s16
 80162e6:	4652      	mov	r2, sl
 80162e8:	4631      	mov	r1, r6
 80162ea:	4628      	mov	r0, r5
 80162ec:	47b8      	blx	r7
 80162ee:	3001      	adds	r0, #1
 80162f0:	f43f af09 	beq.w	8016106 <_printf_float+0xc2>
 80162f4:	f04f 0900 	mov.w	r9, #0
 80162f8:	f104 0a1a 	add.w	sl, r4, #26
 80162fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162fe:	425b      	negs	r3, r3
 8016300:	454b      	cmp	r3, r9
 8016302:	dc01      	bgt.n	8016308 <_printf_float+0x2c4>
 8016304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016306:	e792      	b.n	801622e <_printf_float+0x1ea>
 8016308:	2301      	movs	r3, #1
 801630a:	4652      	mov	r2, sl
 801630c:	4631      	mov	r1, r6
 801630e:	4628      	mov	r0, r5
 8016310:	47b8      	blx	r7
 8016312:	3001      	adds	r0, #1
 8016314:	f43f aef7 	beq.w	8016106 <_printf_float+0xc2>
 8016318:	f109 0901 	add.w	r9, r9, #1
 801631c:	e7ee      	b.n	80162fc <_printf_float+0x2b8>
 801631e:	bf00      	nop
 8016320:	7fefffff 	.word	0x7fefffff
 8016324:	0801c2ec 	.word	0x0801c2ec
 8016328:	0801c2f0 	.word	0x0801c2f0
 801632c:	0801c2f8 	.word	0x0801c2f8
 8016330:	0801c2f4 	.word	0x0801c2f4
 8016334:	0801c2fc 	.word	0x0801c2fc
 8016338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801633a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801633c:	429a      	cmp	r2, r3
 801633e:	bfa8      	it	ge
 8016340:	461a      	movge	r2, r3
 8016342:	2a00      	cmp	r2, #0
 8016344:	4691      	mov	r9, r2
 8016346:	dc37      	bgt.n	80163b8 <_printf_float+0x374>
 8016348:	f04f 0b00 	mov.w	fp, #0
 801634c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016350:	f104 021a 	add.w	r2, r4, #26
 8016354:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016356:	9305      	str	r3, [sp, #20]
 8016358:	eba3 0309 	sub.w	r3, r3, r9
 801635c:	455b      	cmp	r3, fp
 801635e:	dc33      	bgt.n	80163c8 <_printf_float+0x384>
 8016360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016364:	429a      	cmp	r2, r3
 8016366:	db3b      	blt.n	80163e0 <_printf_float+0x39c>
 8016368:	6823      	ldr	r3, [r4, #0]
 801636a:	07da      	lsls	r2, r3, #31
 801636c:	d438      	bmi.n	80163e0 <_printf_float+0x39c>
 801636e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016370:	9b05      	ldr	r3, [sp, #20]
 8016372:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016374:	1ad3      	subs	r3, r2, r3
 8016376:	eba2 0901 	sub.w	r9, r2, r1
 801637a:	4599      	cmp	r9, r3
 801637c:	bfa8      	it	ge
 801637e:	4699      	movge	r9, r3
 8016380:	f1b9 0f00 	cmp.w	r9, #0
 8016384:	dc35      	bgt.n	80163f2 <_printf_float+0x3ae>
 8016386:	f04f 0800 	mov.w	r8, #0
 801638a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801638e:	f104 0a1a 	add.w	sl, r4, #26
 8016392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016396:	1a9b      	subs	r3, r3, r2
 8016398:	eba3 0309 	sub.w	r3, r3, r9
 801639c:	4543      	cmp	r3, r8
 801639e:	f77f af79 	ble.w	8016294 <_printf_float+0x250>
 80163a2:	2301      	movs	r3, #1
 80163a4:	4652      	mov	r2, sl
 80163a6:	4631      	mov	r1, r6
 80163a8:	4628      	mov	r0, r5
 80163aa:	47b8      	blx	r7
 80163ac:	3001      	adds	r0, #1
 80163ae:	f43f aeaa 	beq.w	8016106 <_printf_float+0xc2>
 80163b2:	f108 0801 	add.w	r8, r8, #1
 80163b6:	e7ec      	b.n	8016392 <_printf_float+0x34e>
 80163b8:	4613      	mov	r3, r2
 80163ba:	4631      	mov	r1, r6
 80163bc:	4642      	mov	r2, r8
 80163be:	4628      	mov	r0, r5
 80163c0:	47b8      	blx	r7
 80163c2:	3001      	adds	r0, #1
 80163c4:	d1c0      	bne.n	8016348 <_printf_float+0x304>
 80163c6:	e69e      	b.n	8016106 <_printf_float+0xc2>
 80163c8:	2301      	movs	r3, #1
 80163ca:	4631      	mov	r1, r6
 80163cc:	4628      	mov	r0, r5
 80163ce:	9205      	str	r2, [sp, #20]
 80163d0:	47b8      	blx	r7
 80163d2:	3001      	adds	r0, #1
 80163d4:	f43f ae97 	beq.w	8016106 <_printf_float+0xc2>
 80163d8:	9a05      	ldr	r2, [sp, #20]
 80163da:	f10b 0b01 	add.w	fp, fp, #1
 80163de:	e7b9      	b.n	8016354 <_printf_float+0x310>
 80163e0:	ee18 3a10 	vmov	r3, s16
 80163e4:	4652      	mov	r2, sl
 80163e6:	4631      	mov	r1, r6
 80163e8:	4628      	mov	r0, r5
 80163ea:	47b8      	blx	r7
 80163ec:	3001      	adds	r0, #1
 80163ee:	d1be      	bne.n	801636e <_printf_float+0x32a>
 80163f0:	e689      	b.n	8016106 <_printf_float+0xc2>
 80163f2:	9a05      	ldr	r2, [sp, #20]
 80163f4:	464b      	mov	r3, r9
 80163f6:	4442      	add	r2, r8
 80163f8:	4631      	mov	r1, r6
 80163fa:	4628      	mov	r0, r5
 80163fc:	47b8      	blx	r7
 80163fe:	3001      	adds	r0, #1
 8016400:	d1c1      	bne.n	8016386 <_printf_float+0x342>
 8016402:	e680      	b.n	8016106 <_printf_float+0xc2>
 8016404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016406:	2a01      	cmp	r2, #1
 8016408:	dc01      	bgt.n	801640e <_printf_float+0x3ca>
 801640a:	07db      	lsls	r3, r3, #31
 801640c:	d538      	bpl.n	8016480 <_printf_float+0x43c>
 801640e:	2301      	movs	r3, #1
 8016410:	4642      	mov	r2, r8
 8016412:	4631      	mov	r1, r6
 8016414:	4628      	mov	r0, r5
 8016416:	47b8      	blx	r7
 8016418:	3001      	adds	r0, #1
 801641a:	f43f ae74 	beq.w	8016106 <_printf_float+0xc2>
 801641e:	ee18 3a10 	vmov	r3, s16
 8016422:	4652      	mov	r2, sl
 8016424:	4631      	mov	r1, r6
 8016426:	4628      	mov	r0, r5
 8016428:	47b8      	blx	r7
 801642a:	3001      	adds	r0, #1
 801642c:	f43f ae6b 	beq.w	8016106 <_printf_float+0xc2>
 8016430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016434:	2200      	movs	r2, #0
 8016436:	2300      	movs	r3, #0
 8016438:	f7ea fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 801643c:	b9d8      	cbnz	r0, 8016476 <_printf_float+0x432>
 801643e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016440:	f108 0201 	add.w	r2, r8, #1
 8016444:	3b01      	subs	r3, #1
 8016446:	4631      	mov	r1, r6
 8016448:	4628      	mov	r0, r5
 801644a:	47b8      	blx	r7
 801644c:	3001      	adds	r0, #1
 801644e:	d10e      	bne.n	801646e <_printf_float+0x42a>
 8016450:	e659      	b.n	8016106 <_printf_float+0xc2>
 8016452:	2301      	movs	r3, #1
 8016454:	4652      	mov	r2, sl
 8016456:	4631      	mov	r1, r6
 8016458:	4628      	mov	r0, r5
 801645a:	47b8      	blx	r7
 801645c:	3001      	adds	r0, #1
 801645e:	f43f ae52 	beq.w	8016106 <_printf_float+0xc2>
 8016462:	f108 0801 	add.w	r8, r8, #1
 8016466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016468:	3b01      	subs	r3, #1
 801646a:	4543      	cmp	r3, r8
 801646c:	dcf1      	bgt.n	8016452 <_printf_float+0x40e>
 801646e:	464b      	mov	r3, r9
 8016470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016474:	e6dc      	b.n	8016230 <_printf_float+0x1ec>
 8016476:	f04f 0800 	mov.w	r8, #0
 801647a:	f104 0a1a 	add.w	sl, r4, #26
 801647e:	e7f2      	b.n	8016466 <_printf_float+0x422>
 8016480:	2301      	movs	r3, #1
 8016482:	4642      	mov	r2, r8
 8016484:	e7df      	b.n	8016446 <_printf_float+0x402>
 8016486:	2301      	movs	r3, #1
 8016488:	464a      	mov	r2, r9
 801648a:	4631      	mov	r1, r6
 801648c:	4628      	mov	r0, r5
 801648e:	47b8      	blx	r7
 8016490:	3001      	adds	r0, #1
 8016492:	f43f ae38 	beq.w	8016106 <_printf_float+0xc2>
 8016496:	f108 0801 	add.w	r8, r8, #1
 801649a:	68e3      	ldr	r3, [r4, #12]
 801649c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801649e:	1a5b      	subs	r3, r3, r1
 80164a0:	4543      	cmp	r3, r8
 80164a2:	dcf0      	bgt.n	8016486 <_printf_float+0x442>
 80164a4:	e6fa      	b.n	801629c <_printf_float+0x258>
 80164a6:	f04f 0800 	mov.w	r8, #0
 80164aa:	f104 0919 	add.w	r9, r4, #25
 80164ae:	e7f4      	b.n	801649a <_printf_float+0x456>

080164b0 <_printf_common>:
 80164b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80164b4:	4616      	mov	r6, r2
 80164b6:	4699      	mov	r9, r3
 80164b8:	688a      	ldr	r2, [r1, #8]
 80164ba:	690b      	ldr	r3, [r1, #16]
 80164bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80164c0:	4293      	cmp	r3, r2
 80164c2:	bfb8      	it	lt
 80164c4:	4613      	movlt	r3, r2
 80164c6:	6033      	str	r3, [r6, #0]
 80164c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80164cc:	4607      	mov	r7, r0
 80164ce:	460c      	mov	r4, r1
 80164d0:	b10a      	cbz	r2, 80164d6 <_printf_common+0x26>
 80164d2:	3301      	adds	r3, #1
 80164d4:	6033      	str	r3, [r6, #0]
 80164d6:	6823      	ldr	r3, [r4, #0]
 80164d8:	0699      	lsls	r1, r3, #26
 80164da:	bf42      	ittt	mi
 80164dc:	6833      	ldrmi	r3, [r6, #0]
 80164de:	3302      	addmi	r3, #2
 80164e0:	6033      	strmi	r3, [r6, #0]
 80164e2:	6825      	ldr	r5, [r4, #0]
 80164e4:	f015 0506 	ands.w	r5, r5, #6
 80164e8:	d106      	bne.n	80164f8 <_printf_common+0x48>
 80164ea:	f104 0a19 	add.w	sl, r4, #25
 80164ee:	68e3      	ldr	r3, [r4, #12]
 80164f0:	6832      	ldr	r2, [r6, #0]
 80164f2:	1a9b      	subs	r3, r3, r2
 80164f4:	42ab      	cmp	r3, r5
 80164f6:	dc26      	bgt.n	8016546 <_printf_common+0x96>
 80164f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80164fc:	1e13      	subs	r3, r2, #0
 80164fe:	6822      	ldr	r2, [r4, #0]
 8016500:	bf18      	it	ne
 8016502:	2301      	movne	r3, #1
 8016504:	0692      	lsls	r2, r2, #26
 8016506:	d42b      	bmi.n	8016560 <_printf_common+0xb0>
 8016508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801650c:	4649      	mov	r1, r9
 801650e:	4638      	mov	r0, r7
 8016510:	47c0      	blx	r8
 8016512:	3001      	adds	r0, #1
 8016514:	d01e      	beq.n	8016554 <_printf_common+0xa4>
 8016516:	6823      	ldr	r3, [r4, #0]
 8016518:	68e5      	ldr	r5, [r4, #12]
 801651a:	6832      	ldr	r2, [r6, #0]
 801651c:	f003 0306 	and.w	r3, r3, #6
 8016520:	2b04      	cmp	r3, #4
 8016522:	bf08      	it	eq
 8016524:	1aad      	subeq	r5, r5, r2
 8016526:	68a3      	ldr	r3, [r4, #8]
 8016528:	6922      	ldr	r2, [r4, #16]
 801652a:	bf0c      	ite	eq
 801652c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016530:	2500      	movne	r5, #0
 8016532:	4293      	cmp	r3, r2
 8016534:	bfc4      	itt	gt
 8016536:	1a9b      	subgt	r3, r3, r2
 8016538:	18ed      	addgt	r5, r5, r3
 801653a:	2600      	movs	r6, #0
 801653c:	341a      	adds	r4, #26
 801653e:	42b5      	cmp	r5, r6
 8016540:	d11a      	bne.n	8016578 <_printf_common+0xc8>
 8016542:	2000      	movs	r0, #0
 8016544:	e008      	b.n	8016558 <_printf_common+0xa8>
 8016546:	2301      	movs	r3, #1
 8016548:	4652      	mov	r2, sl
 801654a:	4649      	mov	r1, r9
 801654c:	4638      	mov	r0, r7
 801654e:	47c0      	blx	r8
 8016550:	3001      	adds	r0, #1
 8016552:	d103      	bne.n	801655c <_printf_common+0xac>
 8016554:	f04f 30ff 	mov.w	r0, #4294967295
 8016558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801655c:	3501      	adds	r5, #1
 801655e:	e7c6      	b.n	80164ee <_printf_common+0x3e>
 8016560:	18e1      	adds	r1, r4, r3
 8016562:	1c5a      	adds	r2, r3, #1
 8016564:	2030      	movs	r0, #48	; 0x30
 8016566:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801656a:	4422      	add	r2, r4
 801656c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016570:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016574:	3302      	adds	r3, #2
 8016576:	e7c7      	b.n	8016508 <_printf_common+0x58>
 8016578:	2301      	movs	r3, #1
 801657a:	4622      	mov	r2, r4
 801657c:	4649      	mov	r1, r9
 801657e:	4638      	mov	r0, r7
 8016580:	47c0      	blx	r8
 8016582:	3001      	adds	r0, #1
 8016584:	d0e6      	beq.n	8016554 <_printf_common+0xa4>
 8016586:	3601      	adds	r6, #1
 8016588:	e7d9      	b.n	801653e <_printf_common+0x8e>
	...

0801658c <_printf_i>:
 801658c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016590:	460c      	mov	r4, r1
 8016592:	4691      	mov	r9, r2
 8016594:	7e27      	ldrb	r7, [r4, #24]
 8016596:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016598:	2f78      	cmp	r7, #120	; 0x78
 801659a:	4680      	mov	r8, r0
 801659c:	469a      	mov	sl, r3
 801659e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80165a2:	d807      	bhi.n	80165b4 <_printf_i+0x28>
 80165a4:	2f62      	cmp	r7, #98	; 0x62
 80165a6:	d80a      	bhi.n	80165be <_printf_i+0x32>
 80165a8:	2f00      	cmp	r7, #0
 80165aa:	f000 80d8 	beq.w	801675e <_printf_i+0x1d2>
 80165ae:	2f58      	cmp	r7, #88	; 0x58
 80165b0:	f000 80a3 	beq.w	80166fa <_printf_i+0x16e>
 80165b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80165b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80165bc:	e03a      	b.n	8016634 <_printf_i+0xa8>
 80165be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80165c2:	2b15      	cmp	r3, #21
 80165c4:	d8f6      	bhi.n	80165b4 <_printf_i+0x28>
 80165c6:	a001      	add	r0, pc, #4	; (adr r0, 80165cc <_printf_i+0x40>)
 80165c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80165cc:	08016625 	.word	0x08016625
 80165d0:	08016639 	.word	0x08016639
 80165d4:	080165b5 	.word	0x080165b5
 80165d8:	080165b5 	.word	0x080165b5
 80165dc:	080165b5 	.word	0x080165b5
 80165e0:	080165b5 	.word	0x080165b5
 80165e4:	08016639 	.word	0x08016639
 80165e8:	080165b5 	.word	0x080165b5
 80165ec:	080165b5 	.word	0x080165b5
 80165f0:	080165b5 	.word	0x080165b5
 80165f4:	080165b5 	.word	0x080165b5
 80165f8:	08016745 	.word	0x08016745
 80165fc:	08016669 	.word	0x08016669
 8016600:	08016727 	.word	0x08016727
 8016604:	080165b5 	.word	0x080165b5
 8016608:	080165b5 	.word	0x080165b5
 801660c:	08016767 	.word	0x08016767
 8016610:	080165b5 	.word	0x080165b5
 8016614:	08016669 	.word	0x08016669
 8016618:	080165b5 	.word	0x080165b5
 801661c:	080165b5 	.word	0x080165b5
 8016620:	0801672f 	.word	0x0801672f
 8016624:	680b      	ldr	r3, [r1, #0]
 8016626:	1d1a      	adds	r2, r3, #4
 8016628:	681b      	ldr	r3, [r3, #0]
 801662a:	600a      	str	r2, [r1, #0]
 801662c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8016630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016634:	2301      	movs	r3, #1
 8016636:	e0a3      	b.n	8016780 <_printf_i+0x1f4>
 8016638:	6825      	ldr	r5, [r4, #0]
 801663a:	6808      	ldr	r0, [r1, #0]
 801663c:	062e      	lsls	r6, r5, #24
 801663e:	f100 0304 	add.w	r3, r0, #4
 8016642:	d50a      	bpl.n	801665a <_printf_i+0xce>
 8016644:	6805      	ldr	r5, [r0, #0]
 8016646:	600b      	str	r3, [r1, #0]
 8016648:	2d00      	cmp	r5, #0
 801664a:	da03      	bge.n	8016654 <_printf_i+0xc8>
 801664c:	232d      	movs	r3, #45	; 0x2d
 801664e:	426d      	negs	r5, r5
 8016650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016654:	485e      	ldr	r0, [pc, #376]	; (80167d0 <_printf_i+0x244>)
 8016656:	230a      	movs	r3, #10
 8016658:	e019      	b.n	801668e <_printf_i+0x102>
 801665a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801665e:	6805      	ldr	r5, [r0, #0]
 8016660:	600b      	str	r3, [r1, #0]
 8016662:	bf18      	it	ne
 8016664:	b22d      	sxthne	r5, r5
 8016666:	e7ef      	b.n	8016648 <_printf_i+0xbc>
 8016668:	680b      	ldr	r3, [r1, #0]
 801666a:	6825      	ldr	r5, [r4, #0]
 801666c:	1d18      	adds	r0, r3, #4
 801666e:	6008      	str	r0, [r1, #0]
 8016670:	0628      	lsls	r0, r5, #24
 8016672:	d501      	bpl.n	8016678 <_printf_i+0xec>
 8016674:	681d      	ldr	r5, [r3, #0]
 8016676:	e002      	b.n	801667e <_printf_i+0xf2>
 8016678:	0669      	lsls	r1, r5, #25
 801667a:	d5fb      	bpl.n	8016674 <_printf_i+0xe8>
 801667c:	881d      	ldrh	r5, [r3, #0]
 801667e:	4854      	ldr	r0, [pc, #336]	; (80167d0 <_printf_i+0x244>)
 8016680:	2f6f      	cmp	r7, #111	; 0x6f
 8016682:	bf0c      	ite	eq
 8016684:	2308      	moveq	r3, #8
 8016686:	230a      	movne	r3, #10
 8016688:	2100      	movs	r1, #0
 801668a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801668e:	6866      	ldr	r6, [r4, #4]
 8016690:	60a6      	str	r6, [r4, #8]
 8016692:	2e00      	cmp	r6, #0
 8016694:	bfa2      	ittt	ge
 8016696:	6821      	ldrge	r1, [r4, #0]
 8016698:	f021 0104 	bicge.w	r1, r1, #4
 801669c:	6021      	strge	r1, [r4, #0]
 801669e:	b90d      	cbnz	r5, 80166a4 <_printf_i+0x118>
 80166a0:	2e00      	cmp	r6, #0
 80166a2:	d04d      	beq.n	8016740 <_printf_i+0x1b4>
 80166a4:	4616      	mov	r6, r2
 80166a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80166aa:	fb03 5711 	mls	r7, r3, r1, r5
 80166ae:	5dc7      	ldrb	r7, [r0, r7]
 80166b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80166b4:	462f      	mov	r7, r5
 80166b6:	42bb      	cmp	r3, r7
 80166b8:	460d      	mov	r5, r1
 80166ba:	d9f4      	bls.n	80166a6 <_printf_i+0x11a>
 80166bc:	2b08      	cmp	r3, #8
 80166be:	d10b      	bne.n	80166d8 <_printf_i+0x14c>
 80166c0:	6823      	ldr	r3, [r4, #0]
 80166c2:	07df      	lsls	r7, r3, #31
 80166c4:	d508      	bpl.n	80166d8 <_printf_i+0x14c>
 80166c6:	6923      	ldr	r3, [r4, #16]
 80166c8:	6861      	ldr	r1, [r4, #4]
 80166ca:	4299      	cmp	r1, r3
 80166cc:	bfde      	ittt	le
 80166ce:	2330      	movle	r3, #48	; 0x30
 80166d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80166d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80166d8:	1b92      	subs	r2, r2, r6
 80166da:	6122      	str	r2, [r4, #16]
 80166dc:	f8cd a000 	str.w	sl, [sp]
 80166e0:	464b      	mov	r3, r9
 80166e2:	aa03      	add	r2, sp, #12
 80166e4:	4621      	mov	r1, r4
 80166e6:	4640      	mov	r0, r8
 80166e8:	f7ff fee2 	bl	80164b0 <_printf_common>
 80166ec:	3001      	adds	r0, #1
 80166ee:	d14c      	bne.n	801678a <_printf_i+0x1fe>
 80166f0:	f04f 30ff 	mov.w	r0, #4294967295
 80166f4:	b004      	add	sp, #16
 80166f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166fa:	4835      	ldr	r0, [pc, #212]	; (80167d0 <_printf_i+0x244>)
 80166fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016700:	6823      	ldr	r3, [r4, #0]
 8016702:	680e      	ldr	r6, [r1, #0]
 8016704:	061f      	lsls	r7, r3, #24
 8016706:	f856 5b04 	ldr.w	r5, [r6], #4
 801670a:	600e      	str	r6, [r1, #0]
 801670c:	d514      	bpl.n	8016738 <_printf_i+0x1ac>
 801670e:	07d9      	lsls	r1, r3, #31
 8016710:	bf44      	itt	mi
 8016712:	f043 0320 	orrmi.w	r3, r3, #32
 8016716:	6023      	strmi	r3, [r4, #0]
 8016718:	b91d      	cbnz	r5, 8016722 <_printf_i+0x196>
 801671a:	6823      	ldr	r3, [r4, #0]
 801671c:	f023 0320 	bic.w	r3, r3, #32
 8016720:	6023      	str	r3, [r4, #0]
 8016722:	2310      	movs	r3, #16
 8016724:	e7b0      	b.n	8016688 <_printf_i+0xfc>
 8016726:	6823      	ldr	r3, [r4, #0]
 8016728:	f043 0320 	orr.w	r3, r3, #32
 801672c:	6023      	str	r3, [r4, #0]
 801672e:	2378      	movs	r3, #120	; 0x78
 8016730:	4828      	ldr	r0, [pc, #160]	; (80167d4 <_printf_i+0x248>)
 8016732:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016736:	e7e3      	b.n	8016700 <_printf_i+0x174>
 8016738:	065e      	lsls	r6, r3, #25
 801673a:	bf48      	it	mi
 801673c:	b2ad      	uxthmi	r5, r5
 801673e:	e7e6      	b.n	801670e <_printf_i+0x182>
 8016740:	4616      	mov	r6, r2
 8016742:	e7bb      	b.n	80166bc <_printf_i+0x130>
 8016744:	680b      	ldr	r3, [r1, #0]
 8016746:	6826      	ldr	r6, [r4, #0]
 8016748:	6960      	ldr	r0, [r4, #20]
 801674a:	1d1d      	adds	r5, r3, #4
 801674c:	600d      	str	r5, [r1, #0]
 801674e:	0635      	lsls	r5, r6, #24
 8016750:	681b      	ldr	r3, [r3, #0]
 8016752:	d501      	bpl.n	8016758 <_printf_i+0x1cc>
 8016754:	6018      	str	r0, [r3, #0]
 8016756:	e002      	b.n	801675e <_printf_i+0x1d2>
 8016758:	0671      	lsls	r1, r6, #25
 801675a:	d5fb      	bpl.n	8016754 <_printf_i+0x1c8>
 801675c:	8018      	strh	r0, [r3, #0]
 801675e:	2300      	movs	r3, #0
 8016760:	6123      	str	r3, [r4, #16]
 8016762:	4616      	mov	r6, r2
 8016764:	e7ba      	b.n	80166dc <_printf_i+0x150>
 8016766:	680b      	ldr	r3, [r1, #0]
 8016768:	1d1a      	adds	r2, r3, #4
 801676a:	600a      	str	r2, [r1, #0]
 801676c:	681e      	ldr	r6, [r3, #0]
 801676e:	6862      	ldr	r2, [r4, #4]
 8016770:	2100      	movs	r1, #0
 8016772:	4630      	mov	r0, r6
 8016774:	f7e9 fd34 	bl	80001e0 <memchr>
 8016778:	b108      	cbz	r0, 801677e <_printf_i+0x1f2>
 801677a:	1b80      	subs	r0, r0, r6
 801677c:	6060      	str	r0, [r4, #4]
 801677e:	6863      	ldr	r3, [r4, #4]
 8016780:	6123      	str	r3, [r4, #16]
 8016782:	2300      	movs	r3, #0
 8016784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016788:	e7a8      	b.n	80166dc <_printf_i+0x150>
 801678a:	6923      	ldr	r3, [r4, #16]
 801678c:	4632      	mov	r2, r6
 801678e:	4649      	mov	r1, r9
 8016790:	4640      	mov	r0, r8
 8016792:	47d0      	blx	sl
 8016794:	3001      	adds	r0, #1
 8016796:	d0ab      	beq.n	80166f0 <_printf_i+0x164>
 8016798:	6823      	ldr	r3, [r4, #0]
 801679a:	079b      	lsls	r3, r3, #30
 801679c:	d413      	bmi.n	80167c6 <_printf_i+0x23a>
 801679e:	68e0      	ldr	r0, [r4, #12]
 80167a0:	9b03      	ldr	r3, [sp, #12]
 80167a2:	4298      	cmp	r0, r3
 80167a4:	bfb8      	it	lt
 80167a6:	4618      	movlt	r0, r3
 80167a8:	e7a4      	b.n	80166f4 <_printf_i+0x168>
 80167aa:	2301      	movs	r3, #1
 80167ac:	4632      	mov	r2, r6
 80167ae:	4649      	mov	r1, r9
 80167b0:	4640      	mov	r0, r8
 80167b2:	47d0      	blx	sl
 80167b4:	3001      	adds	r0, #1
 80167b6:	d09b      	beq.n	80166f0 <_printf_i+0x164>
 80167b8:	3501      	adds	r5, #1
 80167ba:	68e3      	ldr	r3, [r4, #12]
 80167bc:	9903      	ldr	r1, [sp, #12]
 80167be:	1a5b      	subs	r3, r3, r1
 80167c0:	42ab      	cmp	r3, r5
 80167c2:	dcf2      	bgt.n	80167aa <_printf_i+0x21e>
 80167c4:	e7eb      	b.n	801679e <_printf_i+0x212>
 80167c6:	2500      	movs	r5, #0
 80167c8:	f104 0619 	add.w	r6, r4, #25
 80167cc:	e7f5      	b.n	80167ba <_printf_i+0x22e>
 80167ce:	bf00      	nop
 80167d0:	0801c2fe 	.word	0x0801c2fe
 80167d4:	0801c30f 	.word	0x0801c30f

080167d8 <_scanf_float>:
 80167d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167dc:	b087      	sub	sp, #28
 80167de:	4617      	mov	r7, r2
 80167e0:	9303      	str	r3, [sp, #12]
 80167e2:	688b      	ldr	r3, [r1, #8]
 80167e4:	1e5a      	subs	r2, r3, #1
 80167e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80167ea:	bf83      	ittte	hi
 80167ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80167f0:	195b      	addhi	r3, r3, r5
 80167f2:	9302      	strhi	r3, [sp, #8]
 80167f4:	2300      	movls	r3, #0
 80167f6:	bf86      	itte	hi
 80167f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80167fc:	608b      	strhi	r3, [r1, #8]
 80167fe:	9302      	strls	r3, [sp, #8]
 8016800:	680b      	ldr	r3, [r1, #0]
 8016802:	468b      	mov	fp, r1
 8016804:	2500      	movs	r5, #0
 8016806:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801680a:	f84b 3b1c 	str.w	r3, [fp], #28
 801680e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016812:	4680      	mov	r8, r0
 8016814:	460c      	mov	r4, r1
 8016816:	465e      	mov	r6, fp
 8016818:	46aa      	mov	sl, r5
 801681a:	46a9      	mov	r9, r5
 801681c:	9501      	str	r5, [sp, #4]
 801681e:	68a2      	ldr	r2, [r4, #8]
 8016820:	b152      	cbz	r2, 8016838 <_scanf_float+0x60>
 8016822:	683b      	ldr	r3, [r7, #0]
 8016824:	781b      	ldrb	r3, [r3, #0]
 8016826:	2b4e      	cmp	r3, #78	; 0x4e
 8016828:	d864      	bhi.n	80168f4 <_scanf_float+0x11c>
 801682a:	2b40      	cmp	r3, #64	; 0x40
 801682c:	d83c      	bhi.n	80168a8 <_scanf_float+0xd0>
 801682e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016832:	b2c8      	uxtb	r0, r1
 8016834:	280e      	cmp	r0, #14
 8016836:	d93a      	bls.n	80168ae <_scanf_float+0xd6>
 8016838:	f1b9 0f00 	cmp.w	r9, #0
 801683c:	d003      	beq.n	8016846 <_scanf_float+0x6e>
 801683e:	6823      	ldr	r3, [r4, #0]
 8016840:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016844:	6023      	str	r3, [r4, #0]
 8016846:	f10a 3aff 	add.w	sl, sl, #4294967295
 801684a:	f1ba 0f01 	cmp.w	sl, #1
 801684e:	f200 8113 	bhi.w	8016a78 <_scanf_float+0x2a0>
 8016852:	455e      	cmp	r6, fp
 8016854:	f200 8105 	bhi.w	8016a62 <_scanf_float+0x28a>
 8016858:	2501      	movs	r5, #1
 801685a:	4628      	mov	r0, r5
 801685c:	b007      	add	sp, #28
 801685e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016862:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016866:	2a0d      	cmp	r2, #13
 8016868:	d8e6      	bhi.n	8016838 <_scanf_float+0x60>
 801686a:	a101      	add	r1, pc, #4	; (adr r1, 8016870 <_scanf_float+0x98>)
 801686c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016870:	080169af 	.word	0x080169af
 8016874:	08016839 	.word	0x08016839
 8016878:	08016839 	.word	0x08016839
 801687c:	08016839 	.word	0x08016839
 8016880:	08016a0f 	.word	0x08016a0f
 8016884:	080169e7 	.word	0x080169e7
 8016888:	08016839 	.word	0x08016839
 801688c:	08016839 	.word	0x08016839
 8016890:	080169bd 	.word	0x080169bd
 8016894:	08016839 	.word	0x08016839
 8016898:	08016839 	.word	0x08016839
 801689c:	08016839 	.word	0x08016839
 80168a0:	08016839 	.word	0x08016839
 80168a4:	08016975 	.word	0x08016975
 80168a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80168ac:	e7db      	b.n	8016866 <_scanf_float+0x8e>
 80168ae:	290e      	cmp	r1, #14
 80168b0:	d8c2      	bhi.n	8016838 <_scanf_float+0x60>
 80168b2:	a001      	add	r0, pc, #4	; (adr r0, 80168b8 <_scanf_float+0xe0>)
 80168b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80168b8:	08016967 	.word	0x08016967
 80168bc:	08016839 	.word	0x08016839
 80168c0:	08016967 	.word	0x08016967
 80168c4:	080169fb 	.word	0x080169fb
 80168c8:	08016839 	.word	0x08016839
 80168cc:	08016915 	.word	0x08016915
 80168d0:	08016951 	.word	0x08016951
 80168d4:	08016951 	.word	0x08016951
 80168d8:	08016951 	.word	0x08016951
 80168dc:	08016951 	.word	0x08016951
 80168e0:	08016951 	.word	0x08016951
 80168e4:	08016951 	.word	0x08016951
 80168e8:	08016951 	.word	0x08016951
 80168ec:	08016951 	.word	0x08016951
 80168f0:	08016951 	.word	0x08016951
 80168f4:	2b6e      	cmp	r3, #110	; 0x6e
 80168f6:	d809      	bhi.n	801690c <_scanf_float+0x134>
 80168f8:	2b60      	cmp	r3, #96	; 0x60
 80168fa:	d8b2      	bhi.n	8016862 <_scanf_float+0x8a>
 80168fc:	2b54      	cmp	r3, #84	; 0x54
 80168fe:	d077      	beq.n	80169f0 <_scanf_float+0x218>
 8016900:	2b59      	cmp	r3, #89	; 0x59
 8016902:	d199      	bne.n	8016838 <_scanf_float+0x60>
 8016904:	2d07      	cmp	r5, #7
 8016906:	d197      	bne.n	8016838 <_scanf_float+0x60>
 8016908:	2508      	movs	r5, #8
 801690a:	e029      	b.n	8016960 <_scanf_float+0x188>
 801690c:	2b74      	cmp	r3, #116	; 0x74
 801690e:	d06f      	beq.n	80169f0 <_scanf_float+0x218>
 8016910:	2b79      	cmp	r3, #121	; 0x79
 8016912:	e7f6      	b.n	8016902 <_scanf_float+0x12a>
 8016914:	6821      	ldr	r1, [r4, #0]
 8016916:	05c8      	lsls	r0, r1, #23
 8016918:	d51a      	bpl.n	8016950 <_scanf_float+0x178>
 801691a:	9b02      	ldr	r3, [sp, #8]
 801691c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016920:	6021      	str	r1, [r4, #0]
 8016922:	f109 0901 	add.w	r9, r9, #1
 8016926:	b11b      	cbz	r3, 8016930 <_scanf_float+0x158>
 8016928:	3b01      	subs	r3, #1
 801692a:	3201      	adds	r2, #1
 801692c:	9302      	str	r3, [sp, #8]
 801692e:	60a2      	str	r2, [r4, #8]
 8016930:	68a3      	ldr	r3, [r4, #8]
 8016932:	3b01      	subs	r3, #1
 8016934:	60a3      	str	r3, [r4, #8]
 8016936:	6923      	ldr	r3, [r4, #16]
 8016938:	3301      	adds	r3, #1
 801693a:	6123      	str	r3, [r4, #16]
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	3b01      	subs	r3, #1
 8016940:	2b00      	cmp	r3, #0
 8016942:	607b      	str	r3, [r7, #4]
 8016944:	f340 8084 	ble.w	8016a50 <_scanf_float+0x278>
 8016948:	683b      	ldr	r3, [r7, #0]
 801694a:	3301      	adds	r3, #1
 801694c:	603b      	str	r3, [r7, #0]
 801694e:	e766      	b.n	801681e <_scanf_float+0x46>
 8016950:	eb1a 0f05 	cmn.w	sl, r5
 8016954:	f47f af70 	bne.w	8016838 <_scanf_float+0x60>
 8016958:	6822      	ldr	r2, [r4, #0]
 801695a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801695e:	6022      	str	r2, [r4, #0]
 8016960:	f806 3b01 	strb.w	r3, [r6], #1
 8016964:	e7e4      	b.n	8016930 <_scanf_float+0x158>
 8016966:	6822      	ldr	r2, [r4, #0]
 8016968:	0610      	lsls	r0, r2, #24
 801696a:	f57f af65 	bpl.w	8016838 <_scanf_float+0x60>
 801696e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016972:	e7f4      	b.n	801695e <_scanf_float+0x186>
 8016974:	f1ba 0f00 	cmp.w	sl, #0
 8016978:	d10e      	bne.n	8016998 <_scanf_float+0x1c0>
 801697a:	f1b9 0f00 	cmp.w	r9, #0
 801697e:	d10e      	bne.n	801699e <_scanf_float+0x1c6>
 8016980:	6822      	ldr	r2, [r4, #0]
 8016982:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016986:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801698a:	d108      	bne.n	801699e <_scanf_float+0x1c6>
 801698c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016990:	6022      	str	r2, [r4, #0]
 8016992:	f04f 0a01 	mov.w	sl, #1
 8016996:	e7e3      	b.n	8016960 <_scanf_float+0x188>
 8016998:	f1ba 0f02 	cmp.w	sl, #2
 801699c:	d055      	beq.n	8016a4a <_scanf_float+0x272>
 801699e:	2d01      	cmp	r5, #1
 80169a0:	d002      	beq.n	80169a8 <_scanf_float+0x1d0>
 80169a2:	2d04      	cmp	r5, #4
 80169a4:	f47f af48 	bne.w	8016838 <_scanf_float+0x60>
 80169a8:	3501      	adds	r5, #1
 80169aa:	b2ed      	uxtb	r5, r5
 80169ac:	e7d8      	b.n	8016960 <_scanf_float+0x188>
 80169ae:	f1ba 0f01 	cmp.w	sl, #1
 80169b2:	f47f af41 	bne.w	8016838 <_scanf_float+0x60>
 80169b6:	f04f 0a02 	mov.w	sl, #2
 80169ba:	e7d1      	b.n	8016960 <_scanf_float+0x188>
 80169bc:	b97d      	cbnz	r5, 80169de <_scanf_float+0x206>
 80169be:	f1b9 0f00 	cmp.w	r9, #0
 80169c2:	f47f af3c 	bne.w	801683e <_scanf_float+0x66>
 80169c6:	6822      	ldr	r2, [r4, #0]
 80169c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80169cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80169d0:	f47f af39 	bne.w	8016846 <_scanf_float+0x6e>
 80169d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80169d8:	6022      	str	r2, [r4, #0]
 80169da:	2501      	movs	r5, #1
 80169dc:	e7c0      	b.n	8016960 <_scanf_float+0x188>
 80169de:	2d03      	cmp	r5, #3
 80169e0:	d0e2      	beq.n	80169a8 <_scanf_float+0x1d0>
 80169e2:	2d05      	cmp	r5, #5
 80169e4:	e7de      	b.n	80169a4 <_scanf_float+0x1cc>
 80169e6:	2d02      	cmp	r5, #2
 80169e8:	f47f af26 	bne.w	8016838 <_scanf_float+0x60>
 80169ec:	2503      	movs	r5, #3
 80169ee:	e7b7      	b.n	8016960 <_scanf_float+0x188>
 80169f0:	2d06      	cmp	r5, #6
 80169f2:	f47f af21 	bne.w	8016838 <_scanf_float+0x60>
 80169f6:	2507      	movs	r5, #7
 80169f8:	e7b2      	b.n	8016960 <_scanf_float+0x188>
 80169fa:	6822      	ldr	r2, [r4, #0]
 80169fc:	0591      	lsls	r1, r2, #22
 80169fe:	f57f af1b 	bpl.w	8016838 <_scanf_float+0x60>
 8016a02:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016a06:	6022      	str	r2, [r4, #0]
 8016a08:	f8cd 9004 	str.w	r9, [sp, #4]
 8016a0c:	e7a8      	b.n	8016960 <_scanf_float+0x188>
 8016a0e:	6822      	ldr	r2, [r4, #0]
 8016a10:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016a14:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016a18:	d006      	beq.n	8016a28 <_scanf_float+0x250>
 8016a1a:	0550      	lsls	r0, r2, #21
 8016a1c:	f57f af0c 	bpl.w	8016838 <_scanf_float+0x60>
 8016a20:	f1b9 0f00 	cmp.w	r9, #0
 8016a24:	f43f af0f 	beq.w	8016846 <_scanf_float+0x6e>
 8016a28:	0591      	lsls	r1, r2, #22
 8016a2a:	bf58      	it	pl
 8016a2c:	9901      	ldrpl	r1, [sp, #4]
 8016a2e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016a32:	bf58      	it	pl
 8016a34:	eba9 0101 	subpl.w	r1, r9, r1
 8016a38:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016a3c:	bf58      	it	pl
 8016a3e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016a42:	6022      	str	r2, [r4, #0]
 8016a44:	f04f 0900 	mov.w	r9, #0
 8016a48:	e78a      	b.n	8016960 <_scanf_float+0x188>
 8016a4a:	f04f 0a03 	mov.w	sl, #3
 8016a4e:	e787      	b.n	8016960 <_scanf_float+0x188>
 8016a50:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016a54:	4639      	mov	r1, r7
 8016a56:	4640      	mov	r0, r8
 8016a58:	4798      	blx	r3
 8016a5a:	2800      	cmp	r0, #0
 8016a5c:	f43f aedf 	beq.w	801681e <_scanf_float+0x46>
 8016a60:	e6ea      	b.n	8016838 <_scanf_float+0x60>
 8016a62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016a66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016a6a:	463a      	mov	r2, r7
 8016a6c:	4640      	mov	r0, r8
 8016a6e:	4798      	blx	r3
 8016a70:	6923      	ldr	r3, [r4, #16]
 8016a72:	3b01      	subs	r3, #1
 8016a74:	6123      	str	r3, [r4, #16]
 8016a76:	e6ec      	b.n	8016852 <_scanf_float+0x7a>
 8016a78:	1e6b      	subs	r3, r5, #1
 8016a7a:	2b06      	cmp	r3, #6
 8016a7c:	d825      	bhi.n	8016aca <_scanf_float+0x2f2>
 8016a7e:	2d02      	cmp	r5, #2
 8016a80:	d836      	bhi.n	8016af0 <_scanf_float+0x318>
 8016a82:	455e      	cmp	r6, fp
 8016a84:	f67f aee8 	bls.w	8016858 <_scanf_float+0x80>
 8016a88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016a8c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016a90:	463a      	mov	r2, r7
 8016a92:	4640      	mov	r0, r8
 8016a94:	4798      	blx	r3
 8016a96:	6923      	ldr	r3, [r4, #16]
 8016a98:	3b01      	subs	r3, #1
 8016a9a:	6123      	str	r3, [r4, #16]
 8016a9c:	e7f1      	b.n	8016a82 <_scanf_float+0x2aa>
 8016a9e:	9802      	ldr	r0, [sp, #8]
 8016aa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016aa4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016aa8:	9002      	str	r0, [sp, #8]
 8016aaa:	463a      	mov	r2, r7
 8016aac:	4640      	mov	r0, r8
 8016aae:	4798      	blx	r3
 8016ab0:	6923      	ldr	r3, [r4, #16]
 8016ab2:	3b01      	subs	r3, #1
 8016ab4:	6123      	str	r3, [r4, #16]
 8016ab6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016aba:	fa5f fa8a 	uxtb.w	sl, sl
 8016abe:	f1ba 0f02 	cmp.w	sl, #2
 8016ac2:	d1ec      	bne.n	8016a9e <_scanf_float+0x2c6>
 8016ac4:	3d03      	subs	r5, #3
 8016ac6:	b2ed      	uxtb	r5, r5
 8016ac8:	1b76      	subs	r6, r6, r5
 8016aca:	6823      	ldr	r3, [r4, #0]
 8016acc:	05da      	lsls	r2, r3, #23
 8016ace:	d52f      	bpl.n	8016b30 <_scanf_float+0x358>
 8016ad0:	055b      	lsls	r3, r3, #21
 8016ad2:	d510      	bpl.n	8016af6 <_scanf_float+0x31e>
 8016ad4:	455e      	cmp	r6, fp
 8016ad6:	f67f aebf 	bls.w	8016858 <_scanf_float+0x80>
 8016ada:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016ade:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016ae2:	463a      	mov	r2, r7
 8016ae4:	4640      	mov	r0, r8
 8016ae6:	4798      	blx	r3
 8016ae8:	6923      	ldr	r3, [r4, #16]
 8016aea:	3b01      	subs	r3, #1
 8016aec:	6123      	str	r3, [r4, #16]
 8016aee:	e7f1      	b.n	8016ad4 <_scanf_float+0x2fc>
 8016af0:	46aa      	mov	sl, r5
 8016af2:	9602      	str	r6, [sp, #8]
 8016af4:	e7df      	b.n	8016ab6 <_scanf_float+0x2de>
 8016af6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8016afa:	6923      	ldr	r3, [r4, #16]
 8016afc:	2965      	cmp	r1, #101	; 0x65
 8016afe:	f103 33ff 	add.w	r3, r3, #4294967295
 8016b02:	f106 35ff 	add.w	r5, r6, #4294967295
 8016b06:	6123      	str	r3, [r4, #16]
 8016b08:	d00c      	beq.n	8016b24 <_scanf_float+0x34c>
 8016b0a:	2945      	cmp	r1, #69	; 0x45
 8016b0c:	d00a      	beq.n	8016b24 <_scanf_float+0x34c>
 8016b0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016b12:	463a      	mov	r2, r7
 8016b14:	4640      	mov	r0, r8
 8016b16:	4798      	blx	r3
 8016b18:	6923      	ldr	r3, [r4, #16]
 8016b1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016b1e:	3b01      	subs	r3, #1
 8016b20:	1eb5      	subs	r5, r6, #2
 8016b22:	6123      	str	r3, [r4, #16]
 8016b24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016b28:	463a      	mov	r2, r7
 8016b2a:	4640      	mov	r0, r8
 8016b2c:	4798      	blx	r3
 8016b2e:	462e      	mov	r6, r5
 8016b30:	6825      	ldr	r5, [r4, #0]
 8016b32:	f015 0510 	ands.w	r5, r5, #16
 8016b36:	d158      	bne.n	8016bea <_scanf_float+0x412>
 8016b38:	7035      	strb	r5, [r6, #0]
 8016b3a:	6823      	ldr	r3, [r4, #0]
 8016b3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016b44:	d11c      	bne.n	8016b80 <_scanf_float+0x3a8>
 8016b46:	9b01      	ldr	r3, [sp, #4]
 8016b48:	454b      	cmp	r3, r9
 8016b4a:	eba3 0209 	sub.w	r2, r3, r9
 8016b4e:	d124      	bne.n	8016b9a <_scanf_float+0x3c2>
 8016b50:	2200      	movs	r2, #0
 8016b52:	4659      	mov	r1, fp
 8016b54:	4640      	mov	r0, r8
 8016b56:	f000 fee1 	bl	801791c <_strtod_r>
 8016b5a:	9b03      	ldr	r3, [sp, #12]
 8016b5c:	6821      	ldr	r1, [r4, #0]
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	f011 0f02 	tst.w	r1, #2
 8016b64:	ec57 6b10 	vmov	r6, r7, d0
 8016b68:	f103 0204 	add.w	r2, r3, #4
 8016b6c:	d020      	beq.n	8016bb0 <_scanf_float+0x3d8>
 8016b6e:	9903      	ldr	r1, [sp, #12]
 8016b70:	600a      	str	r2, [r1, #0]
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	e9c3 6700 	strd	r6, r7, [r3]
 8016b78:	68e3      	ldr	r3, [r4, #12]
 8016b7a:	3301      	adds	r3, #1
 8016b7c:	60e3      	str	r3, [r4, #12]
 8016b7e:	e66c      	b.n	801685a <_scanf_float+0x82>
 8016b80:	9b04      	ldr	r3, [sp, #16]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d0e4      	beq.n	8016b50 <_scanf_float+0x378>
 8016b86:	9905      	ldr	r1, [sp, #20]
 8016b88:	230a      	movs	r3, #10
 8016b8a:	462a      	mov	r2, r5
 8016b8c:	3101      	adds	r1, #1
 8016b8e:	4640      	mov	r0, r8
 8016b90:	f000 ff4e 	bl	8017a30 <_strtol_r>
 8016b94:	9b04      	ldr	r3, [sp, #16]
 8016b96:	9e05      	ldr	r6, [sp, #20]
 8016b98:	1ac2      	subs	r2, r0, r3
 8016b9a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016b9e:	429e      	cmp	r6, r3
 8016ba0:	bf28      	it	cs
 8016ba2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016ba6:	4912      	ldr	r1, [pc, #72]	; (8016bf0 <_scanf_float+0x418>)
 8016ba8:	4630      	mov	r0, r6
 8016baa:	f000 f86f 	bl	8016c8c <siprintf>
 8016bae:	e7cf      	b.n	8016b50 <_scanf_float+0x378>
 8016bb0:	f011 0f04 	tst.w	r1, #4
 8016bb4:	9903      	ldr	r1, [sp, #12]
 8016bb6:	600a      	str	r2, [r1, #0]
 8016bb8:	d1db      	bne.n	8016b72 <_scanf_float+0x39a>
 8016bba:	f8d3 8000 	ldr.w	r8, [r3]
 8016bbe:	ee10 2a10 	vmov	r2, s0
 8016bc2:	ee10 0a10 	vmov	r0, s0
 8016bc6:	463b      	mov	r3, r7
 8016bc8:	4639      	mov	r1, r7
 8016bca:	f7e9 ffaf 	bl	8000b2c <__aeabi_dcmpun>
 8016bce:	b128      	cbz	r0, 8016bdc <_scanf_float+0x404>
 8016bd0:	4808      	ldr	r0, [pc, #32]	; (8016bf4 <_scanf_float+0x41c>)
 8016bd2:	f000 f821 	bl	8016c18 <nanf>
 8016bd6:	ed88 0a00 	vstr	s0, [r8]
 8016bda:	e7cd      	b.n	8016b78 <_scanf_float+0x3a0>
 8016bdc:	4630      	mov	r0, r6
 8016bde:	4639      	mov	r1, r7
 8016be0:	f7ea f802 	bl	8000be8 <__aeabi_d2f>
 8016be4:	f8c8 0000 	str.w	r0, [r8]
 8016be8:	e7c6      	b.n	8016b78 <_scanf_float+0x3a0>
 8016bea:	2500      	movs	r5, #0
 8016bec:	e635      	b.n	801685a <_scanf_float+0x82>
 8016bee:	bf00      	nop
 8016bf0:	0801c320 	.word	0x0801c320
 8016bf4:	0801c738 	.word	0x0801c738

08016bf8 <_sbrk_r>:
 8016bf8:	b538      	push	{r3, r4, r5, lr}
 8016bfa:	4d06      	ldr	r5, [pc, #24]	; (8016c14 <_sbrk_r+0x1c>)
 8016bfc:	2300      	movs	r3, #0
 8016bfe:	4604      	mov	r4, r0
 8016c00:	4608      	mov	r0, r1
 8016c02:	602b      	str	r3, [r5, #0]
 8016c04:	f7f4 fa00 	bl	800b008 <_sbrk>
 8016c08:	1c43      	adds	r3, r0, #1
 8016c0a:	d102      	bne.n	8016c12 <_sbrk_r+0x1a>
 8016c0c:	682b      	ldr	r3, [r5, #0]
 8016c0e:	b103      	cbz	r3, 8016c12 <_sbrk_r+0x1a>
 8016c10:	6023      	str	r3, [r4, #0]
 8016c12:	bd38      	pop	{r3, r4, r5, pc}
 8016c14:	2000fb3c 	.word	0x2000fb3c

08016c18 <nanf>:
 8016c18:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016c20 <nanf+0x8>
 8016c1c:	4770      	bx	lr
 8016c1e:	bf00      	nop
 8016c20:	7fc00000 	.word	0x7fc00000

08016c24 <sniprintf>:
 8016c24:	b40c      	push	{r2, r3}
 8016c26:	b530      	push	{r4, r5, lr}
 8016c28:	4b17      	ldr	r3, [pc, #92]	; (8016c88 <sniprintf+0x64>)
 8016c2a:	1e0c      	subs	r4, r1, #0
 8016c2c:	681d      	ldr	r5, [r3, #0]
 8016c2e:	b09d      	sub	sp, #116	; 0x74
 8016c30:	da08      	bge.n	8016c44 <sniprintf+0x20>
 8016c32:	238b      	movs	r3, #139	; 0x8b
 8016c34:	602b      	str	r3, [r5, #0]
 8016c36:	f04f 30ff 	mov.w	r0, #4294967295
 8016c3a:	b01d      	add	sp, #116	; 0x74
 8016c3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016c40:	b002      	add	sp, #8
 8016c42:	4770      	bx	lr
 8016c44:	f44f 7302 	mov.w	r3, #520	; 0x208
 8016c48:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016c4c:	bf14      	ite	ne
 8016c4e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016c52:	4623      	moveq	r3, r4
 8016c54:	9304      	str	r3, [sp, #16]
 8016c56:	9307      	str	r3, [sp, #28]
 8016c58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016c5c:	9002      	str	r0, [sp, #8]
 8016c5e:	9006      	str	r0, [sp, #24]
 8016c60:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016c64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016c66:	ab21      	add	r3, sp, #132	; 0x84
 8016c68:	a902      	add	r1, sp, #8
 8016c6a:	4628      	mov	r0, r5
 8016c6c:	9301      	str	r3, [sp, #4]
 8016c6e:	f002 fe13 	bl	8019898 <_svfiprintf_r>
 8016c72:	1c43      	adds	r3, r0, #1
 8016c74:	bfbc      	itt	lt
 8016c76:	238b      	movlt	r3, #139	; 0x8b
 8016c78:	602b      	strlt	r3, [r5, #0]
 8016c7a:	2c00      	cmp	r4, #0
 8016c7c:	d0dd      	beq.n	8016c3a <sniprintf+0x16>
 8016c7e:	9b02      	ldr	r3, [sp, #8]
 8016c80:	2200      	movs	r2, #0
 8016c82:	701a      	strb	r2, [r3, #0]
 8016c84:	e7d9      	b.n	8016c3a <sniprintf+0x16>
 8016c86:	bf00      	nop
 8016c88:	20002210 	.word	0x20002210

08016c8c <siprintf>:
 8016c8c:	b40e      	push	{r1, r2, r3}
 8016c8e:	b500      	push	{lr}
 8016c90:	b09c      	sub	sp, #112	; 0x70
 8016c92:	ab1d      	add	r3, sp, #116	; 0x74
 8016c94:	9002      	str	r0, [sp, #8]
 8016c96:	9006      	str	r0, [sp, #24]
 8016c98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016c9c:	4809      	ldr	r0, [pc, #36]	; (8016cc4 <siprintf+0x38>)
 8016c9e:	9107      	str	r1, [sp, #28]
 8016ca0:	9104      	str	r1, [sp, #16]
 8016ca2:	4909      	ldr	r1, [pc, #36]	; (8016cc8 <siprintf+0x3c>)
 8016ca4:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ca8:	9105      	str	r1, [sp, #20]
 8016caa:	6800      	ldr	r0, [r0, #0]
 8016cac:	9301      	str	r3, [sp, #4]
 8016cae:	a902      	add	r1, sp, #8
 8016cb0:	f002 fdf2 	bl	8019898 <_svfiprintf_r>
 8016cb4:	9b02      	ldr	r3, [sp, #8]
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	701a      	strb	r2, [r3, #0]
 8016cba:	b01c      	add	sp, #112	; 0x70
 8016cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8016cc0:	b003      	add	sp, #12
 8016cc2:	4770      	bx	lr
 8016cc4:	20002210 	.word	0x20002210
 8016cc8:	ffff0208 	.word	0xffff0208

08016ccc <sulp>:
 8016ccc:	b570      	push	{r4, r5, r6, lr}
 8016cce:	4604      	mov	r4, r0
 8016cd0:	460d      	mov	r5, r1
 8016cd2:	ec45 4b10 	vmov	d0, r4, r5
 8016cd6:	4616      	mov	r6, r2
 8016cd8:	f002 fc24 	bl	8019524 <__ulp>
 8016cdc:	ec51 0b10 	vmov	r0, r1, d0
 8016ce0:	b17e      	cbz	r6, 8016d02 <sulp+0x36>
 8016ce2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016ce6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	dd09      	ble.n	8016d02 <sulp+0x36>
 8016cee:	051b      	lsls	r3, r3, #20
 8016cf0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016cf4:	2400      	movs	r4, #0
 8016cf6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016cfa:	4622      	mov	r2, r4
 8016cfc:	462b      	mov	r3, r5
 8016cfe:	f7e9 fc7b 	bl	80005f8 <__aeabi_dmul>
 8016d02:	bd70      	pop	{r4, r5, r6, pc}
 8016d04:	0000      	movs	r0, r0
	...

08016d08 <_strtod_l>:
 8016d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d0c:	b0a3      	sub	sp, #140	; 0x8c
 8016d0e:	461f      	mov	r7, r3
 8016d10:	2300      	movs	r3, #0
 8016d12:	931e      	str	r3, [sp, #120]	; 0x78
 8016d14:	4ba4      	ldr	r3, [pc, #656]	; (8016fa8 <_strtod_l+0x2a0>)
 8016d16:	9219      	str	r2, [sp, #100]	; 0x64
 8016d18:	681b      	ldr	r3, [r3, #0]
 8016d1a:	9307      	str	r3, [sp, #28]
 8016d1c:	4604      	mov	r4, r0
 8016d1e:	4618      	mov	r0, r3
 8016d20:	4688      	mov	r8, r1
 8016d22:	f7e9 fa55 	bl	80001d0 <strlen>
 8016d26:	f04f 0a00 	mov.w	sl, #0
 8016d2a:	4605      	mov	r5, r0
 8016d2c:	f04f 0b00 	mov.w	fp, #0
 8016d30:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016d34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016d36:	781a      	ldrb	r2, [r3, #0]
 8016d38:	2a2b      	cmp	r2, #43	; 0x2b
 8016d3a:	d04c      	beq.n	8016dd6 <_strtod_l+0xce>
 8016d3c:	d839      	bhi.n	8016db2 <_strtod_l+0xaa>
 8016d3e:	2a0d      	cmp	r2, #13
 8016d40:	d832      	bhi.n	8016da8 <_strtod_l+0xa0>
 8016d42:	2a08      	cmp	r2, #8
 8016d44:	d832      	bhi.n	8016dac <_strtod_l+0xa4>
 8016d46:	2a00      	cmp	r2, #0
 8016d48:	d03c      	beq.n	8016dc4 <_strtod_l+0xbc>
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	930e      	str	r3, [sp, #56]	; 0x38
 8016d4e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016d50:	7833      	ldrb	r3, [r6, #0]
 8016d52:	2b30      	cmp	r3, #48	; 0x30
 8016d54:	f040 80b4 	bne.w	8016ec0 <_strtod_l+0x1b8>
 8016d58:	7873      	ldrb	r3, [r6, #1]
 8016d5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016d5e:	2b58      	cmp	r3, #88	; 0x58
 8016d60:	d16c      	bne.n	8016e3c <_strtod_l+0x134>
 8016d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016d64:	9301      	str	r3, [sp, #4]
 8016d66:	ab1e      	add	r3, sp, #120	; 0x78
 8016d68:	9702      	str	r7, [sp, #8]
 8016d6a:	9300      	str	r3, [sp, #0]
 8016d6c:	4a8f      	ldr	r2, [pc, #572]	; (8016fac <_strtod_l+0x2a4>)
 8016d6e:	ab1f      	add	r3, sp, #124	; 0x7c
 8016d70:	a91d      	add	r1, sp, #116	; 0x74
 8016d72:	4620      	mov	r0, r4
 8016d74:	f001 fd40 	bl	80187f8 <__gethex>
 8016d78:	f010 0707 	ands.w	r7, r0, #7
 8016d7c:	4605      	mov	r5, r0
 8016d7e:	d005      	beq.n	8016d8c <_strtod_l+0x84>
 8016d80:	2f06      	cmp	r7, #6
 8016d82:	d12a      	bne.n	8016dda <_strtod_l+0xd2>
 8016d84:	3601      	adds	r6, #1
 8016d86:	2300      	movs	r3, #0
 8016d88:	961d      	str	r6, [sp, #116]	; 0x74
 8016d8a:	930e      	str	r3, [sp, #56]	; 0x38
 8016d8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	f040 8596 	bne.w	80178c0 <_strtod_l+0xbb8>
 8016d94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016d96:	b1db      	cbz	r3, 8016dd0 <_strtod_l+0xc8>
 8016d98:	4652      	mov	r2, sl
 8016d9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016d9e:	ec43 2b10 	vmov	d0, r2, r3
 8016da2:	b023      	add	sp, #140	; 0x8c
 8016da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016da8:	2a20      	cmp	r2, #32
 8016daa:	d1ce      	bne.n	8016d4a <_strtod_l+0x42>
 8016dac:	3301      	adds	r3, #1
 8016dae:	931d      	str	r3, [sp, #116]	; 0x74
 8016db0:	e7c0      	b.n	8016d34 <_strtod_l+0x2c>
 8016db2:	2a2d      	cmp	r2, #45	; 0x2d
 8016db4:	d1c9      	bne.n	8016d4a <_strtod_l+0x42>
 8016db6:	2201      	movs	r2, #1
 8016db8:	920e      	str	r2, [sp, #56]	; 0x38
 8016dba:	1c5a      	adds	r2, r3, #1
 8016dbc:	921d      	str	r2, [sp, #116]	; 0x74
 8016dbe:	785b      	ldrb	r3, [r3, #1]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d1c4      	bne.n	8016d4e <_strtod_l+0x46>
 8016dc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016dc6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016dca:	2b00      	cmp	r3, #0
 8016dcc:	f040 8576 	bne.w	80178bc <_strtod_l+0xbb4>
 8016dd0:	4652      	mov	r2, sl
 8016dd2:	465b      	mov	r3, fp
 8016dd4:	e7e3      	b.n	8016d9e <_strtod_l+0x96>
 8016dd6:	2200      	movs	r2, #0
 8016dd8:	e7ee      	b.n	8016db8 <_strtod_l+0xb0>
 8016dda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016ddc:	b13a      	cbz	r2, 8016dee <_strtod_l+0xe6>
 8016dde:	2135      	movs	r1, #53	; 0x35
 8016de0:	a820      	add	r0, sp, #128	; 0x80
 8016de2:	f002 fcaa 	bl	801973a <__copybits>
 8016de6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8016de8:	4620      	mov	r0, r4
 8016dea:	f002 f86f 	bl	8018ecc <_Bfree>
 8016dee:	3f01      	subs	r7, #1
 8016df0:	2f05      	cmp	r7, #5
 8016df2:	d807      	bhi.n	8016e04 <_strtod_l+0xfc>
 8016df4:	e8df f007 	tbb	[pc, r7]
 8016df8:	1d180b0e 	.word	0x1d180b0e
 8016dfc:	030e      	.short	0x030e
 8016dfe:	f04f 0b00 	mov.w	fp, #0
 8016e02:	46da      	mov	sl, fp
 8016e04:	0728      	lsls	r0, r5, #28
 8016e06:	d5c1      	bpl.n	8016d8c <_strtod_l+0x84>
 8016e08:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016e0c:	e7be      	b.n	8016d8c <_strtod_l+0x84>
 8016e0e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8016e12:	e7f7      	b.n	8016e04 <_strtod_l+0xfc>
 8016e14:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8016e18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8016e1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016e1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016e22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016e26:	e7ed      	b.n	8016e04 <_strtod_l+0xfc>
 8016e28:	f8df b184 	ldr.w	fp, [pc, #388]	; 8016fb0 <_strtod_l+0x2a8>
 8016e2c:	f04f 0a00 	mov.w	sl, #0
 8016e30:	e7e8      	b.n	8016e04 <_strtod_l+0xfc>
 8016e32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016e36:	f04f 3aff 	mov.w	sl, #4294967295
 8016e3a:	e7e3      	b.n	8016e04 <_strtod_l+0xfc>
 8016e3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016e3e:	1c5a      	adds	r2, r3, #1
 8016e40:	921d      	str	r2, [sp, #116]	; 0x74
 8016e42:	785b      	ldrb	r3, [r3, #1]
 8016e44:	2b30      	cmp	r3, #48	; 0x30
 8016e46:	d0f9      	beq.n	8016e3c <_strtod_l+0x134>
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d09f      	beq.n	8016d8c <_strtod_l+0x84>
 8016e4c:	2301      	movs	r3, #1
 8016e4e:	f04f 0900 	mov.w	r9, #0
 8016e52:	9304      	str	r3, [sp, #16]
 8016e54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016e56:	930a      	str	r3, [sp, #40]	; 0x28
 8016e58:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8016e5c:	464f      	mov	r7, r9
 8016e5e:	220a      	movs	r2, #10
 8016e60:	981d      	ldr	r0, [sp, #116]	; 0x74
 8016e62:	7806      	ldrb	r6, [r0, #0]
 8016e64:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8016e68:	b2d9      	uxtb	r1, r3
 8016e6a:	2909      	cmp	r1, #9
 8016e6c:	d92a      	bls.n	8016ec4 <_strtod_l+0x1bc>
 8016e6e:	9907      	ldr	r1, [sp, #28]
 8016e70:	462a      	mov	r2, r5
 8016e72:	f002 fe19 	bl	8019aa8 <strncmp>
 8016e76:	b398      	cbz	r0, 8016ee0 <_strtod_l+0x1d8>
 8016e78:	2000      	movs	r0, #0
 8016e7a:	4633      	mov	r3, r6
 8016e7c:	463d      	mov	r5, r7
 8016e7e:	9007      	str	r0, [sp, #28]
 8016e80:	4602      	mov	r2, r0
 8016e82:	2b65      	cmp	r3, #101	; 0x65
 8016e84:	d001      	beq.n	8016e8a <_strtod_l+0x182>
 8016e86:	2b45      	cmp	r3, #69	; 0x45
 8016e88:	d118      	bne.n	8016ebc <_strtod_l+0x1b4>
 8016e8a:	b91d      	cbnz	r5, 8016e94 <_strtod_l+0x18c>
 8016e8c:	9b04      	ldr	r3, [sp, #16]
 8016e8e:	4303      	orrs	r3, r0
 8016e90:	d098      	beq.n	8016dc4 <_strtod_l+0xbc>
 8016e92:	2500      	movs	r5, #0
 8016e94:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8016e98:	f108 0301 	add.w	r3, r8, #1
 8016e9c:	931d      	str	r3, [sp, #116]	; 0x74
 8016e9e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8016ea2:	2b2b      	cmp	r3, #43	; 0x2b
 8016ea4:	d075      	beq.n	8016f92 <_strtod_l+0x28a>
 8016ea6:	2b2d      	cmp	r3, #45	; 0x2d
 8016ea8:	d07b      	beq.n	8016fa2 <_strtod_l+0x29a>
 8016eaa:	f04f 0c00 	mov.w	ip, #0
 8016eae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016eb2:	2909      	cmp	r1, #9
 8016eb4:	f240 8082 	bls.w	8016fbc <_strtod_l+0x2b4>
 8016eb8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016ebc:	2600      	movs	r6, #0
 8016ebe:	e09d      	b.n	8016ffc <_strtod_l+0x2f4>
 8016ec0:	2300      	movs	r3, #0
 8016ec2:	e7c4      	b.n	8016e4e <_strtod_l+0x146>
 8016ec4:	2f08      	cmp	r7, #8
 8016ec6:	bfd8      	it	le
 8016ec8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8016eca:	f100 0001 	add.w	r0, r0, #1
 8016ece:	bfda      	itte	le
 8016ed0:	fb02 3301 	mlale	r3, r2, r1, r3
 8016ed4:	9309      	strle	r3, [sp, #36]	; 0x24
 8016ed6:	fb02 3909 	mlagt	r9, r2, r9, r3
 8016eda:	3701      	adds	r7, #1
 8016edc:	901d      	str	r0, [sp, #116]	; 0x74
 8016ede:	e7bf      	b.n	8016e60 <_strtod_l+0x158>
 8016ee0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ee2:	195a      	adds	r2, r3, r5
 8016ee4:	921d      	str	r2, [sp, #116]	; 0x74
 8016ee6:	5d5b      	ldrb	r3, [r3, r5]
 8016ee8:	2f00      	cmp	r7, #0
 8016eea:	d037      	beq.n	8016f5c <_strtod_l+0x254>
 8016eec:	9007      	str	r0, [sp, #28]
 8016eee:	463d      	mov	r5, r7
 8016ef0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8016ef4:	2a09      	cmp	r2, #9
 8016ef6:	d912      	bls.n	8016f1e <_strtod_l+0x216>
 8016ef8:	2201      	movs	r2, #1
 8016efa:	e7c2      	b.n	8016e82 <_strtod_l+0x17a>
 8016efc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016efe:	1c5a      	adds	r2, r3, #1
 8016f00:	921d      	str	r2, [sp, #116]	; 0x74
 8016f02:	785b      	ldrb	r3, [r3, #1]
 8016f04:	3001      	adds	r0, #1
 8016f06:	2b30      	cmp	r3, #48	; 0x30
 8016f08:	d0f8      	beq.n	8016efc <_strtod_l+0x1f4>
 8016f0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8016f0e:	2a08      	cmp	r2, #8
 8016f10:	f200 84db 	bhi.w	80178ca <_strtod_l+0xbc2>
 8016f14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016f16:	9007      	str	r0, [sp, #28]
 8016f18:	2000      	movs	r0, #0
 8016f1a:	920a      	str	r2, [sp, #40]	; 0x28
 8016f1c:	4605      	mov	r5, r0
 8016f1e:	3b30      	subs	r3, #48	; 0x30
 8016f20:	f100 0201 	add.w	r2, r0, #1
 8016f24:	d014      	beq.n	8016f50 <_strtod_l+0x248>
 8016f26:	9907      	ldr	r1, [sp, #28]
 8016f28:	4411      	add	r1, r2
 8016f2a:	9107      	str	r1, [sp, #28]
 8016f2c:	462a      	mov	r2, r5
 8016f2e:	eb00 0e05 	add.w	lr, r0, r5
 8016f32:	210a      	movs	r1, #10
 8016f34:	4572      	cmp	r2, lr
 8016f36:	d113      	bne.n	8016f60 <_strtod_l+0x258>
 8016f38:	182a      	adds	r2, r5, r0
 8016f3a:	2a08      	cmp	r2, #8
 8016f3c:	f105 0501 	add.w	r5, r5, #1
 8016f40:	4405      	add	r5, r0
 8016f42:	dc1c      	bgt.n	8016f7e <_strtod_l+0x276>
 8016f44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016f46:	220a      	movs	r2, #10
 8016f48:	fb02 3301 	mla	r3, r2, r1, r3
 8016f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8016f4e:	2200      	movs	r2, #0
 8016f50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f52:	1c59      	adds	r1, r3, #1
 8016f54:	911d      	str	r1, [sp, #116]	; 0x74
 8016f56:	785b      	ldrb	r3, [r3, #1]
 8016f58:	4610      	mov	r0, r2
 8016f5a:	e7c9      	b.n	8016ef0 <_strtod_l+0x1e8>
 8016f5c:	4638      	mov	r0, r7
 8016f5e:	e7d2      	b.n	8016f06 <_strtod_l+0x1fe>
 8016f60:	2a08      	cmp	r2, #8
 8016f62:	dc04      	bgt.n	8016f6e <_strtod_l+0x266>
 8016f64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8016f66:	434e      	muls	r6, r1
 8016f68:	9609      	str	r6, [sp, #36]	; 0x24
 8016f6a:	3201      	adds	r2, #1
 8016f6c:	e7e2      	b.n	8016f34 <_strtod_l+0x22c>
 8016f6e:	f102 0c01 	add.w	ip, r2, #1
 8016f72:	f1bc 0f10 	cmp.w	ip, #16
 8016f76:	bfd8      	it	le
 8016f78:	fb01 f909 	mulle.w	r9, r1, r9
 8016f7c:	e7f5      	b.n	8016f6a <_strtod_l+0x262>
 8016f7e:	2d10      	cmp	r5, #16
 8016f80:	bfdc      	itt	le
 8016f82:	220a      	movle	r2, #10
 8016f84:	fb02 3909 	mlale	r9, r2, r9, r3
 8016f88:	e7e1      	b.n	8016f4e <_strtod_l+0x246>
 8016f8a:	2300      	movs	r3, #0
 8016f8c:	9307      	str	r3, [sp, #28]
 8016f8e:	2201      	movs	r2, #1
 8016f90:	e77c      	b.n	8016e8c <_strtod_l+0x184>
 8016f92:	f04f 0c00 	mov.w	ip, #0
 8016f96:	f108 0302 	add.w	r3, r8, #2
 8016f9a:	931d      	str	r3, [sp, #116]	; 0x74
 8016f9c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8016fa0:	e785      	b.n	8016eae <_strtod_l+0x1a6>
 8016fa2:	f04f 0c01 	mov.w	ip, #1
 8016fa6:	e7f6      	b.n	8016f96 <_strtod_l+0x28e>
 8016fa8:	0801c578 	.word	0x0801c578
 8016fac:	0801c328 	.word	0x0801c328
 8016fb0:	7ff00000 	.word	0x7ff00000
 8016fb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016fb6:	1c59      	adds	r1, r3, #1
 8016fb8:	911d      	str	r1, [sp, #116]	; 0x74
 8016fba:	785b      	ldrb	r3, [r3, #1]
 8016fbc:	2b30      	cmp	r3, #48	; 0x30
 8016fbe:	d0f9      	beq.n	8016fb4 <_strtod_l+0x2ac>
 8016fc0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8016fc4:	2908      	cmp	r1, #8
 8016fc6:	f63f af79 	bhi.w	8016ebc <_strtod_l+0x1b4>
 8016fca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016fce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016fd0:	9308      	str	r3, [sp, #32]
 8016fd2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016fd4:	1c59      	adds	r1, r3, #1
 8016fd6:	911d      	str	r1, [sp, #116]	; 0x74
 8016fd8:	785b      	ldrb	r3, [r3, #1]
 8016fda:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8016fde:	2e09      	cmp	r6, #9
 8016fe0:	d937      	bls.n	8017052 <_strtod_l+0x34a>
 8016fe2:	9e08      	ldr	r6, [sp, #32]
 8016fe4:	1b89      	subs	r1, r1, r6
 8016fe6:	2908      	cmp	r1, #8
 8016fe8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8016fec:	dc02      	bgt.n	8016ff4 <_strtod_l+0x2ec>
 8016fee:	4576      	cmp	r6, lr
 8016ff0:	bfa8      	it	ge
 8016ff2:	4676      	movge	r6, lr
 8016ff4:	f1bc 0f00 	cmp.w	ip, #0
 8016ff8:	d000      	beq.n	8016ffc <_strtod_l+0x2f4>
 8016ffa:	4276      	negs	r6, r6
 8016ffc:	2d00      	cmp	r5, #0
 8016ffe:	d14f      	bne.n	80170a0 <_strtod_l+0x398>
 8017000:	9904      	ldr	r1, [sp, #16]
 8017002:	4301      	orrs	r1, r0
 8017004:	f47f aec2 	bne.w	8016d8c <_strtod_l+0x84>
 8017008:	2a00      	cmp	r2, #0
 801700a:	f47f aedb 	bne.w	8016dc4 <_strtod_l+0xbc>
 801700e:	2b69      	cmp	r3, #105	; 0x69
 8017010:	d027      	beq.n	8017062 <_strtod_l+0x35a>
 8017012:	dc24      	bgt.n	801705e <_strtod_l+0x356>
 8017014:	2b49      	cmp	r3, #73	; 0x49
 8017016:	d024      	beq.n	8017062 <_strtod_l+0x35a>
 8017018:	2b4e      	cmp	r3, #78	; 0x4e
 801701a:	f47f aed3 	bne.w	8016dc4 <_strtod_l+0xbc>
 801701e:	499e      	ldr	r1, [pc, #632]	; (8017298 <_strtod_l+0x590>)
 8017020:	a81d      	add	r0, sp, #116	; 0x74
 8017022:	f001 fe41 	bl	8018ca8 <__match>
 8017026:	2800      	cmp	r0, #0
 8017028:	f43f aecc 	beq.w	8016dc4 <_strtod_l+0xbc>
 801702c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801702e:	781b      	ldrb	r3, [r3, #0]
 8017030:	2b28      	cmp	r3, #40	; 0x28
 8017032:	d12d      	bne.n	8017090 <_strtod_l+0x388>
 8017034:	4999      	ldr	r1, [pc, #612]	; (801729c <_strtod_l+0x594>)
 8017036:	aa20      	add	r2, sp, #128	; 0x80
 8017038:	a81d      	add	r0, sp, #116	; 0x74
 801703a:	f001 fe49 	bl	8018cd0 <__hexnan>
 801703e:	2805      	cmp	r0, #5
 8017040:	d126      	bne.n	8017090 <_strtod_l+0x388>
 8017042:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017044:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8017048:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801704c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8017050:	e69c      	b.n	8016d8c <_strtod_l+0x84>
 8017052:	210a      	movs	r1, #10
 8017054:	fb01 3e0e 	mla	lr, r1, lr, r3
 8017058:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801705c:	e7b9      	b.n	8016fd2 <_strtod_l+0x2ca>
 801705e:	2b6e      	cmp	r3, #110	; 0x6e
 8017060:	e7db      	b.n	801701a <_strtod_l+0x312>
 8017062:	498f      	ldr	r1, [pc, #572]	; (80172a0 <_strtod_l+0x598>)
 8017064:	a81d      	add	r0, sp, #116	; 0x74
 8017066:	f001 fe1f 	bl	8018ca8 <__match>
 801706a:	2800      	cmp	r0, #0
 801706c:	f43f aeaa 	beq.w	8016dc4 <_strtod_l+0xbc>
 8017070:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017072:	498c      	ldr	r1, [pc, #560]	; (80172a4 <_strtod_l+0x59c>)
 8017074:	3b01      	subs	r3, #1
 8017076:	a81d      	add	r0, sp, #116	; 0x74
 8017078:	931d      	str	r3, [sp, #116]	; 0x74
 801707a:	f001 fe15 	bl	8018ca8 <__match>
 801707e:	b910      	cbnz	r0, 8017086 <_strtod_l+0x37e>
 8017080:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017082:	3301      	adds	r3, #1
 8017084:	931d      	str	r3, [sp, #116]	; 0x74
 8017086:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80172b4 <_strtod_l+0x5ac>
 801708a:	f04f 0a00 	mov.w	sl, #0
 801708e:	e67d      	b.n	8016d8c <_strtod_l+0x84>
 8017090:	4885      	ldr	r0, [pc, #532]	; (80172a8 <_strtod_l+0x5a0>)
 8017092:	f002 fd01 	bl	8019a98 <nan>
 8017096:	ed8d 0b04 	vstr	d0, [sp, #16]
 801709a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801709e:	e675      	b.n	8016d8c <_strtod_l+0x84>
 80170a0:	9b07      	ldr	r3, [sp, #28]
 80170a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80170a4:	1af3      	subs	r3, r6, r3
 80170a6:	2f00      	cmp	r7, #0
 80170a8:	bf08      	it	eq
 80170aa:	462f      	moveq	r7, r5
 80170ac:	2d10      	cmp	r5, #16
 80170ae:	9308      	str	r3, [sp, #32]
 80170b0:	46a8      	mov	r8, r5
 80170b2:	bfa8      	it	ge
 80170b4:	f04f 0810 	movge.w	r8, #16
 80170b8:	f7e9 fa24 	bl	8000504 <__aeabi_ui2d>
 80170bc:	2d09      	cmp	r5, #9
 80170be:	4682      	mov	sl, r0
 80170c0:	468b      	mov	fp, r1
 80170c2:	dd13      	ble.n	80170ec <_strtod_l+0x3e4>
 80170c4:	4b79      	ldr	r3, [pc, #484]	; (80172ac <_strtod_l+0x5a4>)
 80170c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80170ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80170ce:	f7e9 fa93 	bl	80005f8 <__aeabi_dmul>
 80170d2:	4682      	mov	sl, r0
 80170d4:	4648      	mov	r0, r9
 80170d6:	468b      	mov	fp, r1
 80170d8:	f7e9 fa14 	bl	8000504 <__aeabi_ui2d>
 80170dc:	4602      	mov	r2, r0
 80170de:	460b      	mov	r3, r1
 80170e0:	4650      	mov	r0, sl
 80170e2:	4659      	mov	r1, fp
 80170e4:	f7e9 f8d2 	bl	800028c <__adddf3>
 80170e8:	4682      	mov	sl, r0
 80170ea:	468b      	mov	fp, r1
 80170ec:	2d0f      	cmp	r5, #15
 80170ee:	dc38      	bgt.n	8017162 <_strtod_l+0x45a>
 80170f0:	9b08      	ldr	r3, [sp, #32]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	f43f ae4a 	beq.w	8016d8c <_strtod_l+0x84>
 80170f8:	dd24      	ble.n	8017144 <_strtod_l+0x43c>
 80170fa:	2b16      	cmp	r3, #22
 80170fc:	dc0b      	bgt.n	8017116 <_strtod_l+0x40e>
 80170fe:	4d6b      	ldr	r5, [pc, #428]	; (80172ac <_strtod_l+0x5a4>)
 8017100:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8017104:	e9d5 0100 	ldrd	r0, r1, [r5]
 8017108:	4652      	mov	r2, sl
 801710a:	465b      	mov	r3, fp
 801710c:	f7e9 fa74 	bl	80005f8 <__aeabi_dmul>
 8017110:	4682      	mov	sl, r0
 8017112:	468b      	mov	fp, r1
 8017114:	e63a      	b.n	8016d8c <_strtod_l+0x84>
 8017116:	9a08      	ldr	r2, [sp, #32]
 8017118:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801711c:	4293      	cmp	r3, r2
 801711e:	db20      	blt.n	8017162 <_strtod_l+0x45a>
 8017120:	4c62      	ldr	r4, [pc, #392]	; (80172ac <_strtod_l+0x5a4>)
 8017122:	f1c5 050f 	rsb	r5, r5, #15
 8017126:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801712a:	4652      	mov	r2, sl
 801712c:	465b      	mov	r3, fp
 801712e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017132:	f7e9 fa61 	bl	80005f8 <__aeabi_dmul>
 8017136:	9b08      	ldr	r3, [sp, #32]
 8017138:	1b5d      	subs	r5, r3, r5
 801713a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801713e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017142:	e7e3      	b.n	801710c <_strtod_l+0x404>
 8017144:	9b08      	ldr	r3, [sp, #32]
 8017146:	3316      	adds	r3, #22
 8017148:	db0b      	blt.n	8017162 <_strtod_l+0x45a>
 801714a:	9b07      	ldr	r3, [sp, #28]
 801714c:	4a57      	ldr	r2, [pc, #348]	; (80172ac <_strtod_l+0x5a4>)
 801714e:	1b9e      	subs	r6, r3, r6
 8017150:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8017154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017158:	4650      	mov	r0, sl
 801715a:	4659      	mov	r1, fp
 801715c:	f7e9 fb76 	bl	800084c <__aeabi_ddiv>
 8017160:	e7d6      	b.n	8017110 <_strtod_l+0x408>
 8017162:	9b08      	ldr	r3, [sp, #32]
 8017164:	eba5 0808 	sub.w	r8, r5, r8
 8017168:	4498      	add	r8, r3
 801716a:	f1b8 0f00 	cmp.w	r8, #0
 801716e:	dd71      	ble.n	8017254 <_strtod_l+0x54c>
 8017170:	f018 030f 	ands.w	r3, r8, #15
 8017174:	d00a      	beq.n	801718c <_strtod_l+0x484>
 8017176:	494d      	ldr	r1, [pc, #308]	; (80172ac <_strtod_l+0x5a4>)
 8017178:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801717c:	4652      	mov	r2, sl
 801717e:	465b      	mov	r3, fp
 8017180:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017184:	f7e9 fa38 	bl	80005f8 <__aeabi_dmul>
 8017188:	4682      	mov	sl, r0
 801718a:	468b      	mov	fp, r1
 801718c:	f038 080f 	bics.w	r8, r8, #15
 8017190:	d04d      	beq.n	801722e <_strtod_l+0x526>
 8017192:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8017196:	dd22      	ble.n	80171de <_strtod_l+0x4d6>
 8017198:	2500      	movs	r5, #0
 801719a:	462e      	mov	r6, r5
 801719c:	9509      	str	r5, [sp, #36]	; 0x24
 801719e:	9507      	str	r5, [sp, #28]
 80171a0:	2322      	movs	r3, #34	; 0x22
 80171a2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80172b4 <_strtod_l+0x5ac>
 80171a6:	6023      	str	r3, [r4, #0]
 80171a8:	f04f 0a00 	mov.w	sl, #0
 80171ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	f43f adec 	beq.w	8016d8c <_strtod_l+0x84>
 80171b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80171b6:	4620      	mov	r0, r4
 80171b8:	f001 fe88 	bl	8018ecc <_Bfree>
 80171bc:	9907      	ldr	r1, [sp, #28]
 80171be:	4620      	mov	r0, r4
 80171c0:	f001 fe84 	bl	8018ecc <_Bfree>
 80171c4:	4631      	mov	r1, r6
 80171c6:	4620      	mov	r0, r4
 80171c8:	f001 fe80 	bl	8018ecc <_Bfree>
 80171cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80171ce:	4620      	mov	r0, r4
 80171d0:	f001 fe7c 	bl	8018ecc <_Bfree>
 80171d4:	4629      	mov	r1, r5
 80171d6:	4620      	mov	r0, r4
 80171d8:	f001 fe78 	bl	8018ecc <_Bfree>
 80171dc:	e5d6      	b.n	8016d8c <_strtod_l+0x84>
 80171de:	2300      	movs	r3, #0
 80171e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80171e4:	4650      	mov	r0, sl
 80171e6:	4659      	mov	r1, fp
 80171e8:	4699      	mov	r9, r3
 80171ea:	f1b8 0f01 	cmp.w	r8, #1
 80171ee:	dc21      	bgt.n	8017234 <_strtod_l+0x52c>
 80171f0:	b10b      	cbz	r3, 80171f6 <_strtod_l+0x4ee>
 80171f2:	4682      	mov	sl, r0
 80171f4:	468b      	mov	fp, r1
 80171f6:	4b2e      	ldr	r3, [pc, #184]	; (80172b0 <_strtod_l+0x5a8>)
 80171f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80171fc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8017200:	4652      	mov	r2, sl
 8017202:	465b      	mov	r3, fp
 8017204:	e9d9 0100 	ldrd	r0, r1, [r9]
 8017208:	f7e9 f9f6 	bl	80005f8 <__aeabi_dmul>
 801720c:	4b29      	ldr	r3, [pc, #164]	; (80172b4 <_strtod_l+0x5ac>)
 801720e:	460a      	mov	r2, r1
 8017210:	400b      	ands	r3, r1
 8017212:	4929      	ldr	r1, [pc, #164]	; (80172b8 <_strtod_l+0x5b0>)
 8017214:	428b      	cmp	r3, r1
 8017216:	4682      	mov	sl, r0
 8017218:	d8be      	bhi.n	8017198 <_strtod_l+0x490>
 801721a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801721e:	428b      	cmp	r3, r1
 8017220:	bf86      	itte	hi
 8017222:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80172bc <_strtod_l+0x5b4>
 8017226:	f04f 3aff 	movhi.w	sl, #4294967295
 801722a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801722e:	2300      	movs	r3, #0
 8017230:	9304      	str	r3, [sp, #16]
 8017232:	e081      	b.n	8017338 <_strtod_l+0x630>
 8017234:	f018 0f01 	tst.w	r8, #1
 8017238:	d007      	beq.n	801724a <_strtod_l+0x542>
 801723a:	4b1d      	ldr	r3, [pc, #116]	; (80172b0 <_strtod_l+0x5a8>)
 801723c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8017240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017244:	f7e9 f9d8 	bl	80005f8 <__aeabi_dmul>
 8017248:	2301      	movs	r3, #1
 801724a:	f109 0901 	add.w	r9, r9, #1
 801724e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017252:	e7ca      	b.n	80171ea <_strtod_l+0x4e2>
 8017254:	d0eb      	beq.n	801722e <_strtod_l+0x526>
 8017256:	f1c8 0800 	rsb	r8, r8, #0
 801725a:	f018 020f 	ands.w	r2, r8, #15
 801725e:	d00a      	beq.n	8017276 <_strtod_l+0x56e>
 8017260:	4b12      	ldr	r3, [pc, #72]	; (80172ac <_strtod_l+0x5a4>)
 8017262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017266:	4650      	mov	r0, sl
 8017268:	4659      	mov	r1, fp
 801726a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801726e:	f7e9 faed 	bl	800084c <__aeabi_ddiv>
 8017272:	4682      	mov	sl, r0
 8017274:	468b      	mov	fp, r1
 8017276:	ea5f 1828 	movs.w	r8, r8, asr #4
 801727a:	d0d8      	beq.n	801722e <_strtod_l+0x526>
 801727c:	f1b8 0f1f 	cmp.w	r8, #31
 8017280:	dd1e      	ble.n	80172c0 <_strtod_l+0x5b8>
 8017282:	2500      	movs	r5, #0
 8017284:	462e      	mov	r6, r5
 8017286:	9509      	str	r5, [sp, #36]	; 0x24
 8017288:	9507      	str	r5, [sp, #28]
 801728a:	2322      	movs	r3, #34	; 0x22
 801728c:	f04f 0a00 	mov.w	sl, #0
 8017290:	f04f 0b00 	mov.w	fp, #0
 8017294:	6023      	str	r3, [r4, #0]
 8017296:	e789      	b.n	80171ac <_strtod_l+0x4a4>
 8017298:	0801c2f9 	.word	0x0801c2f9
 801729c:	0801c33c 	.word	0x0801c33c
 80172a0:	0801c2f1 	.word	0x0801c2f1
 80172a4:	0801c47c 	.word	0x0801c47c
 80172a8:	0801c738 	.word	0x0801c738
 80172ac:	0801c618 	.word	0x0801c618
 80172b0:	0801c5f0 	.word	0x0801c5f0
 80172b4:	7ff00000 	.word	0x7ff00000
 80172b8:	7ca00000 	.word	0x7ca00000
 80172bc:	7fefffff 	.word	0x7fefffff
 80172c0:	f018 0310 	ands.w	r3, r8, #16
 80172c4:	bf18      	it	ne
 80172c6:	236a      	movne	r3, #106	; 0x6a
 80172c8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8017680 <_strtod_l+0x978>
 80172cc:	9304      	str	r3, [sp, #16]
 80172ce:	4650      	mov	r0, sl
 80172d0:	4659      	mov	r1, fp
 80172d2:	2300      	movs	r3, #0
 80172d4:	f018 0f01 	tst.w	r8, #1
 80172d8:	d004      	beq.n	80172e4 <_strtod_l+0x5dc>
 80172da:	e9d9 2300 	ldrd	r2, r3, [r9]
 80172de:	f7e9 f98b 	bl	80005f8 <__aeabi_dmul>
 80172e2:	2301      	movs	r3, #1
 80172e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80172e8:	f109 0908 	add.w	r9, r9, #8
 80172ec:	d1f2      	bne.n	80172d4 <_strtod_l+0x5cc>
 80172ee:	b10b      	cbz	r3, 80172f4 <_strtod_l+0x5ec>
 80172f0:	4682      	mov	sl, r0
 80172f2:	468b      	mov	fp, r1
 80172f4:	9b04      	ldr	r3, [sp, #16]
 80172f6:	b1bb      	cbz	r3, 8017328 <_strtod_l+0x620>
 80172f8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80172fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017300:	2b00      	cmp	r3, #0
 8017302:	4659      	mov	r1, fp
 8017304:	dd10      	ble.n	8017328 <_strtod_l+0x620>
 8017306:	2b1f      	cmp	r3, #31
 8017308:	f340 8128 	ble.w	801755c <_strtod_l+0x854>
 801730c:	2b34      	cmp	r3, #52	; 0x34
 801730e:	bfde      	ittt	le
 8017310:	3b20      	suble	r3, #32
 8017312:	f04f 32ff 	movle.w	r2, #4294967295
 8017316:	fa02 f303 	lslle.w	r3, r2, r3
 801731a:	f04f 0a00 	mov.w	sl, #0
 801731e:	bfcc      	ite	gt
 8017320:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8017324:	ea03 0b01 	andle.w	fp, r3, r1
 8017328:	2200      	movs	r2, #0
 801732a:	2300      	movs	r3, #0
 801732c:	4650      	mov	r0, sl
 801732e:	4659      	mov	r1, fp
 8017330:	f7e9 fbca 	bl	8000ac8 <__aeabi_dcmpeq>
 8017334:	2800      	cmp	r0, #0
 8017336:	d1a4      	bne.n	8017282 <_strtod_l+0x57a>
 8017338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801733a:	9300      	str	r3, [sp, #0]
 801733c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801733e:	462b      	mov	r3, r5
 8017340:	463a      	mov	r2, r7
 8017342:	4620      	mov	r0, r4
 8017344:	f001 fe2e 	bl	8018fa4 <__s2b>
 8017348:	9009      	str	r0, [sp, #36]	; 0x24
 801734a:	2800      	cmp	r0, #0
 801734c:	f43f af24 	beq.w	8017198 <_strtod_l+0x490>
 8017350:	9b07      	ldr	r3, [sp, #28]
 8017352:	1b9e      	subs	r6, r3, r6
 8017354:	9b08      	ldr	r3, [sp, #32]
 8017356:	2b00      	cmp	r3, #0
 8017358:	bfb4      	ite	lt
 801735a:	4633      	movlt	r3, r6
 801735c:	2300      	movge	r3, #0
 801735e:	9310      	str	r3, [sp, #64]	; 0x40
 8017360:	9b08      	ldr	r3, [sp, #32]
 8017362:	2500      	movs	r5, #0
 8017364:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017368:	9318      	str	r3, [sp, #96]	; 0x60
 801736a:	462e      	mov	r6, r5
 801736c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801736e:	4620      	mov	r0, r4
 8017370:	6859      	ldr	r1, [r3, #4]
 8017372:	f001 fd6b 	bl	8018e4c <_Balloc>
 8017376:	9007      	str	r0, [sp, #28]
 8017378:	2800      	cmp	r0, #0
 801737a:	f43f af11 	beq.w	80171a0 <_strtod_l+0x498>
 801737e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017380:	691a      	ldr	r2, [r3, #16]
 8017382:	3202      	adds	r2, #2
 8017384:	f103 010c 	add.w	r1, r3, #12
 8017388:	0092      	lsls	r2, r2, #2
 801738a:	300c      	adds	r0, #12
 801738c:	f7fe fce0 	bl	8015d50 <memcpy>
 8017390:	ec4b ab10 	vmov	d0, sl, fp
 8017394:	aa20      	add	r2, sp, #128	; 0x80
 8017396:	a91f      	add	r1, sp, #124	; 0x7c
 8017398:	4620      	mov	r0, r4
 801739a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801739e:	f002 f93d 	bl	801961c <__d2b>
 80173a2:	901e      	str	r0, [sp, #120]	; 0x78
 80173a4:	2800      	cmp	r0, #0
 80173a6:	f43f aefb 	beq.w	80171a0 <_strtod_l+0x498>
 80173aa:	2101      	movs	r1, #1
 80173ac:	4620      	mov	r0, r4
 80173ae:	f001 fe93 	bl	80190d8 <__i2b>
 80173b2:	4606      	mov	r6, r0
 80173b4:	2800      	cmp	r0, #0
 80173b6:	f43f aef3 	beq.w	80171a0 <_strtod_l+0x498>
 80173ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80173bc:	9904      	ldr	r1, [sp, #16]
 80173be:	2b00      	cmp	r3, #0
 80173c0:	bfab      	itete	ge
 80173c2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80173c4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80173c6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80173c8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80173cc:	bfac      	ite	ge
 80173ce:	eb03 0902 	addge.w	r9, r3, r2
 80173d2:	1ad7      	sublt	r7, r2, r3
 80173d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80173d6:	eba3 0801 	sub.w	r8, r3, r1
 80173da:	4490      	add	r8, r2
 80173dc:	4ba3      	ldr	r3, [pc, #652]	; (801766c <_strtod_l+0x964>)
 80173de:	f108 38ff 	add.w	r8, r8, #4294967295
 80173e2:	4598      	cmp	r8, r3
 80173e4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80173e8:	f280 80cc 	bge.w	8017584 <_strtod_l+0x87c>
 80173ec:	eba3 0308 	sub.w	r3, r3, r8
 80173f0:	2b1f      	cmp	r3, #31
 80173f2:	eba2 0203 	sub.w	r2, r2, r3
 80173f6:	f04f 0101 	mov.w	r1, #1
 80173fa:	f300 80b6 	bgt.w	801756a <_strtod_l+0x862>
 80173fe:	fa01 f303 	lsl.w	r3, r1, r3
 8017402:	9311      	str	r3, [sp, #68]	; 0x44
 8017404:	2300      	movs	r3, #0
 8017406:	930c      	str	r3, [sp, #48]	; 0x30
 8017408:	eb09 0802 	add.w	r8, r9, r2
 801740c:	9b04      	ldr	r3, [sp, #16]
 801740e:	45c1      	cmp	r9, r8
 8017410:	4417      	add	r7, r2
 8017412:	441f      	add	r7, r3
 8017414:	464b      	mov	r3, r9
 8017416:	bfa8      	it	ge
 8017418:	4643      	movge	r3, r8
 801741a:	42bb      	cmp	r3, r7
 801741c:	bfa8      	it	ge
 801741e:	463b      	movge	r3, r7
 8017420:	2b00      	cmp	r3, #0
 8017422:	bfc2      	ittt	gt
 8017424:	eba8 0803 	subgt.w	r8, r8, r3
 8017428:	1aff      	subgt	r7, r7, r3
 801742a:	eba9 0903 	subgt.w	r9, r9, r3
 801742e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017430:	2b00      	cmp	r3, #0
 8017432:	dd17      	ble.n	8017464 <_strtod_l+0x75c>
 8017434:	4631      	mov	r1, r6
 8017436:	461a      	mov	r2, r3
 8017438:	4620      	mov	r0, r4
 801743a:	f001 ff09 	bl	8019250 <__pow5mult>
 801743e:	4606      	mov	r6, r0
 8017440:	2800      	cmp	r0, #0
 8017442:	f43f aead 	beq.w	80171a0 <_strtod_l+0x498>
 8017446:	4601      	mov	r1, r0
 8017448:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801744a:	4620      	mov	r0, r4
 801744c:	f001 fe5a 	bl	8019104 <__multiply>
 8017450:	900f      	str	r0, [sp, #60]	; 0x3c
 8017452:	2800      	cmp	r0, #0
 8017454:	f43f aea4 	beq.w	80171a0 <_strtod_l+0x498>
 8017458:	991e      	ldr	r1, [sp, #120]	; 0x78
 801745a:	4620      	mov	r0, r4
 801745c:	f001 fd36 	bl	8018ecc <_Bfree>
 8017460:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017462:	931e      	str	r3, [sp, #120]	; 0x78
 8017464:	f1b8 0f00 	cmp.w	r8, #0
 8017468:	f300 8091 	bgt.w	801758e <_strtod_l+0x886>
 801746c:	9b08      	ldr	r3, [sp, #32]
 801746e:	2b00      	cmp	r3, #0
 8017470:	dd08      	ble.n	8017484 <_strtod_l+0x77c>
 8017472:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8017474:	9907      	ldr	r1, [sp, #28]
 8017476:	4620      	mov	r0, r4
 8017478:	f001 feea 	bl	8019250 <__pow5mult>
 801747c:	9007      	str	r0, [sp, #28]
 801747e:	2800      	cmp	r0, #0
 8017480:	f43f ae8e 	beq.w	80171a0 <_strtod_l+0x498>
 8017484:	2f00      	cmp	r7, #0
 8017486:	dd08      	ble.n	801749a <_strtod_l+0x792>
 8017488:	9907      	ldr	r1, [sp, #28]
 801748a:	463a      	mov	r2, r7
 801748c:	4620      	mov	r0, r4
 801748e:	f001 ff39 	bl	8019304 <__lshift>
 8017492:	9007      	str	r0, [sp, #28]
 8017494:	2800      	cmp	r0, #0
 8017496:	f43f ae83 	beq.w	80171a0 <_strtod_l+0x498>
 801749a:	f1b9 0f00 	cmp.w	r9, #0
 801749e:	dd08      	ble.n	80174b2 <_strtod_l+0x7aa>
 80174a0:	4631      	mov	r1, r6
 80174a2:	464a      	mov	r2, r9
 80174a4:	4620      	mov	r0, r4
 80174a6:	f001 ff2d 	bl	8019304 <__lshift>
 80174aa:	4606      	mov	r6, r0
 80174ac:	2800      	cmp	r0, #0
 80174ae:	f43f ae77 	beq.w	80171a0 <_strtod_l+0x498>
 80174b2:	9a07      	ldr	r2, [sp, #28]
 80174b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80174b6:	4620      	mov	r0, r4
 80174b8:	f001 ffac 	bl	8019414 <__mdiff>
 80174bc:	4605      	mov	r5, r0
 80174be:	2800      	cmp	r0, #0
 80174c0:	f43f ae6e 	beq.w	80171a0 <_strtod_l+0x498>
 80174c4:	68c3      	ldr	r3, [r0, #12]
 80174c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80174c8:	2300      	movs	r3, #0
 80174ca:	60c3      	str	r3, [r0, #12]
 80174cc:	4631      	mov	r1, r6
 80174ce:	f001 ff85 	bl	80193dc <__mcmp>
 80174d2:	2800      	cmp	r0, #0
 80174d4:	da65      	bge.n	80175a2 <_strtod_l+0x89a>
 80174d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80174d8:	ea53 030a 	orrs.w	r3, r3, sl
 80174dc:	f040 8087 	bne.w	80175ee <_strtod_l+0x8e6>
 80174e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	f040 8082 	bne.w	80175ee <_strtod_l+0x8e6>
 80174ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80174ee:	0d1b      	lsrs	r3, r3, #20
 80174f0:	051b      	lsls	r3, r3, #20
 80174f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80174f6:	d97a      	bls.n	80175ee <_strtod_l+0x8e6>
 80174f8:	696b      	ldr	r3, [r5, #20]
 80174fa:	b913      	cbnz	r3, 8017502 <_strtod_l+0x7fa>
 80174fc:	692b      	ldr	r3, [r5, #16]
 80174fe:	2b01      	cmp	r3, #1
 8017500:	dd75      	ble.n	80175ee <_strtod_l+0x8e6>
 8017502:	4629      	mov	r1, r5
 8017504:	2201      	movs	r2, #1
 8017506:	4620      	mov	r0, r4
 8017508:	f001 fefc 	bl	8019304 <__lshift>
 801750c:	4631      	mov	r1, r6
 801750e:	4605      	mov	r5, r0
 8017510:	f001 ff64 	bl	80193dc <__mcmp>
 8017514:	2800      	cmp	r0, #0
 8017516:	dd6a      	ble.n	80175ee <_strtod_l+0x8e6>
 8017518:	9904      	ldr	r1, [sp, #16]
 801751a:	4a55      	ldr	r2, [pc, #340]	; (8017670 <_strtod_l+0x968>)
 801751c:	465b      	mov	r3, fp
 801751e:	2900      	cmp	r1, #0
 8017520:	f000 8085 	beq.w	801762e <_strtod_l+0x926>
 8017524:	ea02 010b 	and.w	r1, r2, fp
 8017528:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801752c:	dc7f      	bgt.n	801762e <_strtod_l+0x926>
 801752e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017532:	f77f aeaa 	ble.w	801728a <_strtod_l+0x582>
 8017536:	4a4f      	ldr	r2, [pc, #316]	; (8017674 <_strtod_l+0x96c>)
 8017538:	2300      	movs	r3, #0
 801753a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801753e:	4650      	mov	r0, sl
 8017540:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8017544:	4659      	mov	r1, fp
 8017546:	f7e9 f857 	bl	80005f8 <__aeabi_dmul>
 801754a:	460b      	mov	r3, r1
 801754c:	4303      	orrs	r3, r0
 801754e:	bf08      	it	eq
 8017550:	2322      	moveq	r3, #34	; 0x22
 8017552:	4682      	mov	sl, r0
 8017554:	468b      	mov	fp, r1
 8017556:	bf08      	it	eq
 8017558:	6023      	streq	r3, [r4, #0]
 801755a:	e62b      	b.n	80171b4 <_strtod_l+0x4ac>
 801755c:	f04f 32ff 	mov.w	r2, #4294967295
 8017560:	fa02 f303 	lsl.w	r3, r2, r3
 8017564:	ea03 0a0a 	and.w	sl, r3, sl
 8017568:	e6de      	b.n	8017328 <_strtod_l+0x620>
 801756a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801756e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8017572:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8017576:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801757a:	fa01 f308 	lsl.w	r3, r1, r8
 801757e:	930c      	str	r3, [sp, #48]	; 0x30
 8017580:	9111      	str	r1, [sp, #68]	; 0x44
 8017582:	e741      	b.n	8017408 <_strtod_l+0x700>
 8017584:	2300      	movs	r3, #0
 8017586:	930c      	str	r3, [sp, #48]	; 0x30
 8017588:	2301      	movs	r3, #1
 801758a:	9311      	str	r3, [sp, #68]	; 0x44
 801758c:	e73c      	b.n	8017408 <_strtod_l+0x700>
 801758e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017590:	4642      	mov	r2, r8
 8017592:	4620      	mov	r0, r4
 8017594:	f001 feb6 	bl	8019304 <__lshift>
 8017598:	901e      	str	r0, [sp, #120]	; 0x78
 801759a:	2800      	cmp	r0, #0
 801759c:	f47f af66 	bne.w	801746c <_strtod_l+0x764>
 80175a0:	e5fe      	b.n	80171a0 <_strtod_l+0x498>
 80175a2:	465f      	mov	r7, fp
 80175a4:	d16e      	bne.n	8017684 <_strtod_l+0x97c>
 80175a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80175a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80175ac:	b342      	cbz	r2, 8017600 <_strtod_l+0x8f8>
 80175ae:	4a32      	ldr	r2, [pc, #200]	; (8017678 <_strtod_l+0x970>)
 80175b0:	4293      	cmp	r3, r2
 80175b2:	d128      	bne.n	8017606 <_strtod_l+0x8fe>
 80175b4:	9b04      	ldr	r3, [sp, #16]
 80175b6:	4650      	mov	r0, sl
 80175b8:	b1eb      	cbz	r3, 80175f6 <_strtod_l+0x8ee>
 80175ba:	4a2d      	ldr	r2, [pc, #180]	; (8017670 <_strtod_l+0x968>)
 80175bc:	403a      	ands	r2, r7
 80175be:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80175c2:	f04f 31ff 	mov.w	r1, #4294967295
 80175c6:	d819      	bhi.n	80175fc <_strtod_l+0x8f4>
 80175c8:	0d12      	lsrs	r2, r2, #20
 80175ca:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80175ce:	fa01 f303 	lsl.w	r3, r1, r3
 80175d2:	4298      	cmp	r0, r3
 80175d4:	d117      	bne.n	8017606 <_strtod_l+0x8fe>
 80175d6:	4b29      	ldr	r3, [pc, #164]	; (801767c <_strtod_l+0x974>)
 80175d8:	429f      	cmp	r7, r3
 80175da:	d102      	bne.n	80175e2 <_strtod_l+0x8da>
 80175dc:	3001      	adds	r0, #1
 80175de:	f43f addf 	beq.w	80171a0 <_strtod_l+0x498>
 80175e2:	4b23      	ldr	r3, [pc, #140]	; (8017670 <_strtod_l+0x968>)
 80175e4:	403b      	ands	r3, r7
 80175e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80175ea:	f04f 0a00 	mov.w	sl, #0
 80175ee:	9b04      	ldr	r3, [sp, #16]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d1a0      	bne.n	8017536 <_strtod_l+0x82e>
 80175f4:	e5de      	b.n	80171b4 <_strtod_l+0x4ac>
 80175f6:	f04f 33ff 	mov.w	r3, #4294967295
 80175fa:	e7ea      	b.n	80175d2 <_strtod_l+0x8ca>
 80175fc:	460b      	mov	r3, r1
 80175fe:	e7e8      	b.n	80175d2 <_strtod_l+0x8ca>
 8017600:	ea53 030a 	orrs.w	r3, r3, sl
 8017604:	d088      	beq.n	8017518 <_strtod_l+0x810>
 8017606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017608:	b1db      	cbz	r3, 8017642 <_strtod_l+0x93a>
 801760a:	423b      	tst	r3, r7
 801760c:	d0ef      	beq.n	80175ee <_strtod_l+0x8e6>
 801760e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017610:	9a04      	ldr	r2, [sp, #16]
 8017612:	4650      	mov	r0, sl
 8017614:	4659      	mov	r1, fp
 8017616:	b1c3      	cbz	r3, 801764a <_strtod_l+0x942>
 8017618:	f7ff fb58 	bl	8016ccc <sulp>
 801761c:	4602      	mov	r2, r0
 801761e:	460b      	mov	r3, r1
 8017620:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017624:	f7e8 fe32 	bl	800028c <__adddf3>
 8017628:	4682      	mov	sl, r0
 801762a:	468b      	mov	fp, r1
 801762c:	e7df      	b.n	80175ee <_strtod_l+0x8e6>
 801762e:	4013      	ands	r3, r2
 8017630:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017634:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017638:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801763c:	f04f 3aff 	mov.w	sl, #4294967295
 8017640:	e7d5      	b.n	80175ee <_strtod_l+0x8e6>
 8017642:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017644:	ea13 0f0a 	tst.w	r3, sl
 8017648:	e7e0      	b.n	801760c <_strtod_l+0x904>
 801764a:	f7ff fb3f 	bl	8016ccc <sulp>
 801764e:	4602      	mov	r2, r0
 8017650:	460b      	mov	r3, r1
 8017652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017656:	f7e8 fe17 	bl	8000288 <__aeabi_dsub>
 801765a:	2200      	movs	r2, #0
 801765c:	2300      	movs	r3, #0
 801765e:	4682      	mov	sl, r0
 8017660:	468b      	mov	fp, r1
 8017662:	f7e9 fa31 	bl	8000ac8 <__aeabi_dcmpeq>
 8017666:	2800      	cmp	r0, #0
 8017668:	d0c1      	beq.n	80175ee <_strtod_l+0x8e6>
 801766a:	e60e      	b.n	801728a <_strtod_l+0x582>
 801766c:	fffffc02 	.word	0xfffffc02
 8017670:	7ff00000 	.word	0x7ff00000
 8017674:	39500000 	.word	0x39500000
 8017678:	000fffff 	.word	0x000fffff
 801767c:	7fefffff 	.word	0x7fefffff
 8017680:	0801c350 	.word	0x0801c350
 8017684:	4631      	mov	r1, r6
 8017686:	4628      	mov	r0, r5
 8017688:	f002 f824 	bl	80196d4 <__ratio>
 801768c:	ec59 8b10 	vmov	r8, r9, d0
 8017690:	ee10 0a10 	vmov	r0, s0
 8017694:	2200      	movs	r2, #0
 8017696:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801769a:	4649      	mov	r1, r9
 801769c:	f7e9 fa28 	bl	8000af0 <__aeabi_dcmple>
 80176a0:	2800      	cmp	r0, #0
 80176a2:	d07c      	beq.n	801779e <_strtod_l+0xa96>
 80176a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	d04c      	beq.n	8017744 <_strtod_l+0xa3c>
 80176aa:	4b95      	ldr	r3, [pc, #596]	; (8017900 <_strtod_l+0xbf8>)
 80176ac:	2200      	movs	r2, #0
 80176ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80176b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8017900 <_strtod_l+0xbf8>
 80176b6:	f04f 0800 	mov.w	r8, #0
 80176ba:	4b92      	ldr	r3, [pc, #584]	; (8017904 <_strtod_l+0xbfc>)
 80176bc:	403b      	ands	r3, r7
 80176be:	9311      	str	r3, [sp, #68]	; 0x44
 80176c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80176c2:	4b91      	ldr	r3, [pc, #580]	; (8017908 <_strtod_l+0xc00>)
 80176c4:	429a      	cmp	r2, r3
 80176c6:	f040 80b2 	bne.w	801782e <_strtod_l+0xb26>
 80176ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80176ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80176d2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80176d6:	ec4b ab10 	vmov	d0, sl, fp
 80176da:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80176de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80176e2:	f001 ff1f 	bl	8019524 <__ulp>
 80176e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80176ea:	ec53 2b10 	vmov	r2, r3, d0
 80176ee:	f7e8 ff83 	bl	80005f8 <__aeabi_dmul>
 80176f2:	4652      	mov	r2, sl
 80176f4:	465b      	mov	r3, fp
 80176f6:	f7e8 fdc9 	bl	800028c <__adddf3>
 80176fa:	460b      	mov	r3, r1
 80176fc:	4981      	ldr	r1, [pc, #516]	; (8017904 <_strtod_l+0xbfc>)
 80176fe:	4a83      	ldr	r2, [pc, #524]	; (801790c <_strtod_l+0xc04>)
 8017700:	4019      	ands	r1, r3
 8017702:	4291      	cmp	r1, r2
 8017704:	4682      	mov	sl, r0
 8017706:	d95e      	bls.n	80177c6 <_strtod_l+0xabe>
 8017708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801770a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801770e:	4293      	cmp	r3, r2
 8017710:	d103      	bne.n	801771a <_strtod_l+0xa12>
 8017712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017714:	3301      	adds	r3, #1
 8017716:	f43f ad43 	beq.w	80171a0 <_strtod_l+0x498>
 801771a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8017918 <_strtod_l+0xc10>
 801771e:	f04f 3aff 	mov.w	sl, #4294967295
 8017722:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017724:	4620      	mov	r0, r4
 8017726:	f001 fbd1 	bl	8018ecc <_Bfree>
 801772a:	9907      	ldr	r1, [sp, #28]
 801772c:	4620      	mov	r0, r4
 801772e:	f001 fbcd 	bl	8018ecc <_Bfree>
 8017732:	4631      	mov	r1, r6
 8017734:	4620      	mov	r0, r4
 8017736:	f001 fbc9 	bl	8018ecc <_Bfree>
 801773a:	4629      	mov	r1, r5
 801773c:	4620      	mov	r0, r4
 801773e:	f001 fbc5 	bl	8018ecc <_Bfree>
 8017742:	e613      	b.n	801736c <_strtod_l+0x664>
 8017744:	f1ba 0f00 	cmp.w	sl, #0
 8017748:	d11b      	bne.n	8017782 <_strtod_l+0xa7a>
 801774a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801774e:	b9f3      	cbnz	r3, 801778e <_strtod_l+0xa86>
 8017750:	4b6b      	ldr	r3, [pc, #428]	; (8017900 <_strtod_l+0xbf8>)
 8017752:	2200      	movs	r2, #0
 8017754:	4640      	mov	r0, r8
 8017756:	4649      	mov	r1, r9
 8017758:	f7e9 f9c0 	bl	8000adc <__aeabi_dcmplt>
 801775c:	b9d0      	cbnz	r0, 8017794 <_strtod_l+0xa8c>
 801775e:	4640      	mov	r0, r8
 8017760:	4649      	mov	r1, r9
 8017762:	4b6b      	ldr	r3, [pc, #428]	; (8017910 <_strtod_l+0xc08>)
 8017764:	2200      	movs	r2, #0
 8017766:	f7e8 ff47 	bl	80005f8 <__aeabi_dmul>
 801776a:	4680      	mov	r8, r0
 801776c:	4689      	mov	r9, r1
 801776e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8017772:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8017776:	931b      	str	r3, [sp, #108]	; 0x6c
 8017778:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801777c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017780:	e79b      	b.n	80176ba <_strtod_l+0x9b2>
 8017782:	f1ba 0f01 	cmp.w	sl, #1
 8017786:	d102      	bne.n	801778e <_strtod_l+0xa86>
 8017788:	2f00      	cmp	r7, #0
 801778a:	f43f ad7e 	beq.w	801728a <_strtod_l+0x582>
 801778e:	4b61      	ldr	r3, [pc, #388]	; (8017914 <_strtod_l+0xc0c>)
 8017790:	2200      	movs	r2, #0
 8017792:	e78c      	b.n	80176ae <_strtod_l+0x9a6>
 8017794:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8017910 <_strtod_l+0xc08>
 8017798:	f04f 0800 	mov.w	r8, #0
 801779c:	e7e7      	b.n	801776e <_strtod_l+0xa66>
 801779e:	4b5c      	ldr	r3, [pc, #368]	; (8017910 <_strtod_l+0xc08>)
 80177a0:	4640      	mov	r0, r8
 80177a2:	4649      	mov	r1, r9
 80177a4:	2200      	movs	r2, #0
 80177a6:	f7e8 ff27 	bl	80005f8 <__aeabi_dmul>
 80177aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80177ac:	4680      	mov	r8, r0
 80177ae:	4689      	mov	r9, r1
 80177b0:	b933      	cbnz	r3, 80177c0 <_strtod_l+0xab8>
 80177b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80177b6:	9012      	str	r0, [sp, #72]	; 0x48
 80177b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80177ba:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80177be:	e7dd      	b.n	801777c <_strtod_l+0xa74>
 80177c0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80177c4:	e7f9      	b.n	80177ba <_strtod_l+0xab2>
 80177c6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80177ca:	9b04      	ldr	r3, [sp, #16]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d1a8      	bne.n	8017722 <_strtod_l+0xa1a>
 80177d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80177d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80177d6:	0d1b      	lsrs	r3, r3, #20
 80177d8:	051b      	lsls	r3, r3, #20
 80177da:	429a      	cmp	r2, r3
 80177dc:	d1a1      	bne.n	8017722 <_strtod_l+0xa1a>
 80177de:	4640      	mov	r0, r8
 80177e0:	4649      	mov	r1, r9
 80177e2:	f7e9 fa69 	bl	8000cb8 <__aeabi_d2lz>
 80177e6:	f7e8 fed9 	bl	800059c <__aeabi_l2d>
 80177ea:	4602      	mov	r2, r0
 80177ec:	460b      	mov	r3, r1
 80177ee:	4640      	mov	r0, r8
 80177f0:	4649      	mov	r1, r9
 80177f2:	f7e8 fd49 	bl	8000288 <__aeabi_dsub>
 80177f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80177f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80177fc:	ea43 030a 	orr.w	r3, r3, sl
 8017800:	4313      	orrs	r3, r2
 8017802:	4680      	mov	r8, r0
 8017804:	4689      	mov	r9, r1
 8017806:	d053      	beq.n	80178b0 <_strtod_l+0xba8>
 8017808:	a335      	add	r3, pc, #212	; (adr r3, 80178e0 <_strtod_l+0xbd8>)
 801780a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801780e:	f7e9 f965 	bl	8000adc <__aeabi_dcmplt>
 8017812:	2800      	cmp	r0, #0
 8017814:	f47f acce 	bne.w	80171b4 <_strtod_l+0x4ac>
 8017818:	a333      	add	r3, pc, #204	; (adr r3, 80178e8 <_strtod_l+0xbe0>)
 801781a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801781e:	4640      	mov	r0, r8
 8017820:	4649      	mov	r1, r9
 8017822:	f7e9 f979 	bl	8000b18 <__aeabi_dcmpgt>
 8017826:	2800      	cmp	r0, #0
 8017828:	f43f af7b 	beq.w	8017722 <_strtod_l+0xa1a>
 801782c:	e4c2      	b.n	80171b4 <_strtod_l+0x4ac>
 801782e:	9b04      	ldr	r3, [sp, #16]
 8017830:	b333      	cbz	r3, 8017880 <_strtod_l+0xb78>
 8017832:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017834:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017838:	d822      	bhi.n	8017880 <_strtod_l+0xb78>
 801783a:	a32d      	add	r3, pc, #180	; (adr r3, 80178f0 <_strtod_l+0xbe8>)
 801783c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017840:	4640      	mov	r0, r8
 8017842:	4649      	mov	r1, r9
 8017844:	f7e9 f954 	bl	8000af0 <__aeabi_dcmple>
 8017848:	b1a0      	cbz	r0, 8017874 <_strtod_l+0xb6c>
 801784a:	4649      	mov	r1, r9
 801784c:	4640      	mov	r0, r8
 801784e:	f7e9 f9ab 	bl	8000ba8 <__aeabi_d2uiz>
 8017852:	2801      	cmp	r0, #1
 8017854:	bf38      	it	cc
 8017856:	2001      	movcc	r0, #1
 8017858:	f7e8 fe54 	bl	8000504 <__aeabi_ui2d>
 801785c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801785e:	4680      	mov	r8, r0
 8017860:	4689      	mov	r9, r1
 8017862:	bb13      	cbnz	r3, 80178aa <_strtod_l+0xba2>
 8017864:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017868:	9014      	str	r0, [sp, #80]	; 0x50
 801786a:	9315      	str	r3, [sp, #84]	; 0x54
 801786c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017870:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017874:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017876:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017878:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801787c:	1a9b      	subs	r3, r3, r2
 801787e:	930d      	str	r3, [sp, #52]	; 0x34
 8017880:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017884:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017888:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801788c:	f001 fe4a 	bl	8019524 <__ulp>
 8017890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017894:	ec53 2b10 	vmov	r2, r3, d0
 8017898:	f7e8 feae 	bl	80005f8 <__aeabi_dmul>
 801789c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80178a0:	f7e8 fcf4 	bl	800028c <__adddf3>
 80178a4:	4682      	mov	sl, r0
 80178a6:	468b      	mov	fp, r1
 80178a8:	e78f      	b.n	80177ca <_strtod_l+0xac2>
 80178aa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80178ae:	e7dd      	b.n	801786c <_strtod_l+0xb64>
 80178b0:	a311      	add	r3, pc, #68	; (adr r3, 80178f8 <_strtod_l+0xbf0>)
 80178b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178b6:	f7e9 f911 	bl	8000adc <__aeabi_dcmplt>
 80178ba:	e7b4      	b.n	8017826 <_strtod_l+0xb1e>
 80178bc:	2300      	movs	r3, #0
 80178be:	930e      	str	r3, [sp, #56]	; 0x38
 80178c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80178c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80178c4:	6013      	str	r3, [r2, #0]
 80178c6:	f7ff ba65 	b.w	8016d94 <_strtod_l+0x8c>
 80178ca:	2b65      	cmp	r3, #101	; 0x65
 80178cc:	f43f ab5d 	beq.w	8016f8a <_strtod_l+0x282>
 80178d0:	2b45      	cmp	r3, #69	; 0x45
 80178d2:	f43f ab5a 	beq.w	8016f8a <_strtod_l+0x282>
 80178d6:	2201      	movs	r2, #1
 80178d8:	f7ff bb92 	b.w	8017000 <_strtod_l+0x2f8>
 80178dc:	f3af 8000 	nop.w
 80178e0:	94a03595 	.word	0x94a03595
 80178e4:	3fdfffff 	.word	0x3fdfffff
 80178e8:	35afe535 	.word	0x35afe535
 80178ec:	3fe00000 	.word	0x3fe00000
 80178f0:	ffc00000 	.word	0xffc00000
 80178f4:	41dfffff 	.word	0x41dfffff
 80178f8:	94a03595 	.word	0x94a03595
 80178fc:	3fcfffff 	.word	0x3fcfffff
 8017900:	3ff00000 	.word	0x3ff00000
 8017904:	7ff00000 	.word	0x7ff00000
 8017908:	7fe00000 	.word	0x7fe00000
 801790c:	7c9fffff 	.word	0x7c9fffff
 8017910:	3fe00000 	.word	0x3fe00000
 8017914:	bff00000 	.word	0xbff00000
 8017918:	7fefffff 	.word	0x7fefffff

0801791c <_strtod_r>:
 801791c:	4b01      	ldr	r3, [pc, #4]	; (8017924 <_strtod_r+0x8>)
 801791e:	f7ff b9f3 	b.w	8016d08 <_strtod_l>
 8017922:	bf00      	nop
 8017924:	20002278 	.word	0x20002278

08017928 <_strtol_l.isra.0>:
 8017928:	2b01      	cmp	r3, #1
 801792a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801792e:	d001      	beq.n	8017934 <_strtol_l.isra.0+0xc>
 8017930:	2b24      	cmp	r3, #36	; 0x24
 8017932:	d906      	bls.n	8017942 <_strtol_l.isra.0+0x1a>
 8017934:	f7fe f9d2 	bl	8015cdc <__errno>
 8017938:	2316      	movs	r3, #22
 801793a:	6003      	str	r3, [r0, #0]
 801793c:	2000      	movs	r0, #0
 801793e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017942:	4f3a      	ldr	r7, [pc, #232]	; (8017a2c <_strtol_l.isra.0+0x104>)
 8017944:	468e      	mov	lr, r1
 8017946:	4676      	mov	r6, lr
 8017948:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801794c:	5de5      	ldrb	r5, [r4, r7]
 801794e:	f015 0508 	ands.w	r5, r5, #8
 8017952:	d1f8      	bne.n	8017946 <_strtol_l.isra.0+0x1e>
 8017954:	2c2d      	cmp	r4, #45	; 0x2d
 8017956:	d134      	bne.n	80179c2 <_strtol_l.isra.0+0x9a>
 8017958:	f89e 4000 	ldrb.w	r4, [lr]
 801795c:	f04f 0801 	mov.w	r8, #1
 8017960:	f106 0e02 	add.w	lr, r6, #2
 8017964:	2b00      	cmp	r3, #0
 8017966:	d05c      	beq.n	8017a22 <_strtol_l.isra.0+0xfa>
 8017968:	2b10      	cmp	r3, #16
 801796a:	d10c      	bne.n	8017986 <_strtol_l.isra.0+0x5e>
 801796c:	2c30      	cmp	r4, #48	; 0x30
 801796e:	d10a      	bne.n	8017986 <_strtol_l.isra.0+0x5e>
 8017970:	f89e 4000 	ldrb.w	r4, [lr]
 8017974:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8017978:	2c58      	cmp	r4, #88	; 0x58
 801797a:	d14d      	bne.n	8017a18 <_strtol_l.isra.0+0xf0>
 801797c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8017980:	2310      	movs	r3, #16
 8017982:	f10e 0e02 	add.w	lr, lr, #2
 8017986:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801798a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801798e:	2600      	movs	r6, #0
 8017990:	fbbc f9f3 	udiv	r9, ip, r3
 8017994:	4635      	mov	r5, r6
 8017996:	fb03 ca19 	mls	sl, r3, r9, ip
 801799a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801799e:	2f09      	cmp	r7, #9
 80179a0:	d818      	bhi.n	80179d4 <_strtol_l.isra.0+0xac>
 80179a2:	463c      	mov	r4, r7
 80179a4:	42a3      	cmp	r3, r4
 80179a6:	dd24      	ble.n	80179f2 <_strtol_l.isra.0+0xca>
 80179a8:	2e00      	cmp	r6, #0
 80179aa:	db1f      	blt.n	80179ec <_strtol_l.isra.0+0xc4>
 80179ac:	45a9      	cmp	r9, r5
 80179ae:	d31d      	bcc.n	80179ec <_strtol_l.isra.0+0xc4>
 80179b0:	d101      	bne.n	80179b6 <_strtol_l.isra.0+0x8e>
 80179b2:	45a2      	cmp	sl, r4
 80179b4:	db1a      	blt.n	80179ec <_strtol_l.isra.0+0xc4>
 80179b6:	fb05 4503 	mla	r5, r5, r3, r4
 80179ba:	2601      	movs	r6, #1
 80179bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80179c0:	e7eb      	b.n	801799a <_strtol_l.isra.0+0x72>
 80179c2:	2c2b      	cmp	r4, #43	; 0x2b
 80179c4:	bf08      	it	eq
 80179c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80179ca:	46a8      	mov	r8, r5
 80179cc:	bf08      	it	eq
 80179ce:	f106 0e02 	addeq.w	lr, r6, #2
 80179d2:	e7c7      	b.n	8017964 <_strtol_l.isra.0+0x3c>
 80179d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80179d8:	2f19      	cmp	r7, #25
 80179da:	d801      	bhi.n	80179e0 <_strtol_l.isra.0+0xb8>
 80179dc:	3c37      	subs	r4, #55	; 0x37
 80179de:	e7e1      	b.n	80179a4 <_strtol_l.isra.0+0x7c>
 80179e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80179e4:	2f19      	cmp	r7, #25
 80179e6:	d804      	bhi.n	80179f2 <_strtol_l.isra.0+0xca>
 80179e8:	3c57      	subs	r4, #87	; 0x57
 80179ea:	e7db      	b.n	80179a4 <_strtol_l.isra.0+0x7c>
 80179ec:	f04f 36ff 	mov.w	r6, #4294967295
 80179f0:	e7e4      	b.n	80179bc <_strtol_l.isra.0+0x94>
 80179f2:	2e00      	cmp	r6, #0
 80179f4:	da05      	bge.n	8017a02 <_strtol_l.isra.0+0xda>
 80179f6:	2322      	movs	r3, #34	; 0x22
 80179f8:	6003      	str	r3, [r0, #0]
 80179fa:	4665      	mov	r5, ip
 80179fc:	b942      	cbnz	r2, 8017a10 <_strtol_l.isra.0+0xe8>
 80179fe:	4628      	mov	r0, r5
 8017a00:	e79d      	b.n	801793e <_strtol_l.isra.0+0x16>
 8017a02:	f1b8 0f00 	cmp.w	r8, #0
 8017a06:	d000      	beq.n	8017a0a <_strtol_l.isra.0+0xe2>
 8017a08:	426d      	negs	r5, r5
 8017a0a:	2a00      	cmp	r2, #0
 8017a0c:	d0f7      	beq.n	80179fe <_strtol_l.isra.0+0xd6>
 8017a0e:	b10e      	cbz	r6, 8017a14 <_strtol_l.isra.0+0xec>
 8017a10:	f10e 31ff 	add.w	r1, lr, #4294967295
 8017a14:	6011      	str	r1, [r2, #0]
 8017a16:	e7f2      	b.n	80179fe <_strtol_l.isra.0+0xd6>
 8017a18:	2430      	movs	r4, #48	; 0x30
 8017a1a:	2b00      	cmp	r3, #0
 8017a1c:	d1b3      	bne.n	8017986 <_strtol_l.isra.0+0x5e>
 8017a1e:	2308      	movs	r3, #8
 8017a20:	e7b1      	b.n	8017986 <_strtol_l.isra.0+0x5e>
 8017a22:	2c30      	cmp	r4, #48	; 0x30
 8017a24:	d0a4      	beq.n	8017970 <_strtol_l.isra.0+0x48>
 8017a26:	230a      	movs	r3, #10
 8017a28:	e7ad      	b.n	8017986 <_strtol_l.isra.0+0x5e>
 8017a2a:	bf00      	nop
 8017a2c:	0801c379 	.word	0x0801c379

08017a30 <_strtol_r>:
 8017a30:	f7ff bf7a 	b.w	8017928 <_strtol_l.isra.0>

08017a34 <quorem>:
 8017a34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a38:	6903      	ldr	r3, [r0, #16]
 8017a3a:	690c      	ldr	r4, [r1, #16]
 8017a3c:	42a3      	cmp	r3, r4
 8017a3e:	4607      	mov	r7, r0
 8017a40:	f2c0 8081 	blt.w	8017b46 <quorem+0x112>
 8017a44:	3c01      	subs	r4, #1
 8017a46:	f101 0814 	add.w	r8, r1, #20
 8017a4a:	f100 0514 	add.w	r5, r0, #20
 8017a4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017a52:	9301      	str	r3, [sp, #4]
 8017a54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017a58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017a5c:	3301      	adds	r3, #1
 8017a5e:	429a      	cmp	r2, r3
 8017a60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017a64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017a68:	fbb2 f6f3 	udiv	r6, r2, r3
 8017a6c:	d331      	bcc.n	8017ad2 <quorem+0x9e>
 8017a6e:	f04f 0e00 	mov.w	lr, #0
 8017a72:	4640      	mov	r0, r8
 8017a74:	46ac      	mov	ip, r5
 8017a76:	46f2      	mov	sl, lr
 8017a78:	f850 2b04 	ldr.w	r2, [r0], #4
 8017a7c:	b293      	uxth	r3, r2
 8017a7e:	fb06 e303 	mla	r3, r6, r3, lr
 8017a82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8017a86:	b29b      	uxth	r3, r3
 8017a88:	ebaa 0303 	sub.w	r3, sl, r3
 8017a8c:	0c12      	lsrs	r2, r2, #16
 8017a8e:	f8dc a000 	ldr.w	sl, [ip]
 8017a92:	fb06 e202 	mla	r2, r6, r2, lr
 8017a96:	fa13 f38a 	uxtah	r3, r3, sl
 8017a9a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017a9e:	fa1f fa82 	uxth.w	sl, r2
 8017aa2:	f8dc 2000 	ldr.w	r2, [ip]
 8017aa6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8017aaa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017aae:	b29b      	uxth	r3, r3
 8017ab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017ab4:	4581      	cmp	r9, r0
 8017ab6:	f84c 3b04 	str.w	r3, [ip], #4
 8017aba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017abe:	d2db      	bcs.n	8017a78 <quorem+0x44>
 8017ac0:	f855 300b 	ldr.w	r3, [r5, fp]
 8017ac4:	b92b      	cbnz	r3, 8017ad2 <quorem+0x9e>
 8017ac6:	9b01      	ldr	r3, [sp, #4]
 8017ac8:	3b04      	subs	r3, #4
 8017aca:	429d      	cmp	r5, r3
 8017acc:	461a      	mov	r2, r3
 8017ace:	d32e      	bcc.n	8017b2e <quorem+0xfa>
 8017ad0:	613c      	str	r4, [r7, #16]
 8017ad2:	4638      	mov	r0, r7
 8017ad4:	f001 fc82 	bl	80193dc <__mcmp>
 8017ad8:	2800      	cmp	r0, #0
 8017ada:	db24      	blt.n	8017b26 <quorem+0xf2>
 8017adc:	3601      	adds	r6, #1
 8017ade:	4628      	mov	r0, r5
 8017ae0:	f04f 0c00 	mov.w	ip, #0
 8017ae4:	f858 2b04 	ldr.w	r2, [r8], #4
 8017ae8:	f8d0 e000 	ldr.w	lr, [r0]
 8017aec:	b293      	uxth	r3, r2
 8017aee:	ebac 0303 	sub.w	r3, ip, r3
 8017af2:	0c12      	lsrs	r2, r2, #16
 8017af4:	fa13 f38e 	uxtah	r3, r3, lr
 8017af8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017afc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017b00:	b29b      	uxth	r3, r3
 8017b02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017b06:	45c1      	cmp	r9, r8
 8017b08:	f840 3b04 	str.w	r3, [r0], #4
 8017b0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017b10:	d2e8      	bcs.n	8017ae4 <quorem+0xb0>
 8017b12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017b16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017b1a:	b922      	cbnz	r2, 8017b26 <quorem+0xf2>
 8017b1c:	3b04      	subs	r3, #4
 8017b1e:	429d      	cmp	r5, r3
 8017b20:	461a      	mov	r2, r3
 8017b22:	d30a      	bcc.n	8017b3a <quorem+0x106>
 8017b24:	613c      	str	r4, [r7, #16]
 8017b26:	4630      	mov	r0, r6
 8017b28:	b003      	add	sp, #12
 8017b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b2e:	6812      	ldr	r2, [r2, #0]
 8017b30:	3b04      	subs	r3, #4
 8017b32:	2a00      	cmp	r2, #0
 8017b34:	d1cc      	bne.n	8017ad0 <quorem+0x9c>
 8017b36:	3c01      	subs	r4, #1
 8017b38:	e7c7      	b.n	8017aca <quorem+0x96>
 8017b3a:	6812      	ldr	r2, [r2, #0]
 8017b3c:	3b04      	subs	r3, #4
 8017b3e:	2a00      	cmp	r2, #0
 8017b40:	d1f0      	bne.n	8017b24 <quorem+0xf0>
 8017b42:	3c01      	subs	r4, #1
 8017b44:	e7eb      	b.n	8017b1e <quorem+0xea>
 8017b46:	2000      	movs	r0, #0
 8017b48:	e7ee      	b.n	8017b28 <quorem+0xf4>
 8017b4a:	0000      	movs	r0, r0
 8017b4c:	0000      	movs	r0, r0
	...

08017b50 <_dtoa_r>:
 8017b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b54:	ed2d 8b02 	vpush	{d8}
 8017b58:	ec57 6b10 	vmov	r6, r7, d0
 8017b5c:	b095      	sub	sp, #84	; 0x54
 8017b5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017b60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017b64:	9105      	str	r1, [sp, #20]
 8017b66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8017b6a:	4604      	mov	r4, r0
 8017b6c:	9209      	str	r2, [sp, #36]	; 0x24
 8017b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8017b70:	b975      	cbnz	r5, 8017b90 <_dtoa_r+0x40>
 8017b72:	2010      	movs	r0, #16
 8017b74:	f7fe f8dc 	bl	8015d30 <malloc>
 8017b78:	4602      	mov	r2, r0
 8017b7a:	6260      	str	r0, [r4, #36]	; 0x24
 8017b7c:	b920      	cbnz	r0, 8017b88 <_dtoa_r+0x38>
 8017b7e:	4bb2      	ldr	r3, [pc, #712]	; (8017e48 <_dtoa_r+0x2f8>)
 8017b80:	21ea      	movs	r1, #234	; 0xea
 8017b82:	48b2      	ldr	r0, [pc, #712]	; (8017e4c <_dtoa_r+0x2fc>)
 8017b84:	f001 ffb0 	bl	8019ae8 <__assert_func>
 8017b88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017b8c:	6005      	str	r5, [r0, #0]
 8017b8e:	60c5      	str	r5, [r0, #12]
 8017b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017b92:	6819      	ldr	r1, [r3, #0]
 8017b94:	b151      	cbz	r1, 8017bac <_dtoa_r+0x5c>
 8017b96:	685a      	ldr	r2, [r3, #4]
 8017b98:	604a      	str	r2, [r1, #4]
 8017b9a:	2301      	movs	r3, #1
 8017b9c:	4093      	lsls	r3, r2
 8017b9e:	608b      	str	r3, [r1, #8]
 8017ba0:	4620      	mov	r0, r4
 8017ba2:	f001 f993 	bl	8018ecc <_Bfree>
 8017ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017ba8:	2200      	movs	r2, #0
 8017baa:	601a      	str	r2, [r3, #0]
 8017bac:	1e3b      	subs	r3, r7, #0
 8017bae:	bfb9      	ittee	lt
 8017bb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017bb4:	9303      	strlt	r3, [sp, #12]
 8017bb6:	2300      	movge	r3, #0
 8017bb8:	f8c8 3000 	strge.w	r3, [r8]
 8017bbc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8017bc0:	4ba3      	ldr	r3, [pc, #652]	; (8017e50 <_dtoa_r+0x300>)
 8017bc2:	bfbc      	itt	lt
 8017bc4:	2201      	movlt	r2, #1
 8017bc6:	f8c8 2000 	strlt.w	r2, [r8]
 8017bca:	ea33 0309 	bics.w	r3, r3, r9
 8017bce:	d11b      	bne.n	8017c08 <_dtoa_r+0xb8>
 8017bd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017bd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8017bd6:	6013      	str	r3, [r2, #0]
 8017bd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017bdc:	4333      	orrs	r3, r6
 8017bde:	f000 857a 	beq.w	80186d6 <_dtoa_r+0xb86>
 8017be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017be4:	b963      	cbnz	r3, 8017c00 <_dtoa_r+0xb0>
 8017be6:	4b9b      	ldr	r3, [pc, #620]	; (8017e54 <_dtoa_r+0x304>)
 8017be8:	e024      	b.n	8017c34 <_dtoa_r+0xe4>
 8017bea:	4b9b      	ldr	r3, [pc, #620]	; (8017e58 <_dtoa_r+0x308>)
 8017bec:	9300      	str	r3, [sp, #0]
 8017bee:	3308      	adds	r3, #8
 8017bf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017bf2:	6013      	str	r3, [r2, #0]
 8017bf4:	9800      	ldr	r0, [sp, #0]
 8017bf6:	b015      	add	sp, #84	; 0x54
 8017bf8:	ecbd 8b02 	vpop	{d8}
 8017bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c00:	4b94      	ldr	r3, [pc, #592]	; (8017e54 <_dtoa_r+0x304>)
 8017c02:	9300      	str	r3, [sp, #0]
 8017c04:	3303      	adds	r3, #3
 8017c06:	e7f3      	b.n	8017bf0 <_dtoa_r+0xa0>
 8017c08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017c0c:	2200      	movs	r2, #0
 8017c0e:	ec51 0b17 	vmov	r0, r1, d7
 8017c12:	2300      	movs	r3, #0
 8017c14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8017c18:	f7e8 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 8017c1c:	4680      	mov	r8, r0
 8017c1e:	b158      	cbz	r0, 8017c38 <_dtoa_r+0xe8>
 8017c20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017c22:	2301      	movs	r3, #1
 8017c24:	6013      	str	r3, [r2, #0]
 8017c26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	f000 8551 	beq.w	80186d0 <_dtoa_r+0xb80>
 8017c2e:	488b      	ldr	r0, [pc, #556]	; (8017e5c <_dtoa_r+0x30c>)
 8017c30:	6018      	str	r0, [r3, #0]
 8017c32:	1e43      	subs	r3, r0, #1
 8017c34:	9300      	str	r3, [sp, #0]
 8017c36:	e7dd      	b.n	8017bf4 <_dtoa_r+0xa4>
 8017c38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017c3c:	aa12      	add	r2, sp, #72	; 0x48
 8017c3e:	a913      	add	r1, sp, #76	; 0x4c
 8017c40:	4620      	mov	r0, r4
 8017c42:	f001 fceb 	bl	801961c <__d2b>
 8017c46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017c4a:	4683      	mov	fp, r0
 8017c4c:	2d00      	cmp	r5, #0
 8017c4e:	d07c      	beq.n	8017d4a <_dtoa_r+0x1fa>
 8017c50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017c52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8017c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017c5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8017c5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8017c62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8017c66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017c6a:	4b7d      	ldr	r3, [pc, #500]	; (8017e60 <_dtoa_r+0x310>)
 8017c6c:	2200      	movs	r2, #0
 8017c6e:	4630      	mov	r0, r6
 8017c70:	4639      	mov	r1, r7
 8017c72:	f7e8 fb09 	bl	8000288 <__aeabi_dsub>
 8017c76:	a36e      	add	r3, pc, #440	; (adr r3, 8017e30 <_dtoa_r+0x2e0>)
 8017c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c7c:	f7e8 fcbc 	bl	80005f8 <__aeabi_dmul>
 8017c80:	a36d      	add	r3, pc, #436	; (adr r3, 8017e38 <_dtoa_r+0x2e8>)
 8017c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c86:	f7e8 fb01 	bl	800028c <__adddf3>
 8017c8a:	4606      	mov	r6, r0
 8017c8c:	4628      	mov	r0, r5
 8017c8e:	460f      	mov	r7, r1
 8017c90:	f7e8 fc48 	bl	8000524 <__aeabi_i2d>
 8017c94:	a36a      	add	r3, pc, #424	; (adr r3, 8017e40 <_dtoa_r+0x2f0>)
 8017c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c9a:	f7e8 fcad 	bl	80005f8 <__aeabi_dmul>
 8017c9e:	4602      	mov	r2, r0
 8017ca0:	460b      	mov	r3, r1
 8017ca2:	4630      	mov	r0, r6
 8017ca4:	4639      	mov	r1, r7
 8017ca6:	f7e8 faf1 	bl	800028c <__adddf3>
 8017caa:	4606      	mov	r6, r0
 8017cac:	460f      	mov	r7, r1
 8017cae:	f7e8 ff53 	bl	8000b58 <__aeabi_d2iz>
 8017cb2:	2200      	movs	r2, #0
 8017cb4:	4682      	mov	sl, r0
 8017cb6:	2300      	movs	r3, #0
 8017cb8:	4630      	mov	r0, r6
 8017cba:	4639      	mov	r1, r7
 8017cbc:	f7e8 ff0e 	bl	8000adc <__aeabi_dcmplt>
 8017cc0:	b148      	cbz	r0, 8017cd6 <_dtoa_r+0x186>
 8017cc2:	4650      	mov	r0, sl
 8017cc4:	f7e8 fc2e 	bl	8000524 <__aeabi_i2d>
 8017cc8:	4632      	mov	r2, r6
 8017cca:	463b      	mov	r3, r7
 8017ccc:	f7e8 fefc 	bl	8000ac8 <__aeabi_dcmpeq>
 8017cd0:	b908      	cbnz	r0, 8017cd6 <_dtoa_r+0x186>
 8017cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017cd6:	f1ba 0f16 	cmp.w	sl, #22
 8017cda:	d854      	bhi.n	8017d86 <_dtoa_r+0x236>
 8017cdc:	4b61      	ldr	r3, [pc, #388]	; (8017e64 <_dtoa_r+0x314>)
 8017cde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ce6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017cea:	f7e8 fef7 	bl	8000adc <__aeabi_dcmplt>
 8017cee:	2800      	cmp	r0, #0
 8017cf0:	d04b      	beq.n	8017d8a <_dtoa_r+0x23a>
 8017cf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017cf6:	2300      	movs	r3, #0
 8017cf8:	930e      	str	r3, [sp, #56]	; 0x38
 8017cfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017cfc:	1b5d      	subs	r5, r3, r5
 8017cfe:	1e6b      	subs	r3, r5, #1
 8017d00:	9304      	str	r3, [sp, #16]
 8017d02:	bf43      	ittte	mi
 8017d04:	2300      	movmi	r3, #0
 8017d06:	f1c5 0801 	rsbmi	r8, r5, #1
 8017d0a:	9304      	strmi	r3, [sp, #16]
 8017d0c:	f04f 0800 	movpl.w	r8, #0
 8017d10:	f1ba 0f00 	cmp.w	sl, #0
 8017d14:	db3b      	blt.n	8017d8e <_dtoa_r+0x23e>
 8017d16:	9b04      	ldr	r3, [sp, #16]
 8017d18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8017d1c:	4453      	add	r3, sl
 8017d1e:	9304      	str	r3, [sp, #16]
 8017d20:	2300      	movs	r3, #0
 8017d22:	9306      	str	r3, [sp, #24]
 8017d24:	9b05      	ldr	r3, [sp, #20]
 8017d26:	2b09      	cmp	r3, #9
 8017d28:	d869      	bhi.n	8017dfe <_dtoa_r+0x2ae>
 8017d2a:	2b05      	cmp	r3, #5
 8017d2c:	bfc4      	itt	gt
 8017d2e:	3b04      	subgt	r3, #4
 8017d30:	9305      	strgt	r3, [sp, #20]
 8017d32:	9b05      	ldr	r3, [sp, #20]
 8017d34:	f1a3 0302 	sub.w	r3, r3, #2
 8017d38:	bfcc      	ite	gt
 8017d3a:	2500      	movgt	r5, #0
 8017d3c:	2501      	movle	r5, #1
 8017d3e:	2b03      	cmp	r3, #3
 8017d40:	d869      	bhi.n	8017e16 <_dtoa_r+0x2c6>
 8017d42:	e8df f003 	tbb	[pc, r3]
 8017d46:	4e2c      	.short	0x4e2c
 8017d48:	5a4c      	.short	0x5a4c
 8017d4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8017d4e:	441d      	add	r5, r3
 8017d50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8017d54:	2b20      	cmp	r3, #32
 8017d56:	bfc1      	itttt	gt
 8017d58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017d5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8017d60:	fa09 f303 	lslgt.w	r3, r9, r3
 8017d64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017d68:	bfda      	itte	le
 8017d6a:	f1c3 0320 	rsble	r3, r3, #32
 8017d6e:	fa06 f003 	lslle.w	r0, r6, r3
 8017d72:	4318      	orrgt	r0, r3
 8017d74:	f7e8 fbc6 	bl	8000504 <__aeabi_ui2d>
 8017d78:	2301      	movs	r3, #1
 8017d7a:	4606      	mov	r6, r0
 8017d7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8017d80:	3d01      	subs	r5, #1
 8017d82:	9310      	str	r3, [sp, #64]	; 0x40
 8017d84:	e771      	b.n	8017c6a <_dtoa_r+0x11a>
 8017d86:	2301      	movs	r3, #1
 8017d88:	e7b6      	b.n	8017cf8 <_dtoa_r+0x1a8>
 8017d8a:	900e      	str	r0, [sp, #56]	; 0x38
 8017d8c:	e7b5      	b.n	8017cfa <_dtoa_r+0x1aa>
 8017d8e:	f1ca 0300 	rsb	r3, sl, #0
 8017d92:	9306      	str	r3, [sp, #24]
 8017d94:	2300      	movs	r3, #0
 8017d96:	eba8 080a 	sub.w	r8, r8, sl
 8017d9a:	930d      	str	r3, [sp, #52]	; 0x34
 8017d9c:	e7c2      	b.n	8017d24 <_dtoa_r+0x1d4>
 8017d9e:	2300      	movs	r3, #0
 8017da0:	9308      	str	r3, [sp, #32]
 8017da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	dc39      	bgt.n	8017e1c <_dtoa_r+0x2cc>
 8017da8:	f04f 0901 	mov.w	r9, #1
 8017dac:	f8cd 9004 	str.w	r9, [sp, #4]
 8017db0:	464b      	mov	r3, r9
 8017db2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8017db6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8017db8:	2200      	movs	r2, #0
 8017dba:	6042      	str	r2, [r0, #4]
 8017dbc:	2204      	movs	r2, #4
 8017dbe:	f102 0614 	add.w	r6, r2, #20
 8017dc2:	429e      	cmp	r6, r3
 8017dc4:	6841      	ldr	r1, [r0, #4]
 8017dc6:	d92f      	bls.n	8017e28 <_dtoa_r+0x2d8>
 8017dc8:	4620      	mov	r0, r4
 8017dca:	f001 f83f 	bl	8018e4c <_Balloc>
 8017dce:	9000      	str	r0, [sp, #0]
 8017dd0:	2800      	cmp	r0, #0
 8017dd2:	d14b      	bne.n	8017e6c <_dtoa_r+0x31c>
 8017dd4:	4b24      	ldr	r3, [pc, #144]	; (8017e68 <_dtoa_r+0x318>)
 8017dd6:	4602      	mov	r2, r0
 8017dd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8017ddc:	e6d1      	b.n	8017b82 <_dtoa_r+0x32>
 8017dde:	2301      	movs	r3, #1
 8017de0:	e7de      	b.n	8017da0 <_dtoa_r+0x250>
 8017de2:	2300      	movs	r3, #0
 8017de4:	9308      	str	r3, [sp, #32]
 8017de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017de8:	eb0a 0903 	add.w	r9, sl, r3
 8017dec:	f109 0301 	add.w	r3, r9, #1
 8017df0:	2b01      	cmp	r3, #1
 8017df2:	9301      	str	r3, [sp, #4]
 8017df4:	bfb8      	it	lt
 8017df6:	2301      	movlt	r3, #1
 8017df8:	e7dd      	b.n	8017db6 <_dtoa_r+0x266>
 8017dfa:	2301      	movs	r3, #1
 8017dfc:	e7f2      	b.n	8017de4 <_dtoa_r+0x294>
 8017dfe:	2501      	movs	r5, #1
 8017e00:	2300      	movs	r3, #0
 8017e02:	9305      	str	r3, [sp, #20]
 8017e04:	9508      	str	r5, [sp, #32]
 8017e06:	f04f 39ff 	mov.w	r9, #4294967295
 8017e0a:	2200      	movs	r2, #0
 8017e0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8017e10:	2312      	movs	r3, #18
 8017e12:	9209      	str	r2, [sp, #36]	; 0x24
 8017e14:	e7cf      	b.n	8017db6 <_dtoa_r+0x266>
 8017e16:	2301      	movs	r3, #1
 8017e18:	9308      	str	r3, [sp, #32]
 8017e1a:	e7f4      	b.n	8017e06 <_dtoa_r+0x2b6>
 8017e1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8017e20:	f8cd 9004 	str.w	r9, [sp, #4]
 8017e24:	464b      	mov	r3, r9
 8017e26:	e7c6      	b.n	8017db6 <_dtoa_r+0x266>
 8017e28:	3101      	adds	r1, #1
 8017e2a:	6041      	str	r1, [r0, #4]
 8017e2c:	0052      	lsls	r2, r2, #1
 8017e2e:	e7c6      	b.n	8017dbe <_dtoa_r+0x26e>
 8017e30:	636f4361 	.word	0x636f4361
 8017e34:	3fd287a7 	.word	0x3fd287a7
 8017e38:	8b60c8b3 	.word	0x8b60c8b3
 8017e3c:	3fc68a28 	.word	0x3fc68a28
 8017e40:	509f79fb 	.word	0x509f79fb
 8017e44:	3fd34413 	.word	0x3fd34413
 8017e48:	0801c486 	.word	0x0801c486
 8017e4c:	0801c49d 	.word	0x0801c49d
 8017e50:	7ff00000 	.word	0x7ff00000
 8017e54:	0801c482 	.word	0x0801c482
 8017e58:	0801c479 	.word	0x0801c479
 8017e5c:	0801c2fd 	.word	0x0801c2fd
 8017e60:	3ff80000 	.word	0x3ff80000
 8017e64:	0801c618 	.word	0x0801c618
 8017e68:	0801c4fc 	.word	0x0801c4fc
 8017e6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017e6e:	9a00      	ldr	r2, [sp, #0]
 8017e70:	601a      	str	r2, [r3, #0]
 8017e72:	9b01      	ldr	r3, [sp, #4]
 8017e74:	2b0e      	cmp	r3, #14
 8017e76:	f200 80ad 	bhi.w	8017fd4 <_dtoa_r+0x484>
 8017e7a:	2d00      	cmp	r5, #0
 8017e7c:	f000 80aa 	beq.w	8017fd4 <_dtoa_r+0x484>
 8017e80:	f1ba 0f00 	cmp.w	sl, #0
 8017e84:	dd36      	ble.n	8017ef4 <_dtoa_r+0x3a4>
 8017e86:	4ac3      	ldr	r2, [pc, #780]	; (8018194 <_dtoa_r+0x644>)
 8017e88:	f00a 030f 	and.w	r3, sl, #15
 8017e8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017e90:	ed93 7b00 	vldr	d7, [r3]
 8017e94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8017e98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8017e9c:	eeb0 8a47 	vmov.f32	s16, s14
 8017ea0:	eef0 8a67 	vmov.f32	s17, s15
 8017ea4:	d016      	beq.n	8017ed4 <_dtoa_r+0x384>
 8017ea6:	4bbc      	ldr	r3, [pc, #752]	; (8018198 <_dtoa_r+0x648>)
 8017ea8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017eac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017eb0:	f7e8 fccc 	bl	800084c <__aeabi_ddiv>
 8017eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017eb8:	f007 070f 	and.w	r7, r7, #15
 8017ebc:	2503      	movs	r5, #3
 8017ebe:	4eb6      	ldr	r6, [pc, #728]	; (8018198 <_dtoa_r+0x648>)
 8017ec0:	b957      	cbnz	r7, 8017ed8 <_dtoa_r+0x388>
 8017ec2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017ec6:	ec53 2b18 	vmov	r2, r3, d8
 8017eca:	f7e8 fcbf 	bl	800084c <__aeabi_ddiv>
 8017ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017ed2:	e029      	b.n	8017f28 <_dtoa_r+0x3d8>
 8017ed4:	2502      	movs	r5, #2
 8017ed6:	e7f2      	b.n	8017ebe <_dtoa_r+0x36e>
 8017ed8:	07f9      	lsls	r1, r7, #31
 8017eda:	d508      	bpl.n	8017eee <_dtoa_r+0x39e>
 8017edc:	ec51 0b18 	vmov	r0, r1, d8
 8017ee0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017ee4:	f7e8 fb88 	bl	80005f8 <__aeabi_dmul>
 8017ee8:	ec41 0b18 	vmov	d8, r0, r1
 8017eec:	3501      	adds	r5, #1
 8017eee:	107f      	asrs	r7, r7, #1
 8017ef0:	3608      	adds	r6, #8
 8017ef2:	e7e5      	b.n	8017ec0 <_dtoa_r+0x370>
 8017ef4:	f000 80a6 	beq.w	8018044 <_dtoa_r+0x4f4>
 8017ef8:	f1ca 0600 	rsb	r6, sl, #0
 8017efc:	4ba5      	ldr	r3, [pc, #660]	; (8018194 <_dtoa_r+0x644>)
 8017efe:	4fa6      	ldr	r7, [pc, #664]	; (8018198 <_dtoa_r+0x648>)
 8017f00:	f006 020f 	and.w	r2, r6, #15
 8017f04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017f10:	f7e8 fb72 	bl	80005f8 <__aeabi_dmul>
 8017f14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017f18:	1136      	asrs	r6, r6, #4
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	2502      	movs	r5, #2
 8017f1e:	2e00      	cmp	r6, #0
 8017f20:	f040 8085 	bne.w	801802e <_dtoa_r+0x4de>
 8017f24:	2b00      	cmp	r3, #0
 8017f26:	d1d2      	bne.n	8017ece <_dtoa_r+0x37e>
 8017f28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	f000 808c 	beq.w	8018048 <_dtoa_r+0x4f8>
 8017f30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017f34:	4b99      	ldr	r3, [pc, #612]	; (801819c <_dtoa_r+0x64c>)
 8017f36:	2200      	movs	r2, #0
 8017f38:	4630      	mov	r0, r6
 8017f3a:	4639      	mov	r1, r7
 8017f3c:	f7e8 fdce 	bl	8000adc <__aeabi_dcmplt>
 8017f40:	2800      	cmp	r0, #0
 8017f42:	f000 8081 	beq.w	8018048 <_dtoa_r+0x4f8>
 8017f46:	9b01      	ldr	r3, [sp, #4]
 8017f48:	2b00      	cmp	r3, #0
 8017f4a:	d07d      	beq.n	8018048 <_dtoa_r+0x4f8>
 8017f4c:	f1b9 0f00 	cmp.w	r9, #0
 8017f50:	dd3c      	ble.n	8017fcc <_dtoa_r+0x47c>
 8017f52:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017f56:	9307      	str	r3, [sp, #28]
 8017f58:	2200      	movs	r2, #0
 8017f5a:	4b91      	ldr	r3, [pc, #580]	; (80181a0 <_dtoa_r+0x650>)
 8017f5c:	4630      	mov	r0, r6
 8017f5e:	4639      	mov	r1, r7
 8017f60:	f7e8 fb4a 	bl	80005f8 <__aeabi_dmul>
 8017f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017f68:	3501      	adds	r5, #1
 8017f6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8017f6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017f72:	4628      	mov	r0, r5
 8017f74:	f7e8 fad6 	bl	8000524 <__aeabi_i2d>
 8017f78:	4632      	mov	r2, r6
 8017f7a:	463b      	mov	r3, r7
 8017f7c:	f7e8 fb3c 	bl	80005f8 <__aeabi_dmul>
 8017f80:	4b88      	ldr	r3, [pc, #544]	; (80181a4 <_dtoa_r+0x654>)
 8017f82:	2200      	movs	r2, #0
 8017f84:	f7e8 f982 	bl	800028c <__adddf3>
 8017f88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8017f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017f90:	9303      	str	r3, [sp, #12]
 8017f92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d15c      	bne.n	8018052 <_dtoa_r+0x502>
 8017f98:	4b83      	ldr	r3, [pc, #524]	; (80181a8 <_dtoa_r+0x658>)
 8017f9a:	2200      	movs	r2, #0
 8017f9c:	4630      	mov	r0, r6
 8017f9e:	4639      	mov	r1, r7
 8017fa0:	f7e8 f972 	bl	8000288 <__aeabi_dsub>
 8017fa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017fa8:	4606      	mov	r6, r0
 8017faa:	460f      	mov	r7, r1
 8017fac:	f7e8 fdb4 	bl	8000b18 <__aeabi_dcmpgt>
 8017fb0:	2800      	cmp	r0, #0
 8017fb2:	f040 8296 	bne.w	80184e2 <_dtoa_r+0x992>
 8017fb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017fba:	4630      	mov	r0, r6
 8017fbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017fc0:	4639      	mov	r1, r7
 8017fc2:	f7e8 fd8b 	bl	8000adc <__aeabi_dcmplt>
 8017fc6:	2800      	cmp	r0, #0
 8017fc8:	f040 8288 	bne.w	80184dc <_dtoa_r+0x98c>
 8017fcc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017fd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017fd6:	2b00      	cmp	r3, #0
 8017fd8:	f2c0 8158 	blt.w	801828c <_dtoa_r+0x73c>
 8017fdc:	f1ba 0f0e 	cmp.w	sl, #14
 8017fe0:	f300 8154 	bgt.w	801828c <_dtoa_r+0x73c>
 8017fe4:	4b6b      	ldr	r3, [pc, #428]	; (8018194 <_dtoa_r+0x644>)
 8017fe6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017fea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	f280 80e3 	bge.w	80181bc <_dtoa_r+0x66c>
 8017ff6:	9b01      	ldr	r3, [sp, #4]
 8017ff8:	2b00      	cmp	r3, #0
 8017ffa:	f300 80df 	bgt.w	80181bc <_dtoa_r+0x66c>
 8017ffe:	f040 826d 	bne.w	80184dc <_dtoa_r+0x98c>
 8018002:	4b69      	ldr	r3, [pc, #420]	; (80181a8 <_dtoa_r+0x658>)
 8018004:	2200      	movs	r2, #0
 8018006:	4640      	mov	r0, r8
 8018008:	4649      	mov	r1, r9
 801800a:	f7e8 faf5 	bl	80005f8 <__aeabi_dmul>
 801800e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018012:	f7e8 fd77 	bl	8000b04 <__aeabi_dcmpge>
 8018016:	9e01      	ldr	r6, [sp, #4]
 8018018:	4637      	mov	r7, r6
 801801a:	2800      	cmp	r0, #0
 801801c:	f040 8243 	bne.w	80184a6 <_dtoa_r+0x956>
 8018020:	9d00      	ldr	r5, [sp, #0]
 8018022:	2331      	movs	r3, #49	; 0x31
 8018024:	f805 3b01 	strb.w	r3, [r5], #1
 8018028:	f10a 0a01 	add.w	sl, sl, #1
 801802c:	e23f      	b.n	80184ae <_dtoa_r+0x95e>
 801802e:	07f2      	lsls	r2, r6, #31
 8018030:	d505      	bpl.n	801803e <_dtoa_r+0x4ee>
 8018032:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018036:	f7e8 fadf 	bl	80005f8 <__aeabi_dmul>
 801803a:	3501      	adds	r5, #1
 801803c:	2301      	movs	r3, #1
 801803e:	1076      	asrs	r6, r6, #1
 8018040:	3708      	adds	r7, #8
 8018042:	e76c      	b.n	8017f1e <_dtoa_r+0x3ce>
 8018044:	2502      	movs	r5, #2
 8018046:	e76f      	b.n	8017f28 <_dtoa_r+0x3d8>
 8018048:	9b01      	ldr	r3, [sp, #4]
 801804a:	f8cd a01c 	str.w	sl, [sp, #28]
 801804e:	930c      	str	r3, [sp, #48]	; 0x30
 8018050:	e78d      	b.n	8017f6e <_dtoa_r+0x41e>
 8018052:	9900      	ldr	r1, [sp, #0]
 8018054:	980c      	ldr	r0, [sp, #48]	; 0x30
 8018056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018058:	4b4e      	ldr	r3, [pc, #312]	; (8018194 <_dtoa_r+0x644>)
 801805a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801805e:	4401      	add	r1, r0
 8018060:	9102      	str	r1, [sp, #8]
 8018062:	9908      	ldr	r1, [sp, #32]
 8018064:	eeb0 8a47 	vmov.f32	s16, s14
 8018068:	eef0 8a67 	vmov.f32	s17, s15
 801806c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018070:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018074:	2900      	cmp	r1, #0
 8018076:	d045      	beq.n	8018104 <_dtoa_r+0x5b4>
 8018078:	494c      	ldr	r1, [pc, #304]	; (80181ac <_dtoa_r+0x65c>)
 801807a:	2000      	movs	r0, #0
 801807c:	f7e8 fbe6 	bl	800084c <__aeabi_ddiv>
 8018080:	ec53 2b18 	vmov	r2, r3, d8
 8018084:	f7e8 f900 	bl	8000288 <__aeabi_dsub>
 8018088:	9d00      	ldr	r5, [sp, #0]
 801808a:	ec41 0b18 	vmov	d8, r0, r1
 801808e:	4639      	mov	r1, r7
 8018090:	4630      	mov	r0, r6
 8018092:	f7e8 fd61 	bl	8000b58 <__aeabi_d2iz>
 8018096:	900c      	str	r0, [sp, #48]	; 0x30
 8018098:	f7e8 fa44 	bl	8000524 <__aeabi_i2d>
 801809c:	4602      	mov	r2, r0
 801809e:	460b      	mov	r3, r1
 80180a0:	4630      	mov	r0, r6
 80180a2:	4639      	mov	r1, r7
 80180a4:	f7e8 f8f0 	bl	8000288 <__aeabi_dsub>
 80180a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80180aa:	3330      	adds	r3, #48	; 0x30
 80180ac:	f805 3b01 	strb.w	r3, [r5], #1
 80180b0:	ec53 2b18 	vmov	r2, r3, d8
 80180b4:	4606      	mov	r6, r0
 80180b6:	460f      	mov	r7, r1
 80180b8:	f7e8 fd10 	bl	8000adc <__aeabi_dcmplt>
 80180bc:	2800      	cmp	r0, #0
 80180be:	d165      	bne.n	801818c <_dtoa_r+0x63c>
 80180c0:	4632      	mov	r2, r6
 80180c2:	463b      	mov	r3, r7
 80180c4:	4935      	ldr	r1, [pc, #212]	; (801819c <_dtoa_r+0x64c>)
 80180c6:	2000      	movs	r0, #0
 80180c8:	f7e8 f8de 	bl	8000288 <__aeabi_dsub>
 80180cc:	ec53 2b18 	vmov	r2, r3, d8
 80180d0:	f7e8 fd04 	bl	8000adc <__aeabi_dcmplt>
 80180d4:	2800      	cmp	r0, #0
 80180d6:	f040 80b9 	bne.w	801824c <_dtoa_r+0x6fc>
 80180da:	9b02      	ldr	r3, [sp, #8]
 80180dc:	429d      	cmp	r5, r3
 80180de:	f43f af75 	beq.w	8017fcc <_dtoa_r+0x47c>
 80180e2:	4b2f      	ldr	r3, [pc, #188]	; (80181a0 <_dtoa_r+0x650>)
 80180e4:	ec51 0b18 	vmov	r0, r1, d8
 80180e8:	2200      	movs	r2, #0
 80180ea:	f7e8 fa85 	bl	80005f8 <__aeabi_dmul>
 80180ee:	4b2c      	ldr	r3, [pc, #176]	; (80181a0 <_dtoa_r+0x650>)
 80180f0:	ec41 0b18 	vmov	d8, r0, r1
 80180f4:	2200      	movs	r2, #0
 80180f6:	4630      	mov	r0, r6
 80180f8:	4639      	mov	r1, r7
 80180fa:	f7e8 fa7d 	bl	80005f8 <__aeabi_dmul>
 80180fe:	4606      	mov	r6, r0
 8018100:	460f      	mov	r7, r1
 8018102:	e7c4      	b.n	801808e <_dtoa_r+0x53e>
 8018104:	ec51 0b17 	vmov	r0, r1, d7
 8018108:	f7e8 fa76 	bl	80005f8 <__aeabi_dmul>
 801810c:	9b02      	ldr	r3, [sp, #8]
 801810e:	9d00      	ldr	r5, [sp, #0]
 8018110:	930c      	str	r3, [sp, #48]	; 0x30
 8018112:	ec41 0b18 	vmov	d8, r0, r1
 8018116:	4639      	mov	r1, r7
 8018118:	4630      	mov	r0, r6
 801811a:	f7e8 fd1d 	bl	8000b58 <__aeabi_d2iz>
 801811e:	9011      	str	r0, [sp, #68]	; 0x44
 8018120:	f7e8 fa00 	bl	8000524 <__aeabi_i2d>
 8018124:	4602      	mov	r2, r0
 8018126:	460b      	mov	r3, r1
 8018128:	4630      	mov	r0, r6
 801812a:	4639      	mov	r1, r7
 801812c:	f7e8 f8ac 	bl	8000288 <__aeabi_dsub>
 8018130:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018132:	3330      	adds	r3, #48	; 0x30
 8018134:	f805 3b01 	strb.w	r3, [r5], #1
 8018138:	9b02      	ldr	r3, [sp, #8]
 801813a:	429d      	cmp	r5, r3
 801813c:	4606      	mov	r6, r0
 801813e:	460f      	mov	r7, r1
 8018140:	f04f 0200 	mov.w	r2, #0
 8018144:	d134      	bne.n	80181b0 <_dtoa_r+0x660>
 8018146:	4b19      	ldr	r3, [pc, #100]	; (80181ac <_dtoa_r+0x65c>)
 8018148:	ec51 0b18 	vmov	r0, r1, d8
 801814c:	f7e8 f89e 	bl	800028c <__adddf3>
 8018150:	4602      	mov	r2, r0
 8018152:	460b      	mov	r3, r1
 8018154:	4630      	mov	r0, r6
 8018156:	4639      	mov	r1, r7
 8018158:	f7e8 fcde 	bl	8000b18 <__aeabi_dcmpgt>
 801815c:	2800      	cmp	r0, #0
 801815e:	d175      	bne.n	801824c <_dtoa_r+0x6fc>
 8018160:	ec53 2b18 	vmov	r2, r3, d8
 8018164:	4911      	ldr	r1, [pc, #68]	; (80181ac <_dtoa_r+0x65c>)
 8018166:	2000      	movs	r0, #0
 8018168:	f7e8 f88e 	bl	8000288 <__aeabi_dsub>
 801816c:	4602      	mov	r2, r0
 801816e:	460b      	mov	r3, r1
 8018170:	4630      	mov	r0, r6
 8018172:	4639      	mov	r1, r7
 8018174:	f7e8 fcb2 	bl	8000adc <__aeabi_dcmplt>
 8018178:	2800      	cmp	r0, #0
 801817a:	f43f af27 	beq.w	8017fcc <_dtoa_r+0x47c>
 801817e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8018180:	1e6b      	subs	r3, r5, #1
 8018182:	930c      	str	r3, [sp, #48]	; 0x30
 8018184:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018188:	2b30      	cmp	r3, #48	; 0x30
 801818a:	d0f8      	beq.n	801817e <_dtoa_r+0x62e>
 801818c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018190:	e04a      	b.n	8018228 <_dtoa_r+0x6d8>
 8018192:	bf00      	nop
 8018194:	0801c618 	.word	0x0801c618
 8018198:	0801c5f0 	.word	0x0801c5f0
 801819c:	3ff00000 	.word	0x3ff00000
 80181a0:	40240000 	.word	0x40240000
 80181a4:	401c0000 	.word	0x401c0000
 80181a8:	40140000 	.word	0x40140000
 80181ac:	3fe00000 	.word	0x3fe00000
 80181b0:	4baf      	ldr	r3, [pc, #700]	; (8018470 <_dtoa_r+0x920>)
 80181b2:	f7e8 fa21 	bl	80005f8 <__aeabi_dmul>
 80181b6:	4606      	mov	r6, r0
 80181b8:	460f      	mov	r7, r1
 80181ba:	e7ac      	b.n	8018116 <_dtoa_r+0x5c6>
 80181bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80181c0:	9d00      	ldr	r5, [sp, #0]
 80181c2:	4642      	mov	r2, r8
 80181c4:	464b      	mov	r3, r9
 80181c6:	4630      	mov	r0, r6
 80181c8:	4639      	mov	r1, r7
 80181ca:	f7e8 fb3f 	bl	800084c <__aeabi_ddiv>
 80181ce:	f7e8 fcc3 	bl	8000b58 <__aeabi_d2iz>
 80181d2:	9002      	str	r0, [sp, #8]
 80181d4:	f7e8 f9a6 	bl	8000524 <__aeabi_i2d>
 80181d8:	4642      	mov	r2, r8
 80181da:	464b      	mov	r3, r9
 80181dc:	f7e8 fa0c 	bl	80005f8 <__aeabi_dmul>
 80181e0:	4602      	mov	r2, r0
 80181e2:	460b      	mov	r3, r1
 80181e4:	4630      	mov	r0, r6
 80181e6:	4639      	mov	r1, r7
 80181e8:	f7e8 f84e 	bl	8000288 <__aeabi_dsub>
 80181ec:	9e02      	ldr	r6, [sp, #8]
 80181ee:	9f01      	ldr	r7, [sp, #4]
 80181f0:	3630      	adds	r6, #48	; 0x30
 80181f2:	f805 6b01 	strb.w	r6, [r5], #1
 80181f6:	9e00      	ldr	r6, [sp, #0]
 80181f8:	1bae      	subs	r6, r5, r6
 80181fa:	42b7      	cmp	r7, r6
 80181fc:	4602      	mov	r2, r0
 80181fe:	460b      	mov	r3, r1
 8018200:	d137      	bne.n	8018272 <_dtoa_r+0x722>
 8018202:	f7e8 f843 	bl	800028c <__adddf3>
 8018206:	4642      	mov	r2, r8
 8018208:	464b      	mov	r3, r9
 801820a:	4606      	mov	r6, r0
 801820c:	460f      	mov	r7, r1
 801820e:	f7e8 fc83 	bl	8000b18 <__aeabi_dcmpgt>
 8018212:	b9c8      	cbnz	r0, 8018248 <_dtoa_r+0x6f8>
 8018214:	4642      	mov	r2, r8
 8018216:	464b      	mov	r3, r9
 8018218:	4630      	mov	r0, r6
 801821a:	4639      	mov	r1, r7
 801821c:	f7e8 fc54 	bl	8000ac8 <__aeabi_dcmpeq>
 8018220:	b110      	cbz	r0, 8018228 <_dtoa_r+0x6d8>
 8018222:	9b02      	ldr	r3, [sp, #8]
 8018224:	07d9      	lsls	r1, r3, #31
 8018226:	d40f      	bmi.n	8018248 <_dtoa_r+0x6f8>
 8018228:	4620      	mov	r0, r4
 801822a:	4659      	mov	r1, fp
 801822c:	f000 fe4e 	bl	8018ecc <_Bfree>
 8018230:	2300      	movs	r3, #0
 8018232:	702b      	strb	r3, [r5, #0]
 8018234:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018236:	f10a 0001 	add.w	r0, sl, #1
 801823a:	6018      	str	r0, [r3, #0]
 801823c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801823e:	2b00      	cmp	r3, #0
 8018240:	f43f acd8 	beq.w	8017bf4 <_dtoa_r+0xa4>
 8018244:	601d      	str	r5, [r3, #0]
 8018246:	e4d5      	b.n	8017bf4 <_dtoa_r+0xa4>
 8018248:	f8cd a01c 	str.w	sl, [sp, #28]
 801824c:	462b      	mov	r3, r5
 801824e:	461d      	mov	r5, r3
 8018250:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018254:	2a39      	cmp	r2, #57	; 0x39
 8018256:	d108      	bne.n	801826a <_dtoa_r+0x71a>
 8018258:	9a00      	ldr	r2, [sp, #0]
 801825a:	429a      	cmp	r2, r3
 801825c:	d1f7      	bne.n	801824e <_dtoa_r+0x6fe>
 801825e:	9a07      	ldr	r2, [sp, #28]
 8018260:	9900      	ldr	r1, [sp, #0]
 8018262:	3201      	adds	r2, #1
 8018264:	9207      	str	r2, [sp, #28]
 8018266:	2230      	movs	r2, #48	; 0x30
 8018268:	700a      	strb	r2, [r1, #0]
 801826a:	781a      	ldrb	r2, [r3, #0]
 801826c:	3201      	adds	r2, #1
 801826e:	701a      	strb	r2, [r3, #0]
 8018270:	e78c      	b.n	801818c <_dtoa_r+0x63c>
 8018272:	4b7f      	ldr	r3, [pc, #508]	; (8018470 <_dtoa_r+0x920>)
 8018274:	2200      	movs	r2, #0
 8018276:	f7e8 f9bf 	bl	80005f8 <__aeabi_dmul>
 801827a:	2200      	movs	r2, #0
 801827c:	2300      	movs	r3, #0
 801827e:	4606      	mov	r6, r0
 8018280:	460f      	mov	r7, r1
 8018282:	f7e8 fc21 	bl	8000ac8 <__aeabi_dcmpeq>
 8018286:	2800      	cmp	r0, #0
 8018288:	d09b      	beq.n	80181c2 <_dtoa_r+0x672>
 801828a:	e7cd      	b.n	8018228 <_dtoa_r+0x6d8>
 801828c:	9a08      	ldr	r2, [sp, #32]
 801828e:	2a00      	cmp	r2, #0
 8018290:	f000 80c4 	beq.w	801841c <_dtoa_r+0x8cc>
 8018294:	9a05      	ldr	r2, [sp, #20]
 8018296:	2a01      	cmp	r2, #1
 8018298:	f300 80a8 	bgt.w	80183ec <_dtoa_r+0x89c>
 801829c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801829e:	2a00      	cmp	r2, #0
 80182a0:	f000 80a0 	beq.w	80183e4 <_dtoa_r+0x894>
 80182a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80182a8:	9e06      	ldr	r6, [sp, #24]
 80182aa:	4645      	mov	r5, r8
 80182ac:	9a04      	ldr	r2, [sp, #16]
 80182ae:	2101      	movs	r1, #1
 80182b0:	441a      	add	r2, r3
 80182b2:	4620      	mov	r0, r4
 80182b4:	4498      	add	r8, r3
 80182b6:	9204      	str	r2, [sp, #16]
 80182b8:	f000 ff0e 	bl	80190d8 <__i2b>
 80182bc:	4607      	mov	r7, r0
 80182be:	2d00      	cmp	r5, #0
 80182c0:	dd0b      	ble.n	80182da <_dtoa_r+0x78a>
 80182c2:	9b04      	ldr	r3, [sp, #16]
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	dd08      	ble.n	80182da <_dtoa_r+0x78a>
 80182c8:	42ab      	cmp	r3, r5
 80182ca:	9a04      	ldr	r2, [sp, #16]
 80182cc:	bfa8      	it	ge
 80182ce:	462b      	movge	r3, r5
 80182d0:	eba8 0803 	sub.w	r8, r8, r3
 80182d4:	1aed      	subs	r5, r5, r3
 80182d6:	1ad3      	subs	r3, r2, r3
 80182d8:	9304      	str	r3, [sp, #16]
 80182da:	9b06      	ldr	r3, [sp, #24]
 80182dc:	b1fb      	cbz	r3, 801831e <_dtoa_r+0x7ce>
 80182de:	9b08      	ldr	r3, [sp, #32]
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	f000 809f 	beq.w	8018424 <_dtoa_r+0x8d4>
 80182e6:	2e00      	cmp	r6, #0
 80182e8:	dd11      	ble.n	801830e <_dtoa_r+0x7be>
 80182ea:	4639      	mov	r1, r7
 80182ec:	4632      	mov	r2, r6
 80182ee:	4620      	mov	r0, r4
 80182f0:	f000 ffae 	bl	8019250 <__pow5mult>
 80182f4:	465a      	mov	r2, fp
 80182f6:	4601      	mov	r1, r0
 80182f8:	4607      	mov	r7, r0
 80182fa:	4620      	mov	r0, r4
 80182fc:	f000 ff02 	bl	8019104 <__multiply>
 8018300:	4659      	mov	r1, fp
 8018302:	9007      	str	r0, [sp, #28]
 8018304:	4620      	mov	r0, r4
 8018306:	f000 fde1 	bl	8018ecc <_Bfree>
 801830a:	9b07      	ldr	r3, [sp, #28]
 801830c:	469b      	mov	fp, r3
 801830e:	9b06      	ldr	r3, [sp, #24]
 8018310:	1b9a      	subs	r2, r3, r6
 8018312:	d004      	beq.n	801831e <_dtoa_r+0x7ce>
 8018314:	4659      	mov	r1, fp
 8018316:	4620      	mov	r0, r4
 8018318:	f000 ff9a 	bl	8019250 <__pow5mult>
 801831c:	4683      	mov	fp, r0
 801831e:	2101      	movs	r1, #1
 8018320:	4620      	mov	r0, r4
 8018322:	f000 fed9 	bl	80190d8 <__i2b>
 8018326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018328:	2b00      	cmp	r3, #0
 801832a:	4606      	mov	r6, r0
 801832c:	dd7c      	ble.n	8018428 <_dtoa_r+0x8d8>
 801832e:	461a      	mov	r2, r3
 8018330:	4601      	mov	r1, r0
 8018332:	4620      	mov	r0, r4
 8018334:	f000 ff8c 	bl	8019250 <__pow5mult>
 8018338:	9b05      	ldr	r3, [sp, #20]
 801833a:	2b01      	cmp	r3, #1
 801833c:	4606      	mov	r6, r0
 801833e:	dd76      	ble.n	801842e <_dtoa_r+0x8de>
 8018340:	2300      	movs	r3, #0
 8018342:	9306      	str	r3, [sp, #24]
 8018344:	6933      	ldr	r3, [r6, #16]
 8018346:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801834a:	6918      	ldr	r0, [r3, #16]
 801834c:	f000 fe74 	bl	8019038 <__hi0bits>
 8018350:	f1c0 0020 	rsb	r0, r0, #32
 8018354:	9b04      	ldr	r3, [sp, #16]
 8018356:	4418      	add	r0, r3
 8018358:	f010 001f 	ands.w	r0, r0, #31
 801835c:	f000 8086 	beq.w	801846c <_dtoa_r+0x91c>
 8018360:	f1c0 0320 	rsb	r3, r0, #32
 8018364:	2b04      	cmp	r3, #4
 8018366:	dd7f      	ble.n	8018468 <_dtoa_r+0x918>
 8018368:	f1c0 001c 	rsb	r0, r0, #28
 801836c:	9b04      	ldr	r3, [sp, #16]
 801836e:	4403      	add	r3, r0
 8018370:	4480      	add	r8, r0
 8018372:	4405      	add	r5, r0
 8018374:	9304      	str	r3, [sp, #16]
 8018376:	f1b8 0f00 	cmp.w	r8, #0
 801837a:	dd05      	ble.n	8018388 <_dtoa_r+0x838>
 801837c:	4659      	mov	r1, fp
 801837e:	4642      	mov	r2, r8
 8018380:	4620      	mov	r0, r4
 8018382:	f000 ffbf 	bl	8019304 <__lshift>
 8018386:	4683      	mov	fp, r0
 8018388:	9b04      	ldr	r3, [sp, #16]
 801838a:	2b00      	cmp	r3, #0
 801838c:	dd05      	ble.n	801839a <_dtoa_r+0x84a>
 801838e:	4631      	mov	r1, r6
 8018390:	461a      	mov	r2, r3
 8018392:	4620      	mov	r0, r4
 8018394:	f000 ffb6 	bl	8019304 <__lshift>
 8018398:	4606      	mov	r6, r0
 801839a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801839c:	2b00      	cmp	r3, #0
 801839e:	d069      	beq.n	8018474 <_dtoa_r+0x924>
 80183a0:	4631      	mov	r1, r6
 80183a2:	4658      	mov	r0, fp
 80183a4:	f001 f81a 	bl	80193dc <__mcmp>
 80183a8:	2800      	cmp	r0, #0
 80183aa:	da63      	bge.n	8018474 <_dtoa_r+0x924>
 80183ac:	2300      	movs	r3, #0
 80183ae:	4659      	mov	r1, fp
 80183b0:	220a      	movs	r2, #10
 80183b2:	4620      	mov	r0, r4
 80183b4:	f000 fdac 	bl	8018f10 <__multadd>
 80183b8:	9b08      	ldr	r3, [sp, #32]
 80183ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80183be:	4683      	mov	fp, r0
 80183c0:	2b00      	cmp	r3, #0
 80183c2:	f000 818f 	beq.w	80186e4 <_dtoa_r+0xb94>
 80183c6:	4639      	mov	r1, r7
 80183c8:	2300      	movs	r3, #0
 80183ca:	220a      	movs	r2, #10
 80183cc:	4620      	mov	r0, r4
 80183ce:	f000 fd9f 	bl	8018f10 <__multadd>
 80183d2:	f1b9 0f00 	cmp.w	r9, #0
 80183d6:	4607      	mov	r7, r0
 80183d8:	f300 808e 	bgt.w	80184f8 <_dtoa_r+0x9a8>
 80183dc:	9b05      	ldr	r3, [sp, #20]
 80183de:	2b02      	cmp	r3, #2
 80183e0:	dc50      	bgt.n	8018484 <_dtoa_r+0x934>
 80183e2:	e089      	b.n	80184f8 <_dtoa_r+0x9a8>
 80183e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80183e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80183ea:	e75d      	b.n	80182a8 <_dtoa_r+0x758>
 80183ec:	9b01      	ldr	r3, [sp, #4]
 80183ee:	1e5e      	subs	r6, r3, #1
 80183f0:	9b06      	ldr	r3, [sp, #24]
 80183f2:	42b3      	cmp	r3, r6
 80183f4:	bfbf      	itttt	lt
 80183f6:	9b06      	ldrlt	r3, [sp, #24]
 80183f8:	9606      	strlt	r6, [sp, #24]
 80183fa:	1af2      	sublt	r2, r6, r3
 80183fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80183fe:	bfb6      	itet	lt
 8018400:	189b      	addlt	r3, r3, r2
 8018402:	1b9e      	subge	r6, r3, r6
 8018404:	930d      	strlt	r3, [sp, #52]	; 0x34
 8018406:	9b01      	ldr	r3, [sp, #4]
 8018408:	bfb8      	it	lt
 801840a:	2600      	movlt	r6, #0
 801840c:	2b00      	cmp	r3, #0
 801840e:	bfb5      	itete	lt
 8018410:	eba8 0503 	sublt.w	r5, r8, r3
 8018414:	9b01      	ldrge	r3, [sp, #4]
 8018416:	2300      	movlt	r3, #0
 8018418:	4645      	movge	r5, r8
 801841a:	e747      	b.n	80182ac <_dtoa_r+0x75c>
 801841c:	9e06      	ldr	r6, [sp, #24]
 801841e:	9f08      	ldr	r7, [sp, #32]
 8018420:	4645      	mov	r5, r8
 8018422:	e74c      	b.n	80182be <_dtoa_r+0x76e>
 8018424:	9a06      	ldr	r2, [sp, #24]
 8018426:	e775      	b.n	8018314 <_dtoa_r+0x7c4>
 8018428:	9b05      	ldr	r3, [sp, #20]
 801842a:	2b01      	cmp	r3, #1
 801842c:	dc18      	bgt.n	8018460 <_dtoa_r+0x910>
 801842e:	9b02      	ldr	r3, [sp, #8]
 8018430:	b9b3      	cbnz	r3, 8018460 <_dtoa_r+0x910>
 8018432:	9b03      	ldr	r3, [sp, #12]
 8018434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018438:	b9a3      	cbnz	r3, 8018464 <_dtoa_r+0x914>
 801843a:	9b03      	ldr	r3, [sp, #12]
 801843c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018440:	0d1b      	lsrs	r3, r3, #20
 8018442:	051b      	lsls	r3, r3, #20
 8018444:	b12b      	cbz	r3, 8018452 <_dtoa_r+0x902>
 8018446:	9b04      	ldr	r3, [sp, #16]
 8018448:	3301      	adds	r3, #1
 801844a:	9304      	str	r3, [sp, #16]
 801844c:	f108 0801 	add.w	r8, r8, #1
 8018450:	2301      	movs	r3, #1
 8018452:	9306      	str	r3, [sp, #24]
 8018454:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018456:	2b00      	cmp	r3, #0
 8018458:	f47f af74 	bne.w	8018344 <_dtoa_r+0x7f4>
 801845c:	2001      	movs	r0, #1
 801845e:	e779      	b.n	8018354 <_dtoa_r+0x804>
 8018460:	2300      	movs	r3, #0
 8018462:	e7f6      	b.n	8018452 <_dtoa_r+0x902>
 8018464:	9b02      	ldr	r3, [sp, #8]
 8018466:	e7f4      	b.n	8018452 <_dtoa_r+0x902>
 8018468:	d085      	beq.n	8018376 <_dtoa_r+0x826>
 801846a:	4618      	mov	r0, r3
 801846c:	301c      	adds	r0, #28
 801846e:	e77d      	b.n	801836c <_dtoa_r+0x81c>
 8018470:	40240000 	.word	0x40240000
 8018474:	9b01      	ldr	r3, [sp, #4]
 8018476:	2b00      	cmp	r3, #0
 8018478:	dc38      	bgt.n	80184ec <_dtoa_r+0x99c>
 801847a:	9b05      	ldr	r3, [sp, #20]
 801847c:	2b02      	cmp	r3, #2
 801847e:	dd35      	ble.n	80184ec <_dtoa_r+0x99c>
 8018480:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018484:	f1b9 0f00 	cmp.w	r9, #0
 8018488:	d10d      	bne.n	80184a6 <_dtoa_r+0x956>
 801848a:	4631      	mov	r1, r6
 801848c:	464b      	mov	r3, r9
 801848e:	2205      	movs	r2, #5
 8018490:	4620      	mov	r0, r4
 8018492:	f000 fd3d 	bl	8018f10 <__multadd>
 8018496:	4601      	mov	r1, r0
 8018498:	4606      	mov	r6, r0
 801849a:	4658      	mov	r0, fp
 801849c:	f000 ff9e 	bl	80193dc <__mcmp>
 80184a0:	2800      	cmp	r0, #0
 80184a2:	f73f adbd 	bgt.w	8018020 <_dtoa_r+0x4d0>
 80184a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80184a8:	9d00      	ldr	r5, [sp, #0]
 80184aa:	ea6f 0a03 	mvn.w	sl, r3
 80184ae:	f04f 0800 	mov.w	r8, #0
 80184b2:	4631      	mov	r1, r6
 80184b4:	4620      	mov	r0, r4
 80184b6:	f000 fd09 	bl	8018ecc <_Bfree>
 80184ba:	2f00      	cmp	r7, #0
 80184bc:	f43f aeb4 	beq.w	8018228 <_dtoa_r+0x6d8>
 80184c0:	f1b8 0f00 	cmp.w	r8, #0
 80184c4:	d005      	beq.n	80184d2 <_dtoa_r+0x982>
 80184c6:	45b8      	cmp	r8, r7
 80184c8:	d003      	beq.n	80184d2 <_dtoa_r+0x982>
 80184ca:	4641      	mov	r1, r8
 80184cc:	4620      	mov	r0, r4
 80184ce:	f000 fcfd 	bl	8018ecc <_Bfree>
 80184d2:	4639      	mov	r1, r7
 80184d4:	4620      	mov	r0, r4
 80184d6:	f000 fcf9 	bl	8018ecc <_Bfree>
 80184da:	e6a5      	b.n	8018228 <_dtoa_r+0x6d8>
 80184dc:	2600      	movs	r6, #0
 80184de:	4637      	mov	r7, r6
 80184e0:	e7e1      	b.n	80184a6 <_dtoa_r+0x956>
 80184e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80184e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80184e8:	4637      	mov	r7, r6
 80184ea:	e599      	b.n	8018020 <_dtoa_r+0x4d0>
 80184ec:	9b08      	ldr	r3, [sp, #32]
 80184ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80184f2:	2b00      	cmp	r3, #0
 80184f4:	f000 80fd 	beq.w	80186f2 <_dtoa_r+0xba2>
 80184f8:	2d00      	cmp	r5, #0
 80184fa:	dd05      	ble.n	8018508 <_dtoa_r+0x9b8>
 80184fc:	4639      	mov	r1, r7
 80184fe:	462a      	mov	r2, r5
 8018500:	4620      	mov	r0, r4
 8018502:	f000 feff 	bl	8019304 <__lshift>
 8018506:	4607      	mov	r7, r0
 8018508:	9b06      	ldr	r3, [sp, #24]
 801850a:	2b00      	cmp	r3, #0
 801850c:	d05c      	beq.n	80185c8 <_dtoa_r+0xa78>
 801850e:	6879      	ldr	r1, [r7, #4]
 8018510:	4620      	mov	r0, r4
 8018512:	f000 fc9b 	bl	8018e4c <_Balloc>
 8018516:	4605      	mov	r5, r0
 8018518:	b928      	cbnz	r0, 8018526 <_dtoa_r+0x9d6>
 801851a:	4b80      	ldr	r3, [pc, #512]	; (801871c <_dtoa_r+0xbcc>)
 801851c:	4602      	mov	r2, r0
 801851e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018522:	f7ff bb2e 	b.w	8017b82 <_dtoa_r+0x32>
 8018526:	693a      	ldr	r2, [r7, #16]
 8018528:	3202      	adds	r2, #2
 801852a:	0092      	lsls	r2, r2, #2
 801852c:	f107 010c 	add.w	r1, r7, #12
 8018530:	300c      	adds	r0, #12
 8018532:	f7fd fc0d 	bl	8015d50 <memcpy>
 8018536:	2201      	movs	r2, #1
 8018538:	4629      	mov	r1, r5
 801853a:	4620      	mov	r0, r4
 801853c:	f000 fee2 	bl	8019304 <__lshift>
 8018540:	9b00      	ldr	r3, [sp, #0]
 8018542:	3301      	adds	r3, #1
 8018544:	9301      	str	r3, [sp, #4]
 8018546:	9b00      	ldr	r3, [sp, #0]
 8018548:	444b      	add	r3, r9
 801854a:	9307      	str	r3, [sp, #28]
 801854c:	9b02      	ldr	r3, [sp, #8]
 801854e:	f003 0301 	and.w	r3, r3, #1
 8018552:	46b8      	mov	r8, r7
 8018554:	9306      	str	r3, [sp, #24]
 8018556:	4607      	mov	r7, r0
 8018558:	9b01      	ldr	r3, [sp, #4]
 801855a:	4631      	mov	r1, r6
 801855c:	3b01      	subs	r3, #1
 801855e:	4658      	mov	r0, fp
 8018560:	9302      	str	r3, [sp, #8]
 8018562:	f7ff fa67 	bl	8017a34 <quorem>
 8018566:	4603      	mov	r3, r0
 8018568:	3330      	adds	r3, #48	; 0x30
 801856a:	9004      	str	r0, [sp, #16]
 801856c:	4641      	mov	r1, r8
 801856e:	4658      	mov	r0, fp
 8018570:	9308      	str	r3, [sp, #32]
 8018572:	f000 ff33 	bl	80193dc <__mcmp>
 8018576:	463a      	mov	r2, r7
 8018578:	4681      	mov	r9, r0
 801857a:	4631      	mov	r1, r6
 801857c:	4620      	mov	r0, r4
 801857e:	f000 ff49 	bl	8019414 <__mdiff>
 8018582:	68c2      	ldr	r2, [r0, #12]
 8018584:	9b08      	ldr	r3, [sp, #32]
 8018586:	4605      	mov	r5, r0
 8018588:	bb02      	cbnz	r2, 80185cc <_dtoa_r+0xa7c>
 801858a:	4601      	mov	r1, r0
 801858c:	4658      	mov	r0, fp
 801858e:	f000 ff25 	bl	80193dc <__mcmp>
 8018592:	9b08      	ldr	r3, [sp, #32]
 8018594:	4602      	mov	r2, r0
 8018596:	4629      	mov	r1, r5
 8018598:	4620      	mov	r0, r4
 801859a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801859e:	f000 fc95 	bl	8018ecc <_Bfree>
 80185a2:	9b05      	ldr	r3, [sp, #20]
 80185a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80185a6:	9d01      	ldr	r5, [sp, #4]
 80185a8:	ea43 0102 	orr.w	r1, r3, r2
 80185ac:	9b06      	ldr	r3, [sp, #24]
 80185ae:	430b      	orrs	r3, r1
 80185b0:	9b08      	ldr	r3, [sp, #32]
 80185b2:	d10d      	bne.n	80185d0 <_dtoa_r+0xa80>
 80185b4:	2b39      	cmp	r3, #57	; 0x39
 80185b6:	d029      	beq.n	801860c <_dtoa_r+0xabc>
 80185b8:	f1b9 0f00 	cmp.w	r9, #0
 80185bc:	dd01      	ble.n	80185c2 <_dtoa_r+0xa72>
 80185be:	9b04      	ldr	r3, [sp, #16]
 80185c0:	3331      	adds	r3, #49	; 0x31
 80185c2:	9a02      	ldr	r2, [sp, #8]
 80185c4:	7013      	strb	r3, [r2, #0]
 80185c6:	e774      	b.n	80184b2 <_dtoa_r+0x962>
 80185c8:	4638      	mov	r0, r7
 80185ca:	e7b9      	b.n	8018540 <_dtoa_r+0x9f0>
 80185cc:	2201      	movs	r2, #1
 80185ce:	e7e2      	b.n	8018596 <_dtoa_r+0xa46>
 80185d0:	f1b9 0f00 	cmp.w	r9, #0
 80185d4:	db06      	blt.n	80185e4 <_dtoa_r+0xa94>
 80185d6:	9905      	ldr	r1, [sp, #20]
 80185d8:	ea41 0909 	orr.w	r9, r1, r9
 80185dc:	9906      	ldr	r1, [sp, #24]
 80185de:	ea59 0101 	orrs.w	r1, r9, r1
 80185e2:	d120      	bne.n	8018626 <_dtoa_r+0xad6>
 80185e4:	2a00      	cmp	r2, #0
 80185e6:	ddec      	ble.n	80185c2 <_dtoa_r+0xa72>
 80185e8:	4659      	mov	r1, fp
 80185ea:	2201      	movs	r2, #1
 80185ec:	4620      	mov	r0, r4
 80185ee:	9301      	str	r3, [sp, #4]
 80185f0:	f000 fe88 	bl	8019304 <__lshift>
 80185f4:	4631      	mov	r1, r6
 80185f6:	4683      	mov	fp, r0
 80185f8:	f000 fef0 	bl	80193dc <__mcmp>
 80185fc:	2800      	cmp	r0, #0
 80185fe:	9b01      	ldr	r3, [sp, #4]
 8018600:	dc02      	bgt.n	8018608 <_dtoa_r+0xab8>
 8018602:	d1de      	bne.n	80185c2 <_dtoa_r+0xa72>
 8018604:	07da      	lsls	r2, r3, #31
 8018606:	d5dc      	bpl.n	80185c2 <_dtoa_r+0xa72>
 8018608:	2b39      	cmp	r3, #57	; 0x39
 801860a:	d1d8      	bne.n	80185be <_dtoa_r+0xa6e>
 801860c:	9a02      	ldr	r2, [sp, #8]
 801860e:	2339      	movs	r3, #57	; 0x39
 8018610:	7013      	strb	r3, [r2, #0]
 8018612:	462b      	mov	r3, r5
 8018614:	461d      	mov	r5, r3
 8018616:	3b01      	subs	r3, #1
 8018618:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801861c:	2a39      	cmp	r2, #57	; 0x39
 801861e:	d050      	beq.n	80186c2 <_dtoa_r+0xb72>
 8018620:	3201      	adds	r2, #1
 8018622:	701a      	strb	r2, [r3, #0]
 8018624:	e745      	b.n	80184b2 <_dtoa_r+0x962>
 8018626:	2a00      	cmp	r2, #0
 8018628:	dd03      	ble.n	8018632 <_dtoa_r+0xae2>
 801862a:	2b39      	cmp	r3, #57	; 0x39
 801862c:	d0ee      	beq.n	801860c <_dtoa_r+0xabc>
 801862e:	3301      	adds	r3, #1
 8018630:	e7c7      	b.n	80185c2 <_dtoa_r+0xa72>
 8018632:	9a01      	ldr	r2, [sp, #4]
 8018634:	9907      	ldr	r1, [sp, #28]
 8018636:	f802 3c01 	strb.w	r3, [r2, #-1]
 801863a:	428a      	cmp	r2, r1
 801863c:	d02a      	beq.n	8018694 <_dtoa_r+0xb44>
 801863e:	4659      	mov	r1, fp
 8018640:	2300      	movs	r3, #0
 8018642:	220a      	movs	r2, #10
 8018644:	4620      	mov	r0, r4
 8018646:	f000 fc63 	bl	8018f10 <__multadd>
 801864a:	45b8      	cmp	r8, r7
 801864c:	4683      	mov	fp, r0
 801864e:	f04f 0300 	mov.w	r3, #0
 8018652:	f04f 020a 	mov.w	r2, #10
 8018656:	4641      	mov	r1, r8
 8018658:	4620      	mov	r0, r4
 801865a:	d107      	bne.n	801866c <_dtoa_r+0xb1c>
 801865c:	f000 fc58 	bl	8018f10 <__multadd>
 8018660:	4680      	mov	r8, r0
 8018662:	4607      	mov	r7, r0
 8018664:	9b01      	ldr	r3, [sp, #4]
 8018666:	3301      	adds	r3, #1
 8018668:	9301      	str	r3, [sp, #4]
 801866a:	e775      	b.n	8018558 <_dtoa_r+0xa08>
 801866c:	f000 fc50 	bl	8018f10 <__multadd>
 8018670:	4639      	mov	r1, r7
 8018672:	4680      	mov	r8, r0
 8018674:	2300      	movs	r3, #0
 8018676:	220a      	movs	r2, #10
 8018678:	4620      	mov	r0, r4
 801867a:	f000 fc49 	bl	8018f10 <__multadd>
 801867e:	4607      	mov	r7, r0
 8018680:	e7f0      	b.n	8018664 <_dtoa_r+0xb14>
 8018682:	f1b9 0f00 	cmp.w	r9, #0
 8018686:	9a00      	ldr	r2, [sp, #0]
 8018688:	bfcc      	ite	gt
 801868a:	464d      	movgt	r5, r9
 801868c:	2501      	movle	r5, #1
 801868e:	4415      	add	r5, r2
 8018690:	f04f 0800 	mov.w	r8, #0
 8018694:	4659      	mov	r1, fp
 8018696:	2201      	movs	r2, #1
 8018698:	4620      	mov	r0, r4
 801869a:	9301      	str	r3, [sp, #4]
 801869c:	f000 fe32 	bl	8019304 <__lshift>
 80186a0:	4631      	mov	r1, r6
 80186a2:	4683      	mov	fp, r0
 80186a4:	f000 fe9a 	bl	80193dc <__mcmp>
 80186a8:	2800      	cmp	r0, #0
 80186aa:	dcb2      	bgt.n	8018612 <_dtoa_r+0xac2>
 80186ac:	d102      	bne.n	80186b4 <_dtoa_r+0xb64>
 80186ae:	9b01      	ldr	r3, [sp, #4]
 80186b0:	07db      	lsls	r3, r3, #31
 80186b2:	d4ae      	bmi.n	8018612 <_dtoa_r+0xac2>
 80186b4:	462b      	mov	r3, r5
 80186b6:	461d      	mov	r5, r3
 80186b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80186bc:	2a30      	cmp	r2, #48	; 0x30
 80186be:	d0fa      	beq.n	80186b6 <_dtoa_r+0xb66>
 80186c0:	e6f7      	b.n	80184b2 <_dtoa_r+0x962>
 80186c2:	9a00      	ldr	r2, [sp, #0]
 80186c4:	429a      	cmp	r2, r3
 80186c6:	d1a5      	bne.n	8018614 <_dtoa_r+0xac4>
 80186c8:	f10a 0a01 	add.w	sl, sl, #1
 80186cc:	2331      	movs	r3, #49	; 0x31
 80186ce:	e779      	b.n	80185c4 <_dtoa_r+0xa74>
 80186d0:	4b13      	ldr	r3, [pc, #76]	; (8018720 <_dtoa_r+0xbd0>)
 80186d2:	f7ff baaf 	b.w	8017c34 <_dtoa_r+0xe4>
 80186d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80186d8:	2b00      	cmp	r3, #0
 80186da:	f47f aa86 	bne.w	8017bea <_dtoa_r+0x9a>
 80186de:	4b11      	ldr	r3, [pc, #68]	; (8018724 <_dtoa_r+0xbd4>)
 80186e0:	f7ff baa8 	b.w	8017c34 <_dtoa_r+0xe4>
 80186e4:	f1b9 0f00 	cmp.w	r9, #0
 80186e8:	dc03      	bgt.n	80186f2 <_dtoa_r+0xba2>
 80186ea:	9b05      	ldr	r3, [sp, #20]
 80186ec:	2b02      	cmp	r3, #2
 80186ee:	f73f aec9 	bgt.w	8018484 <_dtoa_r+0x934>
 80186f2:	9d00      	ldr	r5, [sp, #0]
 80186f4:	4631      	mov	r1, r6
 80186f6:	4658      	mov	r0, fp
 80186f8:	f7ff f99c 	bl	8017a34 <quorem>
 80186fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018700:	f805 3b01 	strb.w	r3, [r5], #1
 8018704:	9a00      	ldr	r2, [sp, #0]
 8018706:	1aaa      	subs	r2, r5, r2
 8018708:	4591      	cmp	r9, r2
 801870a:	ddba      	ble.n	8018682 <_dtoa_r+0xb32>
 801870c:	4659      	mov	r1, fp
 801870e:	2300      	movs	r3, #0
 8018710:	220a      	movs	r2, #10
 8018712:	4620      	mov	r0, r4
 8018714:	f000 fbfc 	bl	8018f10 <__multadd>
 8018718:	4683      	mov	fp, r0
 801871a:	e7eb      	b.n	80186f4 <_dtoa_r+0xba4>
 801871c:	0801c4fc 	.word	0x0801c4fc
 8018720:	0801c2fc 	.word	0x0801c2fc
 8018724:	0801c479 	.word	0x0801c479

08018728 <rshift>:
 8018728:	6903      	ldr	r3, [r0, #16]
 801872a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801872e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018732:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018736:	f100 0414 	add.w	r4, r0, #20
 801873a:	dd45      	ble.n	80187c8 <rshift+0xa0>
 801873c:	f011 011f 	ands.w	r1, r1, #31
 8018740:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018744:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018748:	d10c      	bne.n	8018764 <rshift+0x3c>
 801874a:	f100 0710 	add.w	r7, r0, #16
 801874e:	4629      	mov	r1, r5
 8018750:	42b1      	cmp	r1, r6
 8018752:	d334      	bcc.n	80187be <rshift+0x96>
 8018754:	1a9b      	subs	r3, r3, r2
 8018756:	009b      	lsls	r3, r3, #2
 8018758:	1eea      	subs	r2, r5, #3
 801875a:	4296      	cmp	r6, r2
 801875c:	bf38      	it	cc
 801875e:	2300      	movcc	r3, #0
 8018760:	4423      	add	r3, r4
 8018762:	e015      	b.n	8018790 <rshift+0x68>
 8018764:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018768:	f1c1 0820 	rsb	r8, r1, #32
 801876c:	40cf      	lsrs	r7, r1
 801876e:	f105 0e04 	add.w	lr, r5, #4
 8018772:	46a1      	mov	r9, r4
 8018774:	4576      	cmp	r6, lr
 8018776:	46f4      	mov	ip, lr
 8018778:	d815      	bhi.n	80187a6 <rshift+0x7e>
 801877a:	1a9b      	subs	r3, r3, r2
 801877c:	009a      	lsls	r2, r3, #2
 801877e:	3a04      	subs	r2, #4
 8018780:	3501      	adds	r5, #1
 8018782:	42ae      	cmp	r6, r5
 8018784:	bf38      	it	cc
 8018786:	2200      	movcc	r2, #0
 8018788:	18a3      	adds	r3, r4, r2
 801878a:	50a7      	str	r7, [r4, r2]
 801878c:	b107      	cbz	r7, 8018790 <rshift+0x68>
 801878e:	3304      	adds	r3, #4
 8018790:	1b1a      	subs	r2, r3, r4
 8018792:	42a3      	cmp	r3, r4
 8018794:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018798:	bf08      	it	eq
 801879a:	2300      	moveq	r3, #0
 801879c:	6102      	str	r2, [r0, #16]
 801879e:	bf08      	it	eq
 80187a0:	6143      	streq	r3, [r0, #20]
 80187a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80187a6:	f8dc c000 	ldr.w	ip, [ip]
 80187aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80187ae:	ea4c 0707 	orr.w	r7, ip, r7
 80187b2:	f849 7b04 	str.w	r7, [r9], #4
 80187b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80187ba:	40cf      	lsrs	r7, r1
 80187bc:	e7da      	b.n	8018774 <rshift+0x4c>
 80187be:	f851 cb04 	ldr.w	ip, [r1], #4
 80187c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80187c6:	e7c3      	b.n	8018750 <rshift+0x28>
 80187c8:	4623      	mov	r3, r4
 80187ca:	e7e1      	b.n	8018790 <rshift+0x68>

080187cc <__hexdig_fun>:
 80187cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80187d0:	2b09      	cmp	r3, #9
 80187d2:	d802      	bhi.n	80187da <__hexdig_fun+0xe>
 80187d4:	3820      	subs	r0, #32
 80187d6:	b2c0      	uxtb	r0, r0
 80187d8:	4770      	bx	lr
 80187da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80187de:	2b05      	cmp	r3, #5
 80187e0:	d801      	bhi.n	80187e6 <__hexdig_fun+0x1a>
 80187e2:	3847      	subs	r0, #71	; 0x47
 80187e4:	e7f7      	b.n	80187d6 <__hexdig_fun+0xa>
 80187e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80187ea:	2b05      	cmp	r3, #5
 80187ec:	d801      	bhi.n	80187f2 <__hexdig_fun+0x26>
 80187ee:	3827      	subs	r0, #39	; 0x27
 80187f0:	e7f1      	b.n	80187d6 <__hexdig_fun+0xa>
 80187f2:	2000      	movs	r0, #0
 80187f4:	4770      	bx	lr
	...

080187f8 <__gethex>:
 80187f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187fc:	ed2d 8b02 	vpush	{d8}
 8018800:	b089      	sub	sp, #36	; 0x24
 8018802:	ee08 0a10 	vmov	s16, r0
 8018806:	9304      	str	r3, [sp, #16]
 8018808:	4bbc      	ldr	r3, [pc, #752]	; (8018afc <__gethex+0x304>)
 801880a:	681b      	ldr	r3, [r3, #0]
 801880c:	9301      	str	r3, [sp, #4]
 801880e:	4618      	mov	r0, r3
 8018810:	468b      	mov	fp, r1
 8018812:	4690      	mov	r8, r2
 8018814:	f7e7 fcdc 	bl	80001d0 <strlen>
 8018818:	9b01      	ldr	r3, [sp, #4]
 801881a:	f8db 2000 	ldr.w	r2, [fp]
 801881e:	4403      	add	r3, r0
 8018820:	4682      	mov	sl, r0
 8018822:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018826:	9305      	str	r3, [sp, #20]
 8018828:	1c93      	adds	r3, r2, #2
 801882a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801882e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018832:	32fe      	adds	r2, #254	; 0xfe
 8018834:	18d1      	adds	r1, r2, r3
 8018836:	461f      	mov	r7, r3
 8018838:	f813 0b01 	ldrb.w	r0, [r3], #1
 801883c:	9100      	str	r1, [sp, #0]
 801883e:	2830      	cmp	r0, #48	; 0x30
 8018840:	d0f8      	beq.n	8018834 <__gethex+0x3c>
 8018842:	f7ff ffc3 	bl	80187cc <__hexdig_fun>
 8018846:	4604      	mov	r4, r0
 8018848:	2800      	cmp	r0, #0
 801884a:	d13a      	bne.n	80188c2 <__gethex+0xca>
 801884c:	9901      	ldr	r1, [sp, #4]
 801884e:	4652      	mov	r2, sl
 8018850:	4638      	mov	r0, r7
 8018852:	f001 f929 	bl	8019aa8 <strncmp>
 8018856:	4605      	mov	r5, r0
 8018858:	2800      	cmp	r0, #0
 801885a:	d168      	bne.n	801892e <__gethex+0x136>
 801885c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8018860:	eb07 060a 	add.w	r6, r7, sl
 8018864:	f7ff ffb2 	bl	80187cc <__hexdig_fun>
 8018868:	2800      	cmp	r0, #0
 801886a:	d062      	beq.n	8018932 <__gethex+0x13a>
 801886c:	4633      	mov	r3, r6
 801886e:	7818      	ldrb	r0, [r3, #0]
 8018870:	2830      	cmp	r0, #48	; 0x30
 8018872:	461f      	mov	r7, r3
 8018874:	f103 0301 	add.w	r3, r3, #1
 8018878:	d0f9      	beq.n	801886e <__gethex+0x76>
 801887a:	f7ff ffa7 	bl	80187cc <__hexdig_fun>
 801887e:	2301      	movs	r3, #1
 8018880:	fab0 f480 	clz	r4, r0
 8018884:	0964      	lsrs	r4, r4, #5
 8018886:	4635      	mov	r5, r6
 8018888:	9300      	str	r3, [sp, #0]
 801888a:	463a      	mov	r2, r7
 801888c:	4616      	mov	r6, r2
 801888e:	3201      	adds	r2, #1
 8018890:	7830      	ldrb	r0, [r6, #0]
 8018892:	f7ff ff9b 	bl	80187cc <__hexdig_fun>
 8018896:	2800      	cmp	r0, #0
 8018898:	d1f8      	bne.n	801888c <__gethex+0x94>
 801889a:	9901      	ldr	r1, [sp, #4]
 801889c:	4652      	mov	r2, sl
 801889e:	4630      	mov	r0, r6
 80188a0:	f001 f902 	bl	8019aa8 <strncmp>
 80188a4:	b980      	cbnz	r0, 80188c8 <__gethex+0xd0>
 80188a6:	b94d      	cbnz	r5, 80188bc <__gethex+0xc4>
 80188a8:	eb06 050a 	add.w	r5, r6, sl
 80188ac:	462a      	mov	r2, r5
 80188ae:	4616      	mov	r6, r2
 80188b0:	3201      	adds	r2, #1
 80188b2:	7830      	ldrb	r0, [r6, #0]
 80188b4:	f7ff ff8a 	bl	80187cc <__hexdig_fun>
 80188b8:	2800      	cmp	r0, #0
 80188ba:	d1f8      	bne.n	80188ae <__gethex+0xb6>
 80188bc:	1bad      	subs	r5, r5, r6
 80188be:	00ad      	lsls	r5, r5, #2
 80188c0:	e004      	b.n	80188cc <__gethex+0xd4>
 80188c2:	2400      	movs	r4, #0
 80188c4:	4625      	mov	r5, r4
 80188c6:	e7e0      	b.n	801888a <__gethex+0x92>
 80188c8:	2d00      	cmp	r5, #0
 80188ca:	d1f7      	bne.n	80188bc <__gethex+0xc4>
 80188cc:	7833      	ldrb	r3, [r6, #0]
 80188ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80188d2:	2b50      	cmp	r3, #80	; 0x50
 80188d4:	d13b      	bne.n	801894e <__gethex+0x156>
 80188d6:	7873      	ldrb	r3, [r6, #1]
 80188d8:	2b2b      	cmp	r3, #43	; 0x2b
 80188da:	d02c      	beq.n	8018936 <__gethex+0x13e>
 80188dc:	2b2d      	cmp	r3, #45	; 0x2d
 80188de:	d02e      	beq.n	801893e <__gethex+0x146>
 80188e0:	1c71      	adds	r1, r6, #1
 80188e2:	f04f 0900 	mov.w	r9, #0
 80188e6:	7808      	ldrb	r0, [r1, #0]
 80188e8:	f7ff ff70 	bl	80187cc <__hexdig_fun>
 80188ec:	1e43      	subs	r3, r0, #1
 80188ee:	b2db      	uxtb	r3, r3
 80188f0:	2b18      	cmp	r3, #24
 80188f2:	d82c      	bhi.n	801894e <__gethex+0x156>
 80188f4:	f1a0 0210 	sub.w	r2, r0, #16
 80188f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80188fc:	f7ff ff66 	bl	80187cc <__hexdig_fun>
 8018900:	1e43      	subs	r3, r0, #1
 8018902:	b2db      	uxtb	r3, r3
 8018904:	2b18      	cmp	r3, #24
 8018906:	d91d      	bls.n	8018944 <__gethex+0x14c>
 8018908:	f1b9 0f00 	cmp.w	r9, #0
 801890c:	d000      	beq.n	8018910 <__gethex+0x118>
 801890e:	4252      	negs	r2, r2
 8018910:	4415      	add	r5, r2
 8018912:	f8cb 1000 	str.w	r1, [fp]
 8018916:	b1e4      	cbz	r4, 8018952 <__gethex+0x15a>
 8018918:	9b00      	ldr	r3, [sp, #0]
 801891a:	2b00      	cmp	r3, #0
 801891c:	bf14      	ite	ne
 801891e:	2700      	movne	r7, #0
 8018920:	2706      	moveq	r7, #6
 8018922:	4638      	mov	r0, r7
 8018924:	b009      	add	sp, #36	; 0x24
 8018926:	ecbd 8b02 	vpop	{d8}
 801892a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801892e:	463e      	mov	r6, r7
 8018930:	4625      	mov	r5, r4
 8018932:	2401      	movs	r4, #1
 8018934:	e7ca      	b.n	80188cc <__gethex+0xd4>
 8018936:	f04f 0900 	mov.w	r9, #0
 801893a:	1cb1      	adds	r1, r6, #2
 801893c:	e7d3      	b.n	80188e6 <__gethex+0xee>
 801893e:	f04f 0901 	mov.w	r9, #1
 8018942:	e7fa      	b.n	801893a <__gethex+0x142>
 8018944:	230a      	movs	r3, #10
 8018946:	fb03 0202 	mla	r2, r3, r2, r0
 801894a:	3a10      	subs	r2, #16
 801894c:	e7d4      	b.n	80188f8 <__gethex+0x100>
 801894e:	4631      	mov	r1, r6
 8018950:	e7df      	b.n	8018912 <__gethex+0x11a>
 8018952:	1bf3      	subs	r3, r6, r7
 8018954:	3b01      	subs	r3, #1
 8018956:	4621      	mov	r1, r4
 8018958:	2b07      	cmp	r3, #7
 801895a:	dc0b      	bgt.n	8018974 <__gethex+0x17c>
 801895c:	ee18 0a10 	vmov	r0, s16
 8018960:	f000 fa74 	bl	8018e4c <_Balloc>
 8018964:	4604      	mov	r4, r0
 8018966:	b940      	cbnz	r0, 801897a <__gethex+0x182>
 8018968:	4b65      	ldr	r3, [pc, #404]	; (8018b00 <__gethex+0x308>)
 801896a:	4602      	mov	r2, r0
 801896c:	21de      	movs	r1, #222	; 0xde
 801896e:	4865      	ldr	r0, [pc, #404]	; (8018b04 <__gethex+0x30c>)
 8018970:	f001 f8ba 	bl	8019ae8 <__assert_func>
 8018974:	3101      	adds	r1, #1
 8018976:	105b      	asrs	r3, r3, #1
 8018978:	e7ee      	b.n	8018958 <__gethex+0x160>
 801897a:	f100 0914 	add.w	r9, r0, #20
 801897e:	f04f 0b00 	mov.w	fp, #0
 8018982:	f1ca 0301 	rsb	r3, sl, #1
 8018986:	f8cd 9008 	str.w	r9, [sp, #8]
 801898a:	f8cd b000 	str.w	fp, [sp]
 801898e:	9306      	str	r3, [sp, #24]
 8018990:	42b7      	cmp	r7, r6
 8018992:	d340      	bcc.n	8018a16 <__gethex+0x21e>
 8018994:	9802      	ldr	r0, [sp, #8]
 8018996:	9b00      	ldr	r3, [sp, #0]
 8018998:	f840 3b04 	str.w	r3, [r0], #4
 801899c:	eba0 0009 	sub.w	r0, r0, r9
 80189a0:	1080      	asrs	r0, r0, #2
 80189a2:	0146      	lsls	r6, r0, #5
 80189a4:	6120      	str	r0, [r4, #16]
 80189a6:	4618      	mov	r0, r3
 80189a8:	f000 fb46 	bl	8019038 <__hi0bits>
 80189ac:	1a30      	subs	r0, r6, r0
 80189ae:	f8d8 6000 	ldr.w	r6, [r8]
 80189b2:	42b0      	cmp	r0, r6
 80189b4:	dd63      	ble.n	8018a7e <__gethex+0x286>
 80189b6:	1b87      	subs	r7, r0, r6
 80189b8:	4639      	mov	r1, r7
 80189ba:	4620      	mov	r0, r4
 80189bc:	f000 fee0 	bl	8019780 <__any_on>
 80189c0:	4682      	mov	sl, r0
 80189c2:	b1a8      	cbz	r0, 80189f0 <__gethex+0x1f8>
 80189c4:	1e7b      	subs	r3, r7, #1
 80189c6:	1159      	asrs	r1, r3, #5
 80189c8:	f003 021f 	and.w	r2, r3, #31
 80189cc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80189d0:	f04f 0a01 	mov.w	sl, #1
 80189d4:	fa0a f202 	lsl.w	r2, sl, r2
 80189d8:	420a      	tst	r2, r1
 80189da:	d009      	beq.n	80189f0 <__gethex+0x1f8>
 80189dc:	4553      	cmp	r3, sl
 80189de:	dd05      	ble.n	80189ec <__gethex+0x1f4>
 80189e0:	1eb9      	subs	r1, r7, #2
 80189e2:	4620      	mov	r0, r4
 80189e4:	f000 fecc 	bl	8019780 <__any_on>
 80189e8:	2800      	cmp	r0, #0
 80189ea:	d145      	bne.n	8018a78 <__gethex+0x280>
 80189ec:	f04f 0a02 	mov.w	sl, #2
 80189f0:	4639      	mov	r1, r7
 80189f2:	4620      	mov	r0, r4
 80189f4:	f7ff fe98 	bl	8018728 <rshift>
 80189f8:	443d      	add	r5, r7
 80189fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80189fe:	42ab      	cmp	r3, r5
 8018a00:	da4c      	bge.n	8018a9c <__gethex+0x2a4>
 8018a02:	ee18 0a10 	vmov	r0, s16
 8018a06:	4621      	mov	r1, r4
 8018a08:	f000 fa60 	bl	8018ecc <_Bfree>
 8018a0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018a0e:	2300      	movs	r3, #0
 8018a10:	6013      	str	r3, [r2, #0]
 8018a12:	27a3      	movs	r7, #163	; 0xa3
 8018a14:	e785      	b.n	8018922 <__gethex+0x12a>
 8018a16:	1e73      	subs	r3, r6, #1
 8018a18:	9a05      	ldr	r2, [sp, #20]
 8018a1a:	9303      	str	r3, [sp, #12]
 8018a1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018a20:	4293      	cmp	r3, r2
 8018a22:	d019      	beq.n	8018a58 <__gethex+0x260>
 8018a24:	f1bb 0f20 	cmp.w	fp, #32
 8018a28:	d107      	bne.n	8018a3a <__gethex+0x242>
 8018a2a:	9b02      	ldr	r3, [sp, #8]
 8018a2c:	9a00      	ldr	r2, [sp, #0]
 8018a2e:	f843 2b04 	str.w	r2, [r3], #4
 8018a32:	9302      	str	r3, [sp, #8]
 8018a34:	2300      	movs	r3, #0
 8018a36:	9300      	str	r3, [sp, #0]
 8018a38:	469b      	mov	fp, r3
 8018a3a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018a3e:	f7ff fec5 	bl	80187cc <__hexdig_fun>
 8018a42:	9b00      	ldr	r3, [sp, #0]
 8018a44:	f000 000f 	and.w	r0, r0, #15
 8018a48:	fa00 f00b 	lsl.w	r0, r0, fp
 8018a4c:	4303      	orrs	r3, r0
 8018a4e:	9300      	str	r3, [sp, #0]
 8018a50:	f10b 0b04 	add.w	fp, fp, #4
 8018a54:	9b03      	ldr	r3, [sp, #12]
 8018a56:	e00d      	b.n	8018a74 <__gethex+0x27c>
 8018a58:	9b03      	ldr	r3, [sp, #12]
 8018a5a:	9a06      	ldr	r2, [sp, #24]
 8018a5c:	4413      	add	r3, r2
 8018a5e:	42bb      	cmp	r3, r7
 8018a60:	d3e0      	bcc.n	8018a24 <__gethex+0x22c>
 8018a62:	4618      	mov	r0, r3
 8018a64:	9901      	ldr	r1, [sp, #4]
 8018a66:	9307      	str	r3, [sp, #28]
 8018a68:	4652      	mov	r2, sl
 8018a6a:	f001 f81d 	bl	8019aa8 <strncmp>
 8018a6e:	9b07      	ldr	r3, [sp, #28]
 8018a70:	2800      	cmp	r0, #0
 8018a72:	d1d7      	bne.n	8018a24 <__gethex+0x22c>
 8018a74:	461e      	mov	r6, r3
 8018a76:	e78b      	b.n	8018990 <__gethex+0x198>
 8018a78:	f04f 0a03 	mov.w	sl, #3
 8018a7c:	e7b8      	b.n	80189f0 <__gethex+0x1f8>
 8018a7e:	da0a      	bge.n	8018a96 <__gethex+0x29e>
 8018a80:	1a37      	subs	r7, r6, r0
 8018a82:	4621      	mov	r1, r4
 8018a84:	ee18 0a10 	vmov	r0, s16
 8018a88:	463a      	mov	r2, r7
 8018a8a:	f000 fc3b 	bl	8019304 <__lshift>
 8018a8e:	1bed      	subs	r5, r5, r7
 8018a90:	4604      	mov	r4, r0
 8018a92:	f100 0914 	add.w	r9, r0, #20
 8018a96:	f04f 0a00 	mov.w	sl, #0
 8018a9a:	e7ae      	b.n	80189fa <__gethex+0x202>
 8018a9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018aa0:	42a8      	cmp	r0, r5
 8018aa2:	dd72      	ble.n	8018b8a <__gethex+0x392>
 8018aa4:	1b45      	subs	r5, r0, r5
 8018aa6:	42ae      	cmp	r6, r5
 8018aa8:	dc36      	bgt.n	8018b18 <__gethex+0x320>
 8018aaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018aae:	2b02      	cmp	r3, #2
 8018ab0:	d02a      	beq.n	8018b08 <__gethex+0x310>
 8018ab2:	2b03      	cmp	r3, #3
 8018ab4:	d02c      	beq.n	8018b10 <__gethex+0x318>
 8018ab6:	2b01      	cmp	r3, #1
 8018ab8:	d115      	bne.n	8018ae6 <__gethex+0x2ee>
 8018aba:	42ae      	cmp	r6, r5
 8018abc:	d113      	bne.n	8018ae6 <__gethex+0x2ee>
 8018abe:	2e01      	cmp	r6, #1
 8018ac0:	d10b      	bne.n	8018ada <__gethex+0x2e2>
 8018ac2:	9a04      	ldr	r2, [sp, #16]
 8018ac4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018ac8:	6013      	str	r3, [r2, #0]
 8018aca:	2301      	movs	r3, #1
 8018acc:	6123      	str	r3, [r4, #16]
 8018ace:	f8c9 3000 	str.w	r3, [r9]
 8018ad2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018ad4:	2762      	movs	r7, #98	; 0x62
 8018ad6:	601c      	str	r4, [r3, #0]
 8018ad8:	e723      	b.n	8018922 <__gethex+0x12a>
 8018ada:	1e71      	subs	r1, r6, #1
 8018adc:	4620      	mov	r0, r4
 8018ade:	f000 fe4f 	bl	8019780 <__any_on>
 8018ae2:	2800      	cmp	r0, #0
 8018ae4:	d1ed      	bne.n	8018ac2 <__gethex+0x2ca>
 8018ae6:	ee18 0a10 	vmov	r0, s16
 8018aea:	4621      	mov	r1, r4
 8018aec:	f000 f9ee 	bl	8018ecc <_Bfree>
 8018af0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018af2:	2300      	movs	r3, #0
 8018af4:	6013      	str	r3, [r2, #0]
 8018af6:	2750      	movs	r7, #80	; 0x50
 8018af8:	e713      	b.n	8018922 <__gethex+0x12a>
 8018afa:	bf00      	nop
 8018afc:	0801c578 	.word	0x0801c578
 8018b00:	0801c4fc 	.word	0x0801c4fc
 8018b04:	0801c50d 	.word	0x0801c50d
 8018b08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b0a:	2b00      	cmp	r3, #0
 8018b0c:	d1eb      	bne.n	8018ae6 <__gethex+0x2ee>
 8018b0e:	e7d8      	b.n	8018ac2 <__gethex+0x2ca>
 8018b10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	d1d5      	bne.n	8018ac2 <__gethex+0x2ca>
 8018b16:	e7e6      	b.n	8018ae6 <__gethex+0x2ee>
 8018b18:	1e6f      	subs	r7, r5, #1
 8018b1a:	f1ba 0f00 	cmp.w	sl, #0
 8018b1e:	d131      	bne.n	8018b84 <__gethex+0x38c>
 8018b20:	b127      	cbz	r7, 8018b2c <__gethex+0x334>
 8018b22:	4639      	mov	r1, r7
 8018b24:	4620      	mov	r0, r4
 8018b26:	f000 fe2b 	bl	8019780 <__any_on>
 8018b2a:	4682      	mov	sl, r0
 8018b2c:	117b      	asrs	r3, r7, #5
 8018b2e:	2101      	movs	r1, #1
 8018b30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8018b34:	f007 071f 	and.w	r7, r7, #31
 8018b38:	fa01 f707 	lsl.w	r7, r1, r7
 8018b3c:	421f      	tst	r7, r3
 8018b3e:	4629      	mov	r1, r5
 8018b40:	4620      	mov	r0, r4
 8018b42:	bf18      	it	ne
 8018b44:	f04a 0a02 	orrne.w	sl, sl, #2
 8018b48:	1b76      	subs	r6, r6, r5
 8018b4a:	f7ff fded 	bl	8018728 <rshift>
 8018b4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018b52:	2702      	movs	r7, #2
 8018b54:	f1ba 0f00 	cmp.w	sl, #0
 8018b58:	d048      	beq.n	8018bec <__gethex+0x3f4>
 8018b5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018b5e:	2b02      	cmp	r3, #2
 8018b60:	d015      	beq.n	8018b8e <__gethex+0x396>
 8018b62:	2b03      	cmp	r3, #3
 8018b64:	d017      	beq.n	8018b96 <__gethex+0x39e>
 8018b66:	2b01      	cmp	r3, #1
 8018b68:	d109      	bne.n	8018b7e <__gethex+0x386>
 8018b6a:	f01a 0f02 	tst.w	sl, #2
 8018b6e:	d006      	beq.n	8018b7e <__gethex+0x386>
 8018b70:	f8d9 0000 	ldr.w	r0, [r9]
 8018b74:	ea4a 0a00 	orr.w	sl, sl, r0
 8018b78:	f01a 0f01 	tst.w	sl, #1
 8018b7c:	d10e      	bne.n	8018b9c <__gethex+0x3a4>
 8018b7e:	f047 0710 	orr.w	r7, r7, #16
 8018b82:	e033      	b.n	8018bec <__gethex+0x3f4>
 8018b84:	f04f 0a01 	mov.w	sl, #1
 8018b88:	e7d0      	b.n	8018b2c <__gethex+0x334>
 8018b8a:	2701      	movs	r7, #1
 8018b8c:	e7e2      	b.n	8018b54 <__gethex+0x35c>
 8018b8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b90:	f1c3 0301 	rsb	r3, r3, #1
 8018b94:	9315      	str	r3, [sp, #84]	; 0x54
 8018b96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	d0f0      	beq.n	8018b7e <__gethex+0x386>
 8018b9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018ba0:	f104 0314 	add.w	r3, r4, #20
 8018ba4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018ba8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018bac:	f04f 0c00 	mov.w	ip, #0
 8018bb0:	4618      	mov	r0, r3
 8018bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8018bb6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018bba:	d01c      	beq.n	8018bf6 <__gethex+0x3fe>
 8018bbc:	3201      	adds	r2, #1
 8018bbe:	6002      	str	r2, [r0, #0]
 8018bc0:	2f02      	cmp	r7, #2
 8018bc2:	f104 0314 	add.w	r3, r4, #20
 8018bc6:	d13f      	bne.n	8018c48 <__gethex+0x450>
 8018bc8:	f8d8 2000 	ldr.w	r2, [r8]
 8018bcc:	3a01      	subs	r2, #1
 8018bce:	42b2      	cmp	r2, r6
 8018bd0:	d10a      	bne.n	8018be8 <__gethex+0x3f0>
 8018bd2:	1171      	asrs	r1, r6, #5
 8018bd4:	2201      	movs	r2, #1
 8018bd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018bda:	f006 061f 	and.w	r6, r6, #31
 8018bde:	fa02 f606 	lsl.w	r6, r2, r6
 8018be2:	421e      	tst	r6, r3
 8018be4:	bf18      	it	ne
 8018be6:	4617      	movne	r7, r2
 8018be8:	f047 0720 	orr.w	r7, r7, #32
 8018bec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018bee:	601c      	str	r4, [r3, #0]
 8018bf0:	9b04      	ldr	r3, [sp, #16]
 8018bf2:	601d      	str	r5, [r3, #0]
 8018bf4:	e695      	b.n	8018922 <__gethex+0x12a>
 8018bf6:	4299      	cmp	r1, r3
 8018bf8:	f843 cc04 	str.w	ip, [r3, #-4]
 8018bfc:	d8d8      	bhi.n	8018bb0 <__gethex+0x3b8>
 8018bfe:	68a3      	ldr	r3, [r4, #8]
 8018c00:	459b      	cmp	fp, r3
 8018c02:	db19      	blt.n	8018c38 <__gethex+0x440>
 8018c04:	6861      	ldr	r1, [r4, #4]
 8018c06:	ee18 0a10 	vmov	r0, s16
 8018c0a:	3101      	adds	r1, #1
 8018c0c:	f000 f91e 	bl	8018e4c <_Balloc>
 8018c10:	4681      	mov	r9, r0
 8018c12:	b918      	cbnz	r0, 8018c1c <__gethex+0x424>
 8018c14:	4b1a      	ldr	r3, [pc, #104]	; (8018c80 <__gethex+0x488>)
 8018c16:	4602      	mov	r2, r0
 8018c18:	2184      	movs	r1, #132	; 0x84
 8018c1a:	e6a8      	b.n	801896e <__gethex+0x176>
 8018c1c:	6922      	ldr	r2, [r4, #16]
 8018c1e:	3202      	adds	r2, #2
 8018c20:	f104 010c 	add.w	r1, r4, #12
 8018c24:	0092      	lsls	r2, r2, #2
 8018c26:	300c      	adds	r0, #12
 8018c28:	f7fd f892 	bl	8015d50 <memcpy>
 8018c2c:	4621      	mov	r1, r4
 8018c2e:	ee18 0a10 	vmov	r0, s16
 8018c32:	f000 f94b 	bl	8018ecc <_Bfree>
 8018c36:	464c      	mov	r4, r9
 8018c38:	6923      	ldr	r3, [r4, #16]
 8018c3a:	1c5a      	adds	r2, r3, #1
 8018c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018c40:	6122      	str	r2, [r4, #16]
 8018c42:	2201      	movs	r2, #1
 8018c44:	615a      	str	r2, [r3, #20]
 8018c46:	e7bb      	b.n	8018bc0 <__gethex+0x3c8>
 8018c48:	6922      	ldr	r2, [r4, #16]
 8018c4a:	455a      	cmp	r2, fp
 8018c4c:	dd0b      	ble.n	8018c66 <__gethex+0x46e>
 8018c4e:	2101      	movs	r1, #1
 8018c50:	4620      	mov	r0, r4
 8018c52:	f7ff fd69 	bl	8018728 <rshift>
 8018c56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018c5a:	3501      	adds	r5, #1
 8018c5c:	42ab      	cmp	r3, r5
 8018c5e:	f6ff aed0 	blt.w	8018a02 <__gethex+0x20a>
 8018c62:	2701      	movs	r7, #1
 8018c64:	e7c0      	b.n	8018be8 <__gethex+0x3f0>
 8018c66:	f016 061f 	ands.w	r6, r6, #31
 8018c6a:	d0fa      	beq.n	8018c62 <__gethex+0x46a>
 8018c6c:	449a      	add	sl, r3
 8018c6e:	f1c6 0620 	rsb	r6, r6, #32
 8018c72:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018c76:	f000 f9df 	bl	8019038 <__hi0bits>
 8018c7a:	42b0      	cmp	r0, r6
 8018c7c:	dbe7      	blt.n	8018c4e <__gethex+0x456>
 8018c7e:	e7f0      	b.n	8018c62 <__gethex+0x46a>
 8018c80:	0801c4fc 	.word	0x0801c4fc

08018c84 <L_shift>:
 8018c84:	f1c2 0208 	rsb	r2, r2, #8
 8018c88:	0092      	lsls	r2, r2, #2
 8018c8a:	b570      	push	{r4, r5, r6, lr}
 8018c8c:	f1c2 0620 	rsb	r6, r2, #32
 8018c90:	6843      	ldr	r3, [r0, #4]
 8018c92:	6804      	ldr	r4, [r0, #0]
 8018c94:	fa03 f506 	lsl.w	r5, r3, r6
 8018c98:	432c      	orrs	r4, r5
 8018c9a:	40d3      	lsrs	r3, r2
 8018c9c:	6004      	str	r4, [r0, #0]
 8018c9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018ca2:	4288      	cmp	r0, r1
 8018ca4:	d3f4      	bcc.n	8018c90 <L_shift+0xc>
 8018ca6:	bd70      	pop	{r4, r5, r6, pc}

08018ca8 <__match>:
 8018ca8:	b530      	push	{r4, r5, lr}
 8018caa:	6803      	ldr	r3, [r0, #0]
 8018cac:	3301      	adds	r3, #1
 8018cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018cb2:	b914      	cbnz	r4, 8018cba <__match+0x12>
 8018cb4:	6003      	str	r3, [r0, #0]
 8018cb6:	2001      	movs	r0, #1
 8018cb8:	bd30      	pop	{r4, r5, pc}
 8018cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018cbe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018cc2:	2d19      	cmp	r5, #25
 8018cc4:	bf98      	it	ls
 8018cc6:	3220      	addls	r2, #32
 8018cc8:	42a2      	cmp	r2, r4
 8018cca:	d0f0      	beq.n	8018cae <__match+0x6>
 8018ccc:	2000      	movs	r0, #0
 8018cce:	e7f3      	b.n	8018cb8 <__match+0x10>

08018cd0 <__hexnan>:
 8018cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cd4:	680b      	ldr	r3, [r1, #0]
 8018cd6:	6801      	ldr	r1, [r0, #0]
 8018cd8:	115e      	asrs	r6, r3, #5
 8018cda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018cde:	f013 031f 	ands.w	r3, r3, #31
 8018ce2:	b087      	sub	sp, #28
 8018ce4:	bf18      	it	ne
 8018ce6:	3604      	addne	r6, #4
 8018ce8:	2500      	movs	r5, #0
 8018cea:	1f37      	subs	r7, r6, #4
 8018cec:	4682      	mov	sl, r0
 8018cee:	4690      	mov	r8, r2
 8018cf0:	9301      	str	r3, [sp, #4]
 8018cf2:	f846 5c04 	str.w	r5, [r6, #-4]
 8018cf6:	46b9      	mov	r9, r7
 8018cf8:	463c      	mov	r4, r7
 8018cfa:	9502      	str	r5, [sp, #8]
 8018cfc:	46ab      	mov	fp, r5
 8018cfe:	784a      	ldrb	r2, [r1, #1]
 8018d00:	1c4b      	adds	r3, r1, #1
 8018d02:	9303      	str	r3, [sp, #12]
 8018d04:	b342      	cbz	r2, 8018d58 <__hexnan+0x88>
 8018d06:	4610      	mov	r0, r2
 8018d08:	9105      	str	r1, [sp, #20]
 8018d0a:	9204      	str	r2, [sp, #16]
 8018d0c:	f7ff fd5e 	bl	80187cc <__hexdig_fun>
 8018d10:	2800      	cmp	r0, #0
 8018d12:	d14f      	bne.n	8018db4 <__hexnan+0xe4>
 8018d14:	9a04      	ldr	r2, [sp, #16]
 8018d16:	9905      	ldr	r1, [sp, #20]
 8018d18:	2a20      	cmp	r2, #32
 8018d1a:	d818      	bhi.n	8018d4e <__hexnan+0x7e>
 8018d1c:	9b02      	ldr	r3, [sp, #8]
 8018d1e:	459b      	cmp	fp, r3
 8018d20:	dd13      	ble.n	8018d4a <__hexnan+0x7a>
 8018d22:	454c      	cmp	r4, r9
 8018d24:	d206      	bcs.n	8018d34 <__hexnan+0x64>
 8018d26:	2d07      	cmp	r5, #7
 8018d28:	dc04      	bgt.n	8018d34 <__hexnan+0x64>
 8018d2a:	462a      	mov	r2, r5
 8018d2c:	4649      	mov	r1, r9
 8018d2e:	4620      	mov	r0, r4
 8018d30:	f7ff ffa8 	bl	8018c84 <L_shift>
 8018d34:	4544      	cmp	r4, r8
 8018d36:	d950      	bls.n	8018dda <__hexnan+0x10a>
 8018d38:	2300      	movs	r3, #0
 8018d3a:	f1a4 0904 	sub.w	r9, r4, #4
 8018d3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018d42:	f8cd b008 	str.w	fp, [sp, #8]
 8018d46:	464c      	mov	r4, r9
 8018d48:	461d      	mov	r5, r3
 8018d4a:	9903      	ldr	r1, [sp, #12]
 8018d4c:	e7d7      	b.n	8018cfe <__hexnan+0x2e>
 8018d4e:	2a29      	cmp	r2, #41	; 0x29
 8018d50:	d156      	bne.n	8018e00 <__hexnan+0x130>
 8018d52:	3102      	adds	r1, #2
 8018d54:	f8ca 1000 	str.w	r1, [sl]
 8018d58:	f1bb 0f00 	cmp.w	fp, #0
 8018d5c:	d050      	beq.n	8018e00 <__hexnan+0x130>
 8018d5e:	454c      	cmp	r4, r9
 8018d60:	d206      	bcs.n	8018d70 <__hexnan+0xa0>
 8018d62:	2d07      	cmp	r5, #7
 8018d64:	dc04      	bgt.n	8018d70 <__hexnan+0xa0>
 8018d66:	462a      	mov	r2, r5
 8018d68:	4649      	mov	r1, r9
 8018d6a:	4620      	mov	r0, r4
 8018d6c:	f7ff ff8a 	bl	8018c84 <L_shift>
 8018d70:	4544      	cmp	r4, r8
 8018d72:	d934      	bls.n	8018dde <__hexnan+0x10e>
 8018d74:	f1a8 0204 	sub.w	r2, r8, #4
 8018d78:	4623      	mov	r3, r4
 8018d7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8018d7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018d82:	429f      	cmp	r7, r3
 8018d84:	d2f9      	bcs.n	8018d7a <__hexnan+0xaa>
 8018d86:	1b3b      	subs	r3, r7, r4
 8018d88:	f023 0303 	bic.w	r3, r3, #3
 8018d8c:	3304      	adds	r3, #4
 8018d8e:	3401      	adds	r4, #1
 8018d90:	3e03      	subs	r6, #3
 8018d92:	42b4      	cmp	r4, r6
 8018d94:	bf88      	it	hi
 8018d96:	2304      	movhi	r3, #4
 8018d98:	4443      	add	r3, r8
 8018d9a:	2200      	movs	r2, #0
 8018d9c:	f843 2b04 	str.w	r2, [r3], #4
 8018da0:	429f      	cmp	r7, r3
 8018da2:	d2fb      	bcs.n	8018d9c <__hexnan+0xcc>
 8018da4:	683b      	ldr	r3, [r7, #0]
 8018da6:	b91b      	cbnz	r3, 8018db0 <__hexnan+0xe0>
 8018da8:	4547      	cmp	r7, r8
 8018daa:	d127      	bne.n	8018dfc <__hexnan+0x12c>
 8018dac:	2301      	movs	r3, #1
 8018dae:	603b      	str	r3, [r7, #0]
 8018db0:	2005      	movs	r0, #5
 8018db2:	e026      	b.n	8018e02 <__hexnan+0x132>
 8018db4:	3501      	adds	r5, #1
 8018db6:	2d08      	cmp	r5, #8
 8018db8:	f10b 0b01 	add.w	fp, fp, #1
 8018dbc:	dd06      	ble.n	8018dcc <__hexnan+0xfc>
 8018dbe:	4544      	cmp	r4, r8
 8018dc0:	d9c3      	bls.n	8018d4a <__hexnan+0x7a>
 8018dc2:	2300      	movs	r3, #0
 8018dc4:	f844 3c04 	str.w	r3, [r4, #-4]
 8018dc8:	2501      	movs	r5, #1
 8018dca:	3c04      	subs	r4, #4
 8018dcc:	6822      	ldr	r2, [r4, #0]
 8018dce:	f000 000f 	and.w	r0, r0, #15
 8018dd2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8018dd6:	6022      	str	r2, [r4, #0]
 8018dd8:	e7b7      	b.n	8018d4a <__hexnan+0x7a>
 8018dda:	2508      	movs	r5, #8
 8018ddc:	e7b5      	b.n	8018d4a <__hexnan+0x7a>
 8018dde:	9b01      	ldr	r3, [sp, #4]
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d0df      	beq.n	8018da4 <__hexnan+0xd4>
 8018de4:	f04f 32ff 	mov.w	r2, #4294967295
 8018de8:	f1c3 0320 	rsb	r3, r3, #32
 8018dec:	fa22 f303 	lsr.w	r3, r2, r3
 8018df0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018df4:	401a      	ands	r2, r3
 8018df6:	f846 2c04 	str.w	r2, [r6, #-4]
 8018dfa:	e7d3      	b.n	8018da4 <__hexnan+0xd4>
 8018dfc:	3f04      	subs	r7, #4
 8018dfe:	e7d1      	b.n	8018da4 <__hexnan+0xd4>
 8018e00:	2004      	movs	r0, #4
 8018e02:	b007      	add	sp, #28
 8018e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018e08 <_localeconv_r>:
 8018e08:	4800      	ldr	r0, [pc, #0]	; (8018e0c <_localeconv_r+0x4>)
 8018e0a:	4770      	bx	lr
 8018e0c:	20002368 	.word	0x20002368

08018e10 <__ascii_mbtowc>:
 8018e10:	b082      	sub	sp, #8
 8018e12:	b901      	cbnz	r1, 8018e16 <__ascii_mbtowc+0x6>
 8018e14:	a901      	add	r1, sp, #4
 8018e16:	b142      	cbz	r2, 8018e2a <__ascii_mbtowc+0x1a>
 8018e18:	b14b      	cbz	r3, 8018e2e <__ascii_mbtowc+0x1e>
 8018e1a:	7813      	ldrb	r3, [r2, #0]
 8018e1c:	600b      	str	r3, [r1, #0]
 8018e1e:	7812      	ldrb	r2, [r2, #0]
 8018e20:	1e10      	subs	r0, r2, #0
 8018e22:	bf18      	it	ne
 8018e24:	2001      	movne	r0, #1
 8018e26:	b002      	add	sp, #8
 8018e28:	4770      	bx	lr
 8018e2a:	4610      	mov	r0, r2
 8018e2c:	e7fb      	b.n	8018e26 <__ascii_mbtowc+0x16>
 8018e2e:	f06f 0001 	mvn.w	r0, #1
 8018e32:	e7f8      	b.n	8018e26 <__ascii_mbtowc+0x16>

08018e34 <__malloc_lock>:
 8018e34:	4801      	ldr	r0, [pc, #4]	; (8018e3c <__malloc_lock+0x8>)
 8018e36:	f000 be88 	b.w	8019b4a <__retarget_lock_acquire_recursive>
 8018e3a:	bf00      	nop
 8018e3c:	2000fb44 	.word	0x2000fb44

08018e40 <__malloc_unlock>:
 8018e40:	4801      	ldr	r0, [pc, #4]	; (8018e48 <__malloc_unlock+0x8>)
 8018e42:	f000 be83 	b.w	8019b4c <__retarget_lock_release_recursive>
 8018e46:	bf00      	nop
 8018e48:	2000fb44 	.word	0x2000fb44

08018e4c <_Balloc>:
 8018e4c:	b570      	push	{r4, r5, r6, lr}
 8018e4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018e50:	4604      	mov	r4, r0
 8018e52:	460d      	mov	r5, r1
 8018e54:	b976      	cbnz	r6, 8018e74 <_Balloc+0x28>
 8018e56:	2010      	movs	r0, #16
 8018e58:	f7fc ff6a 	bl	8015d30 <malloc>
 8018e5c:	4602      	mov	r2, r0
 8018e5e:	6260      	str	r0, [r4, #36]	; 0x24
 8018e60:	b920      	cbnz	r0, 8018e6c <_Balloc+0x20>
 8018e62:	4b18      	ldr	r3, [pc, #96]	; (8018ec4 <_Balloc+0x78>)
 8018e64:	4818      	ldr	r0, [pc, #96]	; (8018ec8 <_Balloc+0x7c>)
 8018e66:	2166      	movs	r1, #102	; 0x66
 8018e68:	f000 fe3e 	bl	8019ae8 <__assert_func>
 8018e6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018e70:	6006      	str	r6, [r0, #0]
 8018e72:	60c6      	str	r6, [r0, #12]
 8018e74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8018e76:	68f3      	ldr	r3, [r6, #12]
 8018e78:	b183      	cbz	r3, 8018e9c <_Balloc+0x50>
 8018e7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018e7c:	68db      	ldr	r3, [r3, #12]
 8018e7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018e82:	b9b8      	cbnz	r0, 8018eb4 <_Balloc+0x68>
 8018e84:	2101      	movs	r1, #1
 8018e86:	fa01 f605 	lsl.w	r6, r1, r5
 8018e8a:	1d72      	adds	r2, r6, #5
 8018e8c:	0092      	lsls	r2, r2, #2
 8018e8e:	4620      	mov	r0, r4
 8018e90:	f000 fc97 	bl	80197c2 <_calloc_r>
 8018e94:	b160      	cbz	r0, 8018eb0 <_Balloc+0x64>
 8018e96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018e9a:	e00e      	b.n	8018eba <_Balloc+0x6e>
 8018e9c:	2221      	movs	r2, #33	; 0x21
 8018e9e:	2104      	movs	r1, #4
 8018ea0:	4620      	mov	r0, r4
 8018ea2:	f000 fc8e 	bl	80197c2 <_calloc_r>
 8018ea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018ea8:	60f0      	str	r0, [r6, #12]
 8018eaa:	68db      	ldr	r3, [r3, #12]
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	d1e4      	bne.n	8018e7a <_Balloc+0x2e>
 8018eb0:	2000      	movs	r0, #0
 8018eb2:	bd70      	pop	{r4, r5, r6, pc}
 8018eb4:	6802      	ldr	r2, [r0, #0]
 8018eb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018eba:	2300      	movs	r3, #0
 8018ebc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018ec0:	e7f7      	b.n	8018eb2 <_Balloc+0x66>
 8018ec2:	bf00      	nop
 8018ec4:	0801c486 	.word	0x0801c486
 8018ec8:	0801c58c 	.word	0x0801c58c

08018ecc <_Bfree>:
 8018ecc:	b570      	push	{r4, r5, r6, lr}
 8018ece:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018ed0:	4605      	mov	r5, r0
 8018ed2:	460c      	mov	r4, r1
 8018ed4:	b976      	cbnz	r6, 8018ef4 <_Bfree+0x28>
 8018ed6:	2010      	movs	r0, #16
 8018ed8:	f7fc ff2a 	bl	8015d30 <malloc>
 8018edc:	4602      	mov	r2, r0
 8018ede:	6268      	str	r0, [r5, #36]	; 0x24
 8018ee0:	b920      	cbnz	r0, 8018eec <_Bfree+0x20>
 8018ee2:	4b09      	ldr	r3, [pc, #36]	; (8018f08 <_Bfree+0x3c>)
 8018ee4:	4809      	ldr	r0, [pc, #36]	; (8018f0c <_Bfree+0x40>)
 8018ee6:	218a      	movs	r1, #138	; 0x8a
 8018ee8:	f000 fdfe 	bl	8019ae8 <__assert_func>
 8018eec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018ef0:	6006      	str	r6, [r0, #0]
 8018ef2:	60c6      	str	r6, [r0, #12]
 8018ef4:	b13c      	cbz	r4, 8018f06 <_Bfree+0x3a>
 8018ef6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018ef8:	6862      	ldr	r2, [r4, #4]
 8018efa:	68db      	ldr	r3, [r3, #12]
 8018efc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018f00:	6021      	str	r1, [r4, #0]
 8018f02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018f06:	bd70      	pop	{r4, r5, r6, pc}
 8018f08:	0801c486 	.word	0x0801c486
 8018f0c:	0801c58c 	.word	0x0801c58c

08018f10 <__multadd>:
 8018f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f14:	690e      	ldr	r6, [r1, #16]
 8018f16:	4607      	mov	r7, r0
 8018f18:	4698      	mov	r8, r3
 8018f1a:	460c      	mov	r4, r1
 8018f1c:	f101 0014 	add.w	r0, r1, #20
 8018f20:	2300      	movs	r3, #0
 8018f22:	6805      	ldr	r5, [r0, #0]
 8018f24:	b2a9      	uxth	r1, r5
 8018f26:	fb02 8101 	mla	r1, r2, r1, r8
 8018f2a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8018f2e:	0c2d      	lsrs	r5, r5, #16
 8018f30:	fb02 c505 	mla	r5, r2, r5, ip
 8018f34:	b289      	uxth	r1, r1
 8018f36:	3301      	adds	r3, #1
 8018f38:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8018f3c:	429e      	cmp	r6, r3
 8018f3e:	f840 1b04 	str.w	r1, [r0], #4
 8018f42:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8018f46:	dcec      	bgt.n	8018f22 <__multadd+0x12>
 8018f48:	f1b8 0f00 	cmp.w	r8, #0
 8018f4c:	d022      	beq.n	8018f94 <__multadd+0x84>
 8018f4e:	68a3      	ldr	r3, [r4, #8]
 8018f50:	42b3      	cmp	r3, r6
 8018f52:	dc19      	bgt.n	8018f88 <__multadd+0x78>
 8018f54:	6861      	ldr	r1, [r4, #4]
 8018f56:	4638      	mov	r0, r7
 8018f58:	3101      	adds	r1, #1
 8018f5a:	f7ff ff77 	bl	8018e4c <_Balloc>
 8018f5e:	4605      	mov	r5, r0
 8018f60:	b928      	cbnz	r0, 8018f6e <__multadd+0x5e>
 8018f62:	4602      	mov	r2, r0
 8018f64:	4b0d      	ldr	r3, [pc, #52]	; (8018f9c <__multadd+0x8c>)
 8018f66:	480e      	ldr	r0, [pc, #56]	; (8018fa0 <__multadd+0x90>)
 8018f68:	21b5      	movs	r1, #181	; 0xb5
 8018f6a:	f000 fdbd 	bl	8019ae8 <__assert_func>
 8018f6e:	6922      	ldr	r2, [r4, #16]
 8018f70:	3202      	adds	r2, #2
 8018f72:	f104 010c 	add.w	r1, r4, #12
 8018f76:	0092      	lsls	r2, r2, #2
 8018f78:	300c      	adds	r0, #12
 8018f7a:	f7fc fee9 	bl	8015d50 <memcpy>
 8018f7e:	4621      	mov	r1, r4
 8018f80:	4638      	mov	r0, r7
 8018f82:	f7ff ffa3 	bl	8018ecc <_Bfree>
 8018f86:	462c      	mov	r4, r5
 8018f88:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8018f8c:	3601      	adds	r6, #1
 8018f8e:	f8c3 8014 	str.w	r8, [r3, #20]
 8018f92:	6126      	str	r6, [r4, #16]
 8018f94:	4620      	mov	r0, r4
 8018f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018f9a:	bf00      	nop
 8018f9c:	0801c4fc 	.word	0x0801c4fc
 8018fa0:	0801c58c 	.word	0x0801c58c

08018fa4 <__s2b>:
 8018fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018fa8:	460c      	mov	r4, r1
 8018faa:	4615      	mov	r5, r2
 8018fac:	461f      	mov	r7, r3
 8018fae:	2209      	movs	r2, #9
 8018fb0:	3308      	adds	r3, #8
 8018fb2:	4606      	mov	r6, r0
 8018fb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8018fb8:	2100      	movs	r1, #0
 8018fba:	2201      	movs	r2, #1
 8018fbc:	429a      	cmp	r2, r3
 8018fbe:	db09      	blt.n	8018fd4 <__s2b+0x30>
 8018fc0:	4630      	mov	r0, r6
 8018fc2:	f7ff ff43 	bl	8018e4c <_Balloc>
 8018fc6:	b940      	cbnz	r0, 8018fda <__s2b+0x36>
 8018fc8:	4602      	mov	r2, r0
 8018fca:	4b19      	ldr	r3, [pc, #100]	; (8019030 <__s2b+0x8c>)
 8018fcc:	4819      	ldr	r0, [pc, #100]	; (8019034 <__s2b+0x90>)
 8018fce:	21ce      	movs	r1, #206	; 0xce
 8018fd0:	f000 fd8a 	bl	8019ae8 <__assert_func>
 8018fd4:	0052      	lsls	r2, r2, #1
 8018fd6:	3101      	adds	r1, #1
 8018fd8:	e7f0      	b.n	8018fbc <__s2b+0x18>
 8018fda:	9b08      	ldr	r3, [sp, #32]
 8018fdc:	6143      	str	r3, [r0, #20]
 8018fde:	2d09      	cmp	r5, #9
 8018fe0:	f04f 0301 	mov.w	r3, #1
 8018fe4:	6103      	str	r3, [r0, #16]
 8018fe6:	dd16      	ble.n	8019016 <__s2b+0x72>
 8018fe8:	f104 0909 	add.w	r9, r4, #9
 8018fec:	46c8      	mov	r8, r9
 8018fee:	442c      	add	r4, r5
 8018ff0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8018ff4:	4601      	mov	r1, r0
 8018ff6:	3b30      	subs	r3, #48	; 0x30
 8018ff8:	220a      	movs	r2, #10
 8018ffa:	4630      	mov	r0, r6
 8018ffc:	f7ff ff88 	bl	8018f10 <__multadd>
 8019000:	45a0      	cmp	r8, r4
 8019002:	d1f5      	bne.n	8018ff0 <__s2b+0x4c>
 8019004:	f1a5 0408 	sub.w	r4, r5, #8
 8019008:	444c      	add	r4, r9
 801900a:	1b2d      	subs	r5, r5, r4
 801900c:	1963      	adds	r3, r4, r5
 801900e:	42bb      	cmp	r3, r7
 8019010:	db04      	blt.n	801901c <__s2b+0x78>
 8019012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019016:	340a      	adds	r4, #10
 8019018:	2509      	movs	r5, #9
 801901a:	e7f6      	b.n	801900a <__s2b+0x66>
 801901c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019020:	4601      	mov	r1, r0
 8019022:	3b30      	subs	r3, #48	; 0x30
 8019024:	220a      	movs	r2, #10
 8019026:	4630      	mov	r0, r6
 8019028:	f7ff ff72 	bl	8018f10 <__multadd>
 801902c:	e7ee      	b.n	801900c <__s2b+0x68>
 801902e:	bf00      	nop
 8019030:	0801c4fc 	.word	0x0801c4fc
 8019034:	0801c58c 	.word	0x0801c58c

08019038 <__hi0bits>:
 8019038:	0c03      	lsrs	r3, r0, #16
 801903a:	041b      	lsls	r3, r3, #16
 801903c:	b9d3      	cbnz	r3, 8019074 <__hi0bits+0x3c>
 801903e:	0400      	lsls	r0, r0, #16
 8019040:	2310      	movs	r3, #16
 8019042:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8019046:	bf04      	itt	eq
 8019048:	0200      	lsleq	r0, r0, #8
 801904a:	3308      	addeq	r3, #8
 801904c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8019050:	bf04      	itt	eq
 8019052:	0100      	lsleq	r0, r0, #4
 8019054:	3304      	addeq	r3, #4
 8019056:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801905a:	bf04      	itt	eq
 801905c:	0080      	lsleq	r0, r0, #2
 801905e:	3302      	addeq	r3, #2
 8019060:	2800      	cmp	r0, #0
 8019062:	db05      	blt.n	8019070 <__hi0bits+0x38>
 8019064:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8019068:	f103 0301 	add.w	r3, r3, #1
 801906c:	bf08      	it	eq
 801906e:	2320      	moveq	r3, #32
 8019070:	4618      	mov	r0, r3
 8019072:	4770      	bx	lr
 8019074:	2300      	movs	r3, #0
 8019076:	e7e4      	b.n	8019042 <__hi0bits+0xa>

08019078 <__lo0bits>:
 8019078:	6803      	ldr	r3, [r0, #0]
 801907a:	f013 0207 	ands.w	r2, r3, #7
 801907e:	4601      	mov	r1, r0
 8019080:	d00b      	beq.n	801909a <__lo0bits+0x22>
 8019082:	07da      	lsls	r2, r3, #31
 8019084:	d424      	bmi.n	80190d0 <__lo0bits+0x58>
 8019086:	0798      	lsls	r0, r3, #30
 8019088:	bf49      	itett	mi
 801908a:	085b      	lsrmi	r3, r3, #1
 801908c:	089b      	lsrpl	r3, r3, #2
 801908e:	2001      	movmi	r0, #1
 8019090:	600b      	strmi	r3, [r1, #0]
 8019092:	bf5c      	itt	pl
 8019094:	600b      	strpl	r3, [r1, #0]
 8019096:	2002      	movpl	r0, #2
 8019098:	4770      	bx	lr
 801909a:	b298      	uxth	r0, r3
 801909c:	b9b0      	cbnz	r0, 80190cc <__lo0bits+0x54>
 801909e:	0c1b      	lsrs	r3, r3, #16
 80190a0:	2010      	movs	r0, #16
 80190a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80190a6:	bf04      	itt	eq
 80190a8:	0a1b      	lsreq	r3, r3, #8
 80190aa:	3008      	addeq	r0, #8
 80190ac:	071a      	lsls	r2, r3, #28
 80190ae:	bf04      	itt	eq
 80190b0:	091b      	lsreq	r3, r3, #4
 80190b2:	3004      	addeq	r0, #4
 80190b4:	079a      	lsls	r2, r3, #30
 80190b6:	bf04      	itt	eq
 80190b8:	089b      	lsreq	r3, r3, #2
 80190ba:	3002      	addeq	r0, #2
 80190bc:	07da      	lsls	r2, r3, #31
 80190be:	d403      	bmi.n	80190c8 <__lo0bits+0x50>
 80190c0:	085b      	lsrs	r3, r3, #1
 80190c2:	f100 0001 	add.w	r0, r0, #1
 80190c6:	d005      	beq.n	80190d4 <__lo0bits+0x5c>
 80190c8:	600b      	str	r3, [r1, #0]
 80190ca:	4770      	bx	lr
 80190cc:	4610      	mov	r0, r2
 80190ce:	e7e8      	b.n	80190a2 <__lo0bits+0x2a>
 80190d0:	2000      	movs	r0, #0
 80190d2:	4770      	bx	lr
 80190d4:	2020      	movs	r0, #32
 80190d6:	4770      	bx	lr

080190d8 <__i2b>:
 80190d8:	b510      	push	{r4, lr}
 80190da:	460c      	mov	r4, r1
 80190dc:	2101      	movs	r1, #1
 80190de:	f7ff feb5 	bl	8018e4c <_Balloc>
 80190e2:	4602      	mov	r2, r0
 80190e4:	b928      	cbnz	r0, 80190f2 <__i2b+0x1a>
 80190e6:	4b05      	ldr	r3, [pc, #20]	; (80190fc <__i2b+0x24>)
 80190e8:	4805      	ldr	r0, [pc, #20]	; (8019100 <__i2b+0x28>)
 80190ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80190ee:	f000 fcfb 	bl	8019ae8 <__assert_func>
 80190f2:	2301      	movs	r3, #1
 80190f4:	6144      	str	r4, [r0, #20]
 80190f6:	6103      	str	r3, [r0, #16]
 80190f8:	bd10      	pop	{r4, pc}
 80190fa:	bf00      	nop
 80190fc:	0801c4fc 	.word	0x0801c4fc
 8019100:	0801c58c 	.word	0x0801c58c

08019104 <__multiply>:
 8019104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019108:	4614      	mov	r4, r2
 801910a:	690a      	ldr	r2, [r1, #16]
 801910c:	6923      	ldr	r3, [r4, #16]
 801910e:	429a      	cmp	r2, r3
 8019110:	bfb8      	it	lt
 8019112:	460b      	movlt	r3, r1
 8019114:	460d      	mov	r5, r1
 8019116:	bfbc      	itt	lt
 8019118:	4625      	movlt	r5, r4
 801911a:	461c      	movlt	r4, r3
 801911c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8019120:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8019124:	68ab      	ldr	r3, [r5, #8]
 8019126:	6869      	ldr	r1, [r5, #4]
 8019128:	eb0a 0709 	add.w	r7, sl, r9
 801912c:	42bb      	cmp	r3, r7
 801912e:	b085      	sub	sp, #20
 8019130:	bfb8      	it	lt
 8019132:	3101      	addlt	r1, #1
 8019134:	f7ff fe8a 	bl	8018e4c <_Balloc>
 8019138:	b930      	cbnz	r0, 8019148 <__multiply+0x44>
 801913a:	4602      	mov	r2, r0
 801913c:	4b42      	ldr	r3, [pc, #264]	; (8019248 <__multiply+0x144>)
 801913e:	4843      	ldr	r0, [pc, #268]	; (801924c <__multiply+0x148>)
 8019140:	f240 115d 	movw	r1, #349	; 0x15d
 8019144:	f000 fcd0 	bl	8019ae8 <__assert_func>
 8019148:	f100 0614 	add.w	r6, r0, #20
 801914c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8019150:	4633      	mov	r3, r6
 8019152:	2200      	movs	r2, #0
 8019154:	4543      	cmp	r3, r8
 8019156:	d31e      	bcc.n	8019196 <__multiply+0x92>
 8019158:	f105 0c14 	add.w	ip, r5, #20
 801915c:	f104 0314 	add.w	r3, r4, #20
 8019160:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8019164:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8019168:	9202      	str	r2, [sp, #8]
 801916a:	ebac 0205 	sub.w	r2, ip, r5
 801916e:	3a15      	subs	r2, #21
 8019170:	f022 0203 	bic.w	r2, r2, #3
 8019174:	3204      	adds	r2, #4
 8019176:	f105 0115 	add.w	r1, r5, #21
 801917a:	458c      	cmp	ip, r1
 801917c:	bf38      	it	cc
 801917e:	2204      	movcc	r2, #4
 8019180:	9201      	str	r2, [sp, #4]
 8019182:	9a02      	ldr	r2, [sp, #8]
 8019184:	9303      	str	r3, [sp, #12]
 8019186:	429a      	cmp	r2, r3
 8019188:	d808      	bhi.n	801919c <__multiply+0x98>
 801918a:	2f00      	cmp	r7, #0
 801918c:	dc55      	bgt.n	801923a <__multiply+0x136>
 801918e:	6107      	str	r7, [r0, #16]
 8019190:	b005      	add	sp, #20
 8019192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019196:	f843 2b04 	str.w	r2, [r3], #4
 801919a:	e7db      	b.n	8019154 <__multiply+0x50>
 801919c:	f8b3 a000 	ldrh.w	sl, [r3]
 80191a0:	f1ba 0f00 	cmp.w	sl, #0
 80191a4:	d020      	beq.n	80191e8 <__multiply+0xe4>
 80191a6:	f105 0e14 	add.w	lr, r5, #20
 80191aa:	46b1      	mov	r9, r6
 80191ac:	2200      	movs	r2, #0
 80191ae:	f85e 4b04 	ldr.w	r4, [lr], #4
 80191b2:	f8d9 b000 	ldr.w	fp, [r9]
 80191b6:	b2a1      	uxth	r1, r4
 80191b8:	fa1f fb8b 	uxth.w	fp, fp
 80191bc:	fb0a b101 	mla	r1, sl, r1, fp
 80191c0:	4411      	add	r1, r2
 80191c2:	f8d9 2000 	ldr.w	r2, [r9]
 80191c6:	0c24      	lsrs	r4, r4, #16
 80191c8:	0c12      	lsrs	r2, r2, #16
 80191ca:	fb0a 2404 	mla	r4, sl, r4, r2
 80191ce:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80191d2:	b289      	uxth	r1, r1
 80191d4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80191d8:	45f4      	cmp	ip, lr
 80191da:	f849 1b04 	str.w	r1, [r9], #4
 80191de:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80191e2:	d8e4      	bhi.n	80191ae <__multiply+0xaa>
 80191e4:	9901      	ldr	r1, [sp, #4]
 80191e6:	5072      	str	r2, [r6, r1]
 80191e8:	9a03      	ldr	r2, [sp, #12]
 80191ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80191ee:	3304      	adds	r3, #4
 80191f0:	f1b9 0f00 	cmp.w	r9, #0
 80191f4:	d01f      	beq.n	8019236 <__multiply+0x132>
 80191f6:	6834      	ldr	r4, [r6, #0]
 80191f8:	f105 0114 	add.w	r1, r5, #20
 80191fc:	46b6      	mov	lr, r6
 80191fe:	f04f 0a00 	mov.w	sl, #0
 8019202:	880a      	ldrh	r2, [r1, #0]
 8019204:	f8be b002 	ldrh.w	fp, [lr, #2]
 8019208:	fb09 b202 	mla	r2, r9, r2, fp
 801920c:	4492      	add	sl, r2
 801920e:	b2a4      	uxth	r4, r4
 8019210:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8019214:	f84e 4b04 	str.w	r4, [lr], #4
 8019218:	f851 4b04 	ldr.w	r4, [r1], #4
 801921c:	f8be 2000 	ldrh.w	r2, [lr]
 8019220:	0c24      	lsrs	r4, r4, #16
 8019222:	fb09 2404 	mla	r4, r9, r4, r2
 8019226:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801922a:	458c      	cmp	ip, r1
 801922c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8019230:	d8e7      	bhi.n	8019202 <__multiply+0xfe>
 8019232:	9a01      	ldr	r2, [sp, #4]
 8019234:	50b4      	str	r4, [r6, r2]
 8019236:	3604      	adds	r6, #4
 8019238:	e7a3      	b.n	8019182 <__multiply+0x7e>
 801923a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801923e:	2b00      	cmp	r3, #0
 8019240:	d1a5      	bne.n	801918e <__multiply+0x8a>
 8019242:	3f01      	subs	r7, #1
 8019244:	e7a1      	b.n	801918a <__multiply+0x86>
 8019246:	bf00      	nop
 8019248:	0801c4fc 	.word	0x0801c4fc
 801924c:	0801c58c 	.word	0x0801c58c

08019250 <__pow5mult>:
 8019250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019254:	4615      	mov	r5, r2
 8019256:	f012 0203 	ands.w	r2, r2, #3
 801925a:	4606      	mov	r6, r0
 801925c:	460f      	mov	r7, r1
 801925e:	d007      	beq.n	8019270 <__pow5mult+0x20>
 8019260:	4c25      	ldr	r4, [pc, #148]	; (80192f8 <__pow5mult+0xa8>)
 8019262:	3a01      	subs	r2, #1
 8019264:	2300      	movs	r3, #0
 8019266:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801926a:	f7ff fe51 	bl	8018f10 <__multadd>
 801926e:	4607      	mov	r7, r0
 8019270:	10ad      	asrs	r5, r5, #2
 8019272:	d03d      	beq.n	80192f0 <__pow5mult+0xa0>
 8019274:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8019276:	b97c      	cbnz	r4, 8019298 <__pow5mult+0x48>
 8019278:	2010      	movs	r0, #16
 801927a:	f7fc fd59 	bl	8015d30 <malloc>
 801927e:	4602      	mov	r2, r0
 8019280:	6270      	str	r0, [r6, #36]	; 0x24
 8019282:	b928      	cbnz	r0, 8019290 <__pow5mult+0x40>
 8019284:	4b1d      	ldr	r3, [pc, #116]	; (80192fc <__pow5mult+0xac>)
 8019286:	481e      	ldr	r0, [pc, #120]	; (8019300 <__pow5mult+0xb0>)
 8019288:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801928c:	f000 fc2c 	bl	8019ae8 <__assert_func>
 8019290:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019294:	6004      	str	r4, [r0, #0]
 8019296:	60c4      	str	r4, [r0, #12]
 8019298:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801929c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80192a0:	b94c      	cbnz	r4, 80192b6 <__pow5mult+0x66>
 80192a2:	f240 2171 	movw	r1, #625	; 0x271
 80192a6:	4630      	mov	r0, r6
 80192a8:	f7ff ff16 	bl	80190d8 <__i2b>
 80192ac:	2300      	movs	r3, #0
 80192ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80192b2:	4604      	mov	r4, r0
 80192b4:	6003      	str	r3, [r0, #0]
 80192b6:	f04f 0900 	mov.w	r9, #0
 80192ba:	07eb      	lsls	r3, r5, #31
 80192bc:	d50a      	bpl.n	80192d4 <__pow5mult+0x84>
 80192be:	4639      	mov	r1, r7
 80192c0:	4622      	mov	r2, r4
 80192c2:	4630      	mov	r0, r6
 80192c4:	f7ff ff1e 	bl	8019104 <__multiply>
 80192c8:	4639      	mov	r1, r7
 80192ca:	4680      	mov	r8, r0
 80192cc:	4630      	mov	r0, r6
 80192ce:	f7ff fdfd 	bl	8018ecc <_Bfree>
 80192d2:	4647      	mov	r7, r8
 80192d4:	106d      	asrs	r5, r5, #1
 80192d6:	d00b      	beq.n	80192f0 <__pow5mult+0xa0>
 80192d8:	6820      	ldr	r0, [r4, #0]
 80192da:	b938      	cbnz	r0, 80192ec <__pow5mult+0x9c>
 80192dc:	4622      	mov	r2, r4
 80192de:	4621      	mov	r1, r4
 80192e0:	4630      	mov	r0, r6
 80192e2:	f7ff ff0f 	bl	8019104 <__multiply>
 80192e6:	6020      	str	r0, [r4, #0]
 80192e8:	f8c0 9000 	str.w	r9, [r0]
 80192ec:	4604      	mov	r4, r0
 80192ee:	e7e4      	b.n	80192ba <__pow5mult+0x6a>
 80192f0:	4638      	mov	r0, r7
 80192f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80192f6:	bf00      	nop
 80192f8:	0801c6e0 	.word	0x0801c6e0
 80192fc:	0801c486 	.word	0x0801c486
 8019300:	0801c58c 	.word	0x0801c58c

08019304 <__lshift>:
 8019304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019308:	460c      	mov	r4, r1
 801930a:	6849      	ldr	r1, [r1, #4]
 801930c:	6923      	ldr	r3, [r4, #16]
 801930e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019312:	68a3      	ldr	r3, [r4, #8]
 8019314:	4607      	mov	r7, r0
 8019316:	4691      	mov	r9, r2
 8019318:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801931c:	f108 0601 	add.w	r6, r8, #1
 8019320:	42b3      	cmp	r3, r6
 8019322:	db0b      	blt.n	801933c <__lshift+0x38>
 8019324:	4638      	mov	r0, r7
 8019326:	f7ff fd91 	bl	8018e4c <_Balloc>
 801932a:	4605      	mov	r5, r0
 801932c:	b948      	cbnz	r0, 8019342 <__lshift+0x3e>
 801932e:	4602      	mov	r2, r0
 8019330:	4b28      	ldr	r3, [pc, #160]	; (80193d4 <__lshift+0xd0>)
 8019332:	4829      	ldr	r0, [pc, #164]	; (80193d8 <__lshift+0xd4>)
 8019334:	f240 11d9 	movw	r1, #473	; 0x1d9
 8019338:	f000 fbd6 	bl	8019ae8 <__assert_func>
 801933c:	3101      	adds	r1, #1
 801933e:	005b      	lsls	r3, r3, #1
 8019340:	e7ee      	b.n	8019320 <__lshift+0x1c>
 8019342:	2300      	movs	r3, #0
 8019344:	f100 0114 	add.w	r1, r0, #20
 8019348:	f100 0210 	add.w	r2, r0, #16
 801934c:	4618      	mov	r0, r3
 801934e:	4553      	cmp	r3, sl
 8019350:	db33      	blt.n	80193ba <__lshift+0xb6>
 8019352:	6920      	ldr	r0, [r4, #16]
 8019354:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019358:	f104 0314 	add.w	r3, r4, #20
 801935c:	f019 091f 	ands.w	r9, r9, #31
 8019360:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019364:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019368:	d02b      	beq.n	80193c2 <__lshift+0xbe>
 801936a:	f1c9 0e20 	rsb	lr, r9, #32
 801936e:	468a      	mov	sl, r1
 8019370:	2200      	movs	r2, #0
 8019372:	6818      	ldr	r0, [r3, #0]
 8019374:	fa00 f009 	lsl.w	r0, r0, r9
 8019378:	4302      	orrs	r2, r0
 801937a:	f84a 2b04 	str.w	r2, [sl], #4
 801937e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019382:	459c      	cmp	ip, r3
 8019384:	fa22 f20e 	lsr.w	r2, r2, lr
 8019388:	d8f3      	bhi.n	8019372 <__lshift+0x6e>
 801938a:	ebac 0304 	sub.w	r3, ip, r4
 801938e:	3b15      	subs	r3, #21
 8019390:	f023 0303 	bic.w	r3, r3, #3
 8019394:	3304      	adds	r3, #4
 8019396:	f104 0015 	add.w	r0, r4, #21
 801939a:	4584      	cmp	ip, r0
 801939c:	bf38      	it	cc
 801939e:	2304      	movcc	r3, #4
 80193a0:	50ca      	str	r2, [r1, r3]
 80193a2:	b10a      	cbz	r2, 80193a8 <__lshift+0xa4>
 80193a4:	f108 0602 	add.w	r6, r8, #2
 80193a8:	3e01      	subs	r6, #1
 80193aa:	4638      	mov	r0, r7
 80193ac:	612e      	str	r6, [r5, #16]
 80193ae:	4621      	mov	r1, r4
 80193b0:	f7ff fd8c 	bl	8018ecc <_Bfree>
 80193b4:	4628      	mov	r0, r5
 80193b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80193ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80193be:	3301      	adds	r3, #1
 80193c0:	e7c5      	b.n	801934e <__lshift+0x4a>
 80193c2:	3904      	subs	r1, #4
 80193c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80193c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80193cc:	459c      	cmp	ip, r3
 80193ce:	d8f9      	bhi.n	80193c4 <__lshift+0xc0>
 80193d0:	e7ea      	b.n	80193a8 <__lshift+0xa4>
 80193d2:	bf00      	nop
 80193d4:	0801c4fc 	.word	0x0801c4fc
 80193d8:	0801c58c 	.word	0x0801c58c

080193dc <__mcmp>:
 80193dc:	b530      	push	{r4, r5, lr}
 80193de:	6902      	ldr	r2, [r0, #16]
 80193e0:	690c      	ldr	r4, [r1, #16]
 80193e2:	1b12      	subs	r2, r2, r4
 80193e4:	d10e      	bne.n	8019404 <__mcmp+0x28>
 80193e6:	f100 0314 	add.w	r3, r0, #20
 80193ea:	3114      	adds	r1, #20
 80193ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80193f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80193f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80193f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80193fc:	42a5      	cmp	r5, r4
 80193fe:	d003      	beq.n	8019408 <__mcmp+0x2c>
 8019400:	d305      	bcc.n	801940e <__mcmp+0x32>
 8019402:	2201      	movs	r2, #1
 8019404:	4610      	mov	r0, r2
 8019406:	bd30      	pop	{r4, r5, pc}
 8019408:	4283      	cmp	r3, r0
 801940a:	d3f3      	bcc.n	80193f4 <__mcmp+0x18>
 801940c:	e7fa      	b.n	8019404 <__mcmp+0x28>
 801940e:	f04f 32ff 	mov.w	r2, #4294967295
 8019412:	e7f7      	b.n	8019404 <__mcmp+0x28>

08019414 <__mdiff>:
 8019414:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019418:	460c      	mov	r4, r1
 801941a:	4606      	mov	r6, r0
 801941c:	4611      	mov	r1, r2
 801941e:	4620      	mov	r0, r4
 8019420:	4617      	mov	r7, r2
 8019422:	f7ff ffdb 	bl	80193dc <__mcmp>
 8019426:	1e05      	subs	r5, r0, #0
 8019428:	d110      	bne.n	801944c <__mdiff+0x38>
 801942a:	4629      	mov	r1, r5
 801942c:	4630      	mov	r0, r6
 801942e:	f7ff fd0d 	bl	8018e4c <_Balloc>
 8019432:	b930      	cbnz	r0, 8019442 <__mdiff+0x2e>
 8019434:	4b39      	ldr	r3, [pc, #228]	; (801951c <__mdiff+0x108>)
 8019436:	4602      	mov	r2, r0
 8019438:	f240 2132 	movw	r1, #562	; 0x232
 801943c:	4838      	ldr	r0, [pc, #224]	; (8019520 <__mdiff+0x10c>)
 801943e:	f000 fb53 	bl	8019ae8 <__assert_func>
 8019442:	2301      	movs	r3, #1
 8019444:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019448:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801944c:	bfa4      	itt	ge
 801944e:	463b      	movge	r3, r7
 8019450:	4627      	movge	r7, r4
 8019452:	4630      	mov	r0, r6
 8019454:	6879      	ldr	r1, [r7, #4]
 8019456:	bfa6      	itte	ge
 8019458:	461c      	movge	r4, r3
 801945a:	2500      	movge	r5, #0
 801945c:	2501      	movlt	r5, #1
 801945e:	f7ff fcf5 	bl	8018e4c <_Balloc>
 8019462:	b920      	cbnz	r0, 801946e <__mdiff+0x5a>
 8019464:	4b2d      	ldr	r3, [pc, #180]	; (801951c <__mdiff+0x108>)
 8019466:	4602      	mov	r2, r0
 8019468:	f44f 7110 	mov.w	r1, #576	; 0x240
 801946c:	e7e6      	b.n	801943c <__mdiff+0x28>
 801946e:	693e      	ldr	r6, [r7, #16]
 8019470:	60c5      	str	r5, [r0, #12]
 8019472:	6925      	ldr	r5, [r4, #16]
 8019474:	f107 0114 	add.w	r1, r7, #20
 8019478:	f104 0914 	add.w	r9, r4, #20
 801947c:	f100 0e14 	add.w	lr, r0, #20
 8019480:	f107 0210 	add.w	r2, r7, #16
 8019484:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8019488:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801948c:	46f2      	mov	sl, lr
 801948e:	2700      	movs	r7, #0
 8019490:	f859 3b04 	ldr.w	r3, [r9], #4
 8019494:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8019498:	fa1f f883 	uxth.w	r8, r3
 801949c:	fa17 f78b 	uxtah	r7, r7, fp
 80194a0:	0c1b      	lsrs	r3, r3, #16
 80194a2:	eba7 0808 	sub.w	r8, r7, r8
 80194a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80194aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80194ae:	fa1f f888 	uxth.w	r8, r8
 80194b2:	141f      	asrs	r7, r3, #16
 80194b4:	454d      	cmp	r5, r9
 80194b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80194ba:	f84a 3b04 	str.w	r3, [sl], #4
 80194be:	d8e7      	bhi.n	8019490 <__mdiff+0x7c>
 80194c0:	1b2b      	subs	r3, r5, r4
 80194c2:	3b15      	subs	r3, #21
 80194c4:	f023 0303 	bic.w	r3, r3, #3
 80194c8:	3304      	adds	r3, #4
 80194ca:	3415      	adds	r4, #21
 80194cc:	42a5      	cmp	r5, r4
 80194ce:	bf38      	it	cc
 80194d0:	2304      	movcc	r3, #4
 80194d2:	4419      	add	r1, r3
 80194d4:	4473      	add	r3, lr
 80194d6:	469e      	mov	lr, r3
 80194d8:	460d      	mov	r5, r1
 80194da:	4565      	cmp	r5, ip
 80194dc:	d30e      	bcc.n	80194fc <__mdiff+0xe8>
 80194de:	f10c 0203 	add.w	r2, ip, #3
 80194e2:	1a52      	subs	r2, r2, r1
 80194e4:	f022 0203 	bic.w	r2, r2, #3
 80194e8:	3903      	subs	r1, #3
 80194ea:	458c      	cmp	ip, r1
 80194ec:	bf38      	it	cc
 80194ee:	2200      	movcc	r2, #0
 80194f0:	441a      	add	r2, r3
 80194f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80194f6:	b17b      	cbz	r3, 8019518 <__mdiff+0x104>
 80194f8:	6106      	str	r6, [r0, #16]
 80194fa:	e7a5      	b.n	8019448 <__mdiff+0x34>
 80194fc:	f855 8b04 	ldr.w	r8, [r5], #4
 8019500:	fa17 f488 	uxtah	r4, r7, r8
 8019504:	1422      	asrs	r2, r4, #16
 8019506:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801950a:	b2a4      	uxth	r4, r4
 801950c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8019510:	f84e 4b04 	str.w	r4, [lr], #4
 8019514:	1417      	asrs	r7, r2, #16
 8019516:	e7e0      	b.n	80194da <__mdiff+0xc6>
 8019518:	3e01      	subs	r6, #1
 801951a:	e7ea      	b.n	80194f2 <__mdiff+0xde>
 801951c:	0801c4fc 	.word	0x0801c4fc
 8019520:	0801c58c 	.word	0x0801c58c

08019524 <__ulp>:
 8019524:	b082      	sub	sp, #8
 8019526:	ed8d 0b00 	vstr	d0, [sp]
 801952a:	9b01      	ldr	r3, [sp, #4]
 801952c:	4912      	ldr	r1, [pc, #72]	; (8019578 <__ulp+0x54>)
 801952e:	4019      	ands	r1, r3
 8019530:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8019534:	2900      	cmp	r1, #0
 8019536:	dd05      	ble.n	8019544 <__ulp+0x20>
 8019538:	2200      	movs	r2, #0
 801953a:	460b      	mov	r3, r1
 801953c:	ec43 2b10 	vmov	d0, r2, r3
 8019540:	b002      	add	sp, #8
 8019542:	4770      	bx	lr
 8019544:	4249      	negs	r1, r1
 8019546:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801954a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801954e:	f04f 0200 	mov.w	r2, #0
 8019552:	f04f 0300 	mov.w	r3, #0
 8019556:	da04      	bge.n	8019562 <__ulp+0x3e>
 8019558:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801955c:	fa41 f300 	asr.w	r3, r1, r0
 8019560:	e7ec      	b.n	801953c <__ulp+0x18>
 8019562:	f1a0 0114 	sub.w	r1, r0, #20
 8019566:	291e      	cmp	r1, #30
 8019568:	bfda      	itte	le
 801956a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801956e:	fa20 f101 	lsrle.w	r1, r0, r1
 8019572:	2101      	movgt	r1, #1
 8019574:	460a      	mov	r2, r1
 8019576:	e7e1      	b.n	801953c <__ulp+0x18>
 8019578:	7ff00000 	.word	0x7ff00000

0801957c <__b2d>:
 801957c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801957e:	6905      	ldr	r5, [r0, #16]
 8019580:	f100 0714 	add.w	r7, r0, #20
 8019584:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8019588:	1f2e      	subs	r6, r5, #4
 801958a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801958e:	4620      	mov	r0, r4
 8019590:	f7ff fd52 	bl	8019038 <__hi0bits>
 8019594:	f1c0 0320 	rsb	r3, r0, #32
 8019598:	280a      	cmp	r0, #10
 801959a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8019618 <__b2d+0x9c>
 801959e:	600b      	str	r3, [r1, #0]
 80195a0:	dc14      	bgt.n	80195cc <__b2d+0x50>
 80195a2:	f1c0 0e0b 	rsb	lr, r0, #11
 80195a6:	fa24 f10e 	lsr.w	r1, r4, lr
 80195aa:	42b7      	cmp	r7, r6
 80195ac:	ea41 030c 	orr.w	r3, r1, ip
 80195b0:	bf34      	ite	cc
 80195b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80195b6:	2100      	movcs	r1, #0
 80195b8:	3015      	adds	r0, #21
 80195ba:	fa04 f000 	lsl.w	r0, r4, r0
 80195be:	fa21 f10e 	lsr.w	r1, r1, lr
 80195c2:	ea40 0201 	orr.w	r2, r0, r1
 80195c6:	ec43 2b10 	vmov	d0, r2, r3
 80195ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195cc:	42b7      	cmp	r7, r6
 80195ce:	bf3a      	itte	cc
 80195d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80195d4:	f1a5 0608 	subcc.w	r6, r5, #8
 80195d8:	2100      	movcs	r1, #0
 80195da:	380b      	subs	r0, #11
 80195dc:	d017      	beq.n	801960e <__b2d+0x92>
 80195de:	f1c0 0c20 	rsb	ip, r0, #32
 80195e2:	fa04 f500 	lsl.w	r5, r4, r0
 80195e6:	42be      	cmp	r6, r7
 80195e8:	fa21 f40c 	lsr.w	r4, r1, ip
 80195ec:	ea45 0504 	orr.w	r5, r5, r4
 80195f0:	bf8c      	ite	hi
 80195f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80195f6:	2400      	movls	r4, #0
 80195f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80195fc:	fa01 f000 	lsl.w	r0, r1, r0
 8019600:	fa24 f40c 	lsr.w	r4, r4, ip
 8019604:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8019608:	ea40 0204 	orr.w	r2, r0, r4
 801960c:	e7db      	b.n	80195c6 <__b2d+0x4a>
 801960e:	ea44 030c 	orr.w	r3, r4, ip
 8019612:	460a      	mov	r2, r1
 8019614:	e7d7      	b.n	80195c6 <__b2d+0x4a>
 8019616:	bf00      	nop
 8019618:	3ff00000 	.word	0x3ff00000

0801961c <__d2b>:
 801961c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019620:	4689      	mov	r9, r1
 8019622:	2101      	movs	r1, #1
 8019624:	ec57 6b10 	vmov	r6, r7, d0
 8019628:	4690      	mov	r8, r2
 801962a:	f7ff fc0f 	bl	8018e4c <_Balloc>
 801962e:	4604      	mov	r4, r0
 8019630:	b930      	cbnz	r0, 8019640 <__d2b+0x24>
 8019632:	4602      	mov	r2, r0
 8019634:	4b25      	ldr	r3, [pc, #148]	; (80196cc <__d2b+0xb0>)
 8019636:	4826      	ldr	r0, [pc, #152]	; (80196d0 <__d2b+0xb4>)
 8019638:	f240 310a 	movw	r1, #778	; 0x30a
 801963c:	f000 fa54 	bl	8019ae8 <__assert_func>
 8019640:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8019644:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019648:	bb35      	cbnz	r5, 8019698 <__d2b+0x7c>
 801964a:	2e00      	cmp	r6, #0
 801964c:	9301      	str	r3, [sp, #4]
 801964e:	d028      	beq.n	80196a2 <__d2b+0x86>
 8019650:	4668      	mov	r0, sp
 8019652:	9600      	str	r6, [sp, #0]
 8019654:	f7ff fd10 	bl	8019078 <__lo0bits>
 8019658:	9900      	ldr	r1, [sp, #0]
 801965a:	b300      	cbz	r0, 801969e <__d2b+0x82>
 801965c:	9a01      	ldr	r2, [sp, #4]
 801965e:	f1c0 0320 	rsb	r3, r0, #32
 8019662:	fa02 f303 	lsl.w	r3, r2, r3
 8019666:	430b      	orrs	r3, r1
 8019668:	40c2      	lsrs	r2, r0
 801966a:	6163      	str	r3, [r4, #20]
 801966c:	9201      	str	r2, [sp, #4]
 801966e:	9b01      	ldr	r3, [sp, #4]
 8019670:	61a3      	str	r3, [r4, #24]
 8019672:	2b00      	cmp	r3, #0
 8019674:	bf14      	ite	ne
 8019676:	2202      	movne	r2, #2
 8019678:	2201      	moveq	r2, #1
 801967a:	6122      	str	r2, [r4, #16]
 801967c:	b1d5      	cbz	r5, 80196b4 <__d2b+0x98>
 801967e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019682:	4405      	add	r5, r0
 8019684:	f8c9 5000 	str.w	r5, [r9]
 8019688:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801968c:	f8c8 0000 	str.w	r0, [r8]
 8019690:	4620      	mov	r0, r4
 8019692:	b003      	add	sp, #12
 8019694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019698:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801969c:	e7d5      	b.n	801964a <__d2b+0x2e>
 801969e:	6161      	str	r1, [r4, #20]
 80196a0:	e7e5      	b.n	801966e <__d2b+0x52>
 80196a2:	a801      	add	r0, sp, #4
 80196a4:	f7ff fce8 	bl	8019078 <__lo0bits>
 80196a8:	9b01      	ldr	r3, [sp, #4]
 80196aa:	6163      	str	r3, [r4, #20]
 80196ac:	2201      	movs	r2, #1
 80196ae:	6122      	str	r2, [r4, #16]
 80196b0:	3020      	adds	r0, #32
 80196b2:	e7e3      	b.n	801967c <__d2b+0x60>
 80196b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80196b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80196bc:	f8c9 0000 	str.w	r0, [r9]
 80196c0:	6918      	ldr	r0, [r3, #16]
 80196c2:	f7ff fcb9 	bl	8019038 <__hi0bits>
 80196c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80196ca:	e7df      	b.n	801968c <__d2b+0x70>
 80196cc:	0801c4fc 	.word	0x0801c4fc
 80196d0:	0801c58c 	.word	0x0801c58c

080196d4 <__ratio>:
 80196d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80196d8:	4688      	mov	r8, r1
 80196da:	4669      	mov	r1, sp
 80196dc:	4681      	mov	r9, r0
 80196de:	f7ff ff4d 	bl	801957c <__b2d>
 80196e2:	a901      	add	r1, sp, #4
 80196e4:	4640      	mov	r0, r8
 80196e6:	ec55 4b10 	vmov	r4, r5, d0
 80196ea:	f7ff ff47 	bl	801957c <__b2d>
 80196ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80196f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80196f6:	eba3 0c02 	sub.w	ip, r3, r2
 80196fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 80196fe:	1a9b      	subs	r3, r3, r2
 8019700:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8019704:	ec51 0b10 	vmov	r0, r1, d0
 8019708:	2b00      	cmp	r3, #0
 801970a:	bfd6      	itet	le
 801970c:	460a      	movle	r2, r1
 801970e:	462a      	movgt	r2, r5
 8019710:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8019714:	468b      	mov	fp, r1
 8019716:	462f      	mov	r7, r5
 8019718:	bfd4      	ite	le
 801971a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801971e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019722:	4620      	mov	r0, r4
 8019724:	ee10 2a10 	vmov	r2, s0
 8019728:	465b      	mov	r3, fp
 801972a:	4639      	mov	r1, r7
 801972c:	f7e7 f88e 	bl	800084c <__aeabi_ddiv>
 8019730:	ec41 0b10 	vmov	d0, r0, r1
 8019734:	b003      	add	sp, #12
 8019736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801973a <__copybits>:
 801973a:	3901      	subs	r1, #1
 801973c:	b570      	push	{r4, r5, r6, lr}
 801973e:	1149      	asrs	r1, r1, #5
 8019740:	6914      	ldr	r4, [r2, #16]
 8019742:	3101      	adds	r1, #1
 8019744:	f102 0314 	add.w	r3, r2, #20
 8019748:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801974c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019750:	1f05      	subs	r5, r0, #4
 8019752:	42a3      	cmp	r3, r4
 8019754:	d30c      	bcc.n	8019770 <__copybits+0x36>
 8019756:	1aa3      	subs	r3, r4, r2
 8019758:	3b11      	subs	r3, #17
 801975a:	f023 0303 	bic.w	r3, r3, #3
 801975e:	3211      	adds	r2, #17
 8019760:	42a2      	cmp	r2, r4
 8019762:	bf88      	it	hi
 8019764:	2300      	movhi	r3, #0
 8019766:	4418      	add	r0, r3
 8019768:	2300      	movs	r3, #0
 801976a:	4288      	cmp	r0, r1
 801976c:	d305      	bcc.n	801977a <__copybits+0x40>
 801976e:	bd70      	pop	{r4, r5, r6, pc}
 8019770:	f853 6b04 	ldr.w	r6, [r3], #4
 8019774:	f845 6f04 	str.w	r6, [r5, #4]!
 8019778:	e7eb      	b.n	8019752 <__copybits+0x18>
 801977a:	f840 3b04 	str.w	r3, [r0], #4
 801977e:	e7f4      	b.n	801976a <__copybits+0x30>

08019780 <__any_on>:
 8019780:	f100 0214 	add.w	r2, r0, #20
 8019784:	6900      	ldr	r0, [r0, #16]
 8019786:	114b      	asrs	r3, r1, #5
 8019788:	4298      	cmp	r0, r3
 801978a:	b510      	push	{r4, lr}
 801978c:	db11      	blt.n	80197b2 <__any_on+0x32>
 801978e:	dd0a      	ble.n	80197a6 <__any_on+0x26>
 8019790:	f011 011f 	ands.w	r1, r1, #31
 8019794:	d007      	beq.n	80197a6 <__any_on+0x26>
 8019796:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801979a:	fa24 f001 	lsr.w	r0, r4, r1
 801979e:	fa00 f101 	lsl.w	r1, r0, r1
 80197a2:	428c      	cmp	r4, r1
 80197a4:	d10b      	bne.n	80197be <__any_on+0x3e>
 80197a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80197aa:	4293      	cmp	r3, r2
 80197ac:	d803      	bhi.n	80197b6 <__any_on+0x36>
 80197ae:	2000      	movs	r0, #0
 80197b0:	bd10      	pop	{r4, pc}
 80197b2:	4603      	mov	r3, r0
 80197b4:	e7f7      	b.n	80197a6 <__any_on+0x26>
 80197b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80197ba:	2900      	cmp	r1, #0
 80197bc:	d0f5      	beq.n	80197aa <__any_on+0x2a>
 80197be:	2001      	movs	r0, #1
 80197c0:	e7f6      	b.n	80197b0 <__any_on+0x30>

080197c2 <_calloc_r>:
 80197c2:	b513      	push	{r0, r1, r4, lr}
 80197c4:	434a      	muls	r2, r1
 80197c6:	4611      	mov	r1, r2
 80197c8:	9201      	str	r2, [sp, #4]
 80197ca:	f7fc fb41 	bl	8015e50 <_malloc_r>
 80197ce:	4604      	mov	r4, r0
 80197d0:	b118      	cbz	r0, 80197da <_calloc_r+0x18>
 80197d2:	9a01      	ldr	r2, [sp, #4]
 80197d4:	2100      	movs	r1, #0
 80197d6:	f7fc fae3 	bl	8015da0 <memset>
 80197da:	4620      	mov	r0, r4
 80197dc:	b002      	add	sp, #8
 80197de:	bd10      	pop	{r4, pc}

080197e0 <__ssputs_r>:
 80197e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80197e4:	688e      	ldr	r6, [r1, #8]
 80197e6:	429e      	cmp	r6, r3
 80197e8:	4682      	mov	sl, r0
 80197ea:	460c      	mov	r4, r1
 80197ec:	4690      	mov	r8, r2
 80197ee:	461f      	mov	r7, r3
 80197f0:	d838      	bhi.n	8019864 <__ssputs_r+0x84>
 80197f2:	898a      	ldrh	r2, [r1, #12]
 80197f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80197f8:	d032      	beq.n	8019860 <__ssputs_r+0x80>
 80197fa:	6825      	ldr	r5, [r4, #0]
 80197fc:	6909      	ldr	r1, [r1, #16]
 80197fe:	eba5 0901 	sub.w	r9, r5, r1
 8019802:	6965      	ldr	r5, [r4, #20]
 8019804:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019808:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801980c:	3301      	adds	r3, #1
 801980e:	444b      	add	r3, r9
 8019810:	106d      	asrs	r5, r5, #1
 8019812:	429d      	cmp	r5, r3
 8019814:	bf38      	it	cc
 8019816:	461d      	movcc	r5, r3
 8019818:	0553      	lsls	r3, r2, #21
 801981a:	d531      	bpl.n	8019880 <__ssputs_r+0xa0>
 801981c:	4629      	mov	r1, r5
 801981e:	f7fc fb17 	bl	8015e50 <_malloc_r>
 8019822:	4606      	mov	r6, r0
 8019824:	b950      	cbnz	r0, 801983c <__ssputs_r+0x5c>
 8019826:	230c      	movs	r3, #12
 8019828:	f8ca 3000 	str.w	r3, [sl]
 801982c:	89a3      	ldrh	r3, [r4, #12]
 801982e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019832:	81a3      	strh	r3, [r4, #12]
 8019834:	f04f 30ff 	mov.w	r0, #4294967295
 8019838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801983c:	6921      	ldr	r1, [r4, #16]
 801983e:	464a      	mov	r2, r9
 8019840:	f7fc fa86 	bl	8015d50 <memcpy>
 8019844:	89a3      	ldrh	r3, [r4, #12]
 8019846:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801984a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801984e:	81a3      	strh	r3, [r4, #12]
 8019850:	6126      	str	r6, [r4, #16]
 8019852:	6165      	str	r5, [r4, #20]
 8019854:	444e      	add	r6, r9
 8019856:	eba5 0509 	sub.w	r5, r5, r9
 801985a:	6026      	str	r6, [r4, #0]
 801985c:	60a5      	str	r5, [r4, #8]
 801985e:	463e      	mov	r6, r7
 8019860:	42be      	cmp	r6, r7
 8019862:	d900      	bls.n	8019866 <__ssputs_r+0x86>
 8019864:	463e      	mov	r6, r7
 8019866:	4632      	mov	r2, r6
 8019868:	6820      	ldr	r0, [r4, #0]
 801986a:	4641      	mov	r1, r8
 801986c:	f7fc fa7e 	bl	8015d6c <memmove>
 8019870:	68a3      	ldr	r3, [r4, #8]
 8019872:	6822      	ldr	r2, [r4, #0]
 8019874:	1b9b      	subs	r3, r3, r6
 8019876:	4432      	add	r2, r6
 8019878:	60a3      	str	r3, [r4, #8]
 801987a:	6022      	str	r2, [r4, #0]
 801987c:	2000      	movs	r0, #0
 801987e:	e7db      	b.n	8019838 <__ssputs_r+0x58>
 8019880:	462a      	mov	r2, r5
 8019882:	f000 f964 	bl	8019b4e <_realloc_r>
 8019886:	4606      	mov	r6, r0
 8019888:	2800      	cmp	r0, #0
 801988a:	d1e1      	bne.n	8019850 <__ssputs_r+0x70>
 801988c:	6921      	ldr	r1, [r4, #16]
 801988e:	4650      	mov	r0, sl
 8019890:	f7fc fa8e 	bl	8015db0 <_free_r>
 8019894:	e7c7      	b.n	8019826 <__ssputs_r+0x46>
	...

08019898 <_svfiprintf_r>:
 8019898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801989c:	4698      	mov	r8, r3
 801989e:	898b      	ldrh	r3, [r1, #12]
 80198a0:	061b      	lsls	r3, r3, #24
 80198a2:	b09d      	sub	sp, #116	; 0x74
 80198a4:	4607      	mov	r7, r0
 80198a6:	460d      	mov	r5, r1
 80198a8:	4614      	mov	r4, r2
 80198aa:	d50e      	bpl.n	80198ca <_svfiprintf_r+0x32>
 80198ac:	690b      	ldr	r3, [r1, #16]
 80198ae:	b963      	cbnz	r3, 80198ca <_svfiprintf_r+0x32>
 80198b0:	2140      	movs	r1, #64	; 0x40
 80198b2:	f7fc facd 	bl	8015e50 <_malloc_r>
 80198b6:	6028      	str	r0, [r5, #0]
 80198b8:	6128      	str	r0, [r5, #16]
 80198ba:	b920      	cbnz	r0, 80198c6 <_svfiprintf_r+0x2e>
 80198bc:	230c      	movs	r3, #12
 80198be:	603b      	str	r3, [r7, #0]
 80198c0:	f04f 30ff 	mov.w	r0, #4294967295
 80198c4:	e0d1      	b.n	8019a6a <_svfiprintf_r+0x1d2>
 80198c6:	2340      	movs	r3, #64	; 0x40
 80198c8:	616b      	str	r3, [r5, #20]
 80198ca:	2300      	movs	r3, #0
 80198cc:	9309      	str	r3, [sp, #36]	; 0x24
 80198ce:	2320      	movs	r3, #32
 80198d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80198d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80198d8:	2330      	movs	r3, #48	; 0x30
 80198da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8019a84 <_svfiprintf_r+0x1ec>
 80198de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80198e2:	f04f 0901 	mov.w	r9, #1
 80198e6:	4623      	mov	r3, r4
 80198e8:	469a      	mov	sl, r3
 80198ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80198ee:	b10a      	cbz	r2, 80198f4 <_svfiprintf_r+0x5c>
 80198f0:	2a25      	cmp	r2, #37	; 0x25
 80198f2:	d1f9      	bne.n	80198e8 <_svfiprintf_r+0x50>
 80198f4:	ebba 0b04 	subs.w	fp, sl, r4
 80198f8:	d00b      	beq.n	8019912 <_svfiprintf_r+0x7a>
 80198fa:	465b      	mov	r3, fp
 80198fc:	4622      	mov	r2, r4
 80198fe:	4629      	mov	r1, r5
 8019900:	4638      	mov	r0, r7
 8019902:	f7ff ff6d 	bl	80197e0 <__ssputs_r>
 8019906:	3001      	adds	r0, #1
 8019908:	f000 80aa 	beq.w	8019a60 <_svfiprintf_r+0x1c8>
 801990c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801990e:	445a      	add	r2, fp
 8019910:	9209      	str	r2, [sp, #36]	; 0x24
 8019912:	f89a 3000 	ldrb.w	r3, [sl]
 8019916:	2b00      	cmp	r3, #0
 8019918:	f000 80a2 	beq.w	8019a60 <_svfiprintf_r+0x1c8>
 801991c:	2300      	movs	r3, #0
 801991e:	f04f 32ff 	mov.w	r2, #4294967295
 8019922:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019926:	f10a 0a01 	add.w	sl, sl, #1
 801992a:	9304      	str	r3, [sp, #16]
 801992c:	9307      	str	r3, [sp, #28]
 801992e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019932:	931a      	str	r3, [sp, #104]	; 0x68
 8019934:	4654      	mov	r4, sl
 8019936:	2205      	movs	r2, #5
 8019938:	f814 1b01 	ldrb.w	r1, [r4], #1
 801993c:	4851      	ldr	r0, [pc, #324]	; (8019a84 <_svfiprintf_r+0x1ec>)
 801993e:	f7e6 fc4f 	bl	80001e0 <memchr>
 8019942:	9a04      	ldr	r2, [sp, #16]
 8019944:	b9d8      	cbnz	r0, 801997e <_svfiprintf_r+0xe6>
 8019946:	06d0      	lsls	r0, r2, #27
 8019948:	bf44      	itt	mi
 801994a:	2320      	movmi	r3, #32
 801994c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019950:	0711      	lsls	r1, r2, #28
 8019952:	bf44      	itt	mi
 8019954:	232b      	movmi	r3, #43	; 0x2b
 8019956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801995a:	f89a 3000 	ldrb.w	r3, [sl]
 801995e:	2b2a      	cmp	r3, #42	; 0x2a
 8019960:	d015      	beq.n	801998e <_svfiprintf_r+0xf6>
 8019962:	9a07      	ldr	r2, [sp, #28]
 8019964:	4654      	mov	r4, sl
 8019966:	2000      	movs	r0, #0
 8019968:	f04f 0c0a 	mov.w	ip, #10
 801996c:	4621      	mov	r1, r4
 801996e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019972:	3b30      	subs	r3, #48	; 0x30
 8019974:	2b09      	cmp	r3, #9
 8019976:	d94e      	bls.n	8019a16 <_svfiprintf_r+0x17e>
 8019978:	b1b0      	cbz	r0, 80199a8 <_svfiprintf_r+0x110>
 801997a:	9207      	str	r2, [sp, #28]
 801997c:	e014      	b.n	80199a8 <_svfiprintf_r+0x110>
 801997e:	eba0 0308 	sub.w	r3, r0, r8
 8019982:	fa09 f303 	lsl.w	r3, r9, r3
 8019986:	4313      	orrs	r3, r2
 8019988:	9304      	str	r3, [sp, #16]
 801998a:	46a2      	mov	sl, r4
 801998c:	e7d2      	b.n	8019934 <_svfiprintf_r+0x9c>
 801998e:	9b03      	ldr	r3, [sp, #12]
 8019990:	1d19      	adds	r1, r3, #4
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	9103      	str	r1, [sp, #12]
 8019996:	2b00      	cmp	r3, #0
 8019998:	bfbb      	ittet	lt
 801999a:	425b      	neglt	r3, r3
 801999c:	f042 0202 	orrlt.w	r2, r2, #2
 80199a0:	9307      	strge	r3, [sp, #28]
 80199a2:	9307      	strlt	r3, [sp, #28]
 80199a4:	bfb8      	it	lt
 80199a6:	9204      	strlt	r2, [sp, #16]
 80199a8:	7823      	ldrb	r3, [r4, #0]
 80199aa:	2b2e      	cmp	r3, #46	; 0x2e
 80199ac:	d10c      	bne.n	80199c8 <_svfiprintf_r+0x130>
 80199ae:	7863      	ldrb	r3, [r4, #1]
 80199b0:	2b2a      	cmp	r3, #42	; 0x2a
 80199b2:	d135      	bne.n	8019a20 <_svfiprintf_r+0x188>
 80199b4:	9b03      	ldr	r3, [sp, #12]
 80199b6:	1d1a      	adds	r2, r3, #4
 80199b8:	681b      	ldr	r3, [r3, #0]
 80199ba:	9203      	str	r2, [sp, #12]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	bfb8      	it	lt
 80199c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80199c4:	3402      	adds	r4, #2
 80199c6:	9305      	str	r3, [sp, #20]
 80199c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8019a94 <_svfiprintf_r+0x1fc>
 80199cc:	7821      	ldrb	r1, [r4, #0]
 80199ce:	2203      	movs	r2, #3
 80199d0:	4650      	mov	r0, sl
 80199d2:	f7e6 fc05 	bl	80001e0 <memchr>
 80199d6:	b140      	cbz	r0, 80199ea <_svfiprintf_r+0x152>
 80199d8:	2340      	movs	r3, #64	; 0x40
 80199da:	eba0 000a 	sub.w	r0, r0, sl
 80199de:	fa03 f000 	lsl.w	r0, r3, r0
 80199e2:	9b04      	ldr	r3, [sp, #16]
 80199e4:	4303      	orrs	r3, r0
 80199e6:	3401      	adds	r4, #1
 80199e8:	9304      	str	r3, [sp, #16]
 80199ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80199ee:	4826      	ldr	r0, [pc, #152]	; (8019a88 <_svfiprintf_r+0x1f0>)
 80199f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80199f4:	2206      	movs	r2, #6
 80199f6:	f7e6 fbf3 	bl	80001e0 <memchr>
 80199fa:	2800      	cmp	r0, #0
 80199fc:	d038      	beq.n	8019a70 <_svfiprintf_r+0x1d8>
 80199fe:	4b23      	ldr	r3, [pc, #140]	; (8019a8c <_svfiprintf_r+0x1f4>)
 8019a00:	bb1b      	cbnz	r3, 8019a4a <_svfiprintf_r+0x1b2>
 8019a02:	9b03      	ldr	r3, [sp, #12]
 8019a04:	3307      	adds	r3, #7
 8019a06:	f023 0307 	bic.w	r3, r3, #7
 8019a0a:	3308      	adds	r3, #8
 8019a0c:	9303      	str	r3, [sp, #12]
 8019a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a10:	4433      	add	r3, r6
 8019a12:	9309      	str	r3, [sp, #36]	; 0x24
 8019a14:	e767      	b.n	80198e6 <_svfiprintf_r+0x4e>
 8019a16:	fb0c 3202 	mla	r2, ip, r2, r3
 8019a1a:	460c      	mov	r4, r1
 8019a1c:	2001      	movs	r0, #1
 8019a1e:	e7a5      	b.n	801996c <_svfiprintf_r+0xd4>
 8019a20:	2300      	movs	r3, #0
 8019a22:	3401      	adds	r4, #1
 8019a24:	9305      	str	r3, [sp, #20]
 8019a26:	4619      	mov	r1, r3
 8019a28:	f04f 0c0a 	mov.w	ip, #10
 8019a2c:	4620      	mov	r0, r4
 8019a2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a32:	3a30      	subs	r2, #48	; 0x30
 8019a34:	2a09      	cmp	r2, #9
 8019a36:	d903      	bls.n	8019a40 <_svfiprintf_r+0x1a8>
 8019a38:	2b00      	cmp	r3, #0
 8019a3a:	d0c5      	beq.n	80199c8 <_svfiprintf_r+0x130>
 8019a3c:	9105      	str	r1, [sp, #20]
 8019a3e:	e7c3      	b.n	80199c8 <_svfiprintf_r+0x130>
 8019a40:	fb0c 2101 	mla	r1, ip, r1, r2
 8019a44:	4604      	mov	r4, r0
 8019a46:	2301      	movs	r3, #1
 8019a48:	e7f0      	b.n	8019a2c <_svfiprintf_r+0x194>
 8019a4a:	ab03      	add	r3, sp, #12
 8019a4c:	9300      	str	r3, [sp, #0]
 8019a4e:	462a      	mov	r2, r5
 8019a50:	4b0f      	ldr	r3, [pc, #60]	; (8019a90 <_svfiprintf_r+0x1f8>)
 8019a52:	a904      	add	r1, sp, #16
 8019a54:	4638      	mov	r0, r7
 8019a56:	f7fc faf5 	bl	8016044 <_printf_float>
 8019a5a:	1c42      	adds	r2, r0, #1
 8019a5c:	4606      	mov	r6, r0
 8019a5e:	d1d6      	bne.n	8019a0e <_svfiprintf_r+0x176>
 8019a60:	89ab      	ldrh	r3, [r5, #12]
 8019a62:	065b      	lsls	r3, r3, #25
 8019a64:	f53f af2c 	bmi.w	80198c0 <_svfiprintf_r+0x28>
 8019a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019a6a:	b01d      	add	sp, #116	; 0x74
 8019a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a70:	ab03      	add	r3, sp, #12
 8019a72:	9300      	str	r3, [sp, #0]
 8019a74:	462a      	mov	r2, r5
 8019a76:	4b06      	ldr	r3, [pc, #24]	; (8019a90 <_svfiprintf_r+0x1f8>)
 8019a78:	a904      	add	r1, sp, #16
 8019a7a:	4638      	mov	r0, r7
 8019a7c:	f7fc fd86 	bl	801658c <_printf_i>
 8019a80:	e7eb      	b.n	8019a5a <_svfiprintf_r+0x1c2>
 8019a82:	bf00      	nop
 8019a84:	0801c6ec 	.word	0x0801c6ec
 8019a88:	0801c6f6 	.word	0x0801c6f6
 8019a8c:	08016045 	.word	0x08016045
 8019a90:	080197e1 	.word	0x080197e1
 8019a94:	0801c6f2 	.word	0x0801c6f2

08019a98 <nan>:
 8019a98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019aa0 <nan+0x8>
 8019a9c:	4770      	bx	lr
 8019a9e:	bf00      	nop
 8019aa0:	00000000 	.word	0x00000000
 8019aa4:	7ff80000 	.word	0x7ff80000

08019aa8 <strncmp>:
 8019aa8:	b510      	push	{r4, lr}
 8019aaa:	b16a      	cbz	r2, 8019ac8 <strncmp+0x20>
 8019aac:	3901      	subs	r1, #1
 8019aae:	1884      	adds	r4, r0, r2
 8019ab0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019ab4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019ab8:	4293      	cmp	r3, r2
 8019aba:	d103      	bne.n	8019ac4 <strncmp+0x1c>
 8019abc:	42a0      	cmp	r0, r4
 8019abe:	d001      	beq.n	8019ac4 <strncmp+0x1c>
 8019ac0:	2b00      	cmp	r3, #0
 8019ac2:	d1f5      	bne.n	8019ab0 <strncmp+0x8>
 8019ac4:	1a98      	subs	r0, r3, r2
 8019ac6:	bd10      	pop	{r4, pc}
 8019ac8:	4610      	mov	r0, r2
 8019aca:	e7fc      	b.n	8019ac6 <strncmp+0x1e>

08019acc <__ascii_wctomb>:
 8019acc:	b149      	cbz	r1, 8019ae2 <__ascii_wctomb+0x16>
 8019ace:	2aff      	cmp	r2, #255	; 0xff
 8019ad0:	bf85      	ittet	hi
 8019ad2:	238a      	movhi	r3, #138	; 0x8a
 8019ad4:	6003      	strhi	r3, [r0, #0]
 8019ad6:	700a      	strbls	r2, [r1, #0]
 8019ad8:	f04f 30ff 	movhi.w	r0, #4294967295
 8019adc:	bf98      	it	ls
 8019ade:	2001      	movls	r0, #1
 8019ae0:	4770      	bx	lr
 8019ae2:	4608      	mov	r0, r1
 8019ae4:	4770      	bx	lr
	...

08019ae8 <__assert_func>:
 8019ae8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019aea:	4614      	mov	r4, r2
 8019aec:	461a      	mov	r2, r3
 8019aee:	4b09      	ldr	r3, [pc, #36]	; (8019b14 <__assert_func+0x2c>)
 8019af0:	681b      	ldr	r3, [r3, #0]
 8019af2:	4605      	mov	r5, r0
 8019af4:	68d8      	ldr	r0, [r3, #12]
 8019af6:	b14c      	cbz	r4, 8019b0c <__assert_func+0x24>
 8019af8:	4b07      	ldr	r3, [pc, #28]	; (8019b18 <__assert_func+0x30>)
 8019afa:	9100      	str	r1, [sp, #0]
 8019afc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019b00:	4906      	ldr	r1, [pc, #24]	; (8019b1c <__assert_func+0x34>)
 8019b02:	462b      	mov	r3, r5
 8019b04:	f000 f80e 	bl	8019b24 <fiprintf>
 8019b08:	f000 fa60 	bl	8019fcc <abort>
 8019b0c:	4b04      	ldr	r3, [pc, #16]	; (8019b20 <__assert_func+0x38>)
 8019b0e:	461c      	mov	r4, r3
 8019b10:	e7f3      	b.n	8019afa <__assert_func+0x12>
 8019b12:	bf00      	nop
 8019b14:	20002210 	.word	0x20002210
 8019b18:	0801c6fd 	.word	0x0801c6fd
 8019b1c:	0801c70a 	.word	0x0801c70a
 8019b20:	0801c738 	.word	0x0801c738

08019b24 <fiprintf>:
 8019b24:	b40e      	push	{r1, r2, r3}
 8019b26:	b503      	push	{r0, r1, lr}
 8019b28:	4601      	mov	r1, r0
 8019b2a:	ab03      	add	r3, sp, #12
 8019b2c:	4805      	ldr	r0, [pc, #20]	; (8019b44 <fiprintf+0x20>)
 8019b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019b32:	6800      	ldr	r0, [r0, #0]
 8019b34:	9301      	str	r3, [sp, #4]
 8019b36:	f000 f859 	bl	8019bec <_vfiprintf_r>
 8019b3a:	b002      	add	sp, #8
 8019b3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019b40:	b003      	add	sp, #12
 8019b42:	4770      	bx	lr
 8019b44:	20002210 	.word	0x20002210

08019b48 <__retarget_lock_init_recursive>:
 8019b48:	4770      	bx	lr

08019b4a <__retarget_lock_acquire_recursive>:
 8019b4a:	4770      	bx	lr

08019b4c <__retarget_lock_release_recursive>:
 8019b4c:	4770      	bx	lr

08019b4e <_realloc_r>:
 8019b4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b50:	4607      	mov	r7, r0
 8019b52:	4614      	mov	r4, r2
 8019b54:	460e      	mov	r6, r1
 8019b56:	b921      	cbnz	r1, 8019b62 <_realloc_r+0x14>
 8019b58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019b5c:	4611      	mov	r1, r2
 8019b5e:	f7fc b977 	b.w	8015e50 <_malloc_r>
 8019b62:	b922      	cbnz	r2, 8019b6e <_realloc_r+0x20>
 8019b64:	f7fc f924 	bl	8015db0 <_free_r>
 8019b68:	4625      	mov	r5, r4
 8019b6a:	4628      	mov	r0, r5
 8019b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019b6e:	f000 fc51 	bl	801a414 <_malloc_usable_size_r>
 8019b72:	42a0      	cmp	r0, r4
 8019b74:	d20f      	bcs.n	8019b96 <_realloc_r+0x48>
 8019b76:	4621      	mov	r1, r4
 8019b78:	4638      	mov	r0, r7
 8019b7a:	f7fc f969 	bl	8015e50 <_malloc_r>
 8019b7e:	4605      	mov	r5, r0
 8019b80:	2800      	cmp	r0, #0
 8019b82:	d0f2      	beq.n	8019b6a <_realloc_r+0x1c>
 8019b84:	4631      	mov	r1, r6
 8019b86:	4622      	mov	r2, r4
 8019b88:	f7fc f8e2 	bl	8015d50 <memcpy>
 8019b8c:	4631      	mov	r1, r6
 8019b8e:	4638      	mov	r0, r7
 8019b90:	f7fc f90e 	bl	8015db0 <_free_r>
 8019b94:	e7e9      	b.n	8019b6a <_realloc_r+0x1c>
 8019b96:	4635      	mov	r5, r6
 8019b98:	e7e7      	b.n	8019b6a <_realloc_r+0x1c>

08019b9a <__sfputc_r>:
 8019b9a:	6893      	ldr	r3, [r2, #8]
 8019b9c:	3b01      	subs	r3, #1
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	b410      	push	{r4}
 8019ba2:	6093      	str	r3, [r2, #8]
 8019ba4:	da08      	bge.n	8019bb8 <__sfputc_r+0x1e>
 8019ba6:	6994      	ldr	r4, [r2, #24]
 8019ba8:	42a3      	cmp	r3, r4
 8019baa:	db01      	blt.n	8019bb0 <__sfputc_r+0x16>
 8019bac:	290a      	cmp	r1, #10
 8019bae:	d103      	bne.n	8019bb8 <__sfputc_r+0x1e>
 8019bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019bb4:	f000 b94a 	b.w	8019e4c <__swbuf_r>
 8019bb8:	6813      	ldr	r3, [r2, #0]
 8019bba:	1c58      	adds	r0, r3, #1
 8019bbc:	6010      	str	r0, [r2, #0]
 8019bbe:	7019      	strb	r1, [r3, #0]
 8019bc0:	4608      	mov	r0, r1
 8019bc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019bc6:	4770      	bx	lr

08019bc8 <__sfputs_r>:
 8019bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019bca:	4606      	mov	r6, r0
 8019bcc:	460f      	mov	r7, r1
 8019bce:	4614      	mov	r4, r2
 8019bd0:	18d5      	adds	r5, r2, r3
 8019bd2:	42ac      	cmp	r4, r5
 8019bd4:	d101      	bne.n	8019bda <__sfputs_r+0x12>
 8019bd6:	2000      	movs	r0, #0
 8019bd8:	e007      	b.n	8019bea <__sfputs_r+0x22>
 8019bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019bde:	463a      	mov	r2, r7
 8019be0:	4630      	mov	r0, r6
 8019be2:	f7ff ffda 	bl	8019b9a <__sfputc_r>
 8019be6:	1c43      	adds	r3, r0, #1
 8019be8:	d1f3      	bne.n	8019bd2 <__sfputs_r+0xa>
 8019bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019bec <_vfiprintf_r>:
 8019bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019bf0:	460d      	mov	r5, r1
 8019bf2:	b09d      	sub	sp, #116	; 0x74
 8019bf4:	4614      	mov	r4, r2
 8019bf6:	4698      	mov	r8, r3
 8019bf8:	4606      	mov	r6, r0
 8019bfa:	b118      	cbz	r0, 8019c04 <_vfiprintf_r+0x18>
 8019bfc:	6983      	ldr	r3, [r0, #24]
 8019bfe:	b90b      	cbnz	r3, 8019c04 <_vfiprintf_r+0x18>
 8019c00:	f000 fb06 	bl	801a210 <__sinit>
 8019c04:	4b89      	ldr	r3, [pc, #548]	; (8019e2c <_vfiprintf_r+0x240>)
 8019c06:	429d      	cmp	r5, r3
 8019c08:	d11b      	bne.n	8019c42 <_vfiprintf_r+0x56>
 8019c0a:	6875      	ldr	r5, [r6, #4]
 8019c0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019c0e:	07d9      	lsls	r1, r3, #31
 8019c10:	d405      	bmi.n	8019c1e <_vfiprintf_r+0x32>
 8019c12:	89ab      	ldrh	r3, [r5, #12]
 8019c14:	059a      	lsls	r2, r3, #22
 8019c16:	d402      	bmi.n	8019c1e <_vfiprintf_r+0x32>
 8019c18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019c1a:	f7ff ff96 	bl	8019b4a <__retarget_lock_acquire_recursive>
 8019c1e:	89ab      	ldrh	r3, [r5, #12]
 8019c20:	071b      	lsls	r3, r3, #28
 8019c22:	d501      	bpl.n	8019c28 <_vfiprintf_r+0x3c>
 8019c24:	692b      	ldr	r3, [r5, #16]
 8019c26:	b9eb      	cbnz	r3, 8019c64 <_vfiprintf_r+0x78>
 8019c28:	4629      	mov	r1, r5
 8019c2a:	4630      	mov	r0, r6
 8019c2c:	f000 f960 	bl	8019ef0 <__swsetup_r>
 8019c30:	b1c0      	cbz	r0, 8019c64 <_vfiprintf_r+0x78>
 8019c32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019c34:	07dc      	lsls	r4, r3, #31
 8019c36:	d50e      	bpl.n	8019c56 <_vfiprintf_r+0x6a>
 8019c38:	f04f 30ff 	mov.w	r0, #4294967295
 8019c3c:	b01d      	add	sp, #116	; 0x74
 8019c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c42:	4b7b      	ldr	r3, [pc, #492]	; (8019e30 <_vfiprintf_r+0x244>)
 8019c44:	429d      	cmp	r5, r3
 8019c46:	d101      	bne.n	8019c4c <_vfiprintf_r+0x60>
 8019c48:	68b5      	ldr	r5, [r6, #8]
 8019c4a:	e7df      	b.n	8019c0c <_vfiprintf_r+0x20>
 8019c4c:	4b79      	ldr	r3, [pc, #484]	; (8019e34 <_vfiprintf_r+0x248>)
 8019c4e:	429d      	cmp	r5, r3
 8019c50:	bf08      	it	eq
 8019c52:	68f5      	ldreq	r5, [r6, #12]
 8019c54:	e7da      	b.n	8019c0c <_vfiprintf_r+0x20>
 8019c56:	89ab      	ldrh	r3, [r5, #12]
 8019c58:	0598      	lsls	r0, r3, #22
 8019c5a:	d4ed      	bmi.n	8019c38 <_vfiprintf_r+0x4c>
 8019c5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019c5e:	f7ff ff75 	bl	8019b4c <__retarget_lock_release_recursive>
 8019c62:	e7e9      	b.n	8019c38 <_vfiprintf_r+0x4c>
 8019c64:	2300      	movs	r3, #0
 8019c66:	9309      	str	r3, [sp, #36]	; 0x24
 8019c68:	2320      	movs	r3, #32
 8019c6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019c6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019c72:	2330      	movs	r3, #48	; 0x30
 8019c74:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8019e38 <_vfiprintf_r+0x24c>
 8019c78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019c7c:	f04f 0901 	mov.w	r9, #1
 8019c80:	4623      	mov	r3, r4
 8019c82:	469a      	mov	sl, r3
 8019c84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019c88:	b10a      	cbz	r2, 8019c8e <_vfiprintf_r+0xa2>
 8019c8a:	2a25      	cmp	r2, #37	; 0x25
 8019c8c:	d1f9      	bne.n	8019c82 <_vfiprintf_r+0x96>
 8019c8e:	ebba 0b04 	subs.w	fp, sl, r4
 8019c92:	d00b      	beq.n	8019cac <_vfiprintf_r+0xc0>
 8019c94:	465b      	mov	r3, fp
 8019c96:	4622      	mov	r2, r4
 8019c98:	4629      	mov	r1, r5
 8019c9a:	4630      	mov	r0, r6
 8019c9c:	f7ff ff94 	bl	8019bc8 <__sfputs_r>
 8019ca0:	3001      	adds	r0, #1
 8019ca2:	f000 80aa 	beq.w	8019dfa <_vfiprintf_r+0x20e>
 8019ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019ca8:	445a      	add	r2, fp
 8019caa:	9209      	str	r2, [sp, #36]	; 0x24
 8019cac:	f89a 3000 	ldrb.w	r3, [sl]
 8019cb0:	2b00      	cmp	r3, #0
 8019cb2:	f000 80a2 	beq.w	8019dfa <_vfiprintf_r+0x20e>
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8019cbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019cc0:	f10a 0a01 	add.w	sl, sl, #1
 8019cc4:	9304      	str	r3, [sp, #16]
 8019cc6:	9307      	str	r3, [sp, #28]
 8019cc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019ccc:	931a      	str	r3, [sp, #104]	; 0x68
 8019cce:	4654      	mov	r4, sl
 8019cd0:	2205      	movs	r2, #5
 8019cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019cd6:	4858      	ldr	r0, [pc, #352]	; (8019e38 <_vfiprintf_r+0x24c>)
 8019cd8:	f7e6 fa82 	bl	80001e0 <memchr>
 8019cdc:	9a04      	ldr	r2, [sp, #16]
 8019cde:	b9d8      	cbnz	r0, 8019d18 <_vfiprintf_r+0x12c>
 8019ce0:	06d1      	lsls	r1, r2, #27
 8019ce2:	bf44      	itt	mi
 8019ce4:	2320      	movmi	r3, #32
 8019ce6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019cea:	0713      	lsls	r3, r2, #28
 8019cec:	bf44      	itt	mi
 8019cee:	232b      	movmi	r3, #43	; 0x2b
 8019cf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019cf4:	f89a 3000 	ldrb.w	r3, [sl]
 8019cf8:	2b2a      	cmp	r3, #42	; 0x2a
 8019cfa:	d015      	beq.n	8019d28 <_vfiprintf_r+0x13c>
 8019cfc:	9a07      	ldr	r2, [sp, #28]
 8019cfe:	4654      	mov	r4, sl
 8019d00:	2000      	movs	r0, #0
 8019d02:	f04f 0c0a 	mov.w	ip, #10
 8019d06:	4621      	mov	r1, r4
 8019d08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d0c:	3b30      	subs	r3, #48	; 0x30
 8019d0e:	2b09      	cmp	r3, #9
 8019d10:	d94e      	bls.n	8019db0 <_vfiprintf_r+0x1c4>
 8019d12:	b1b0      	cbz	r0, 8019d42 <_vfiprintf_r+0x156>
 8019d14:	9207      	str	r2, [sp, #28]
 8019d16:	e014      	b.n	8019d42 <_vfiprintf_r+0x156>
 8019d18:	eba0 0308 	sub.w	r3, r0, r8
 8019d1c:	fa09 f303 	lsl.w	r3, r9, r3
 8019d20:	4313      	orrs	r3, r2
 8019d22:	9304      	str	r3, [sp, #16]
 8019d24:	46a2      	mov	sl, r4
 8019d26:	e7d2      	b.n	8019cce <_vfiprintf_r+0xe2>
 8019d28:	9b03      	ldr	r3, [sp, #12]
 8019d2a:	1d19      	adds	r1, r3, #4
 8019d2c:	681b      	ldr	r3, [r3, #0]
 8019d2e:	9103      	str	r1, [sp, #12]
 8019d30:	2b00      	cmp	r3, #0
 8019d32:	bfbb      	ittet	lt
 8019d34:	425b      	neglt	r3, r3
 8019d36:	f042 0202 	orrlt.w	r2, r2, #2
 8019d3a:	9307      	strge	r3, [sp, #28]
 8019d3c:	9307      	strlt	r3, [sp, #28]
 8019d3e:	bfb8      	it	lt
 8019d40:	9204      	strlt	r2, [sp, #16]
 8019d42:	7823      	ldrb	r3, [r4, #0]
 8019d44:	2b2e      	cmp	r3, #46	; 0x2e
 8019d46:	d10c      	bne.n	8019d62 <_vfiprintf_r+0x176>
 8019d48:	7863      	ldrb	r3, [r4, #1]
 8019d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8019d4c:	d135      	bne.n	8019dba <_vfiprintf_r+0x1ce>
 8019d4e:	9b03      	ldr	r3, [sp, #12]
 8019d50:	1d1a      	adds	r2, r3, #4
 8019d52:	681b      	ldr	r3, [r3, #0]
 8019d54:	9203      	str	r2, [sp, #12]
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	bfb8      	it	lt
 8019d5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8019d5e:	3402      	adds	r4, #2
 8019d60:	9305      	str	r3, [sp, #20]
 8019d62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8019e48 <_vfiprintf_r+0x25c>
 8019d66:	7821      	ldrb	r1, [r4, #0]
 8019d68:	2203      	movs	r2, #3
 8019d6a:	4650      	mov	r0, sl
 8019d6c:	f7e6 fa38 	bl	80001e0 <memchr>
 8019d70:	b140      	cbz	r0, 8019d84 <_vfiprintf_r+0x198>
 8019d72:	2340      	movs	r3, #64	; 0x40
 8019d74:	eba0 000a 	sub.w	r0, r0, sl
 8019d78:	fa03 f000 	lsl.w	r0, r3, r0
 8019d7c:	9b04      	ldr	r3, [sp, #16]
 8019d7e:	4303      	orrs	r3, r0
 8019d80:	3401      	adds	r4, #1
 8019d82:	9304      	str	r3, [sp, #16]
 8019d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d88:	482c      	ldr	r0, [pc, #176]	; (8019e3c <_vfiprintf_r+0x250>)
 8019d8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019d8e:	2206      	movs	r2, #6
 8019d90:	f7e6 fa26 	bl	80001e0 <memchr>
 8019d94:	2800      	cmp	r0, #0
 8019d96:	d03f      	beq.n	8019e18 <_vfiprintf_r+0x22c>
 8019d98:	4b29      	ldr	r3, [pc, #164]	; (8019e40 <_vfiprintf_r+0x254>)
 8019d9a:	bb1b      	cbnz	r3, 8019de4 <_vfiprintf_r+0x1f8>
 8019d9c:	9b03      	ldr	r3, [sp, #12]
 8019d9e:	3307      	adds	r3, #7
 8019da0:	f023 0307 	bic.w	r3, r3, #7
 8019da4:	3308      	adds	r3, #8
 8019da6:	9303      	str	r3, [sp, #12]
 8019da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019daa:	443b      	add	r3, r7
 8019dac:	9309      	str	r3, [sp, #36]	; 0x24
 8019dae:	e767      	b.n	8019c80 <_vfiprintf_r+0x94>
 8019db0:	fb0c 3202 	mla	r2, ip, r2, r3
 8019db4:	460c      	mov	r4, r1
 8019db6:	2001      	movs	r0, #1
 8019db8:	e7a5      	b.n	8019d06 <_vfiprintf_r+0x11a>
 8019dba:	2300      	movs	r3, #0
 8019dbc:	3401      	adds	r4, #1
 8019dbe:	9305      	str	r3, [sp, #20]
 8019dc0:	4619      	mov	r1, r3
 8019dc2:	f04f 0c0a 	mov.w	ip, #10
 8019dc6:	4620      	mov	r0, r4
 8019dc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019dcc:	3a30      	subs	r2, #48	; 0x30
 8019dce:	2a09      	cmp	r2, #9
 8019dd0:	d903      	bls.n	8019dda <_vfiprintf_r+0x1ee>
 8019dd2:	2b00      	cmp	r3, #0
 8019dd4:	d0c5      	beq.n	8019d62 <_vfiprintf_r+0x176>
 8019dd6:	9105      	str	r1, [sp, #20]
 8019dd8:	e7c3      	b.n	8019d62 <_vfiprintf_r+0x176>
 8019dda:	fb0c 2101 	mla	r1, ip, r1, r2
 8019dde:	4604      	mov	r4, r0
 8019de0:	2301      	movs	r3, #1
 8019de2:	e7f0      	b.n	8019dc6 <_vfiprintf_r+0x1da>
 8019de4:	ab03      	add	r3, sp, #12
 8019de6:	9300      	str	r3, [sp, #0]
 8019de8:	462a      	mov	r2, r5
 8019dea:	4b16      	ldr	r3, [pc, #88]	; (8019e44 <_vfiprintf_r+0x258>)
 8019dec:	a904      	add	r1, sp, #16
 8019dee:	4630      	mov	r0, r6
 8019df0:	f7fc f928 	bl	8016044 <_printf_float>
 8019df4:	4607      	mov	r7, r0
 8019df6:	1c78      	adds	r0, r7, #1
 8019df8:	d1d6      	bne.n	8019da8 <_vfiprintf_r+0x1bc>
 8019dfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019dfc:	07d9      	lsls	r1, r3, #31
 8019dfe:	d405      	bmi.n	8019e0c <_vfiprintf_r+0x220>
 8019e00:	89ab      	ldrh	r3, [r5, #12]
 8019e02:	059a      	lsls	r2, r3, #22
 8019e04:	d402      	bmi.n	8019e0c <_vfiprintf_r+0x220>
 8019e06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019e08:	f7ff fea0 	bl	8019b4c <__retarget_lock_release_recursive>
 8019e0c:	89ab      	ldrh	r3, [r5, #12]
 8019e0e:	065b      	lsls	r3, r3, #25
 8019e10:	f53f af12 	bmi.w	8019c38 <_vfiprintf_r+0x4c>
 8019e14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019e16:	e711      	b.n	8019c3c <_vfiprintf_r+0x50>
 8019e18:	ab03      	add	r3, sp, #12
 8019e1a:	9300      	str	r3, [sp, #0]
 8019e1c:	462a      	mov	r2, r5
 8019e1e:	4b09      	ldr	r3, [pc, #36]	; (8019e44 <_vfiprintf_r+0x258>)
 8019e20:	a904      	add	r1, sp, #16
 8019e22:	4630      	mov	r0, r6
 8019e24:	f7fc fbb2 	bl	801658c <_printf_i>
 8019e28:	e7e4      	b.n	8019df4 <_vfiprintf_r+0x208>
 8019e2a:	bf00      	nop
 8019e2c:	0801c75c 	.word	0x0801c75c
 8019e30:	0801c77c 	.word	0x0801c77c
 8019e34:	0801c73c 	.word	0x0801c73c
 8019e38:	0801c6ec 	.word	0x0801c6ec
 8019e3c:	0801c6f6 	.word	0x0801c6f6
 8019e40:	08016045 	.word	0x08016045
 8019e44:	08019bc9 	.word	0x08019bc9
 8019e48:	0801c6f2 	.word	0x0801c6f2

08019e4c <__swbuf_r>:
 8019e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e4e:	460e      	mov	r6, r1
 8019e50:	4614      	mov	r4, r2
 8019e52:	4605      	mov	r5, r0
 8019e54:	b118      	cbz	r0, 8019e5e <__swbuf_r+0x12>
 8019e56:	6983      	ldr	r3, [r0, #24]
 8019e58:	b90b      	cbnz	r3, 8019e5e <__swbuf_r+0x12>
 8019e5a:	f000 f9d9 	bl	801a210 <__sinit>
 8019e5e:	4b21      	ldr	r3, [pc, #132]	; (8019ee4 <__swbuf_r+0x98>)
 8019e60:	429c      	cmp	r4, r3
 8019e62:	d12b      	bne.n	8019ebc <__swbuf_r+0x70>
 8019e64:	686c      	ldr	r4, [r5, #4]
 8019e66:	69a3      	ldr	r3, [r4, #24]
 8019e68:	60a3      	str	r3, [r4, #8]
 8019e6a:	89a3      	ldrh	r3, [r4, #12]
 8019e6c:	071a      	lsls	r2, r3, #28
 8019e6e:	d52f      	bpl.n	8019ed0 <__swbuf_r+0x84>
 8019e70:	6923      	ldr	r3, [r4, #16]
 8019e72:	b36b      	cbz	r3, 8019ed0 <__swbuf_r+0x84>
 8019e74:	6923      	ldr	r3, [r4, #16]
 8019e76:	6820      	ldr	r0, [r4, #0]
 8019e78:	1ac0      	subs	r0, r0, r3
 8019e7a:	6963      	ldr	r3, [r4, #20]
 8019e7c:	b2f6      	uxtb	r6, r6
 8019e7e:	4283      	cmp	r3, r0
 8019e80:	4637      	mov	r7, r6
 8019e82:	dc04      	bgt.n	8019e8e <__swbuf_r+0x42>
 8019e84:	4621      	mov	r1, r4
 8019e86:	4628      	mov	r0, r5
 8019e88:	f000 f92e 	bl	801a0e8 <_fflush_r>
 8019e8c:	bb30      	cbnz	r0, 8019edc <__swbuf_r+0x90>
 8019e8e:	68a3      	ldr	r3, [r4, #8]
 8019e90:	3b01      	subs	r3, #1
 8019e92:	60a3      	str	r3, [r4, #8]
 8019e94:	6823      	ldr	r3, [r4, #0]
 8019e96:	1c5a      	adds	r2, r3, #1
 8019e98:	6022      	str	r2, [r4, #0]
 8019e9a:	701e      	strb	r6, [r3, #0]
 8019e9c:	6963      	ldr	r3, [r4, #20]
 8019e9e:	3001      	adds	r0, #1
 8019ea0:	4283      	cmp	r3, r0
 8019ea2:	d004      	beq.n	8019eae <__swbuf_r+0x62>
 8019ea4:	89a3      	ldrh	r3, [r4, #12]
 8019ea6:	07db      	lsls	r3, r3, #31
 8019ea8:	d506      	bpl.n	8019eb8 <__swbuf_r+0x6c>
 8019eaa:	2e0a      	cmp	r6, #10
 8019eac:	d104      	bne.n	8019eb8 <__swbuf_r+0x6c>
 8019eae:	4621      	mov	r1, r4
 8019eb0:	4628      	mov	r0, r5
 8019eb2:	f000 f919 	bl	801a0e8 <_fflush_r>
 8019eb6:	b988      	cbnz	r0, 8019edc <__swbuf_r+0x90>
 8019eb8:	4638      	mov	r0, r7
 8019eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019ebc:	4b0a      	ldr	r3, [pc, #40]	; (8019ee8 <__swbuf_r+0x9c>)
 8019ebe:	429c      	cmp	r4, r3
 8019ec0:	d101      	bne.n	8019ec6 <__swbuf_r+0x7a>
 8019ec2:	68ac      	ldr	r4, [r5, #8]
 8019ec4:	e7cf      	b.n	8019e66 <__swbuf_r+0x1a>
 8019ec6:	4b09      	ldr	r3, [pc, #36]	; (8019eec <__swbuf_r+0xa0>)
 8019ec8:	429c      	cmp	r4, r3
 8019eca:	bf08      	it	eq
 8019ecc:	68ec      	ldreq	r4, [r5, #12]
 8019ece:	e7ca      	b.n	8019e66 <__swbuf_r+0x1a>
 8019ed0:	4621      	mov	r1, r4
 8019ed2:	4628      	mov	r0, r5
 8019ed4:	f000 f80c 	bl	8019ef0 <__swsetup_r>
 8019ed8:	2800      	cmp	r0, #0
 8019eda:	d0cb      	beq.n	8019e74 <__swbuf_r+0x28>
 8019edc:	f04f 37ff 	mov.w	r7, #4294967295
 8019ee0:	e7ea      	b.n	8019eb8 <__swbuf_r+0x6c>
 8019ee2:	bf00      	nop
 8019ee4:	0801c75c 	.word	0x0801c75c
 8019ee8:	0801c77c 	.word	0x0801c77c
 8019eec:	0801c73c 	.word	0x0801c73c

08019ef0 <__swsetup_r>:
 8019ef0:	4b32      	ldr	r3, [pc, #200]	; (8019fbc <__swsetup_r+0xcc>)
 8019ef2:	b570      	push	{r4, r5, r6, lr}
 8019ef4:	681d      	ldr	r5, [r3, #0]
 8019ef6:	4606      	mov	r6, r0
 8019ef8:	460c      	mov	r4, r1
 8019efa:	b125      	cbz	r5, 8019f06 <__swsetup_r+0x16>
 8019efc:	69ab      	ldr	r3, [r5, #24]
 8019efe:	b913      	cbnz	r3, 8019f06 <__swsetup_r+0x16>
 8019f00:	4628      	mov	r0, r5
 8019f02:	f000 f985 	bl	801a210 <__sinit>
 8019f06:	4b2e      	ldr	r3, [pc, #184]	; (8019fc0 <__swsetup_r+0xd0>)
 8019f08:	429c      	cmp	r4, r3
 8019f0a:	d10f      	bne.n	8019f2c <__swsetup_r+0x3c>
 8019f0c:	686c      	ldr	r4, [r5, #4]
 8019f0e:	89a3      	ldrh	r3, [r4, #12]
 8019f10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019f14:	0719      	lsls	r1, r3, #28
 8019f16:	d42c      	bmi.n	8019f72 <__swsetup_r+0x82>
 8019f18:	06dd      	lsls	r5, r3, #27
 8019f1a:	d411      	bmi.n	8019f40 <__swsetup_r+0x50>
 8019f1c:	2309      	movs	r3, #9
 8019f1e:	6033      	str	r3, [r6, #0]
 8019f20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019f24:	81a3      	strh	r3, [r4, #12]
 8019f26:	f04f 30ff 	mov.w	r0, #4294967295
 8019f2a:	e03e      	b.n	8019faa <__swsetup_r+0xba>
 8019f2c:	4b25      	ldr	r3, [pc, #148]	; (8019fc4 <__swsetup_r+0xd4>)
 8019f2e:	429c      	cmp	r4, r3
 8019f30:	d101      	bne.n	8019f36 <__swsetup_r+0x46>
 8019f32:	68ac      	ldr	r4, [r5, #8]
 8019f34:	e7eb      	b.n	8019f0e <__swsetup_r+0x1e>
 8019f36:	4b24      	ldr	r3, [pc, #144]	; (8019fc8 <__swsetup_r+0xd8>)
 8019f38:	429c      	cmp	r4, r3
 8019f3a:	bf08      	it	eq
 8019f3c:	68ec      	ldreq	r4, [r5, #12]
 8019f3e:	e7e6      	b.n	8019f0e <__swsetup_r+0x1e>
 8019f40:	0758      	lsls	r0, r3, #29
 8019f42:	d512      	bpl.n	8019f6a <__swsetup_r+0x7a>
 8019f44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019f46:	b141      	cbz	r1, 8019f5a <__swsetup_r+0x6a>
 8019f48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019f4c:	4299      	cmp	r1, r3
 8019f4e:	d002      	beq.n	8019f56 <__swsetup_r+0x66>
 8019f50:	4630      	mov	r0, r6
 8019f52:	f7fb ff2d 	bl	8015db0 <_free_r>
 8019f56:	2300      	movs	r3, #0
 8019f58:	6363      	str	r3, [r4, #52]	; 0x34
 8019f5a:	89a3      	ldrh	r3, [r4, #12]
 8019f5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019f60:	81a3      	strh	r3, [r4, #12]
 8019f62:	2300      	movs	r3, #0
 8019f64:	6063      	str	r3, [r4, #4]
 8019f66:	6923      	ldr	r3, [r4, #16]
 8019f68:	6023      	str	r3, [r4, #0]
 8019f6a:	89a3      	ldrh	r3, [r4, #12]
 8019f6c:	f043 0308 	orr.w	r3, r3, #8
 8019f70:	81a3      	strh	r3, [r4, #12]
 8019f72:	6923      	ldr	r3, [r4, #16]
 8019f74:	b94b      	cbnz	r3, 8019f8a <__swsetup_r+0x9a>
 8019f76:	89a3      	ldrh	r3, [r4, #12]
 8019f78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019f7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019f80:	d003      	beq.n	8019f8a <__swsetup_r+0x9a>
 8019f82:	4621      	mov	r1, r4
 8019f84:	4630      	mov	r0, r6
 8019f86:	f000 fa05 	bl	801a394 <__smakebuf_r>
 8019f8a:	89a0      	ldrh	r0, [r4, #12]
 8019f8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019f90:	f010 0301 	ands.w	r3, r0, #1
 8019f94:	d00a      	beq.n	8019fac <__swsetup_r+0xbc>
 8019f96:	2300      	movs	r3, #0
 8019f98:	60a3      	str	r3, [r4, #8]
 8019f9a:	6963      	ldr	r3, [r4, #20]
 8019f9c:	425b      	negs	r3, r3
 8019f9e:	61a3      	str	r3, [r4, #24]
 8019fa0:	6923      	ldr	r3, [r4, #16]
 8019fa2:	b943      	cbnz	r3, 8019fb6 <__swsetup_r+0xc6>
 8019fa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019fa8:	d1ba      	bne.n	8019f20 <__swsetup_r+0x30>
 8019faa:	bd70      	pop	{r4, r5, r6, pc}
 8019fac:	0781      	lsls	r1, r0, #30
 8019fae:	bf58      	it	pl
 8019fb0:	6963      	ldrpl	r3, [r4, #20]
 8019fb2:	60a3      	str	r3, [r4, #8]
 8019fb4:	e7f4      	b.n	8019fa0 <__swsetup_r+0xb0>
 8019fb6:	2000      	movs	r0, #0
 8019fb8:	e7f7      	b.n	8019faa <__swsetup_r+0xba>
 8019fba:	bf00      	nop
 8019fbc:	20002210 	.word	0x20002210
 8019fc0:	0801c75c 	.word	0x0801c75c
 8019fc4:	0801c77c 	.word	0x0801c77c
 8019fc8:	0801c73c 	.word	0x0801c73c

08019fcc <abort>:
 8019fcc:	b508      	push	{r3, lr}
 8019fce:	2006      	movs	r0, #6
 8019fd0:	f000 fa50 	bl	801a474 <raise>
 8019fd4:	2001      	movs	r0, #1
 8019fd6:	f7f0 ff9f 	bl	800af18 <_exit>
	...

08019fdc <__sflush_r>:
 8019fdc:	898a      	ldrh	r2, [r1, #12]
 8019fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fe2:	4605      	mov	r5, r0
 8019fe4:	0710      	lsls	r0, r2, #28
 8019fe6:	460c      	mov	r4, r1
 8019fe8:	d458      	bmi.n	801a09c <__sflush_r+0xc0>
 8019fea:	684b      	ldr	r3, [r1, #4]
 8019fec:	2b00      	cmp	r3, #0
 8019fee:	dc05      	bgt.n	8019ffc <__sflush_r+0x20>
 8019ff0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8019ff2:	2b00      	cmp	r3, #0
 8019ff4:	dc02      	bgt.n	8019ffc <__sflush_r+0x20>
 8019ff6:	2000      	movs	r0, #0
 8019ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ffc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019ffe:	2e00      	cmp	r6, #0
 801a000:	d0f9      	beq.n	8019ff6 <__sflush_r+0x1a>
 801a002:	2300      	movs	r3, #0
 801a004:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a008:	682f      	ldr	r7, [r5, #0]
 801a00a:	602b      	str	r3, [r5, #0]
 801a00c:	d032      	beq.n	801a074 <__sflush_r+0x98>
 801a00e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a010:	89a3      	ldrh	r3, [r4, #12]
 801a012:	075a      	lsls	r2, r3, #29
 801a014:	d505      	bpl.n	801a022 <__sflush_r+0x46>
 801a016:	6863      	ldr	r3, [r4, #4]
 801a018:	1ac0      	subs	r0, r0, r3
 801a01a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a01c:	b10b      	cbz	r3, 801a022 <__sflush_r+0x46>
 801a01e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a020:	1ac0      	subs	r0, r0, r3
 801a022:	2300      	movs	r3, #0
 801a024:	4602      	mov	r2, r0
 801a026:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a028:	6a21      	ldr	r1, [r4, #32]
 801a02a:	4628      	mov	r0, r5
 801a02c:	47b0      	blx	r6
 801a02e:	1c43      	adds	r3, r0, #1
 801a030:	89a3      	ldrh	r3, [r4, #12]
 801a032:	d106      	bne.n	801a042 <__sflush_r+0x66>
 801a034:	6829      	ldr	r1, [r5, #0]
 801a036:	291d      	cmp	r1, #29
 801a038:	d82c      	bhi.n	801a094 <__sflush_r+0xb8>
 801a03a:	4a2a      	ldr	r2, [pc, #168]	; (801a0e4 <__sflush_r+0x108>)
 801a03c:	40ca      	lsrs	r2, r1
 801a03e:	07d6      	lsls	r6, r2, #31
 801a040:	d528      	bpl.n	801a094 <__sflush_r+0xb8>
 801a042:	2200      	movs	r2, #0
 801a044:	6062      	str	r2, [r4, #4]
 801a046:	04d9      	lsls	r1, r3, #19
 801a048:	6922      	ldr	r2, [r4, #16]
 801a04a:	6022      	str	r2, [r4, #0]
 801a04c:	d504      	bpl.n	801a058 <__sflush_r+0x7c>
 801a04e:	1c42      	adds	r2, r0, #1
 801a050:	d101      	bne.n	801a056 <__sflush_r+0x7a>
 801a052:	682b      	ldr	r3, [r5, #0]
 801a054:	b903      	cbnz	r3, 801a058 <__sflush_r+0x7c>
 801a056:	6560      	str	r0, [r4, #84]	; 0x54
 801a058:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a05a:	602f      	str	r7, [r5, #0]
 801a05c:	2900      	cmp	r1, #0
 801a05e:	d0ca      	beq.n	8019ff6 <__sflush_r+0x1a>
 801a060:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a064:	4299      	cmp	r1, r3
 801a066:	d002      	beq.n	801a06e <__sflush_r+0x92>
 801a068:	4628      	mov	r0, r5
 801a06a:	f7fb fea1 	bl	8015db0 <_free_r>
 801a06e:	2000      	movs	r0, #0
 801a070:	6360      	str	r0, [r4, #52]	; 0x34
 801a072:	e7c1      	b.n	8019ff8 <__sflush_r+0x1c>
 801a074:	6a21      	ldr	r1, [r4, #32]
 801a076:	2301      	movs	r3, #1
 801a078:	4628      	mov	r0, r5
 801a07a:	47b0      	blx	r6
 801a07c:	1c41      	adds	r1, r0, #1
 801a07e:	d1c7      	bne.n	801a010 <__sflush_r+0x34>
 801a080:	682b      	ldr	r3, [r5, #0]
 801a082:	2b00      	cmp	r3, #0
 801a084:	d0c4      	beq.n	801a010 <__sflush_r+0x34>
 801a086:	2b1d      	cmp	r3, #29
 801a088:	d001      	beq.n	801a08e <__sflush_r+0xb2>
 801a08a:	2b16      	cmp	r3, #22
 801a08c:	d101      	bne.n	801a092 <__sflush_r+0xb6>
 801a08e:	602f      	str	r7, [r5, #0]
 801a090:	e7b1      	b.n	8019ff6 <__sflush_r+0x1a>
 801a092:	89a3      	ldrh	r3, [r4, #12]
 801a094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a098:	81a3      	strh	r3, [r4, #12]
 801a09a:	e7ad      	b.n	8019ff8 <__sflush_r+0x1c>
 801a09c:	690f      	ldr	r7, [r1, #16]
 801a09e:	2f00      	cmp	r7, #0
 801a0a0:	d0a9      	beq.n	8019ff6 <__sflush_r+0x1a>
 801a0a2:	0793      	lsls	r3, r2, #30
 801a0a4:	680e      	ldr	r6, [r1, #0]
 801a0a6:	bf08      	it	eq
 801a0a8:	694b      	ldreq	r3, [r1, #20]
 801a0aa:	600f      	str	r7, [r1, #0]
 801a0ac:	bf18      	it	ne
 801a0ae:	2300      	movne	r3, #0
 801a0b0:	eba6 0807 	sub.w	r8, r6, r7
 801a0b4:	608b      	str	r3, [r1, #8]
 801a0b6:	f1b8 0f00 	cmp.w	r8, #0
 801a0ba:	dd9c      	ble.n	8019ff6 <__sflush_r+0x1a>
 801a0bc:	6a21      	ldr	r1, [r4, #32]
 801a0be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a0c0:	4643      	mov	r3, r8
 801a0c2:	463a      	mov	r2, r7
 801a0c4:	4628      	mov	r0, r5
 801a0c6:	47b0      	blx	r6
 801a0c8:	2800      	cmp	r0, #0
 801a0ca:	dc06      	bgt.n	801a0da <__sflush_r+0xfe>
 801a0cc:	89a3      	ldrh	r3, [r4, #12]
 801a0ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a0d2:	81a3      	strh	r3, [r4, #12]
 801a0d4:	f04f 30ff 	mov.w	r0, #4294967295
 801a0d8:	e78e      	b.n	8019ff8 <__sflush_r+0x1c>
 801a0da:	4407      	add	r7, r0
 801a0dc:	eba8 0800 	sub.w	r8, r8, r0
 801a0e0:	e7e9      	b.n	801a0b6 <__sflush_r+0xda>
 801a0e2:	bf00      	nop
 801a0e4:	20400001 	.word	0x20400001

0801a0e8 <_fflush_r>:
 801a0e8:	b538      	push	{r3, r4, r5, lr}
 801a0ea:	690b      	ldr	r3, [r1, #16]
 801a0ec:	4605      	mov	r5, r0
 801a0ee:	460c      	mov	r4, r1
 801a0f0:	b913      	cbnz	r3, 801a0f8 <_fflush_r+0x10>
 801a0f2:	2500      	movs	r5, #0
 801a0f4:	4628      	mov	r0, r5
 801a0f6:	bd38      	pop	{r3, r4, r5, pc}
 801a0f8:	b118      	cbz	r0, 801a102 <_fflush_r+0x1a>
 801a0fa:	6983      	ldr	r3, [r0, #24]
 801a0fc:	b90b      	cbnz	r3, 801a102 <_fflush_r+0x1a>
 801a0fe:	f000 f887 	bl	801a210 <__sinit>
 801a102:	4b14      	ldr	r3, [pc, #80]	; (801a154 <_fflush_r+0x6c>)
 801a104:	429c      	cmp	r4, r3
 801a106:	d11b      	bne.n	801a140 <_fflush_r+0x58>
 801a108:	686c      	ldr	r4, [r5, #4]
 801a10a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a10e:	2b00      	cmp	r3, #0
 801a110:	d0ef      	beq.n	801a0f2 <_fflush_r+0xa>
 801a112:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a114:	07d0      	lsls	r0, r2, #31
 801a116:	d404      	bmi.n	801a122 <_fflush_r+0x3a>
 801a118:	0599      	lsls	r1, r3, #22
 801a11a:	d402      	bmi.n	801a122 <_fflush_r+0x3a>
 801a11c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a11e:	f7ff fd14 	bl	8019b4a <__retarget_lock_acquire_recursive>
 801a122:	4628      	mov	r0, r5
 801a124:	4621      	mov	r1, r4
 801a126:	f7ff ff59 	bl	8019fdc <__sflush_r>
 801a12a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a12c:	07da      	lsls	r2, r3, #31
 801a12e:	4605      	mov	r5, r0
 801a130:	d4e0      	bmi.n	801a0f4 <_fflush_r+0xc>
 801a132:	89a3      	ldrh	r3, [r4, #12]
 801a134:	059b      	lsls	r3, r3, #22
 801a136:	d4dd      	bmi.n	801a0f4 <_fflush_r+0xc>
 801a138:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a13a:	f7ff fd07 	bl	8019b4c <__retarget_lock_release_recursive>
 801a13e:	e7d9      	b.n	801a0f4 <_fflush_r+0xc>
 801a140:	4b05      	ldr	r3, [pc, #20]	; (801a158 <_fflush_r+0x70>)
 801a142:	429c      	cmp	r4, r3
 801a144:	d101      	bne.n	801a14a <_fflush_r+0x62>
 801a146:	68ac      	ldr	r4, [r5, #8]
 801a148:	e7df      	b.n	801a10a <_fflush_r+0x22>
 801a14a:	4b04      	ldr	r3, [pc, #16]	; (801a15c <_fflush_r+0x74>)
 801a14c:	429c      	cmp	r4, r3
 801a14e:	bf08      	it	eq
 801a150:	68ec      	ldreq	r4, [r5, #12]
 801a152:	e7da      	b.n	801a10a <_fflush_r+0x22>
 801a154:	0801c75c 	.word	0x0801c75c
 801a158:	0801c77c 	.word	0x0801c77c
 801a15c:	0801c73c 	.word	0x0801c73c

0801a160 <std>:
 801a160:	2300      	movs	r3, #0
 801a162:	b510      	push	{r4, lr}
 801a164:	4604      	mov	r4, r0
 801a166:	e9c0 3300 	strd	r3, r3, [r0]
 801a16a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a16e:	6083      	str	r3, [r0, #8]
 801a170:	8181      	strh	r1, [r0, #12]
 801a172:	6643      	str	r3, [r0, #100]	; 0x64
 801a174:	81c2      	strh	r2, [r0, #14]
 801a176:	6183      	str	r3, [r0, #24]
 801a178:	4619      	mov	r1, r3
 801a17a:	2208      	movs	r2, #8
 801a17c:	305c      	adds	r0, #92	; 0x5c
 801a17e:	f7fb fe0f 	bl	8015da0 <memset>
 801a182:	4b05      	ldr	r3, [pc, #20]	; (801a198 <std+0x38>)
 801a184:	6263      	str	r3, [r4, #36]	; 0x24
 801a186:	4b05      	ldr	r3, [pc, #20]	; (801a19c <std+0x3c>)
 801a188:	62a3      	str	r3, [r4, #40]	; 0x28
 801a18a:	4b05      	ldr	r3, [pc, #20]	; (801a1a0 <std+0x40>)
 801a18c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a18e:	4b05      	ldr	r3, [pc, #20]	; (801a1a4 <std+0x44>)
 801a190:	6224      	str	r4, [r4, #32]
 801a192:	6323      	str	r3, [r4, #48]	; 0x30
 801a194:	bd10      	pop	{r4, pc}
 801a196:	bf00      	nop
 801a198:	0801a4ad 	.word	0x0801a4ad
 801a19c:	0801a4cf 	.word	0x0801a4cf
 801a1a0:	0801a507 	.word	0x0801a507
 801a1a4:	0801a52b 	.word	0x0801a52b

0801a1a8 <_cleanup_r>:
 801a1a8:	4901      	ldr	r1, [pc, #4]	; (801a1b0 <_cleanup_r+0x8>)
 801a1aa:	f000 b8af 	b.w	801a30c <_fwalk_reent>
 801a1ae:	bf00      	nop
 801a1b0:	0801a0e9 	.word	0x0801a0e9

0801a1b4 <__sfmoreglue>:
 801a1b4:	b570      	push	{r4, r5, r6, lr}
 801a1b6:	1e4a      	subs	r2, r1, #1
 801a1b8:	2568      	movs	r5, #104	; 0x68
 801a1ba:	4355      	muls	r5, r2
 801a1bc:	460e      	mov	r6, r1
 801a1be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a1c2:	f7fb fe45 	bl	8015e50 <_malloc_r>
 801a1c6:	4604      	mov	r4, r0
 801a1c8:	b140      	cbz	r0, 801a1dc <__sfmoreglue+0x28>
 801a1ca:	2100      	movs	r1, #0
 801a1cc:	e9c0 1600 	strd	r1, r6, [r0]
 801a1d0:	300c      	adds	r0, #12
 801a1d2:	60a0      	str	r0, [r4, #8]
 801a1d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a1d8:	f7fb fde2 	bl	8015da0 <memset>
 801a1dc:	4620      	mov	r0, r4
 801a1de:	bd70      	pop	{r4, r5, r6, pc}

0801a1e0 <__sfp_lock_acquire>:
 801a1e0:	4801      	ldr	r0, [pc, #4]	; (801a1e8 <__sfp_lock_acquire+0x8>)
 801a1e2:	f7ff bcb2 	b.w	8019b4a <__retarget_lock_acquire_recursive>
 801a1e6:	bf00      	nop
 801a1e8:	2000fb48 	.word	0x2000fb48

0801a1ec <__sfp_lock_release>:
 801a1ec:	4801      	ldr	r0, [pc, #4]	; (801a1f4 <__sfp_lock_release+0x8>)
 801a1ee:	f7ff bcad 	b.w	8019b4c <__retarget_lock_release_recursive>
 801a1f2:	bf00      	nop
 801a1f4:	2000fb48 	.word	0x2000fb48

0801a1f8 <__sinit_lock_acquire>:
 801a1f8:	4801      	ldr	r0, [pc, #4]	; (801a200 <__sinit_lock_acquire+0x8>)
 801a1fa:	f7ff bca6 	b.w	8019b4a <__retarget_lock_acquire_recursive>
 801a1fe:	bf00      	nop
 801a200:	2000fb43 	.word	0x2000fb43

0801a204 <__sinit_lock_release>:
 801a204:	4801      	ldr	r0, [pc, #4]	; (801a20c <__sinit_lock_release+0x8>)
 801a206:	f7ff bca1 	b.w	8019b4c <__retarget_lock_release_recursive>
 801a20a:	bf00      	nop
 801a20c:	2000fb43 	.word	0x2000fb43

0801a210 <__sinit>:
 801a210:	b510      	push	{r4, lr}
 801a212:	4604      	mov	r4, r0
 801a214:	f7ff fff0 	bl	801a1f8 <__sinit_lock_acquire>
 801a218:	69a3      	ldr	r3, [r4, #24]
 801a21a:	b11b      	cbz	r3, 801a224 <__sinit+0x14>
 801a21c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a220:	f7ff bff0 	b.w	801a204 <__sinit_lock_release>
 801a224:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a228:	6523      	str	r3, [r4, #80]	; 0x50
 801a22a:	4b13      	ldr	r3, [pc, #76]	; (801a278 <__sinit+0x68>)
 801a22c:	4a13      	ldr	r2, [pc, #76]	; (801a27c <__sinit+0x6c>)
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	62a2      	str	r2, [r4, #40]	; 0x28
 801a232:	42a3      	cmp	r3, r4
 801a234:	bf04      	itt	eq
 801a236:	2301      	moveq	r3, #1
 801a238:	61a3      	streq	r3, [r4, #24]
 801a23a:	4620      	mov	r0, r4
 801a23c:	f000 f820 	bl	801a280 <__sfp>
 801a240:	6060      	str	r0, [r4, #4]
 801a242:	4620      	mov	r0, r4
 801a244:	f000 f81c 	bl	801a280 <__sfp>
 801a248:	60a0      	str	r0, [r4, #8]
 801a24a:	4620      	mov	r0, r4
 801a24c:	f000 f818 	bl	801a280 <__sfp>
 801a250:	2200      	movs	r2, #0
 801a252:	60e0      	str	r0, [r4, #12]
 801a254:	2104      	movs	r1, #4
 801a256:	6860      	ldr	r0, [r4, #4]
 801a258:	f7ff ff82 	bl	801a160 <std>
 801a25c:	68a0      	ldr	r0, [r4, #8]
 801a25e:	2201      	movs	r2, #1
 801a260:	2109      	movs	r1, #9
 801a262:	f7ff ff7d 	bl	801a160 <std>
 801a266:	68e0      	ldr	r0, [r4, #12]
 801a268:	2202      	movs	r2, #2
 801a26a:	2112      	movs	r1, #18
 801a26c:	f7ff ff78 	bl	801a160 <std>
 801a270:	2301      	movs	r3, #1
 801a272:	61a3      	str	r3, [r4, #24]
 801a274:	e7d2      	b.n	801a21c <__sinit+0xc>
 801a276:	bf00      	nop
 801a278:	0801c2e8 	.word	0x0801c2e8
 801a27c:	0801a1a9 	.word	0x0801a1a9

0801a280 <__sfp>:
 801a280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a282:	4607      	mov	r7, r0
 801a284:	f7ff ffac 	bl	801a1e0 <__sfp_lock_acquire>
 801a288:	4b1e      	ldr	r3, [pc, #120]	; (801a304 <__sfp+0x84>)
 801a28a:	681e      	ldr	r6, [r3, #0]
 801a28c:	69b3      	ldr	r3, [r6, #24]
 801a28e:	b913      	cbnz	r3, 801a296 <__sfp+0x16>
 801a290:	4630      	mov	r0, r6
 801a292:	f7ff ffbd 	bl	801a210 <__sinit>
 801a296:	3648      	adds	r6, #72	; 0x48
 801a298:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a29c:	3b01      	subs	r3, #1
 801a29e:	d503      	bpl.n	801a2a8 <__sfp+0x28>
 801a2a0:	6833      	ldr	r3, [r6, #0]
 801a2a2:	b30b      	cbz	r3, 801a2e8 <__sfp+0x68>
 801a2a4:	6836      	ldr	r6, [r6, #0]
 801a2a6:	e7f7      	b.n	801a298 <__sfp+0x18>
 801a2a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a2ac:	b9d5      	cbnz	r5, 801a2e4 <__sfp+0x64>
 801a2ae:	4b16      	ldr	r3, [pc, #88]	; (801a308 <__sfp+0x88>)
 801a2b0:	60e3      	str	r3, [r4, #12]
 801a2b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a2b6:	6665      	str	r5, [r4, #100]	; 0x64
 801a2b8:	f7ff fc46 	bl	8019b48 <__retarget_lock_init_recursive>
 801a2bc:	f7ff ff96 	bl	801a1ec <__sfp_lock_release>
 801a2c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a2c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a2c8:	6025      	str	r5, [r4, #0]
 801a2ca:	61a5      	str	r5, [r4, #24]
 801a2cc:	2208      	movs	r2, #8
 801a2ce:	4629      	mov	r1, r5
 801a2d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a2d4:	f7fb fd64 	bl	8015da0 <memset>
 801a2d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a2dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a2e0:	4620      	mov	r0, r4
 801a2e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a2e4:	3468      	adds	r4, #104	; 0x68
 801a2e6:	e7d9      	b.n	801a29c <__sfp+0x1c>
 801a2e8:	2104      	movs	r1, #4
 801a2ea:	4638      	mov	r0, r7
 801a2ec:	f7ff ff62 	bl	801a1b4 <__sfmoreglue>
 801a2f0:	4604      	mov	r4, r0
 801a2f2:	6030      	str	r0, [r6, #0]
 801a2f4:	2800      	cmp	r0, #0
 801a2f6:	d1d5      	bne.n	801a2a4 <__sfp+0x24>
 801a2f8:	f7ff ff78 	bl	801a1ec <__sfp_lock_release>
 801a2fc:	230c      	movs	r3, #12
 801a2fe:	603b      	str	r3, [r7, #0]
 801a300:	e7ee      	b.n	801a2e0 <__sfp+0x60>
 801a302:	bf00      	nop
 801a304:	0801c2e8 	.word	0x0801c2e8
 801a308:	ffff0001 	.word	0xffff0001

0801a30c <_fwalk_reent>:
 801a30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a310:	4606      	mov	r6, r0
 801a312:	4688      	mov	r8, r1
 801a314:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a318:	2700      	movs	r7, #0
 801a31a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a31e:	f1b9 0901 	subs.w	r9, r9, #1
 801a322:	d505      	bpl.n	801a330 <_fwalk_reent+0x24>
 801a324:	6824      	ldr	r4, [r4, #0]
 801a326:	2c00      	cmp	r4, #0
 801a328:	d1f7      	bne.n	801a31a <_fwalk_reent+0xe>
 801a32a:	4638      	mov	r0, r7
 801a32c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a330:	89ab      	ldrh	r3, [r5, #12]
 801a332:	2b01      	cmp	r3, #1
 801a334:	d907      	bls.n	801a346 <_fwalk_reent+0x3a>
 801a336:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a33a:	3301      	adds	r3, #1
 801a33c:	d003      	beq.n	801a346 <_fwalk_reent+0x3a>
 801a33e:	4629      	mov	r1, r5
 801a340:	4630      	mov	r0, r6
 801a342:	47c0      	blx	r8
 801a344:	4307      	orrs	r7, r0
 801a346:	3568      	adds	r5, #104	; 0x68
 801a348:	e7e9      	b.n	801a31e <_fwalk_reent+0x12>

0801a34a <__swhatbuf_r>:
 801a34a:	b570      	push	{r4, r5, r6, lr}
 801a34c:	460e      	mov	r6, r1
 801a34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a352:	2900      	cmp	r1, #0
 801a354:	b096      	sub	sp, #88	; 0x58
 801a356:	4614      	mov	r4, r2
 801a358:	461d      	mov	r5, r3
 801a35a:	da07      	bge.n	801a36c <__swhatbuf_r+0x22>
 801a35c:	2300      	movs	r3, #0
 801a35e:	602b      	str	r3, [r5, #0]
 801a360:	89b3      	ldrh	r3, [r6, #12]
 801a362:	061a      	lsls	r2, r3, #24
 801a364:	d410      	bmi.n	801a388 <__swhatbuf_r+0x3e>
 801a366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a36a:	e00e      	b.n	801a38a <__swhatbuf_r+0x40>
 801a36c:	466a      	mov	r2, sp
 801a36e:	f000 f903 	bl	801a578 <_fstat_r>
 801a372:	2800      	cmp	r0, #0
 801a374:	dbf2      	blt.n	801a35c <__swhatbuf_r+0x12>
 801a376:	9a01      	ldr	r2, [sp, #4]
 801a378:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a37c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a380:	425a      	negs	r2, r3
 801a382:	415a      	adcs	r2, r3
 801a384:	602a      	str	r2, [r5, #0]
 801a386:	e7ee      	b.n	801a366 <__swhatbuf_r+0x1c>
 801a388:	2340      	movs	r3, #64	; 0x40
 801a38a:	2000      	movs	r0, #0
 801a38c:	6023      	str	r3, [r4, #0]
 801a38e:	b016      	add	sp, #88	; 0x58
 801a390:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a394 <__smakebuf_r>:
 801a394:	898b      	ldrh	r3, [r1, #12]
 801a396:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a398:	079d      	lsls	r5, r3, #30
 801a39a:	4606      	mov	r6, r0
 801a39c:	460c      	mov	r4, r1
 801a39e:	d507      	bpl.n	801a3b0 <__smakebuf_r+0x1c>
 801a3a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a3a4:	6023      	str	r3, [r4, #0]
 801a3a6:	6123      	str	r3, [r4, #16]
 801a3a8:	2301      	movs	r3, #1
 801a3aa:	6163      	str	r3, [r4, #20]
 801a3ac:	b002      	add	sp, #8
 801a3ae:	bd70      	pop	{r4, r5, r6, pc}
 801a3b0:	ab01      	add	r3, sp, #4
 801a3b2:	466a      	mov	r2, sp
 801a3b4:	f7ff ffc9 	bl	801a34a <__swhatbuf_r>
 801a3b8:	9900      	ldr	r1, [sp, #0]
 801a3ba:	4605      	mov	r5, r0
 801a3bc:	4630      	mov	r0, r6
 801a3be:	f7fb fd47 	bl	8015e50 <_malloc_r>
 801a3c2:	b948      	cbnz	r0, 801a3d8 <__smakebuf_r+0x44>
 801a3c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a3c8:	059a      	lsls	r2, r3, #22
 801a3ca:	d4ef      	bmi.n	801a3ac <__smakebuf_r+0x18>
 801a3cc:	f023 0303 	bic.w	r3, r3, #3
 801a3d0:	f043 0302 	orr.w	r3, r3, #2
 801a3d4:	81a3      	strh	r3, [r4, #12]
 801a3d6:	e7e3      	b.n	801a3a0 <__smakebuf_r+0xc>
 801a3d8:	4b0d      	ldr	r3, [pc, #52]	; (801a410 <__smakebuf_r+0x7c>)
 801a3da:	62b3      	str	r3, [r6, #40]	; 0x28
 801a3dc:	89a3      	ldrh	r3, [r4, #12]
 801a3de:	6020      	str	r0, [r4, #0]
 801a3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a3e4:	81a3      	strh	r3, [r4, #12]
 801a3e6:	9b00      	ldr	r3, [sp, #0]
 801a3e8:	6163      	str	r3, [r4, #20]
 801a3ea:	9b01      	ldr	r3, [sp, #4]
 801a3ec:	6120      	str	r0, [r4, #16]
 801a3ee:	b15b      	cbz	r3, 801a408 <__smakebuf_r+0x74>
 801a3f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a3f4:	4630      	mov	r0, r6
 801a3f6:	f000 f8d1 	bl	801a59c <_isatty_r>
 801a3fa:	b128      	cbz	r0, 801a408 <__smakebuf_r+0x74>
 801a3fc:	89a3      	ldrh	r3, [r4, #12]
 801a3fe:	f023 0303 	bic.w	r3, r3, #3
 801a402:	f043 0301 	orr.w	r3, r3, #1
 801a406:	81a3      	strh	r3, [r4, #12]
 801a408:	89a0      	ldrh	r0, [r4, #12]
 801a40a:	4305      	orrs	r5, r0
 801a40c:	81a5      	strh	r5, [r4, #12]
 801a40e:	e7cd      	b.n	801a3ac <__smakebuf_r+0x18>
 801a410:	0801a1a9 	.word	0x0801a1a9

0801a414 <_malloc_usable_size_r>:
 801a414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a418:	1f18      	subs	r0, r3, #4
 801a41a:	2b00      	cmp	r3, #0
 801a41c:	bfbc      	itt	lt
 801a41e:	580b      	ldrlt	r3, [r1, r0]
 801a420:	18c0      	addlt	r0, r0, r3
 801a422:	4770      	bx	lr

0801a424 <_raise_r>:
 801a424:	291f      	cmp	r1, #31
 801a426:	b538      	push	{r3, r4, r5, lr}
 801a428:	4604      	mov	r4, r0
 801a42a:	460d      	mov	r5, r1
 801a42c:	d904      	bls.n	801a438 <_raise_r+0x14>
 801a42e:	2316      	movs	r3, #22
 801a430:	6003      	str	r3, [r0, #0]
 801a432:	f04f 30ff 	mov.w	r0, #4294967295
 801a436:	bd38      	pop	{r3, r4, r5, pc}
 801a438:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801a43a:	b112      	cbz	r2, 801a442 <_raise_r+0x1e>
 801a43c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a440:	b94b      	cbnz	r3, 801a456 <_raise_r+0x32>
 801a442:	4620      	mov	r0, r4
 801a444:	f000 f830 	bl	801a4a8 <_getpid_r>
 801a448:	462a      	mov	r2, r5
 801a44a:	4601      	mov	r1, r0
 801a44c:	4620      	mov	r0, r4
 801a44e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a452:	f000 b817 	b.w	801a484 <_kill_r>
 801a456:	2b01      	cmp	r3, #1
 801a458:	d00a      	beq.n	801a470 <_raise_r+0x4c>
 801a45a:	1c59      	adds	r1, r3, #1
 801a45c:	d103      	bne.n	801a466 <_raise_r+0x42>
 801a45e:	2316      	movs	r3, #22
 801a460:	6003      	str	r3, [r0, #0]
 801a462:	2001      	movs	r0, #1
 801a464:	e7e7      	b.n	801a436 <_raise_r+0x12>
 801a466:	2400      	movs	r4, #0
 801a468:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a46c:	4628      	mov	r0, r5
 801a46e:	4798      	blx	r3
 801a470:	2000      	movs	r0, #0
 801a472:	e7e0      	b.n	801a436 <_raise_r+0x12>

0801a474 <raise>:
 801a474:	4b02      	ldr	r3, [pc, #8]	; (801a480 <raise+0xc>)
 801a476:	4601      	mov	r1, r0
 801a478:	6818      	ldr	r0, [r3, #0]
 801a47a:	f7ff bfd3 	b.w	801a424 <_raise_r>
 801a47e:	bf00      	nop
 801a480:	20002210 	.word	0x20002210

0801a484 <_kill_r>:
 801a484:	b538      	push	{r3, r4, r5, lr}
 801a486:	4d07      	ldr	r5, [pc, #28]	; (801a4a4 <_kill_r+0x20>)
 801a488:	2300      	movs	r3, #0
 801a48a:	4604      	mov	r4, r0
 801a48c:	4608      	mov	r0, r1
 801a48e:	4611      	mov	r1, r2
 801a490:	602b      	str	r3, [r5, #0]
 801a492:	f7f0 fd31 	bl	800aef8 <_kill>
 801a496:	1c43      	adds	r3, r0, #1
 801a498:	d102      	bne.n	801a4a0 <_kill_r+0x1c>
 801a49a:	682b      	ldr	r3, [r5, #0]
 801a49c:	b103      	cbz	r3, 801a4a0 <_kill_r+0x1c>
 801a49e:	6023      	str	r3, [r4, #0]
 801a4a0:	bd38      	pop	{r3, r4, r5, pc}
 801a4a2:	bf00      	nop
 801a4a4:	2000fb3c 	.word	0x2000fb3c

0801a4a8 <_getpid_r>:
 801a4a8:	f7f0 bd1e 	b.w	800aee8 <_getpid>

0801a4ac <__sread>:
 801a4ac:	b510      	push	{r4, lr}
 801a4ae:	460c      	mov	r4, r1
 801a4b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a4b4:	f000 f894 	bl	801a5e0 <_read_r>
 801a4b8:	2800      	cmp	r0, #0
 801a4ba:	bfab      	itete	ge
 801a4bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a4be:	89a3      	ldrhlt	r3, [r4, #12]
 801a4c0:	181b      	addge	r3, r3, r0
 801a4c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a4c6:	bfac      	ite	ge
 801a4c8:	6563      	strge	r3, [r4, #84]	; 0x54
 801a4ca:	81a3      	strhlt	r3, [r4, #12]
 801a4cc:	bd10      	pop	{r4, pc}

0801a4ce <__swrite>:
 801a4ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4d2:	461f      	mov	r7, r3
 801a4d4:	898b      	ldrh	r3, [r1, #12]
 801a4d6:	05db      	lsls	r3, r3, #23
 801a4d8:	4605      	mov	r5, r0
 801a4da:	460c      	mov	r4, r1
 801a4dc:	4616      	mov	r6, r2
 801a4de:	d505      	bpl.n	801a4ec <__swrite+0x1e>
 801a4e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a4e4:	2302      	movs	r3, #2
 801a4e6:	2200      	movs	r2, #0
 801a4e8:	f000 f868 	bl	801a5bc <_lseek_r>
 801a4ec:	89a3      	ldrh	r3, [r4, #12]
 801a4ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a4f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a4f6:	81a3      	strh	r3, [r4, #12]
 801a4f8:	4632      	mov	r2, r6
 801a4fa:	463b      	mov	r3, r7
 801a4fc:	4628      	mov	r0, r5
 801a4fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a502:	f000 b817 	b.w	801a534 <_write_r>

0801a506 <__sseek>:
 801a506:	b510      	push	{r4, lr}
 801a508:	460c      	mov	r4, r1
 801a50a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a50e:	f000 f855 	bl	801a5bc <_lseek_r>
 801a512:	1c43      	adds	r3, r0, #1
 801a514:	89a3      	ldrh	r3, [r4, #12]
 801a516:	bf15      	itete	ne
 801a518:	6560      	strne	r0, [r4, #84]	; 0x54
 801a51a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a51e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a522:	81a3      	strheq	r3, [r4, #12]
 801a524:	bf18      	it	ne
 801a526:	81a3      	strhne	r3, [r4, #12]
 801a528:	bd10      	pop	{r4, pc}

0801a52a <__sclose>:
 801a52a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a52e:	f000 b813 	b.w	801a558 <_close_r>
	...

0801a534 <_write_r>:
 801a534:	b538      	push	{r3, r4, r5, lr}
 801a536:	4d07      	ldr	r5, [pc, #28]	; (801a554 <_write_r+0x20>)
 801a538:	4604      	mov	r4, r0
 801a53a:	4608      	mov	r0, r1
 801a53c:	4611      	mov	r1, r2
 801a53e:	2200      	movs	r2, #0
 801a540:	602a      	str	r2, [r5, #0]
 801a542:	461a      	mov	r2, r3
 801a544:	f7f0 fd0f 	bl	800af66 <_write>
 801a548:	1c43      	adds	r3, r0, #1
 801a54a:	d102      	bne.n	801a552 <_write_r+0x1e>
 801a54c:	682b      	ldr	r3, [r5, #0]
 801a54e:	b103      	cbz	r3, 801a552 <_write_r+0x1e>
 801a550:	6023      	str	r3, [r4, #0]
 801a552:	bd38      	pop	{r3, r4, r5, pc}
 801a554:	2000fb3c 	.word	0x2000fb3c

0801a558 <_close_r>:
 801a558:	b538      	push	{r3, r4, r5, lr}
 801a55a:	4d06      	ldr	r5, [pc, #24]	; (801a574 <_close_r+0x1c>)
 801a55c:	2300      	movs	r3, #0
 801a55e:	4604      	mov	r4, r0
 801a560:	4608      	mov	r0, r1
 801a562:	602b      	str	r3, [r5, #0]
 801a564:	f7f0 fd1b 	bl	800af9e <_close>
 801a568:	1c43      	adds	r3, r0, #1
 801a56a:	d102      	bne.n	801a572 <_close_r+0x1a>
 801a56c:	682b      	ldr	r3, [r5, #0]
 801a56e:	b103      	cbz	r3, 801a572 <_close_r+0x1a>
 801a570:	6023      	str	r3, [r4, #0]
 801a572:	bd38      	pop	{r3, r4, r5, pc}
 801a574:	2000fb3c 	.word	0x2000fb3c

0801a578 <_fstat_r>:
 801a578:	b538      	push	{r3, r4, r5, lr}
 801a57a:	4d07      	ldr	r5, [pc, #28]	; (801a598 <_fstat_r+0x20>)
 801a57c:	2300      	movs	r3, #0
 801a57e:	4604      	mov	r4, r0
 801a580:	4608      	mov	r0, r1
 801a582:	4611      	mov	r1, r2
 801a584:	602b      	str	r3, [r5, #0]
 801a586:	f7f0 fd16 	bl	800afb6 <_fstat>
 801a58a:	1c43      	adds	r3, r0, #1
 801a58c:	d102      	bne.n	801a594 <_fstat_r+0x1c>
 801a58e:	682b      	ldr	r3, [r5, #0]
 801a590:	b103      	cbz	r3, 801a594 <_fstat_r+0x1c>
 801a592:	6023      	str	r3, [r4, #0]
 801a594:	bd38      	pop	{r3, r4, r5, pc}
 801a596:	bf00      	nop
 801a598:	2000fb3c 	.word	0x2000fb3c

0801a59c <_isatty_r>:
 801a59c:	b538      	push	{r3, r4, r5, lr}
 801a59e:	4d06      	ldr	r5, [pc, #24]	; (801a5b8 <_isatty_r+0x1c>)
 801a5a0:	2300      	movs	r3, #0
 801a5a2:	4604      	mov	r4, r0
 801a5a4:	4608      	mov	r0, r1
 801a5a6:	602b      	str	r3, [r5, #0]
 801a5a8:	f7f0 fd15 	bl	800afd6 <_isatty>
 801a5ac:	1c43      	adds	r3, r0, #1
 801a5ae:	d102      	bne.n	801a5b6 <_isatty_r+0x1a>
 801a5b0:	682b      	ldr	r3, [r5, #0]
 801a5b2:	b103      	cbz	r3, 801a5b6 <_isatty_r+0x1a>
 801a5b4:	6023      	str	r3, [r4, #0]
 801a5b6:	bd38      	pop	{r3, r4, r5, pc}
 801a5b8:	2000fb3c 	.word	0x2000fb3c

0801a5bc <_lseek_r>:
 801a5bc:	b538      	push	{r3, r4, r5, lr}
 801a5be:	4d07      	ldr	r5, [pc, #28]	; (801a5dc <_lseek_r+0x20>)
 801a5c0:	4604      	mov	r4, r0
 801a5c2:	4608      	mov	r0, r1
 801a5c4:	4611      	mov	r1, r2
 801a5c6:	2200      	movs	r2, #0
 801a5c8:	602a      	str	r2, [r5, #0]
 801a5ca:	461a      	mov	r2, r3
 801a5cc:	f7f0 fd0e 	bl	800afec <_lseek>
 801a5d0:	1c43      	adds	r3, r0, #1
 801a5d2:	d102      	bne.n	801a5da <_lseek_r+0x1e>
 801a5d4:	682b      	ldr	r3, [r5, #0]
 801a5d6:	b103      	cbz	r3, 801a5da <_lseek_r+0x1e>
 801a5d8:	6023      	str	r3, [r4, #0]
 801a5da:	bd38      	pop	{r3, r4, r5, pc}
 801a5dc:	2000fb3c 	.word	0x2000fb3c

0801a5e0 <_read_r>:
 801a5e0:	b538      	push	{r3, r4, r5, lr}
 801a5e2:	4d07      	ldr	r5, [pc, #28]	; (801a600 <_read_r+0x20>)
 801a5e4:	4604      	mov	r4, r0
 801a5e6:	4608      	mov	r0, r1
 801a5e8:	4611      	mov	r1, r2
 801a5ea:	2200      	movs	r2, #0
 801a5ec:	602a      	str	r2, [r5, #0]
 801a5ee:	461a      	mov	r2, r3
 801a5f0:	f7f0 fc9c 	bl	800af2c <_read>
 801a5f4:	1c43      	adds	r3, r0, #1
 801a5f6:	d102      	bne.n	801a5fe <_read_r+0x1e>
 801a5f8:	682b      	ldr	r3, [r5, #0]
 801a5fa:	b103      	cbz	r3, 801a5fe <_read_r+0x1e>
 801a5fc:	6023      	str	r3, [r4, #0]
 801a5fe:	bd38      	pop	{r3, r4, r5, pc}
 801a600:	2000fb3c 	.word	0x2000fb3c
 801a604:	00000000 	.word	0x00000000

0801a608 <ceil>:
 801a608:	ec51 0b10 	vmov	r0, r1, d0
 801a60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a610:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801a614:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801a618:	2e13      	cmp	r6, #19
 801a61a:	ee10 5a10 	vmov	r5, s0
 801a61e:	ee10 8a10 	vmov	r8, s0
 801a622:	460c      	mov	r4, r1
 801a624:	dc30      	bgt.n	801a688 <ceil+0x80>
 801a626:	2e00      	cmp	r6, #0
 801a628:	da12      	bge.n	801a650 <ceil+0x48>
 801a62a:	a335      	add	r3, pc, #212	; (adr r3, 801a700 <ceil+0xf8>)
 801a62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a630:	f7e5 fe2c 	bl	800028c <__adddf3>
 801a634:	2200      	movs	r2, #0
 801a636:	2300      	movs	r3, #0
 801a638:	f7e6 fa6e 	bl	8000b18 <__aeabi_dcmpgt>
 801a63c:	b128      	cbz	r0, 801a64a <ceil+0x42>
 801a63e:	2c00      	cmp	r4, #0
 801a640:	db55      	blt.n	801a6ee <ceil+0xe6>
 801a642:	432c      	orrs	r4, r5
 801a644:	d057      	beq.n	801a6f6 <ceil+0xee>
 801a646:	4c30      	ldr	r4, [pc, #192]	; (801a708 <ceil+0x100>)
 801a648:	2500      	movs	r5, #0
 801a64a:	4621      	mov	r1, r4
 801a64c:	4628      	mov	r0, r5
 801a64e:	e025      	b.n	801a69c <ceil+0x94>
 801a650:	4f2e      	ldr	r7, [pc, #184]	; (801a70c <ceil+0x104>)
 801a652:	4137      	asrs	r7, r6
 801a654:	ea01 0307 	and.w	r3, r1, r7
 801a658:	4303      	orrs	r3, r0
 801a65a:	d01f      	beq.n	801a69c <ceil+0x94>
 801a65c:	a328      	add	r3, pc, #160	; (adr r3, 801a700 <ceil+0xf8>)
 801a65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a662:	f7e5 fe13 	bl	800028c <__adddf3>
 801a666:	2200      	movs	r2, #0
 801a668:	2300      	movs	r3, #0
 801a66a:	f7e6 fa55 	bl	8000b18 <__aeabi_dcmpgt>
 801a66e:	2800      	cmp	r0, #0
 801a670:	d0eb      	beq.n	801a64a <ceil+0x42>
 801a672:	2c00      	cmp	r4, #0
 801a674:	bfc2      	ittt	gt
 801a676:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 801a67a:	fa43 f606 	asrgt.w	r6, r3, r6
 801a67e:	19a4      	addgt	r4, r4, r6
 801a680:	ea24 0407 	bic.w	r4, r4, r7
 801a684:	2500      	movs	r5, #0
 801a686:	e7e0      	b.n	801a64a <ceil+0x42>
 801a688:	2e33      	cmp	r6, #51	; 0x33
 801a68a:	dd0b      	ble.n	801a6a4 <ceil+0x9c>
 801a68c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a690:	d104      	bne.n	801a69c <ceil+0x94>
 801a692:	ee10 2a10 	vmov	r2, s0
 801a696:	460b      	mov	r3, r1
 801a698:	f7e5 fdf8 	bl	800028c <__adddf3>
 801a69c:	ec41 0b10 	vmov	d0, r0, r1
 801a6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a6a4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801a6a8:	f04f 33ff 	mov.w	r3, #4294967295
 801a6ac:	fa23 f707 	lsr.w	r7, r3, r7
 801a6b0:	4207      	tst	r7, r0
 801a6b2:	d0f3      	beq.n	801a69c <ceil+0x94>
 801a6b4:	a312      	add	r3, pc, #72	; (adr r3, 801a700 <ceil+0xf8>)
 801a6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6ba:	f7e5 fde7 	bl	800028c <__adddf3>
 801a6be:	2200      	movs	r2, #0
 801a6c0:	2300      	movs	r3, #0
 801a6c2:	f7e6 fa29 	bl	8000b18 <__aeabi_dcmpgt>
 801a6c6:	2800      	cmp	r0, #0
 801a6c8:	d0bf      	beq.n	801a64a <ceil+0x42>
 801a6ca:	2c00      	cmp	r4, #0
 801a6cc:	dd02      	ble.n	801a6d4 <ceil+0xcc>
 801a6ce:	2e14      	cmp	r6, #20
 801a6d0:	d103      	bne.n	801a6da <ceil+0xd2>
 801a6d2:	3401      	adds	r4, #1
 801a6d4:	ea25 0507 	bic.w	r5, r5, r7
 801a6d8:	e7b7      	b.n	801a64a <ceil+0x42>
 801a6da:	2301      	movs	r3, #1
 801a6dc:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a6e0:	fa03 f606 	lsl.w	r6, r3, r6
 801a6e4:	4435      	add	r5, r6
 801a6e6:	4545      	cmp	r5, r8
 801a6e8:	bf38      	it	cc
 801a6ea:	18e4      	addcc	r4, r4, r3
 801a6ec:	e7f2      	b.n	801a6d4 <ceil+0xcc>
 801a6ee:	2500      	movs	r5, #0
 801a6f0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801a6f4:	e7a9      	b.n	801a64a <ceil+0x42>
 801a6f6:	4625      	mov	r5, r4
 801a6f8:	e7a7      	b.n	801a64a <ceil+0x42>
 801a6fa:	bf00      	nop
 801a6fc:	f3af 8000 	nop.w
 801a700:	8800759c 	.word	0x8800759c
 801a704:	7e37e43c 	.word	0x7e37e43c
 801a708:	3ff00000 	.word	0x3ff00000
 801a70c:	000fffff 	.word	0x000fffff

0801a710 <cos>:
 801a710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a712:	ec53 2b10 	vmov	r2, r3, d0
 801a716:	4824      	ldr	r0, [pc, #144]	; (801a7a8 <cos+0x98>)
 801a718:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a71c:	4281      	cmp	r1, r0
 801a71e:	dc06      	bgt.n	801a72e <cos+0x1e>
 801a720:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 801a7a0 <cos+0x90>
 801a724:	f000 fce4 	bl	801b0f0 <__kernel_cos>
 801a728:	ec51 0b10 	vmov	r0, r1, d0
 801a72c:	e007      	b.n	801a73e <cos+0x2e>
 801a72e:	481f      	ldr	r0, [pc, #124]	; (801a7ac <cos+0x9c>)
 801a730:	4281      	cmp	r1, r0
 801a732:	dd09      	ble.n	801a748 <cos+0x38>
 801a734:	ee10 0a10 	vmov	r0, s0
 801a738:	4619      	mov	r1, r3
 801a73a:	f7e5 fda5 	bl	8000288 <__aeabi_dsub>
 801a73e:	ec41 0b10 	vmov	d0, r0, r1
 801a742:	b005      	add	sp, #20
 801a744:	f85d fb04 	ldr.w	pc, [sp], #4
 801a748:	4668      	mov	r0, sp
 801a74a:	f000 fa11 	bl	801ab70 <__ieee754_rem_pio2>
 801a74e:	f000 0003 	and.w	r0, r0, #3
 801a752:	2801      	cmp	r0, #1
 801a754:	d007      	beq.n	801a766 <cos+0x56>
 801a756:	2802      	cmp	r0, #2
 801a758:	d012      	beq.n	801a780 <cos+0x70>
 801a75a:	b9c0      	cbnz	r0, 801a78e <cos+0x7e>
 801a75c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a760:	ed9d 0b00 	vldr	d0, [sp]
 801a764:	e7de      	b.n	801a724 <cos+0x14>
 801a766:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a76a:	ed9d 0b00 	vldr	d0, [sp]
 801a76e:	f001 f8c7 	bl	801b900 <__kernel_sin>
 801a772:	ec53 2b10 	vmov	r2, r3, d0
 801a776:	ee10 0a10 	vmov	r0, s0
 801a77a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801a77e:	e7de      	b.n	801a73e <cos+0x2e>
 801a780:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a784:	ed9d 0b00 	vldr	d0, [sp]
 801a788:	f000 fcb2 	bl	801b0f0 <__kernel_cos>
 801a78c:	e7f1      	b.n	801a772 <cos+0x62>
 801a78e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a792:	ed9d 0b00 	vldr	d0, [sp]
 801a796:	2001      	movs	r0, #1
 801a798:	f001 f8b2 	bl	801b900 <__kernel_sin>
 801a79c:	e7c4      	b.n	801a728 <cos+0x18>
 801a79e:	bf00      	nop
	...
 801a7a8:	3fe921fb 	.word	0x3fe921fb
 801a7ac:	7fefffff 	.word	0x7fefffff

0801a7b0 <round>:
 801a7b0:	ec51 0b10 	vmov	r0, r1, d0
 801a7b4:	b570      	push	{r4, r5, r6, lr}
 801a7b6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 801a7ba:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 801a7be:	2c13      	cmp	r4, #19
 801a7c0:	ee10 2a10 	vmov	r2, s0
 801a7c4:	460b      	mov	r3, r1
 801a7c6:	dc19      	bgt.n	801a7fc <round+0x4c>
 801a7c8:	2c00      	cmp	r4, #0
 801a7ca:	da09      	bge.n	801a7e0 <round+0x30>
 801a7cc:	3401      	adds	r4, #1
 801a7ce:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801a7d2:	d103      	bne.n	801a7dc <round+0x2c>
 801a7d4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801a7d8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801a7dc:	2100      	movs	r1, #0
 801a7de:	e028      	b.n	801a832 <round+0x82>
 801a7e0:	4d15      	ldr	r5, [pc, #84]	; (801a838 <round+0x88>)
 801a7e2:	4125      	asrs	r5, r4
 801a7e4:	ea01 0605 	and.w	r6, r1, r5
 801a7e8:	4332      	orrs	r2, r6
 801a7ea:	d00e      	beq.n	801a80a <round+0x5a>
 801a7ec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801a7f0:	fa42 f404 	asr.w	r4, r2, r4
 801a7f4:	4423      	add	r3, r4
 801a7f6:	ea23 0305 	bic.w	r3, r3, r5
 801a7fa:	e7ef      	b.n	801a7dc <round+0x2c>
 801a7fc:	2c33      	cmp	r4, #51	; 0x33
 801a7fe:	dd07      	ble.n	801a810 <round+0x60>
 801a800:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 801a804:	d101      	bne.n	801a80a <round+0x5a>
 801a806:	f7e5 fd41 	bl	800028c <__adddf3>
 801a80a:	ec41 0b10 	vmov	d0, r0, r1
 801a80e:	bd70      	pop	{r4, r5, r6, pc}
 801a810:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 801a814:	f04f 35ff 	mov.w	r5, #4294967295
 801a818:	40f5      	lsrs	r5, r6
 801a81a:	4228      	tst	r0, r5
 801a81c:	d0f5      	beq.n	801a80a <round+0x5a>
 801a81e:	2101      	movs	r1, #1
 801a820:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801a824:	fa01 f404 	lsl.w	r4, r1, r4
 801a828:	1912      	adds	r2, r2, r4
 801a82a:	bf28      	it	cs
 801a82c:	185b      	addcs	r3, r3, r1
 801a82e:	ea22 0105 	bic.w	r1, r2, r5
 801a832:	4608      	mov	r0, r1
 801a834:	4619      	mov	r1, r3
 801a836:	e7e8      	b.n	801a80a <round+0x5a>
 801a838:	000fffff 	.word	0x000fffff
 801a83c:	00000000 	.word	0x00000000

0801a840 <sin>:
 801a840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a842:	ec53 2b10 	vmov	r2, r3, d0
 801a846:	4826      	ldr	r0, [pc, #152]	; (801a8e0 <sin+0xa0>)
 801a848:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a84c:	4281      	cmp	r1, r0
 801a84e:	dc07      	bgt.n	801a860 <sin+0x20>
 801a850:	ed9f 1b21 	vldr	d1, [pc, #132]	; 801a8d8 <sin+0x98>
 801a854:	2000      	movs	r0, #0
 801a856:	f001 f853 	bl	801b900 <__kernel_sin>
 801a85a:	ec51 0b10 	vmov	r0, r1, d0
 801a85e:	e007      	b.n	801a870 <sin+0x30>
 801a860:	4820      	ldr	r0, [pc, #128]	; (801a8e4 <sin+0xa4>)
 801a862:	4281      	cmp	r1, r0
 801a864:	dd09      	ble.n	801a87a <sin+0x3a>
 801a866:	ee10 0a10 	vmov	r0, s0
 801a86a:	4619      	mov	r1, r3
 801a86c:	f7e5 fd0c 	bl	8000288 <__aeabi_dsub>
 801a870:	ec41 0b10 	vmov	d0, r0, r1
 801a874:	b005      	add	sp, #20
 801a876:	f85d fb04 	ldr.w	pc, [sp], #4
 801a87a:	4668      	mov	r0, sp
 801a87c:	f000 f978 	bl	801ab70 <__ieee754_rem_pio2>
 801a880:	f000 0003 	and.w	r0, r0, #3
 801a884:	2801      	cmp	r0, #1
 801a886:	d008      	beq.n	801a89a <sin+0x5a>
 801a888:	2802      	cmp	r0, #2
 801a88a:	d00d      	beq.n	801a8a8 <sin+0x68>
 801a88c:	b9d0      	cbnz	r0, 801a8c4 <sin+0x84>
 801a88e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a892:	ed9d 0b00 	vldr	d0, [sp]
 801a896:	2001      	movs	r0, #1
 801a898:	e7dd      	b.n	801a856 <sin+0x16>
 801a89a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a89e:	ed9d 0b00 	vldr	d0, [sp]
 801a8a2:	f000 fc25 	bl	801b0f0 <__kernel_cos>
 801a8a6:	e7d8      	b.n	801a85a <sin+0x1a>
 801a8a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a8ac:	ed9d 0b00 	vldr	d0, [sp]
 801a8b0:	2001      	movs	r0, #1
 801a8b2:	f001 f825 	bl	801b900 <__kernel_sin>
 801a8b6:	ec53 2b10 	vmov	r2, r3, d0
 801a8ba:	ee10 0a10 	vmov	r0, s0
 801a8be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801a8c2:	e7d5      	b.n	801a870 <sin+0x30>
 801a8c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a8c8:	ed9d 0b00 	vldr	d0, [sp]
 801a8cc:	f000 fc10 	bl	801b0f0 <__kernel_cos>
 801a8d0:	e7f1      	b.n	801a8b6 <sin+0x76>
 801a8d2:	bf00      	nop
 801a8d4:	f3af 8000 	nop.w
	...
 801a8e0:	3fe921fb 	.word	0x3fe921fb
 801a8e4:	7fefffff 	.word	0x7fefffff

0801a8e8 <ceilf>:
 801a8e8:	ee10 3a10 	vmov	r3, s0
 801a8ec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801a8f0:	3a7f      	subs	r2, #127	; 0x7f
 801a8f2:	2a16      	cmp	r2, #22
 801a8f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a8f8:	dc2a      	bgt.n	801a950 <ceilf+0x68>
 801a8fa:	2a00      	cmp	r2, #0
 801a8fc:	da11      	bge.n	801a922 <ceilf+0x3a>
 801a8fe:	eddf 7a19 	vldr	s15, [pc, #100]	; 801a964 <ceilf+0x7c>
 801a902:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a906:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801a90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a90e:	dd05      	ble.n	801a91c <ceilf+0x34>
 801a910:	2b00      	cmp	r3, #0
 801a912:	db23      	blt.n	801a95c <ceilf+0x74>
 801a914:	2900      	cmp	r1, #0
 801a916:	bf18      	it	ne
 801a918:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 801a91c:	ee00 3a10 	vmov	s0, r3
 801a920:	4770      	bx	lr
 801a922:	4911      	ldr	r1, [pc, #68]	; (801a968 <ceilf+0x80>)
 801a924:	4111      	asrs	r1, r2
 801a926:	420b      	tst	r3, r1
 801a928:	d0fa      	beq.n	801a920 <ceilf+0x38>
 801a92a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801a964 <ceilf+0x7c>
 801a92e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a932:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801a936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a93a:	ddef      	ble.n	801a91c <ceilf+0x34>
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	bfc2      	ittt	gt
 801a940:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 801a944:	fa40 f202 	asrgt.w	r2, r0, r2
 801a948:	189b      	addgt	r3, r3, r2
 801a94a:	ea23 0301 	bic.w	r3, r3, r1
 801a94e:	e7e5      	b.n	801a91c <ceilf+0x34>
 801a950:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801a954:	d3e4      	bcc.n	801a920 <ceilf+0x38>
 801a956:	ee30 0a00 	vadd.f32	s0, s0, s0
 801a95a:	4770      	bx	lr
 801a95c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801a960:	e7dc      	b.n	801a91c <ceilf+0x34>
 801a962:	bf00      	nop
 801a964:	7149f2ca 	.word	0x7149f2ca
 801a968:	007fffff 	.word	0x007fffff

0801a96c <atan2>:
 801a96c:	f000 b834 	b.w	801a9d8 <__ieee754_atan2>

0801a970 <sqrt>:
 801a970:	b538      	push	{r3, r4, r5, lr}
 801a972:	ed2d 8b02 	vpush	{d8}
 801a976:	ec55 4b10 	vmov	r4, r5, d0
 801a97a:	f000 fb03 	bl	801af84 <__ieee754_sqrt>
 801a97e:	4b15      	ldr	r3, [pc, #84]	; (801a9d4 <sqrt+0x64>)
 801a980:	eeb0 8a40 	vmov.f32	s16, s0
 801a984:	eef0 8a60 	vmov.f32	s17, s1
 801a988:	f993 3000 	ldrsb.w	r3, [r3]
 801a98c:	3301      	adds	r3, #1
 801a98e:	d019      	beq.n	801a9c4 <sqrt+0x54>
 801a990:	4622      	mov	r2, r4
 801a992:	462b      	mov	r3, r5
 801a994:	4620      	mov	r0, r4
 801a996:	4629      	mov	r1, r5
 801a998:	f7e6 f8c8 	bl	8000b2c <__aeabi_dcmpun>
 801a99c:	b990      	cbnz	r0, 801a9c4 <sqrt+0x54>
 801a99e:	2200      	movs	r2, #0
 801a9a0:	2300      	movs	r3, #0
 801a9a2:	4620      	mov	r0, r4
 801a9a4:	4629      	mov	r1, r5
 801a9a6:	f7e6 f899 	bl	8000adc <__aeabi_dcmplt>
 801a9aa:	b158      	cbz	r0, 801a9c4 <sqrt+0x54>
 801a9ac:	f7fb f996 	bl	8015cdc <__errno>
 801a9b0:	2321      	movs	r3, #33	; 0x21
 801a9b2:	6003      	str	r3, [r0, #0]
 801a9b4:	2200      	movs	r2, #0
 801a9b6:	2300      	movs	r3, #0
 801a9b8:	4610      	mov	r0, r2
 801a9ba:	4619      	mov	r1, r3
 801a9bc:	f7e5 ff46 	bl	800084c <__aeabi_ddiv>
 801a9c0:	ec41 0b18 	vmov	d8, r0, r1
 801a9c4:	eeb0 0a48 	vmov.f32	s0, s16
 801a9c8:	eef0 0a68 	vmov.f32	s1, s17
 801a9cc:	ecbd 8b02 	vpop	{d8}
 801a9d0:	bd38      	pop	{r3, r4, r5, pc}
 801a9d2:	bf00      	nop
 801a9d4:	200023e4 	.word	0x200023e4

0801a9d8 <__ieee754_atan2>:
 801a9d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a9dc:	ec57 6b11 	vmov	r6, r7, d1
 801a9e0:	4273      	negs	r3, r6
 801a9e2:	f8df e184 	ldr.w	lr, [pc, #388]	; 801ab68 <__ieee754_atan2+0x190>
 801a9e6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801a9ea:	4333      	orrs	r3, r6
 801a9ec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801a9f0:	4573      	cmp	r3, lr
 801a9f2:	ec51 0b10 	vmov	r0, r1, d0
 801a9f6:	ee11 8a10 	vmov	r8, s2
 801a9fa:	d80a      	bhi.n	801aa12 <__ieee754_atan2+0x3a>
 801a9fc:	4244      	negs	r4, r0
 801a9fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801aa02:	4304      	orrs	r4, r0
 801aa04:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801aa08:	4574      	cmp	r4, lr
 801aa0a:	ee10 9a10 	vmov	r9, s0
 801aa0e:	468c      	mov	ip, r1
 801aa10:	d907      	bls.n	801aa22 <__ieee754_atan2+0x4a>
 801aa12:	4632      	mov	r2, r6
 801aa14:	463b      	mov	r3, r7
 801aa16:	f7e5 fc39 	bl	800028c <__adddf3>
 801aa1a:	ec41 0b10 	vmov	d0, r0, r1
 801aa1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aa22:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801aa26:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801aa2a:	4334      	orrs	r4, r6
 801aa2c:	d103      	bne.n	801aa36 <__ieee754_atan2+0x5e>
 801aa2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aa32:	f001 b825 	b.w	801ba80 <atan>
 801aa36:	17bc      	asrs	r4, r7, #30
 801aa38:	f004 0402 	and.w	r4, r4, #2
 801aa3c:	ea53 0909 	orrs.w	r9, r3, r9
 801aa40:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801aa44:	d107      	bne.n	801aa56 <__ieee754_atan2+0x7e>
 801aa46:	2c02      	cmp	r4, #2
 801aa48:	d060      	beq.n	801ab0c <__ieee754_atan2+0x134>
 801aa4a:	2c03      	cmp	r4, #3
 801aa4c:	d1e5      	bne.n	801aa1a <__ieee754_atan2+0x42>
 801aa4e:	a142      	add	r1, pc, #264	; (adr r1, 801ab58 <__ieee754_atan2+0x180>)
 801aa50:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa54:	e7e1      	b.n	801aa1a <__ieee754_atan2+0x42>
 801aa56:	ea52 0808 	orrs.w	r8, r2, r8
 801aa5a:	d106      	bne.n	801aa6a <__ieee754_atan2+0x92>
 801aa5c:	f1bc 0f00 	cmp.w	ip, #0
 801aa60:	da5f      	bge.n	801ab22 <__ieee754_atan2+0x14a>
 801aa62:	a13f      	add	r1, pc, #252	; (adr r1, 801ab60 <__ieee754_atan2+0x188>)
 801aa64:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa68:	e7d7      	b.n	801aa1a <__ieee754_atan2+0x42>
 801aa6a:	4572      	cmp	r2, lr
 801aa6c:	d10f      	bne.n	801aa8e <__ieee754_atan2+0xb6>
 801aa6e:	4293      	cmp	r3, r2
 801aa70:	f104 34ff 	add.w	r4, r4, #4294967295
 801aa74:	d107      	bne.n	801aa86 <__ieee754_atan2+0xae>
 801aa76:	2c02      	cmp	r4, #2
 801aa78:	d84c      	bhi.n	801ab14 <__ieee754_atan2+0x13c>
 801aa7a:	4b35      	ldr	r3, [pc, #212]	; (801ab50 <__ieee754_atan2+0x178>)
 801aa7c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801aa80:	e9d4 0100 	ldrd	r0, r1, [r4]
 801aa84:	e7c9      	b.n	801aa1a <__ieee754_atan2+0x42>
 801aa86:	2c02      	cmp	r4, #2
 801aa88:	d848      	bhi.n	801ab1c <__ieee754_atan2+0x144>
 801aa8a:	4b32      	ldr	r3, [pc, #200]	; (801ab54 <__ieee754_atan2+0x17c>)
 801aa8c:	e7f6      	b.n	801aa7c <__ieee754_atan2+0xa4>
 801aa8e:	4573      	cmp	r3, lr
 801aa90:	d0e4      	beq.n	801aa5c <__ieee754_atan2+0x84>
 801aa92:	1a9b      	subs	r3, r3, r2
 801aa94:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801aa98:	ea4f 5223 	mov.w	r2, r3, asr #20
 801aa9c:	da1e      	bge.n	801aadc <__ieee754_atan2+0x104>
 801aa9e:	2f00      	cmp	r7, #0
 801aaa0:	da01      	bge.n	801aaa6 <__ieee754_atan2+0xce>
 801aaa2:	323c      	adds	r2, #60	; 0x3c
 801aaa4:	db1e      	blt.n	801aae4 <__ieee754_atan2+0x10c>
 801aaa6:	4632      	mov	r2, r6
 801aaa8:	463b      	mov	r3, r7
 801aaaa:	f7e5 fecf 	bl	800084c <__aeabi_ddiv>
 801aaae:	ec41 0b10 	vmov	d0, r0, r1
 801aab2:	f001 f985 	bl	801bdc0 <fabs>
 801aab6:	f000 ffe3 	bl	801ba80 <atan>
 801aaba:	ec51 0b10 	vmov	r0, r1, d0
 801aabe:	2c01      	cmp	r4, #1
 801aac0:	d013      	beq.n	801aaea <__ieee754_atan2+0x112>
 801aac2:	2c02      	cmp	r4, #2
 801aac4:	d015      	beq.n	801aaf2 <__ieee754_atan2+0x11a>
 801aac6:	2c00      	cmp	r4, #0
 801aac8:	d0a7      	beq.n	801aa1a <__ieee754_atan2+0x42>
 801aaca:	a319      	add	r3, pc, #100	; (adr r3, 801ab30 <__ieee754_atan2+0x158>)
 801aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aad0:	f7e5 fbda 	bl	8000288 <__aeabi_dsub>
 801aad4:	a318      	add	r3, pc, #96	; (adr r3, 801ab38 <__ieee754_atan2+0x160>)
 801aad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aada:	e014      	b.n	801ab06 <__ieee754_atan2+0x12e>
 801aadc:	a118      	add	r1, pc, #96	; (adr r1, 801ab40 <__ieee754_atan2+0x168>)
 801aade:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aae2:	e7ec      	b.n	801aabe <__ieee754_atan2+0xe6>
 801aae4:	2000      	movs	r0, #0
 801aae6:	2100      	movs	r1, #0
 801aae8:	e7e9      	b.n	801aabe <__ieee754_atan2+0xe6>
 801aaea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801aaee:	4619      	mov	r1, r3
 801aaf0:	e793      	b.n	801aa1a <__ieee754_atan2+0x42>
 801aaf2:	a30f      	add	r3, pc, #60	; (adr r3, 801ab30 <__ieee754_atan2+0x158>)
 801aaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaf8:	f7e5 fbc6 	bl	8000288 <__aeabi_dsub>
 801aafc:	4602      	mov	r2, r0
 801aafe:	460b      	mov	r3, r1
 801ab00:	a10d      	add	r1, pc, #52	; (adr r1, 801ab38 <__ieee754_atan2+0x160>)
 801ab02:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab06:	f7e5 fbbf 	bl	8000288 <__aeabi_dsub>
 801ab0a:	e786      	b.n	801aa1a <__ieee754_atan2+0x42>
 801ab0c:	a10a      	add	r1, pc, #40	; (adr r1, 801ab38 <__ieee754_atan2+0x160>)
 801ab0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab12:	e782      	b.n	801aa1a <__ieee754_atan2+0x42>
 801ab14:	a10c      	add	r1, pc, #48	; (adr r1, 801ab48 <__ieee754_atan2+0x170>)
 801ab16:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab1a:	e77e      	b.n	801aa1a <__ieee754_atan2+0x42>
 801ab1c:	2000      	movs	r0, #0
 801ab1e:	2100      	movs	r1, #0
 801ab20:	e77b      	b.n	801aa1a <__ieee754_atan2+0x42>
 801ab22:	a107      	add	r1, pc, #28	; (adr r1, 801ab40 <__ieee754_atan2+0x168>)
 801ab24:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab28:	e777      	b.n	801aa1a <__ieee754_atan2+0x42>
 801ab2a:	bf00      	nop
 801ab2c:	f3af 8000 	nop.w
 801ab30:	33145c07 	.word	0x33145c07
 801ab34:	3ca1a626 	.word	0x3ca1a626
 801ab38:	54442d18 	.word	0x54442d18
 801ab3c:	400921fb 	.word	0x400921fb
 801ab40:	54442d18 	.word	0x54442d18
 801ab44:	3ff921fb 	.word	0x3ff921fb
 801ab48:	54442d18 	.word	0x54442d18
 801ab4c:	3fe921fb 	.word	0x3fe921fb
 801ab50:	0801c7a0 	.word	0x0801c7a0
 801ab54:	0801c7b8 	.word	0x0801c7b8
 801ab58:	54442d18 	.word	0x54442d18
 801ab5c:	c00921fb 	.word	0xc00921fb
 801ab60:	54442d18 	.word	0x54442d18
 801ab64:	bff921fb 	.word	0xbff921fb
 801ab68:	7ff00000 	.word	0x7ff00000
 801ab6c:	00000000 	.word	0x00000000

0801ab70 <__ieee754_rem_pio2>:
 801ab70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab74:	ed2d 8b02 	vpush	{d8}
 801ab78:	ec55 4b10 	vmov	r4, r5, d0
 801ab7c:	4bca      	ldr	r3, [pc, #808]	; (801aea8 <__ieee754_rem_pio2+0x338>)
 801ab7e:	b08b      	sub	sp, #44	; 0x2c
 801ab80:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801ab84:	4598      	cmp	r8, r3
 801ab86:	4682      	mov	sl, r0
 801ab88:	9502      	str	r5, [sp, #8]
 801ab8a:	dc08      	bgt.n	801ab9e <__ieee754_rem_pio2+0x2e>
 801ab8c:	2200      	movs	r2, #0
 801ab8e:	2300      	movs	r3, #0
 801ab90:	ed80 0b00 	vstr	d0, [r0]
 801ab94:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801ab98:	f04f 0b00 	mov.w	fp, #0
 801ab9c:	e028      	b.n	801abf0 <__ieee754_rem_pio2+0x80>
 801ab9e:	4bc3      	ldr	r3, [pc, #780]	; (801aeac <__ieee754_rem_pio2+0x33c>)
 801aba0:	4598      	cmp	r8, r3
 801aba2:	dc78      	bgt.n	801ac96 <__ieee754_rem_pio2+0x126>
 801aba4:	9b02      	ldr	r3, [sp, #8]
 801aba6:	4ec2      	ldr	r6, [pc, #776]	; (801aeb0 <__ieee754_rem_pio2+0x340>)
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	ee10 0a10 	vmov	r0, s0
 801abae:	a3b0      	add	r3, pc, #704	; (adr r3, 801ae70 <__ieee754_rem_pio2+0x300>)
 801abb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abb4:	4629      	mov	r1, r5
 801abb6:	dd39      	ble.n	801ac2c <__ieee754_rem_pio2+0xbc>
 801abb8:	f7e5 fb66 	bl	8000288 <__aeabi_dsub>
 801abbc:	45b0      	cmp	r8, r6
 801abbe:	4604      	mov	r4, r0
 801abc0:	460d      	mov	r5, r1
 801abc2:	d01b      	beq.n	801abfc <__ieee754_rem_pio2+0x8c>
 801abc4:	a3ac      	add	r3, pc, #688	; (adr r3, 801ae78 <__ieee754_rem_pio2+0x308>)
 801abc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abca:	f7e5 fb5d 	bl	8000288 <__aeabi_dsub>
 801abce:	4602      	mov	r2, r0
 801abd0:	460b      	mov	r3, r1
 801abd2:	e9ca 2300 	strd	r2, r3, [sl]
 801abd6:	4620      	mov	r0, r4
 801abd8:	4629      	mov	r1, r5
 801abda:	f7e5 fb55 	bl	8000288 <__aeabi_dsub>
 801abde:	a3a6      	add	r3, pc, #664	; (adr r3, 801ae78 <__ieee754_rem_pio2+0x308>)
 801abe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abe4:	f7e5 fb50 	bl	8000288 <__aeabi_dsub>
 801abe8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801abec:	f04f 0b01 	mov.w	fp, #1
 801abf0:	4658      	mov	r0, fp
 801abf2:	b00b      	add	sp, #44	; 0x2c
 801abf4:	ecbd 8b02 	vpop	{d8}
 801abf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abfc:	a3a0      	add	r3, pc, #640	; (adr r3, 801ae80 <__ieee754_rem_pio2+0x310>)
 801abfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac02:	f7e5 fb41 	bl	8000288 <__aeabi_dsub>
 801ac06:	a3a0      	add	r3, pc, #640	; (adr r3, 801ae88 <__ieee754_rem_pio2+0x318>)
 801ac08:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac0c:	4604      	mov	r4, r0
 801ac0e:	460d      	mov	r5, r1
 801ac10:	f7e5 fb3a 	bl	8000288 <__aeabi_dsub>
 801ac14:	4602      	mov	r2, r0
 801ac16:	460b      	mov	r3, r1
 801ac18:	e9ca 2300 	strd	r2, r3, [sl]
 801ac1c:	4620      	mov	r0, r4
 801ac1e:	4629      	mov	r1, r5
 801ac20:	f7e5 fb32 	bl	8000288 <__aeabi_dsub>
 801ac24:	a398      	add	r3, pc, #608	; (adr r3, 801ae88 <__ieee754_rem_pio2+0x318>)
 801ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac2a:	e7db      	b.n	801abe4 <__ieee754_rem_pio2+0x74>
 801ac2c:	f7e5 fb2e 	bl	800028c <__adddf3>
 801ac30:	45b0      	cmp	r8, r6
 801ac32:	4604      	mov	r4, r0
 801ac34:	460d      	mov	r5, r1
 801ac36:	d016      	beq.n	801ac66 <__ieee754_rem_pio2+0xf6>
 801ac38:	a38f      	add	r3, pc, #572	; (adr r3, 801ae78 <__ieee754_rem_pio2+0x308>)
 801ac3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac3e:	f7e5 fb25 	bl	800028c <__adddf3>
 801ac42:	4602      	mov	r2, r0
 801ac44:	460b      	mov	r3, r1
 801ac46:	e9ca 2300 	strd	r2, r3, [sl]
 801ac4a:	4620      	mov	r0, r4
 801ac4c:	4629      	mov	r1, r5
 801ac4e:	f7e5 fb1b 	bl	8000288 <__aeabi_dsub>
 801ac52:	a389      	add	r3, pc, #548	; (adr r3, 801ae78 <__ieee754_rem_pio2+0x308>)
 801ac54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac58:	f7e5 fb18 	bl	800028c <__adddf3>
 801ac5c:	f04f 3bff 	mov.w	fp, #4294967295
 801ac60:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801ac64:	e7c4      	b.n	801abf0 <__ieee754_rem_pio2+0x80>
 801ac66:	a386      	add	r3, pc, #536	; (adr r3, 801ae80 <__ieee754_rem_pio2+0x310>)
 801ac68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac6c:	f7e5 fb0e 	bl	800028c <__adddf3>
 801ac70:	a385      	add	r3, pc, #532	; (adr r3, 801ae88 <__ieee754_rem_pio2+0x318>)
 801ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac76:	4604      	mov	r4, r0
 801ac78:	460d      	mov	r5, r1
 801ac7a:	f7e5 fb07 	bl	800028c <__adddf3>
 801ac7e:	4602      	mov	r2, r0
 801ac80:	460b      	mov	r3, r1
 801ac82:	e9ca 2300 	strd	r2, r3, [sl]
 801ac86:	4620      	mov	r0, r4
 801ac88:	4629      	mov	r1, r5
 801ac8a:	f7e5 fafd 	bl	8000288 <__aeabi_dsub>
 801ac8e:	a37e      	add	r3, pc, #504	; (adr r3, 801ae88 <__ieee754_rem_pio2+0x318>)
 801ac90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac94:	e7e0      	b.n	801ac58 <__ieee754_rem_pio2+0xe8>
 801ac96:	4b87      	ldr	r3, [pc, #540]	; (801aeb4 <__ieee754_rem_pio2+0x344>)
 801ac98:	4598      	cmp	r8, r3
 801ac9a:	f300 80d9 	bgt.w	801ae50 <__ieee754_rem_pio2+0x2e0>
 801ac9e:	f001 f88f 	bl	801bdc0 <fabs>
 801aca2:	ec55 4b10 	vmov	r4, r5, d0
 801aca6:	ee10 0a10 	vmov	r0, s0
 801acaa:	a379      	add	r3, pc, #484	; (adr r3, 801ae90 <__ieee754_rem_pio2+0x320>)
 801acac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acb0:	4629      	mov	r1, r5
 801acb2:	f7e5 fca1 	bl	80005f8 <__aeabi_dmul>
 801acb6:	4b80      	ldr	r3, [pc, #512]	; (801aeb8 <__ieee754_rem_pio2+0x348>)
 801acb8:	2200      	movs	r2, #0
 801acba:	f7e5 fae7 	bl	800028c <__adddf3>
 801acbe:	f7e5 ff4b 	bl	8000b58 <__aeabi_d2iz>
 801acc2:	4683      	mov	fp, r0
 801acc4:	f7e5 fc2e 	bl	8000524 <__aeabi_i2d>
 801acc8:	4602      	mov	r2, r0
 801acca:	460b      	mov	r3, r1
 801accc:	ec43 2b18 	vmov	d8, r2, r3
 801acd0:	a367      	add	r3, pc, #412	; (adr r3, 801ae70 <__ieee754_rem_pio2+0x300>)
 801acd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acd6:	f7e5 fc8f 	bl	80005f8 <__aeabi_dmul>
 801acda:	4602      	mov	r2, r0
 801acdc:	460b      	mov	r3, r1
 801acde:	4620      	mov	r0, r4
 801ace0:	4629      	mov	r1, r5
 801ace2:	f7e5 fad1 	bl	8000288 <__aeabi_dsub>
 801ace6:	a364      	add	r3, pc, #400	; (adr r3, 801ae78 <__ieee754_rem_pio2+0x308>)
 801ace8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acec:	4606      	mov	r6, r0
 801acee:	460f      	mov	r7, r1
 801acf0:	ec51 0b18 	vmov	r0, r1, d8
 801acf4:	f7e5 fc80 	bl	80005f8 <__aeabi_dmul>
 801acf8:	f1bb 0f1f 	cmp.w	fp, #31
 801acfc:	4604      	mov	r4, r0
 801acfe:	460d      	mov	r5, r1
 801ad00:	dc0d      	bgt.n	801ad1e <__ieee754_rem_pio2+0x1ae>
 801ad02:	4b6e      	ldr	r3, [pc, #440]	; (801aebc <__ieee754_rem_pio2+0x34c>)
 801ad04:	f10b 32ff 	add.w	r2, fp, #4294967295
 801ad08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ad0c:	4543      	cmp	r3, r8
 801ad0e:	d006      	beq.n	801ad1e <__ieee754_rem_pio2+0x1ae>
 801ad10:	4622      	mov	r2, r4
 801ad12:	462b      	mov	r3, r5
 801ad14:	4630      	mov	r0, r6
 801ad16:	4639      	mov	r1, r7
 801ad18:	f7e5 fab6 	bl	8000288 <__aeabi_dsub>
 801ad1c:	e00f      	b.n	801ad3e <__ieee754_rem_pio2+0x1ce>
 801ad1e:	462b      	mov	r3, r5
 801ad20:	4622      	mov	r2, r4
 801ad22:	4630      	mov	r0, r6
 801ad24:	4639      	mov	r1, r7
 801ad26:	f7e5 faaf 	bl	8000288 <__aeabi_dsub>
 801ad2a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801ad2e:	9303      	str	r3, [sp, #12]
 801ad30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ad34:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 801ad38:	f1b8 0f10 	cmp.w	r8, #16
 801ad3c:	dc02      	bgt.n	801ad44 <__ieee754_rem_pio2+0x1d4>
 801ad3e:	e9ca 0100 	strd	r0, r1, [sl]
 801ad42:	e039      	b.n	801adb8 <__ieee754_rem_pio2+0x248>
 801ad44:	a34e      	add	r3, pc, #312	; (adr r3, 801ae80 <__ieee754_rem_pio2+0x310>)
 801ad46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad4a:	ec51 0b18 	vmov	r0, r1, d8
 801ad4e:	f7e5 fc53 	bl	80005f8 <__aeabi_dmul>
 801ad52:	4604      	mov	r4, r0
 801ad54:	460d      	mov	r5, r1
 801ad56:	4602      	mov	r2, r0
 801ad58:	460b      	mov	r3, r1
 801ad5a:	4630      	mov	r0, r6
 801ad5c:	4639      	mov	r1, r7
 801ad5e:	f7e5 fa93 	bl	8000288 <__aeabi_dsub>
 801ad62:	4602      	mov	r2, r0
 801ad64:	460b      	mov	r3, r1
 801ad66:	4680      	mov	r8, r0
 801ad68:	4689      	mov	r9, r1
 801ad6a:	4630      	mov	r0, r6
 801ad6c:	4639      	mov	r1, r7
 801ad6e:	f7e5 fa8b 	bl	8000288 <__aeabi_dsub>
 801ad72:	4622      	mov	r2, r4
 801ad74:	462b      	mov	r3, r5
 801ad76:	f7e5 fa87 	bl	8000288 <__aeabi_dsub>
 801ad7a:	a343      	add	r3, pc, #268	; (adr r3, 801ae88 <__ieee754_rem_pio2+0x318>)
 801ad7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad80:	4604      	mov	r4, r0
 801ad82:	460d      	mov	r5, r1
 801ad84:	ec51 0b18 	vmov	r0, r1, d8
 801ad88:	f7e5 fc36 	bl	80005f8 <__aeabi_dmul>
 801ad8c:	4622      	mov	r2, r4
 801ad8e:	462b      	mov	r3, r5
 801ad90:	f7e5 fa7a 	bl	8000288 <__aeabi_dsub>
 801ad94:	4602      	mov	r2, r0
 801ad96:	460b      	mov	r3, r1
 801ad98:	4604      	mov	r4, r0
 801ad9a:	460d      	mov	r5, r1
 801ad9c:	4640      	mov	r0, r8
 801ad9e:	4649      	mov	r1, r9
 801ada0:	f7e5 fa72 	bl	8000288 <__aeabi_dsub>
 801ada4:	9a03      	ldr	r2, [sp, #12]
 801ada6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801adaa:	1ad3      	subs	r3, r2, r3
 801adac:	2b31      	cmp	r3, #49	; 0x31
 801adae:	dc24      	bgt.n	801adfa <__ieee754_rem_pio2+0x28a>
 801adb0:	e9ca 0100 	strd	r0, r1, [sl]
 801adb4:	4646      	mov	r6, r8
 801adb6:	464f      	mov	r7, r9
 801adb8:	e9da 8900 	ldrd	r8, r9, [sl]
 801adbc:	4630      	mov	r0, r6
 801adbe:	4642      	mov	r2, r8
 801adc0:	464b      	mov	r3, r9
 801adc2:	4639      	mov	r1, r7
 801adc4:	f7e5 fa60 	bl	8000288 <__aeabi_dsub>
 801adc8:	462b      	mov	r3, r5
 801adca:	4622      	mov	r2, r4
 801adcc:	f7e5 fa5c 	bl	8000288 <__aeabi_dsub>
 801add0:	9b02      	ldr	r3, [sp, #8]
 801add2:	2b00      	cmp	r3, #0
 801add4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801add8:	f6bf af0a 	bge.w	801abf0 <__ieee754_rem_pio2+0x80>
 801addc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801ade0:	f8ca 3004 	str.w	r3, [sl, #4]
 801ade4:	f8ca 8000 	str.w	r8, [sl]
 801ade8:	f8ca 0008 	str.w	r0, [sl, #8]
 801adec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801adf0:	f8ca 300c 	str.w	r3, [sl, #12]
 801adf4:	f1cb 0b00 	rsb	fp, fp, #0
 801adf8:	e6fa      	b.n	801abf0 <__ieee754_rem_pio2+0x80>
 801adfa:	a327      	add	r3, pc, #156	; (adr r3, 801ae98 <__ieee754_rem_pio2+0x328>)
 801adfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae00:	ec51 0b18 	vmov	r0, r1, d8
 801ae04:	f7e5 fbf8 	bl	80005f8 <__aeabi_dmul>
 801ae08:	4604      	mov	r4, r0
 801ae0a:	460d      	mov	r5, r1
 801ae0c:	4602      	mov	r2, r0
 801ae0e:	460b      	mov	r3, r1
 801ae10:	4640      	mov	r0, r8
 801ae12:	4649      	mov	r1, r9
 801ae14:	f7e5 fa38 	bl	8000288 <__aeabi_dsub>
 801ae18:	4602      	mov	r2, r0
 801ae1a:	460b      	mov	r3, r1
 801ae1c:	4606      	mov	r6, r0
 801ae1e:	460f      	mov	r7, r1
 801ae20:	4640      	mov	r0, r8
 801ae22:	4649      	mov	r1, r9
 801ae24:	f7e5 fa30 	bl	8000288 <__aeabi_dsub>
 801ae28:	4622      	mov	r2, r4
 801ae2a:	462b      	mov	r3, r5
 801ae2c:	f7e5 fa2c 	bl	8000288 <__aeabi_dsub>
 801ae30:	a31b      	add	r3, pc, #108	; (adr r3, 801aea0 <__ieee754_rem_pio2+0x330>)
 801ae32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae36:	4604      	mov	r4, r0
 801ae38:	460d      	mov	r5, r1
 801ae3a:	ec51 0b18 	vmov	r0, r1, d8
 801ae3e:	f7e5 fbdb 	bl	80005f8 <__aeabi_dmul>
 801ae42:	4622      	mov	r2, r4
 801ae44:	462b      	mov	r3, r5
 801ae46:	f7e5 fa1f 	bl	8000288 <__aeabi_dsub>
 801ae4a:	4604      	mov	r4, r0
 801ae4c:	460d      	mov	r5, r1
 801ae4e:	e75f      	b.n	801ad10 <__ieee754_rem_pio2+0x1a0>
 801ae50:	4b1b      	ldr	r3, [pc, #108]	; (801aec0 <__ieee754_rem_pio2+0x350>)
 801ae52:	4598      	cmp	r8, r3
 801ae54:	dd36      	ble.n	801aec4 <__ieee754_rem_pio2+0x354>
 801ae56:	ee10 2a10 	vmov	r2, s0
 801ae5a:	462b      	mov	r3, r5
 801ae5c:	4620      	mov	r0, r4
 801ae5e:	4629      	mov	r1, r5
 801ae60:	f7e5 fa12 	bl	8000288 <__aeabi_dsub>
 801ae64:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801ae68:	e9ca 0100 	strd	r0, r1, [sl]
 801ae6c:	e694      	b.n	801ab98 <__ieee754_rem_pio2+0x28>
 801ae6e:	bf00      	nop
 801ae70:	54400000 	.word	0x54400000
 801ae74:	3ff921fb 	.word	0x3ff921fb
 801ae78:	1a626331 	.word	0x1a626331
 801ae7c:	3dd0b461 	.word	0x3dd0b461
 801ae80:	1a600000 	.word	0x1a600000
 801ae84:	3dd0b461 	.word	0x3dd0b461
 801ae88:	2e037073 	.word	0x2e037073
 801ae8c:	3ba3198a 	.word	0x3ba3198a
 801ae90:	6dc9c883 	.word	0x6dc9c883
 801ae94:	3fe45f30 	.word	0x3fe45f30
 801ae98:	2e000000 	.word	0x2e000000
 801ae9c:	3ba3198a 	.word	0x3ba3198a
 801aea0:	252049c1 	.word	0x252049c1
 801aea4:	397b839a 	.word	0x397b839a
 801aea8:	3fe921fb 	.word	0x3fe921fb
 801aeac:	4002d97b 	.word	0x4002d97b
 801aeb0:	3ff921fb 	.word	0x3ff921fb
 801aeb4:	413921fb 	.word	0x413921fb
 801aeb8:	3fe00000 	.word	0x3fe00000
 801aebc:	0801c7d0 	.word	0x0801c7d0
 801aec0:	7fefffff 	.word	0x7fefffff
 801aec4:	ea4f 5428 	mov.w	r4, r8, asr #20
 801aec8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801aecc:	ee10 0a10 	vmov	r0, s0
 801aed0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801aed4:	ee10 6a10 	vmov	r6, s0
 801aed8:	460f      	mov	r7, r1
 801aeda:	f7e5 fe3d 	bl	8000b58 <__aeabi_d2iz>
 801aede:	f7e5 fb21 	bl	8000524 <__aeabi_i2d>
 801aee2:	4602      	mov	r2, r0
 801aee4:	460b      	mov	r3, r1
 801aee6:	4630      	mov	r0, r6
 801aee8:	4639      	mov	r1, r7
 801aeea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801aeee:	f7e5 f9cb 	bl	8000288 <__aeabi_dsub>
 801aef2:	4b22      	ldr	r3, [pc, #136]	; (801af7c <__ieee754_rem_pio2+0x40c>)
 801aef4:	2200      	movs	r2, #0
 801aef6:	f7e5 fb7f 	bl	80005f8 <__aeabi_dmul>
 801aefa:	460f      	mov	r7, r1
 801aefc:	4606      	mov	r6, r0
 801aefe:	f7e5 fe2b 	bl	8000b58 <__aeabi_d2iz>
 801af02:	f7e5 fb0f 	bl	8000524 <__aeabi_i2d>
 801af06:	4602      	mov	r2, r0
 801af08:	460b      	mov	r3, r1
 801af0a:	4630      	mov	r0, r6
 801af0c:	4639      	mov	r1, r7
 801af0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801af12:	f7e5 f9b9 	bl	8000288 <__aeabi_dsub>
 801af16:	4b19      	ldr	r3, [pc, #100]	; (801af7c <__ieee754_rem_pio2+0x40c>)
 801af18:	2200      	movs	r2, #0
 801af1a:	f7e5 fb6d 	bl	80005f8 <__aeabi_dmul>
 801af1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801af22:	ad04      	add	r5, sp, #16
 801af24:	f04f 0803 	mov.w	r8, #3
 801af28:	46a9      	mov	r9, r5
 801af2a:	2600      	movs	r6, #0
 801af2c:	2700      	movs	r7, #0
 801af2e:	4632      	mov	r2, r6
 801af30:	463b      	mov	r3, r7
 801af32:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801af36:	46c3      	mov	fp, r8
 801af38:	3d08      	subs	r5, #8
 801af3a:	f108 38ff 	add.w	r8, r8, #4294967295
 801af3e:	f7e5 fdc3 	bl	8000ac8 <__aeabi_dcmpeq>
 801af42:	2800      	cmp	r0, #0
 801af44:	d1f3      	bne.n	801af2e <__ieee754_rem_pio2+0x3be>
 801af46:	4b0e      	ldr	r3, [pc, #56]	; (801af80 <__ieee754_rem_pio2+0x410>)
 801af48:	9301      	str	r3, [sp, #4]
 801af4a:	2302      	movs	r3, #2
 801af4c:	9300      	str	r3, [sp, #0]
 801af4e:	4622      	mov	r2, r4
 801af50:	465b      	mov	r3, fp
 801af52:	4651      	mov	r1, sl
 801af54:	4648      	mov	r0, r9
 801af56:	f000 f993 	bl	801b280 <__kernel_rem_pio2>
 801af5a:	9b02      	ldr	r3, [sp, #8]
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	4683      	mov	fp, r0
 801af60:	f6bf ae46 	bge.w	801abf0 <__ieee754_rem_pio2+0x80>
 801af64:	f8da 3004 	ldr.w	r3, [sl, #4]
 801af68:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801af6c:	f8ca 3004 	str.w	r3, [sl, #4]
 801af70:	f8da 300c 	ldr.w	r3, [sl, #12]
 801af74:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801af78:	e73a      	b.n	801adf0 <__ieee754_rem_pio2+0x280>
 801af7a:	bf00      	nop
 801af7c:	41700000 	.word	0x41700000
 801af80:	0801c850 	.word	0x0801c850

0801af84 <__ieee754_sqrt>:
 801af84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af88:	ec55 4b10 	vmov	r4, r5, d0
 801af8c:	4e56      	ldr	r6, [pc, #344]	; (801b0e8 <__ieee754_sqrt+0x164>)
 801af8e:	43ae      	bics	r6, r5
 801af90:	ee10 0a10 	vmov	r0, s0
 801af94:	ee10 3a10 	vmov	r3, s0
 801af98:	4629      	mov	r1, r5
 801af9a:	462a      	mov	r2, r5
 801af9c:	d110      	bne.n	801afc0 <__ieee754_sqrt+0x3c>
 801af9e:	ee10 2a10 	vmov	r2, s0
 801afa2:	462b      	mov	r3, r5
 801afa4:	f7e5 fb28 	bl	80005f8 <__aeabi_dmul>
 801afa8:	4602      	mov	r2, r0
 801afaa:	460b      	mov	r3, r1
 801afac:	4620      	mov	r0, r4
 801afae:	4629      	mov	r1, r5
 801afb0:	f7e5 f96c 	bl	800028c <__adddf3>
 801afb4:	4604      	mov	r4, r0
 801afb6:	460d      	mov	r5, r1
 801afb8:	ec45 4b10 	vmov	d0, r4, r5
 801afbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801afc0:	2d00      	cmp	r5, #0
 801afc2:	dc10      	bgt.n	801afe6 <__ieee754_sqrt+0x62>
 801afc4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801afc8:	4330      	orrs	r0, r6
 801afca:	d0f5      	beq.n	801afb8 <__ieee754_sqrt+0x34>
 801afcc:	b15d      	cbz	r5, 801afe6 <__ieee754_sqrt+0x62>
 801afce:	ee10 2a10 	vmov	r2, s0
 801afd2:	462b      	mov	r3, r5
 801afd4:	ee10 0a10 	vmov	r0, s0
 801afd8:	f7e5 f956 	bl	8000288 <__aeabi_dsub>
 801afdc:	4602      	mov	r2, r0
 801afde:	460b      	mov	r3, r1
 801afe0:	f7e5 fc34 	bl	800084c <__aeabi_ddiv>
 801afe4:	e7e6      	b.n	801afb4 <__ieee754_sqrt+0x30>
 801afe6:	1509      	asrs	r1, r1, #20
 801afe8:	d076      	beq.n	801b0d8 <__ieee754_sqrt+0x154>
 801afea:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801afee:	07ce      	lsls	r6, r1, #31
 801aff0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801aff4:	bf5e      	ittt	pl
 801aff6:	0fda      	lsrpl	r2, r3, #31
 801aff8:	005b      	lslpl	r3, r3, #1
 801affa:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801affe:	0fda      	lsrs	r2, r3, #31
 801b000:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801b004:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801b008:	2000      	movs	r0, #0
 801b00a:	106d      	asrs	r5, r5, #1
 801b00c:	005b      	lsls	r3, r3, #1
 801b00e:	f04f 0e16 	mov.w	lr, #22
 801b012:	4684      	mov	ip, r0
 801b014:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801b018:	eb0c 0401 	add.w	r4, ip, r1
 801b01c:	4294      	cmp	r4, r2
 801b01e:	bfde      	ittt	le
 801b020:	1b12      	suble	r2, r2, r4
 801b022:	eb04 0c01 	addle.w	ip, r4, r1
 801b026:	1840      	addle	r0, r0, r1
 801b028:	0052      	lsls	r2, r2, #1
 801b02a:	f1be 0e01 	subs.w	lr, lr, #1
 801b02e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801b032:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801b036:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801b03a:	d1ed      	bne.n	801b018 <__ieee754_sqrt+0x94>
 801b03c:	4671      	mov	r1, lr
 801b03e:	2720      	movs	r7, #32
 801b040:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801b044:	4562      	cmp	r2, ip
 801b046:	eb04 060e 	add.w	r6, r4, lr
 801b04a:	dc02      	bgt.n	801b052 <__ieee754_sqrt+0xce>
 801b04c:	d113      	bne.n	801b076 <__ieee754_sqrt+0xf2>
 801b04e:	429e      	cmp	r6, r3
 801b050:	d811      	bhi.n	801b076 <__ieee754_sqrt+0xf2>
 801b052:	2e00      	cmp	r6, #0
 801b054:	eb06 0e04 	add.w	lr, r6, r4
 801b058:	da43      	bge.n	801b0e2 <__ieee754_sqrt+0x15e>
 801b05a:	f1be 0f00 	cmp.w	lr, #0
 801b05e:	db40      	blt.n	801b0e2 <__ieee754_sqrt+0x15e>
 801b060:	f10c 0801 	add.w	r8, ip, #1
 801b064:	eba2 020c 	sub.w	r2, r2, ip
 801b068:	429e      	cmp	r6, r3
 801b06a:	bf88      	it	hi
 801b06c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801b070:	1b9b      	subs	r3, r3, r6
 801b072:	4421      	add	r1, r4
 801b074:	46c4      	mov	ip, r8
 801b076:	0052      	lsls	r2, r2, #1
 801b078:	3f01      	subs	r7, #1
 801b07a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801b07e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801b082:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801b086:	d1dd      	bne.n	801b044 <__ieee754_sqrt+0xc0>
 801b088:	4313      	orrs	r3, r2
 801b08a:	d006      	beq.n	801b09a <__ieee754_sqrt+0x116>
 801b08c:	1c4c      	adds	r4, r1, #1
 801b08e:	bf13      	iteet	ne
 801b090:	3101      	addne	r1, #1
 801b092:	3001      	addeq	r0, #1
 801b094:	4639      	moveq	r1, r7
 801b096:	f021 0101 	bicne.w	r1, r1, #1
 801b09a:	1043      	asrs	r3, r0, #1
 801b09c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801b0a0:	0849      	lsrs	r1, r1, #1
 801b0a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801b0a6:	07c2      	lsls	r2, r0, #31
 801b0a8:	bf48      	it	mi
 801b0aa:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801b0ae:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801b0b2:	460c      	mov	r4, r1
 801b0b4:	463d      	mov	r5, r7
 801b0b6:	e77f      	b.n	801afb8 <__ieee754_sqrt+0x34>
 801b0b8:	0ada      	lsrs	r2, r3, #11
 801b0ba:	3815      	subs	r0, #21
 801b0bc:	055b      	lsls	r3, r3, #21
 801b0be:	2a00      	cmp	r2, #0
 801b0c0:	d0fa      	beq.n	801b0b8 <__ieee754_sqrt+0x134>
 801b0c2:	02d7      	lsls	r7, r2, #11
 801b0c4:	d50a      	bpl.n	801b0dc <__ieee754_sqrt+0x158>
 801b0c6:	f1c1 0420 	rsb	r4, r1, #32
 801b0ca:	fa23 f404 	lsr.w	r4, r3, r4
 801b0ce:	1e4d      	subs	r5, r1, #1
 801b0d0:	408b      	lsls	r3, r1
 801b0d2:	4322      	orrs	r2, r4
 801b0d4:	1b41      	subs	r1, r0, r5
 801b0d6:	e788      	b.n	801afea <__ieee754_sqrt+0x66>
 801b0d8:	4608      	mov	r0, r1
 801b0da:	e7f0      	b.n	801b0be <__ieee754_sqrt+0x13a>
 801b0dc:	0052      	lsls	r2, r2, #1
 801b0de:	3101      	adds	r1, #1
 801b0e0:	e7ef      	b.n	801b0c2 <__ieee754_sqrt+0x13e>
 801b0e2:	46e0      	mov	r8, ip
 801b0e4:	e7be      	b.n	801b064 <__ieee754_sqrt+0xe0>
 801b0e6:	bf00      	nop
 801b0e8:	7ff00000 	.word	0x7ff00000
 801b0ec:	00000000 	.word	0x00000000

0801b0f0 <__kernel_cos>:
 801b0f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0f4:	ec57 6b10 	vmov	r6, r7, d0
 801b0f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801b0fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 801b100:	ed8d 1b00 	vstr	d1, [sp]
 801b104:	da07      	bge.n	801b116 <__kernel_cos+0x26>
 801b106:	ee10 0a10 	vmov	r0, s0
 801b10a:	4639      	mov	r1, r7
 801b10c:	f7e5 fd24 	bl	8000b58 <__aeabi_d2iz>
 801b110:	2800      	cmp	r0, #0
 801b112:	f000 8088 	beq.w	801b226 <__kernel_cos+0x136>
 801b116:	4632      	mov	r2, r6
 801b118:	463b      	mov	r3, r7
 801b11a:	4630      	mov	r0, r6
 801b11c:	4639      	mov	r1, r7
 801b11e:	f7e5 fa6b 	bl	80005f8 <__aeabi_dmul>
 801b122:	4b51      	ldr	r3, [pc, #324]	; (801b268 <__kernel_cos+0x178>)
 801b124:	2200      	movs	r2, #0
 801b126:	4604      	mov	r4, r0
 801b128:	460d      	mov	r5, r1
 801b12a:	f7e5 fa65 	bl	80005f8 <__aeabi_dmul>
 801b12e:	a340      	add	r3, pc, #256	; (adr r3, 801b230 <__kernel_cos+0x140>)
 801b130:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b134:	4682      	mov	sl, r0
 801b136:	468b      	mov	fp, r1
 801b138:	4620      	mov	r0, r4
 801b13a:	4629      	mov	r1, r5
 801b13c:	f7e5 fa5c 	bl	80005f8 <__aeabi_dmul>
 801b140:	a33d      	add	r3, pc, #244	; (adr r3, 801b238 <__kernel_cos+0x148>)
 801b142:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b146:	f7e5 f8a1 	bl	800028c <__adddf3>
 801b14a:	4622      	mov	r2, r4
 801b14c:	462b      	mov	r3, r5
 801b14e:	f7e5 fa53 	bl	80005f8 <__aeabi_dmul>
 801b152:	a33b      	add	r3, pc, #236	; (adr r3, 801b240 <__kernel_cos+0x150>)
 801b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b158:	f7e5 f896 	bl	8000288 <__aeabi_dsub>
 801b15c:	4622      	mov	r2, r4
 801b15e:	462b      	mov	r3, r5
 801b160:	f7e5 fa4a 	bl	80005f8 <__aeabi_dmul>
 801b164:	a338      	add	r3, pc, #224	; (adr r3, 801b248 <__kernel_cos+0x158>)
 801b166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b16a:	f7e5 f88f 	bl	800028c <__adddf3>
 801b16e:	4622      	mov	r2, r4
 801b170:	462b      	mov	r3, r5
 801b172:	f7e5 fa41 	bl	80005f8 <__aeabi_dmul>
 801b176:	a336      	add	r3, pc, #216	; (adr r3, 801b250 <__kernel_cos+0x160>)
 801b178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b17c:	f7e5 f884 	bl	8000288 <__aeabi_dsub>
 801b180:	4622      	mov	r2, r4
 801b182:	462b      	mov	r3, r5
 801b184:	f7e5 fa38 	bl	80005f8 <__aeabi_dmul>
 801b188:	a333      	add	r3, pc, #204	; (adr r3, 801b258 <__kernel_cos+0x168>)
 801b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b18e:	f7e5 f87d 	bl	800028c <__adddf3>
 801b192:	4622      	mov	r2, r4
 801b194:	462b      	mov	r3, r5
 801b196:	f7e5 fa2f 	bl	80005f8 <__aeabi_dmul>
 801b19a:	4622      	mov	r2, r4
 801b19c:	462b      	mov	r3, r5
 801b19e:	f7e5 fa2b 	bl	80005f8 <__aeabi_dmul>
 801b1a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b1a6:	4604      	mov	r4, r0
 801b1a8:	460d      	mov	r5, r1
 801b1aa:	4630      	mov	r0, r6
 801b1ac:	4639      	mov	r1, r7
 801b1ae:	f7e5 fa23 	bl	80005f8 <__aeabi_dmul>
 801b1b2:	460b      	mov	r3, r1
 801b1b4:	4602      	mov	r2, r0
 801b1b6:	4629      	mov	r1, r5
 801b1b8:	4620      	mov	r0, r4
 801b1ba:	f7e5 f865 	bl	8000288 <__aeabi_dsub>
 801b1be:	4b2b      	ldr	r3, [pc, #172]	; (801b26c <__kernel_cos+0x17c>)
 801b1c0:	4598      	cmp	r8, r3
 801b1c2:	4606      	mov	r6, r0
 801b1c4:	460f      	mov	r7, r1
 801b1c6:	dc10      	bgt.n	801b1ea <__kernel_cos+0xfa>
 801b1c8:	4602      	mov	r2, r0
 801b1ca:	460b      	mov	r3, r1
 801b1cc:	4650      	mov	r0, sl
 801b1ce:	4659      	mov	r1, fp
 801b1d0:	f7e5 f85a 	bl	8000288 <__aeabi_dsub>
 801b1d4:	460b      	mov	r3, r1
 801b1d6:	4926      	ldr	r1, [pc, #152]	; (801b270 <__kernel_cos+0x180>)
 801b1d8:	4602      	mov	r2, r0
 801b1da:	2000      	movs	r0, #0
 801b1dc:	f7e5 f854 	bl	8000288 <__aeabi_dsub>
 801b1e0:	ec41 0b10 	vmov	d0, r0, r1
 801b1e4:	b003      	add	sp, #12
 801b1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1ea:	4b22      	ldr	r3, [pc, #136]	; (801b274 <__kernel_cos+0x184>)
 801b1ec:	4920      	ldr	r1, [pc, #128]	; (801b270 <__kernel_cos+0x180>)
 801b1ee:	4598      	cmp	r8, r3
 801b1f0:	bfcc      	ite	gt
 801b1f2:	4d21      	ldrgt	r5, [pc, #132]	; (801b278 <__kernel_cos+0x188>)
 801b1f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 801b1f8:	2400      	movs	r4, #0
 801b1fa:	4622      	mov	r2, r4
 801b1fc:	462b      	mov	r3, r5
 801b1fe:	2000      	movs	r0, #0
 801b200:	f7e5 f842 	bl	8000288 <__aeabi_dsub>
 801b204:	4622      	mov	r2, r4
 801b206:	4680      	mov	r8, r0
 801b208:	4689      	mov	r9, r1
 801b20a:	462b      	mov	r3, r5
 801b20c:	4650      	mov	r0, sl
 801b20e:	4659      	mov	r1, fp
 801b210:	f7e5 f83a 	bl	8000288 <__aeabi_dsub>
 801b214:	4632      	mov	r2, r6
 801b216:	463b      	mov	r3, r7
 801b218:	f7e5 f836 	bl	8000288 <__aeabi_dsub>
 801b21c:	4602      	mov	r2, r0
 801b21e:	460b      	mov	r3, r1
 801b220:	4640      	mov	r0, r8
 801b222:	4649      	mov	r1, r9
 801b224:	e7da      	b.n	801b1dc <__kernel_cos+0xec>
 801b226:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 801b260 <__kernel_cos+0x170>
 801b22a:	e7db      	b.n	801b1e4 <__kernel_cos+0xf4>
 801b22c:	f3af 8000 	nop.w
 801b230:	be8838d4 	.word	0xbe8838d4
 801b234:	bda8fae9 	.word	0xbda8fae9
 801b238:	bdb4b1c4 	.word	0xbdb4b1c4
 801b23c:	3e21ee9e 	.word	0x3e21ee9e
 801b240:	809c52ad 	.word	0x809c52ad
 801b244:	3e927e4f 	.word	0x3e927e4f
 801b248:	19cb1590 	.word	0x19cb1590
 801b24c:	3efa01a0 	.word	0x3efa01a0
 801b250:	16c15177 	.word	0x16c15177
 801b254:	3f56c16c 	.word	0x3f56c16c
 801b258:	5555554c 	.word	0x5555554c
 801b25c:	3fa55555 	.word	0x3fa55555
 801b260:	00000000 	.word	0x00000000
 801b264:	3ff00000 	.word	0x3ff00000
 801b268:	3fe00000 	.word	0x3fe00000
 801b26c:	3fd33332 	.word	0x3fd33332
 801b270:	3ff00000 	.word	0x3ff00000
 801b274:	3fe90000 	.word	0x3fe90000
 801b278:	3fd20000 	.word	0x3fd20000
 801b27c:	00000000 	.word	0x00000000

0801b280 <__kernel_rem_pio2>:
 801b280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b284:	ed2d 8b02 	vpush	{d8}
 801b288:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801b28c:	f112 0f14 	cmn.w	r2, #20
 801b290:	9308      	str	r3, [sp, #32]
 801b292:	9101      	str	r1, [sp, #4]
 801b294:	4bc6      	ldr	r3, [pc, #792]	; (801b5b0 <__kernel_rem_pio2+0x330>)
 801b296:	99a4      	ldr	r1, [sp, #656]	; 0x290
 801b298:	9009      	str	r0, [sp, #36]	; 0x24
 801b29a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b29e:	9304      	str	r3, [sp, #16]
 801b2a0:	9b08      	ldr	r3, [sp, #32]
 801b2a2:	f103 33ff 	add.w	r3, r3, #4294967295
 801b2a6:	bfa8      	it	ge
 801b2a8:	1ed4      	subge	r4, r2, #3
 801b2aa:	9306      	str	r3, [sp, #24]
 801b2ac:	bfb2      	itee	lt
 801b2ae:	2400      	movlt	r4, #0
 801b2b0:	2318      	movge	r3, #24
 801b2b2:	fb94 f4f3 	sdivge	r4, r4, r3
 801b2b6:	f06f 0317 	mvn.w	r3, #23
 801b2ba:	fb04 3303 	mla	r3, r4, r3, r3
 801b2be:	eb03 0a02 	add.w	sl, r3, r2
 801b2c2:	9b04      	ldr	r3, [sp, #16]
 801b2c4:	9a06      	ldr	r2, [sp, #24]
 801b2c6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 801b5a0 <__kernel_rem_pio2+0x320>
 801b2ca:	eb03 0802 	add.w	r8, r3, r2
 801b2ce:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801b2d0:	1aa7      	subs	r7, r4, r2
 801b2d2:	ae20      	add	r6, sp, #128	; 0x80
 801b2d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801b2d8:	2500      	movs	r5, #0
 801b2da:	4545      	cmp	r5, r8
 801b2dc:	dd18      	ble.n	801b310 <__kernel_rem_pio2+0x90>
 801b2de:	9b08      	ldr	r3, [sp, #32]
 801b2e0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801b2e4:	aa20      	add	r2, sp, #128	; 0x80
 801b2e6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 801b5a0 <__kernel_rem_pio2+0x320>
 801b2ea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801b2ee:	f1c3 0301 	rsb	r3, r3, #1
 801b2f2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801b2f6:	9307      	str	r3, [sp, #28]
 801b2f8:	9b07      	ldr	r3, [sp, #28]
 801b2fa:	9a04      	ldr	r2, [sp, #16]
 801b2fc:	4443      	add	r3, r8
 801b2fe:	429a      	cmp	r2, r3
 801b300:	db2f      	blt.n	801b362 <__kernel_rem_pio2+0xe2>
 801b302:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b306:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801b30a:	462f      	mov	r7, r5
 801b30c:	2600      	movs	r6, #0
 801b30e:	e01b      	b.n	801b348 <__kernel_rem_pio2+0xc8>
 801b310:	42ef      	cmn	r7, r5
 801b312:	d407      	bmi.n	801b324 <__kernel_rem_pio2+0xa4>
 801b314:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801b318:	f7e5 f904 	bl	8000524 <__aeabi_i2d>
 801b31c:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b320:	3501      	adds	r5, #1
 801b322:	e7da      	b.n	801b2da <__kernel_rem_pio2+0x5a>
 801b324:	ec51 0b18 	vmov	r0, r1, d8
 801b328:	e7f8      	b.n	801b31c <__kernel_rem_pio2+0x9c>
 801b32a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801b32e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801b332:	f7e5 f961 	bl	80005f8 <__aeabi_dmul>
 801b336:	4602      	mov	r2, r0
 801b338:	460b      	mov	r3, r1
 801b33a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b33e:	f7e4 ffa5 	bl	800028c <__adddf3>
 801b342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b346:	3601      	adds	r6, #1
 801b348:	9b06      	ldr	r3, [sp, #24]
 801b34a:	429e      	cmp	r6, r3
 801b34c:	f1a7 0708 	sub.w	r7, r7, #8
 801b350:	ddeb      	ble.n	801b32a <__kernel_rem_pio2+0xaa>
 801b352:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b356:	3508      	adds	r5, #8
 801b358:	ecab 7b02 	vstmia	fp!, {d7}
 801b35c:	f108 0801 	add.w	r8, r8, #1
 801b360:	e7ca      	b.n	801b2f8 <__kernel_rem_pio2+0x78>
 801b362:	9b04      	ldr	r3, [sp, #16]
 801b364:	aa0c      	add	r2, sp, #48	; 0x30
 801b366:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b36a:	930b      	str	r3, [sp, #44]	; 0x2c
 801b36c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801b36e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801b372:	9c04      	ldr	r4, [sp, #16]
 801b374:	930a      	str	r3, [sp, #40]	; 0x28
 801b376:	ab98      	add	r3, sp, #608	; 0x260
 801b378:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b37c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801b380:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 801b384:	f8cd b008 	str.w	fp, [sp, #8]
 801b388:	4625      	mov	r5, r4
 801b38a:	2d00      	cmp	r5, #0
 801b38c:	dc78      	bgt.n	801b480 <__kernel_rem_pio2+0x200>
 801b38e:	ec47 6b10 	vmov	d0, r6, r7
 801b392:	4650      	mov	r0, sl
 801b394:	f000 fda0 	bl	801bed8 <scalbn>
 801b398:	ec57 6b10 	vmov	r6, r7, d0
 801b39c:	2200      	movs	r2, #0
 801b39e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801b3a2:	ee10 0a10 	vmov	r0, s0
 801b3a6:	4639      	mov	r1, r7
 801b3a8:	f7e5 f926 	bl	80005f8 <__aeabi_dmul>
 801b3ac:	ec41 0b10 	vmov	d0, r0, r1
 801b3b0:	f000 fd12 	bl	801bdd8 <floor>
 801b3b4:	4b7f      	ldr	r3, [pc, #508]	; (801b5b4 <__kernel_rem_pio2+0x334>)
 801b3b6:	ec51 0b10 	vmov	r0, r1, d0
 801b3ba:	2200      	movs	r2, #0
 801b3bc:	f7e5 f91c 	bl	80005f8 <__aeabi_dmul>
 801b3c0:	4602      	mov	r2, r0
 801b3c2:	460b      	mov	r3, r1
 801b3c4:	4630      	mov	r0, r6
 801b3c6:	4639      	mov	r1, r7
 801b3c8:	f7e4 ff5e 	bl	8000288 <__aeabi_dsub>
 801b3cc:	460f      	mov	r7, r1
 801b3ce:	4606      	mov	r6, r0
 801b3d0:	f7e5 fbc2 	bl	8000b58 <__aeabi_d2iz>
 801b3d4:	9007      	str	r0, [sp, #28]
 801b3d6:	f7e5 f8a5 	bl	8000524 <__aeabi_i2d>
 801b3da:	4602      	mov	r2, r0
 801b3dc:	460b      	mov	r3, r1
 801b3de:	4630      	mov	r0, r6
 801b3e0:	4639      	mov	r1, r7
 801b3e2:	f7e4 ff51 	bl	8000288 <__aeabi_dsub>
 801b3e6:	f1ba 0f00 	cmp.w	sl, #0
 801b3ea:	4606      	mov	r6, r0
 801b3ec:	460f      	mov	r7, r1
 801b3ee:	dd70      	ble.n	801b4d2 <__kernel_rem_pio2+0x252>
 801b3f0:	1e62      	subs	r2, r4, #1
 801b3f2:	ab0c      	add	r3, sp, #48	; 0x30
 801b3f4:	9d07      	ldr	r5, [sp, #28]
 801b3f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801b3fa:	f1ca 0118 	rsb	r1, sl, #24
 801b3fe:	fa40 f301 	asr.w	r3, r0, r1
 801b402:	441d      	add	r5, r3
 801b404:	408b      	lsls	r3, r1
 801b406:	1ac0      	subs	r0, r0, r3
 801b408:	ab0c      	add	r3, sp, #48	; 0x30
 801b40a:	9507      	str	r5, [sp, #28]
 801b40c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801b410:	f1ca 0317 	rsb	r3, sl, #23
 801b414:	fa40 f303 	asr.w	r3, r0, r3
 801b418:	9302      	str	r3, [sp, #8]
 801b41a:	9b02      	ldr	r3, [sp, #8]
 801b41c:	2b00      	cmp	r3, #0
 801b41e:	dd66      	ble.n	801b4ee <__kernel_rem_pio2+0x26e>
 801b420:	9b07      	ldr	r3, [sp, #28]
 801b422:	2200      	movs	r2, #0
 801b424:	3301      	adds	r3, #1
 801b426:	9307      	str	r3, [sp, #28]
 801b428:	4615      	mov	r5, r2
 801b42a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801b42e:	4294      	cmp	r4, r2
 801b430:	f300 8099 	bgt.w	801b566 <__kernel_rem_pio2+0x2e6>
 801b434:	f1ba 0f00 	cmp.w	sl, #0
 801b438:	dd07      	ble.n	801b44a <__kernel_rem_pio2+0x1ca>
 801b43a:	f1ba 0f01 	cmp.w	sl, #1
 801b43e:	f000 80a5 	beq.w	801b58c <__kernel_rem_pio2+0x30c>
 801b442:	f1ba 0f02 	cmp.w	sl, #2
 801b446:	f000 80c1 	beq.w	801b5cc <__kernel_rem_pio2+0x34c>
 801b44a:	9b02      	ldr	r3, [sp, #8]
 801b44c:	2b02      	cmp	r3, #2
 801b44e:	d14e      	bne.n	801b4ee <__kernel_rem_pio2+0x26e>
 801b450:	4632      	mov	r2, r6
 801b452:	463b      	mov	r3, r7
 801b454:	4958      	ldr	r1, [pc, #352]	; (801b5b8 <__kernel_rem_pio2+0x338>)
 801b456:	2000      	movs	r0, #0
 801b458:	f7e4 ff16 	bl	8000288 <__aeabi_dsub>
 801b45c:	4606      	mov	r6, r0
 801b45e:	460f      	mov	r7, r1
 801b460:	2d00      	cmp	r5, #0
 801b462:	d044      	beq.n	801b4ee <__kernel_rem_pio2+0x26e>
 801b464:	4650      	mov	r0, sl
 801b466:	ed9f 0b50 	vldr	d0, [pc, #320]	; 801b5a8 <__kernel_rem_pio2+0x328>
 801b46a:	f000 fd35 	bl	801bed8 <scalbn>
 801b46e:	4630      	mov	r0, r6
 801b470:	4639      	mov	r1, r7
 801b472:	ec53 2b10 	vmov	r2, r3, d0
 801b476:	f7e4 ff07 	bl	8000288 <__aeabi_dsub>
 801b47a:	4606      	mov	r6, r0
 801b47c:	460f      	mov	r7, r1
 801b47e:	e036      	b.n	801b4ee <__kernel_rem_pio2+0x26e>
 801b480:	4b4e      	ldr	r3, [pc, #312]	; (801b5bc <__kernel_rem_pio2+0x33c>)
 801b482:	2200      	movs	r2, #0
 801b484:	4630      	mov	r0, r6
 801b486:	4639      	mov	r1, r7
 801b488:	f7e5 f8b6 	bl	80005f8 <__aeabi_dmul>
 801b48c:	f7e5 fb64 	bl	8000b58 <__aeabi_d2iz>
 801b490:	f7e5 f848 	bl	8000524 <__aeabi_i2d>
 801b494:	4b4a      	ldr	r3, [pc, #296]	; (801b5c0 <__kernel_rem_pio2+0x340>)
 801b496:	2200      	movs	r2, #0
 801b498:	4680      	mov	r8, r0
 801b49a:	4689      	mov	r9, r1
 801b49c:	f7e5 f8ac 	bl	80005f8 <__aeabi_dmul>
 801b4a0:	4602      	mov	r2, r0
 801b4a2:	460b      	mov	r3, r1
 801b4a4:	4630      	mov	r0, r6
 801b4a6:	4639      	mov	r1, r7
 801b4a8:	f7e4 feee 	bl	8000288 <__aeabi_dsub>
 801b4ac:	f7e5 fb54 	bl	8000b58 <__aeabi_d2iz>
 801b4b0:	9b02      	ldr	r3, [sp, #8]
 801b4b2:	f843 0b04 	str.w	r0, [r3], #4
 801b4b6:	3d01      	subs	r5, #1
 801b4b8:	9302      	str	r3, [sp, #8]
 801b4ba:	ab70      	add	r3, sp, #448	; 0x1c0
 801b4bc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4c4:	4640      	mov	r0, r8
 801b4c6:	4649      	mov	r1, r9
 801b4c8:	f7e4 fee0 	bl	800028c <__adddf3>
 801b4cc:	4606      	mov	r6, r0
 801b4ce:	460f      	mov	r7, r1
 801b4d0:	e75b      	b.n	801b38a <__kernel_rem_pio2+0x10a>
 801b4d2:	d105      	bne.n	801b4e0 <__kernel_rem_pio2+0x260>
 801b4d4:	1e63      	subs	r3, r4, #1
 801b4d6:	aa0c      	add	r2, sp, #48	; 0x30
 801b4d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801b4dc:	15c3      	asrs	r3, r0, #23
 801b4de:	e79b      	b.n	801b418 <__kernel_rem_pio2+0x198>
 801b4e0:	4b38      	ldr	r3, [pc, #224]	; (801b5c4 <__kernel_rem_pio2+0x344>)
 801b4e2:	2200      	movs	r2, #0
 801b4e4:	f7e5 fb0e 	bl	8000b04 <__aeabi_dcmpge>
 801b4e8:	2800      	cmp	r0, #0
 801b4ea:	d139      	bne.n	801b560 <__kernel_rem_pio2+0x2e0>
 801b4ec:	9002      	str	r0, [sp, #8]
 801b4ee:	2200      	movs	r2, #0
 801b4f0:	2300      	movs	r3, #0
 801b4f2:	4630      	mov	r0, r6
 801b4f4:	4639      	mov	r1, r7
 801b4f6:	f7e5 fae7 	bl	8000ac8 <__aeabi_dcmpeq>
 801b4fa:	2800      	cmp	r0, #0
 801b4fc:	f000 80b4 	beq.w	801b668 <__kernel_rem_pio2+0x3e8>
 801b500:	f104 3bff 	add.w	fp, r4, #4294967295
 801b504:	465b      	mov	r3, fp
 801b506:	2200      	movs	r2, #0
 801b508:	9904      	ldr	r1, [sp, #16]
 801b50a:	428b      	cmp	r3, r1
 801b50c:	da65      	bge.n	801b5da <__kernel_rem_pio2+0x35a>
 801b50e:	2a00      	cmp	r2, #0
 801b510:	d07b      	beq.n	801b60a <__kernel_rem_pio2+0x38a>
 801b512:	ab0c      	add	r3, sp, #48	; 0x30
 801b514:	f1aa 0a18 	sub.w	sl, sl, #24
 801b518:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801b51c:	2b00      	cmp	r3, #0
 801b51e:	f000 80a0 	beq.w	801b662 <__kernel_rem_pio2+0x3e2>
 801b522:	ed9f 0b21 	vldr	d0, [pc, #132]	; 801b5a8 <__kernel_rem_pio2+0x328>
 801b526:	4650      	mov	r0, sl
 801b528:	f000 fcd6 	bl	801bed8 <scalbn>
 801b52c:	4f23      	ldr	r7, [pc, #140]	; (801b5bc <__kernel_rem_pio2+0x33c>)
 801b52e:	ec55 4b10 	vmov	r4, r5, d0
 801b532:	46d8      	mov	r8, fp
 801b534:	2600      	movs	r6, #0
 801b536:	f1b8 0f00 	cmp.w	r8, #0
 801b53a:	f280 80cf 	bge.w	801b6dc <__kernel_rem_pio2+0x45c>
 801b53e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 801b5a0 <__kernel_rem_pio2+0x320>
 801b542:	465f      	mov	r7, fp
 801b544:	f04f 0800 	mov.w	r8, #0
 801b548:	2f00      	cmp	r7, #0
 801b54a:	f2c0 80fd 	blt.w	801b748 <__kernel_rem_pio2+0x4c8>
 801b54e:	ab70      	add	r3, sp, #448	; 0x1c0
 801b550:	f8df a074 	ldr.w	sl, [pc, #116]	; 801b5c8 <__kernel_rem_pio2+0x348>
 801b554:	ec55 4b18 	vmov	r4, r5, d8
 801b558:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 801b55c:	2600      	movs	r6, #0
 801b55e:	e0e5      	b.n	801b72c <__kernel_rem_pio2+0x4ac>
 801b560:	2302      	movs	r3, #2
 801b562:	9302      	str	r3, [sp, #8]
 801b564:	e75c      	b.n	801b420 <__kernel_rem_pio2+0x1a0>
 801b566:	f8db 3000 	ldr.w	r3, [fp]
 801b56a:	b955      	cbnz	r5, 801b582 <__kernel_rem_pio2+0x302>
 801b56c:	b123      	cbz	r3, 801b578 <__kernel_rem_pio2+0x2f8>
 801b56e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801b572:	f8cb 3000 	str.w	r3, [fp]
 801b576:	2301      	movs	r3, #1
 801b578:	3201      	adds	r2, #1
 801b57a:	f10b 0b04 	add.w	fp, fp, #4
 801b57e:	461d      	mov	r5, r3
 801b580:	e755      	b.n	801b42e <__kernel_rem_pio2+0x1ae>
 801b582:	1acb      	subs	r3, r1, r3
 801b584:	f8cb 3000 	str.w	r3, [fp]
 801b588:	462b      	mov	r3, r5
 801b58a:	e7f5      	b.n	801b578 <__kernel_rem_pio2+0x2f8>
 801b58c:	1e62      	subs	r2, r4, #1
 801b58e:	ab0c      	add	r3, sp, #48	; 0x30
 801b590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b594:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801b598:	a90c      	add	r1, sp, #48	; 0x30
 801b59a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801b59e:	e754      	b.n	801b44a <__kernel_rem_pio2+0x1ca>
	...
 801b5ac:	3ff00000 	.word	0x3ff00000
 801b5b0:	0801c998 	.word	0x0801c998
 801b5b4:	40200000 	.word	0x40200000
 801b5b8:	3ff00000 	.word	0x3ff00000
 801b5bc:	3e700000 	.word	0x3e700000
 801b5c0:	41700000 	.word	0x41700000
 801b5c4:	3fe00000 	.word	0x3fe00000
 801b5c8:	0801c958 	.word	0x0801c958
 801b5cc:	1e62      	subs	r2, r4, #1
 801b5ce:	ab0c      	add	r3, sp, #48	; 0x30
 801b5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b5d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801b5d8:	e7de      	b.n	801b598 <__kernel_rem_pio2+0x318>
 801b5da:	a90c      	add	r1, sp, #48	; 0x30
 801b5dc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801b5e0:	3b01      	subs	r3, #1
 801b5e2:	430a      	orrs	r2, r1
 801b5e4:	e790      	b.n	801b508 <__kernel_rem_pio2+0x288>
 801b5e6:	3301      	adds	r3, #1
 801b5e8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801b5ec:	2900      	cmp	r1, #0
 801b5ee:	d0fa      	beq.n	801b5e6 <__kernel_rem_pio2+0x366>
 801b5f0:	9a08      	ldr	r2, [sp, #32]
 801b5f2:	18e3      	adds	r3, r4, r3
 801b5f4:	18a6      	adds	r6, r4, r2
 801b5f6:	aa20      	add	r2, sp, #128	; 0x80
 801b5f8:	1c65      	adds	r5, r4, #1
 801b5fa:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801b5fe:	9302      	str	r3, [sp, #8]
 801b600:	9b02      	ldr	r3, [sp, #8]
 801b602:	42ab      	cmp	r3, r5
 801b604:	da04      	bge.n	801b610 <__kernel_rem_pio2+0x390>
 801b606:	461c      	mov	r4, r3
 801b608:	e6b5      	b.n	801b376 <__kernel_rem_pio2+0xf6>
 801b60a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b60c:	2301      	movs	r3, #1
 801b60e:	e7eb      	b.n	801b5e8 <__kernel_rem_pio2+0x368>
 801b610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b616:	f7e4 ff85 	bl	8000524 <__aeabi_i2d>
 801b61a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b620:	46b3      	mov	fp, r6
 801b622:	461c      	mov	r4, r3
 801b624:	2700      	movs	r7, #0
 801b626:	f04f 0800 	mov.w	r8, #0
 801b62a:	f04f 0900 	mov.w	r9, #0
 801b62e:	9b06      	ldr	r3, [sp, #24]
 801b630:	429f      	cmp	r7, r3
 801b632:	dd06      	ble.n	801b642 <__kernel_rem_pio2+0x3c2>
 801b634:	ab70      	add	r3, sp, #448	; 0x1c0
 801b636:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801b63a:	e9c3 8900 	strd	r8, r9, [r3]
 801b63e:	3501      	adds	r5, #1
 801b640:	e7de      	b.n	801b600 <__kernel_rem_pio2+0x380>
 801b642:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801b646:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801b64a:	f7e4 ffd5 	bl	80005f8 <__aeabi_dmul>
 801b64e:	4602      	mov	r2, r0
 801b650:	460b      	mov	r3, r1
 801b652:	4640      	mov	r0, r8
 801b654:	4649      	mov	r1, r9
 801b656:	f7e4 fe19 	bl	800028c <__adddf3>
 801b65a:	3701      	adds	r7, #1
 801b65c:	4680      	mov	r8, r0
 801b65e:	4689      	mov	r9, r1
 801b660:	e7e5      	b.n	801b62e <__kernel_rem_pio2+0x3ae>
 801b662:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b666:	e754      	b.n	801b512 <__kernel_rem_pio2+0x292>
 801b668:	ec47 6b10 	vmov	d0, r6, r7
 801b66c:	f1ca 0000 	rsb	r0, sl, #0
 801b670:	f000 fc32 	bl	801bed8 <scalbn>
 801b674:	ec57 6b10 	vmov	r6, r7, d0
 801b678:	4b9f      	ldr	r3, [pc, #636]	; (801b8f8 <__kernel_rem_pio2+0x678>)
 801b67a:	ee10 0a10 	vmov	r0, s0
 801b67e:	2200      	movs	r2, #0
 801b680:	4639      	mov	r1, r7
 801b682:	f7e5 fa3f 	bl	8000b04 <__aeabi_dcmpge>
 801b686:	b300      	cbz	r0, 801b6ca <__kernel_rem_pio2+0x44a>
 801b688:	4b9c      	ldr	r3, [pc, #624]	; (801b8fc <__kernel_rem_pio2+0x67c>)
 801b68a:	2200      	movs	r2, #0
 801b68c:	4630      	mov	r0, r6
 801b68e:	4639      	mov	r1, r7
 801b690:	f7e4 ffb2 	bl	80005f8 <__aeabi_dmul>
 801b694:	f7e5 fa60 	bl	8000b58 <__aeabi_d2iz>
 801b698:	4605      	mov	r5, r0
 801b69a:	f7e4 ff43 	bl	8000524 <__aeabi_i2d>
 801b69e:	4b96      	ldr	r3, [pc, #600]	; (801b8f8 <__kernel_rem_pio2+0x678>)
 801b6a0:	2200      	movs	r2, #0
 801b6a2:	f7e4 ffa9 	bl	80005f8 <__aeabi_dmul>
 801b6a6:	460b      	mov	r3, r1
 801b6a8:	4602      	mov	r2, r0
 801b6aa:	4639      	mov	r1, r7
 801b6ac:	4630      	mov	r0, r6
 801b6ae:	f7e4 fdeb 	bl	8000288 <__aeabi_dsub>
 801b6b2:	f7e5 fa51 	bl	8000b58 <__aeabi_d2iz>
 801b6b6:	f104 0b01 	add.w	fp, r4, #1
 801b6ba:	ab0c      	add	r3, sp, #48	; 0x30
 801b6bc:	f10a 0a18 	add.w	sl, sl, #24
 801b6c0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801b6c4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 801b6c8:	e72b      	b.n	801b522 <__kernel_rem_pio2+0x2a2>
 801b6ca:	4630      	mov	r0, r6
 801b6cc:	4639      	mov	r1, r7
 801b6ce:	f7e5 fa43 	bl	8000b58 <__aeabi_d2iz>
 801b6d2:	ab0c      	add	r3, sp, #48	; 0x30
 801b6d4:	46a3      	mov	fp, r4
 801b6d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801b6da:	e722      	b.n	801b522 <__kernel_rem_pio2+0x2a2>
 801b6dc:	ab70      	add	r3, sp, #448	; 0x1c0
 801b6de:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 801b6e2:	ab0c      	add	r3, sp, #48	; 0x30
 801b6e4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801b6e8:	f7e4 ff1c 	bl	8000524 <__aeabi_i2d>
 801b6ec:	4622      	mov	r2, r4
 801b6ee:	462b      	mov	r3, r5
 801b6f0:	f7e4 ff82 	bl	80005f8 <__aeabi_dmul>
 801b6f4:	4632      	mov	r2, r6
 801b6f6:	e9c9 0100 	strd	r0, r1, [r9]
 801b6fa:	463b      	mov	r3, r7
 801b6fc:	4620      	mov	r0, r4
 801b6fe:	4629      	mov	r1, r5
 801b700:	f7e4 ff7a 	bl	80005f8 <__aeabi_dmul>
 801b704:	f108 38ff 	add.w	r8, r8, #4294967295
 801b708:	4604      	mov	r4, r0
 801b70a:	460d      	mov	r5, r1
 801b70c:	e713      	b.n	801b536 <__kernel_rem_pio2+0x2b6>
 801b70e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801b712:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 801b716:	f7e4 ff6f 	bl	80005f8 <__aeabi_dmul>
 801b71a:	4602      	mov	r2, r0
 801b71c:	460b      	mov	r3, r1
 801b71e:	4620      	mov	r0, r4
 801b720:	4629      	mov	r1, r5
 801b722:	f7e4 fdb3 	bl	800028c <__adddf3>
 801b726:	3601      	adds	r6, #1
 801b728:	4604      	mov	r4, r0
 801b72a:	460d      	mov	r5, r1
 801b72c:	9b04      	ldr	r3, [sp, #16]
 801b72e:	429e      	cmp	r6, r3
 801b730:	dc01      	bgt.n	801b736 <__kernel_rem_pio2+0x4b6>
 801b732:	45b0      	cmp	r8, r6
 801b734:	daeb      	bge.n	801b70e <__kernel_rem_pio2+0x48e>
 801b736:	ab48      	add	r3, sp, #288	; 0x120
 801b738:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b73c:	e9c3 4500 	strd	r4, r5, [r3]
 801b740:	3f01      	subs	r7, #1
 801b742:	f108 0801 	add.w	r8, r8, #1
 801b746:	e6ff      	b.n	801b548 <__kernel_rem_pio2+0x2c8>
 801b748:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801b74a:	2b02      	cmp	r3, #2
 801b74c:	dc0b      	bgt.n	801b766 <__kernel_rem_pio2+0x4e6>
 801b74e:	2b00      	cmp	r3, #0
 801b750:	dc6e      	bgt.n	801b830 <__kernel_rem_pio2+0x5b0>
 801b752:	d045      	beq.n	801b7e0 <__kernel_rem_pio2+0x560>
 801b754:	9b07      	ldr	r3, [sp, #28]
 801b756:	f003 0007 	and.w	r0, r3, #7
 801b75a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801b75e:	ecbd 8b02 	vpop	{d8}
 801b762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b766:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801b768:	2b03      	cmp	r3, #3
 801b76a:	d1f3      	bne.n	801b754 <__kernel_rem_pio2+0x4d4>
 801b76c:	ab48      	add	r3, sp, #288	; 0x120
 801b76e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 801b772:	46d0      	mov	r8, sl
 801b774:	46d9      	mov	r9, fp
 801b776:	f1b9 0f00 	cmp.w	r9, #0
 801b77a:	f1a8 0808 	sub.w	r8, r8, #8
 801b77e:	dc64      	bgt.n	801b84a <__kernel_rem_pio2+0x5ca>
 801b780:	465c      	mov	r4, fp
 801b782:	2c01      	cmp	r4, #1
 801b784:	f1aa 0a08 	sub.w	sl, sl, #8
 801b788:	dc7e      	bgt.n	801b888 <__kernel_rem_pio2+0x608>
 801b78a:	2000      	movs	r0, #0
 801b78c:	2100      	movs	r1, #0
 801b78e:	f1bb 0f01 	cmp.w	fp, #1
 801b792:	f300 8097 	bgt.w	801b8c4 <__kernel_rem_pio2+0x644>
 801b796:	9b02      	ldr	r3, [sp, #8]
 801b798:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 801b79c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	f040 8099 	bne.w	801b8d8 <__kernel_rem_pio2+0x658>
 801b7a6:	9b01      	ldr	r3, [sp, #4]
 801b7a8:	e9c3 5600 	strd	r5, r6, [r3]
 801b7ac:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801b7b0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801b7b4:	e7ce      	b.n	801b754 <__kernel_rem_pio2+0x4d4>
 801b7b6:	ab48      	add	r3, sp, #288	; 0x120
 801b7b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7c0:	f7e4 fd64 	bl	800028c <__adddf3>
 801b7c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b7c8:	f1bb 0f00 	cmp.w	fp, #0
 801b7cc:	daf3      	bge.n	801b7b6 <__kernel_rem_pio2+0x536>
 801b7ce:	9b02      	ldr	r3, [sp, #8]
 801b7d0:	b113      	cbz	r3, 801b7d8 <__kernel_rem_pio2+0x558>
 801b7d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b7d6:	4619      	mov	r1, r3
 801b7d8:	9b01      	ldr	r3, [sp, #4]
 801b7da:	e9c3 0100 	strd	r0, r1, [r3]
 801b7de:	e7b9      	b.n	801b754 <__kernel_rem_pio2+0x4d4>
 801b7e0:	2000      	movs	r0, #0
 801b7e2:	2100      	movs	r1, #0
 801b7e4:	e7f0      	b.n	801b7c8 <__kernel_rem_pio2+0x548>
 801b7e6:	ab48      	add	r3, sp, #288	; 0x120
 801b7e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7f0:	f7e4 fd4c 	bl	800028c <__adddf3>
 801b7f4:	3c01      	subs	r4, #1
 801b7f6:	2c00      	cmp	r4, #0
 801b7f8:	daf5      	bge.n	801b7e6 <__kernel_rem_pio2+0x566>
 801b7fa:	9b02      	ldr	r3, [sp, #8]
 801b7fc:	b1e3      	cbz	r3, 801b838 <__kernel_rem_pio2+0x5b8>
 801b7fe:	4602      	mov	r2, r0
 801b800:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b804:	9c01      	ldr	r4, [sp, #4]
 801b806:	e9c4 2300 	strd	r2, r3, [r4]
 801b80a:	4602      	mov	r2, r0
 801b80c:	460b      	mov	r3, r1
 801b80e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801b812:	f7e4 fd39 	bl	8000288 <__aeabi_dsub>
 801b816:	ad4a      	add	r5, sp, #296	; 0x128
 801b818:	2401      	movs	r4, #1
 801b81a:	45a3      	cmp	fp, r4
 801b81c:	da0f      	bge.n	801b83e <__kernel_rem_pio2+0x5be>
 801b81e:	9b02      	ldr	r3, [sp, #8]
 801b820:	b113      	cbz	r3, 801b828 <__kernel_rem_pio2+0x5a8>
 801b822:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b826:	4619      	mov	r1, r3
 801b828:	9b01      	ldr	r3, [sp, #4]
 801b82a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801b82e:	e791      	b.n	801b754 <__kernel_rem_pio2+0x4d4>
 801b830:	465c      	mov	r4, fp
 801b832:	2000      	movs	r0, #0
 801b834:	2100      	movs	r1, #0
 801b836:	e7de      	b.n	801b7f6 <__kernel_rem_pio2+0x576>
 801b838:	4602      	mov	r2, r0
 801b83a:	460b      	mov	r3, r1
 801b83c:	e7e2      	b.n	801b804 <__kernel_rem_pio2+0x584>
 801b83e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801b842:	f7e4 fd23 	bl	800028c <__adddf3>
 801b846:	3401      	adds	r4, #1
 801b848:	e7e7      	b.n	801b81a <__kernel_rem_pio2+0x59a>
 801b84a:	e9d8 4500 	ldrd	r4, r5, [r8]
 801b84e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801b852:	4620      	mov	r0, r4
 801b854:	4632      	mov	r2, r6
 801b856:	463b      	mov	r3, r7
 801b858:	4629      	mov	r1, r5
 801b85a:	f7e4 fd17 	bl	800028c <__adddf3>
 801b85e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b862:	4602      	mov	r2, r0
 801b864:	460b      	mov	r3, r1
 801b866:	4620      	mov	r0, r4
 801b868:	4629      	mov	r1, r5
 801b86a:	f7e4 fd0d 	bl	8000288 <__aeabi_dsub>
 801b86e:	4632      	mov	r2, r6
 801b870:	463b      	mov	r3, r7
 801b872:	f7e4 fd0b 	bl	800028c <__adddf3>
 801b876:	ed9d 7b04 	vldr	d7, [sp, #16]
 801b87a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 801b87e:	ed88 7b00 	vstr	d7, [r8]
 801b882:	f109 39ff 	add.w	r9, r9, #4294967295
 801b886:	e776      	b.n	801b776 <__kernel_rem_pio2+0x4f6>
 801b888:	e9da 8900 	ldrd	r8, r9, [sl]
 801b88c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801b890:	4640      	mov	r0, r8
 801b892:	4632      	mov	r2, r6
 801b894:	463b      	mov	r3, r7
 801b896:	4649      	mov	r1, r9
 801b898:	f7e4 fcf8 	bl	800028c <__adddf3>
 801b89c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b8a0:	4602      	mov	r2, r0
 801b8a2:	460b      	mov	r3, r1
 801b8a4:	4640      	mov	r0, r8
 801b8a6:	4649      	mov	r1, r9
 801b8a8:	f7e4 fcee 	bl	8000288 <__aeabi_dsub>
 801b8ac:	4632      	mov	r2, r6
 801b8ae:	463b      	mov	r3, r7
 801b8b0:	f7e4 fcec 	bl	800028c <__adddf3>
 801b8b4:	ed9d 7b04 	vldr	d7, [sp, #16]
 801b8b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b8bc:	ed8a 7b00 	vstr	d7, [sl]
 801b8c0:	3c01      	subs	r4, #1
 801b8c2:	e75e      	b.n	801b782 <__kernel_rem_pio2+0x502>
 801b8c4:	ab48      	add	r3, sp, #288	; 0x120
 801b8c6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8ce:	f7e4 fcdd 	bl	800028c <__adddf3>
 801b8d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b8d6:	e75a      	b.n	801b78e <__kernel_rem_pio2+0x50e>
 801b8d8:	9b01      	ldr	r3, [sp, #4]
 801b8da:	9a01      	ldr	r2, [sp, #4]
 801b8dc:	601d      	str	r5, [r3, #0]
 801b8de:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801b8e2:	605c      	str	r4, [r3, #4]
 801b8e4:	609f      	str	r7, [r3, #8]
 801b8e6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 801b8ea:	60d3      	str	r3, [r2, #12]
 801b8ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b8f0:	6110      	str	r0, [r2, #16]
 801b8f2:	6153      	str	r3, [r2, #20]
 801b8f4:	e72e      	b.n	801b754 <__kernel_rem_pio2+0x4d4>
 801b8f6:	bf00      	nop
 801b8f8:	41700000 	.word	0x41700000
 801b8fc:	3e700000 	.word	0x3e700000

0801b900 <__kernel_sin>:
 801b900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b904:	ed2d 8b04 	vpush	{d8-d9}
 801b908:	eeb0 8a41 	vmov.f32	s16, s2
 801b90c:	eef0 8a61 	vmov.f32	s17, s3
 801b910:	ec55 4b10 	vmov	r4, r5, d0
 801b914:	b083      	sub	sp, #12
 801b916:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801b91a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801b91e:	9001      	str	r0, [sp, #4]
 801b920:	da06      	bge.n	801b930 <__kernel_sin+0x30>
 801b922:	ee10 0a10 	vmov	r0, s0
 801b926:	4629      	mov	r1, r5
 801b928:	f7e5 f916 	bl	8000b58 <__aeabi_d2iz>
 801b92c:	2800      	cmp	r0, #0
 801b92e:	d051      	beq.n	801b9d4 <__kernel_sin+0xd4>
 801b930:	4622      	mov	r2, r4
 801b932:	462b      	mov	r3, r5
 801b934:	4620      	mov	r0, r4
 801b936:	4629      	mov	r1, r5
 801b938:	f7e4 fe5e 	bl	80005f8 <__aeabi_dmul>
 801b93c:	4682      	mov	sl, r0
 801b93e:	468b      	mov	fp, r1
 801b940:	4602      	mov	r2, r0
 801b942:	460b      	mov	r3, r1
 801b944:	4620      	mov	r0, r4
 801b946:	4629      	mov	r1, r5
 801b948:	f7e4 fe56 	bl	80005f8 <__aeabi_dmul>
 801b94c:	a341      	add	r3, pc, #260	; (adr r3, 801ba54 <__kernel_sin+0x154>)
 801b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b952:	4680      	mov	r8, r0
 801b954:	4689      	mov	r9, r1
 801b956:	4650      	mov	r0, sl
 801b958:	4659      	mov	r1, fp
 801b95a:	f7e4 fe4d 	bl	80005f8 <__aeabi_dmul>
 801b95e:	a33f      	add	r3, pc, #252	; (adr r3, 801ba5c <__kernel_sin+0x15c>)
 801b960:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b964:	f7e4 fc90 	bl	8000288 <__aeabi_dsub>
 801b968:	4652      	mov	r2, sl
 801b96a:	465b      	mov	r3, fp
 801b96c:	f7e4 fe44 	bl	80005f8 <__aeabi_dmul>
 801b970:	a33c      	add	r3, pc, #240	; (adr r3, 801ba64 <__kernel_sin+0x164>)
 801b972:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b976:	f7e4 fc89 	bl	800028c <__adddf3>
 801b97a:	4652      	mov	r2, sl
 801b97c:	465b      	mov	r3, fp
 801b97e:	f7e4 fe3b 	bl	80005f8 <__aeabi_dmul>
 801b982:	a33a      	add	r3, pc, #232	; (adr r3, 801ba6c <__kernel_sin+0x16c>)
 801b984:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b988:	f7e4 fc7e 	bl	8000288 <__aeabi_dsub>
 801b98c:	4652      	mov	r2, sl
 801b98e:	465b      	mov	r3, fp
 801b990:	f7e4 fe32 	bl	80005f8 <__aeabi_dmul>
 801b994:	a337      	add	r3, pc, #220	; (adr r3, 801ba74 <__kernel_sin+0x174>)
 801b996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b99a:	f7e4 fc77 	bl	800028c <__adddf3>
 801b99e:	9b01      	ldr	r3, [sp, #4]
 801b9a0:	4606      	mov	r6, r0
 801b9a2:	460f      	mov	r7, r1
 801b9a4:	b9eb      	cbnz	r3, 801b9e2 <__kernel_sin+0xe2>
 801b9a6:	4602      	mov	r2, r0
 801b9a8:	460b      	mov	r3, r1
 801b9aa:	4650      	mov	r0, sl
 801b9ac:	4659      	mov	r1, fp
 801b9ae:	f7e4 fe23 	bl	80005f8 <__aeabi_dmul>
 801b9b2:	a325      	add	r3, pc, #148	; (adr r3, 801ba48 <__kernel_sin+0x148>)
 801b9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9b8:	f7e4 fc66 	bl	8000288 <__aeabi_dsub>
 801b9bc:	4642      	mov	r2, r8
 801b9be:	464b      	mov	r3, r9
 801b9c0:	f7e4 fe1a 	bl	80005f8 <__aeabi_dmul>
 801b9c4:	4602      	mov	r2, r0
 801b9c6:	460b      	mov	r3, r1
 801b9c8:	4620      	mov	r0, r4
 801b9ca:	4629      	mov	r1, r5
 801b9cc:	f7e4 fc5e 	bl	800028c <__adddf3>
 801b9d0:	4604      	mov	r4, r0
 801b9d2:	460d      	mov	r5, r1
 801b9d4:	ec45 4b10 	vmov	d0, r4, r5
 801b9d8:	b003      	add	sp, #12
 801b9da:	ecbd 8b04 	vpop	{d8-d9}
 801b9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9e2:	4b1b      	ldr	r3, [pc, #108]	; (801ba50 <__kernel_sin+0x150>)
 801b9e4:	ec51 0b18 	vmov	r0, r1, d8
 801b9e8:	2200      	movs	r2, #0
 801b9ea:	f7e4 fe05 	bl	80005f8 <__aeabi_dmul>
 801b9ee:	4632      	mov	r2, r6
 801b9f0:	ec41 0b19 	vmov	d9, r0, r1
 801b9f4:	463b      	mov	r3, r7
 801b9f6:	4640      	mov	r0, r8
 801b9f8:	4649      	mov	r1, r9
 801b9fa:	f7e4 fdfd 	bl	80005f8 <__aeabi_dmul>
 801b9fe:	4602      	mov	r2, r0
 801ba00:	460b      	mov	r3, r1
 801ba02:	ec51 0b19 	vmov	r0, r1, d9
 801ba06:	f7e4 fc3f 	bl	8000288 <__aeabi_dsub>
 801ba0a:	4652      	mov	r2, sl
 801ba0c:	465b      	mov	r3, fp
 801ba0e:	f7e4 fdf3 	bl	80005f8 <__aeabi_dmul>
 801ba12:	ec53 2b18 	vmov	r2, r3, d8
 801ba16:	f7e4 fc37 	bl	8000288 <__aeabi_dsub>
 801ba1a:	a30b      	add	r3, pc, #44	; (adr r3, 801ba48 <__kernel_sin+0x148>)
 801ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba20:	4606      	mov	r6, r0
 801ba22:	460f      	mov	r7, r1
 801ba24:	4640      	mov	r0, r8
 801ba26:	4649      	mov	r1, r9
 801ba28:	f7e4 fde6 	bl	80005f8 <__aeabi_dmul>
 801ba2c:	4602      	mov	r2, r0
 801ba2e:	460b      	mov	r3, r1
 801ba30:	4630      	mov	r0, r6
 801ba32:	4639      	mov	r1, r7
 801ba34:	f7e4 fc2a 	bl	800028c <__adddf3>
 801ba38:	4602      	mov	r2, r0
 801ba3a:	460b      	mov	r3, r1
 801ba3c:	4620      	mov	r0, r4
 801ba3e:	4629      	mov	r1, r5
 801ba40:	f7e4 fc22 	bl	8000288 <__aeabi_dsub>
 801ba44:	e7c4      	b.n	801b9d0 <__kernel_sin+0xd0>
 801ba46:	bf00      	nop
 801ba48:	55555549 	.word	0x55555549
 801ba4c:	3fc55555 	.word	0x3fc55555
 801ba50:	3fe00000 	.word	0x3fe00000
 801ba54:	5acfd57c 	.word	0x5acfd57c
 801ba58:	3de5d93a 	.word	0x3de5d93a
 801ba5c:	8a2b9ceb 	.word	0x8a2b9ceb
 801ba60:	3e5ae5e6 	.word	0x3e5ae5e6
 801ba64:	57b1fe7d 	.word	0x57b1fe7d
 801ba68:	3ec71de3 	.word	0x3ec71de3
 801ba6c:	19c161d5 	.word	0x19c161d5
 801ba70:	3f2a01a0 	.word	0x3f2a01a0
 801ba74:	1110f8a6 	.word	0x1110f8a6
 801ba78:	3f811111 	.word	0x3f811111
 801ba7c:	00000000 	.word	0x00000000

0801ba80 <atan>:
 801ba80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba84:	ec55 4b10 	vmov	r4, r5, d0
 801ba88:	4bc3      	ldr	r3, [pc, #780]	; (801bd98 <atan+0x318>)
 801ba8a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801ba8e:	429e      	cmp	r6, r3
 801ba90:	46ab      	mov	fp, r5
 801ba92:	dd18      	ble.n	801bac6 <atan+0x46>
 801ba94:	4bc1      	ldr	r3, [pc, #772]	; (801bd9c <atan+0x31c>)
 801ba96:	429e      	cmp	r6, r3
 801ba98:	dc01      	bgt.n	801ba9e <atan+0x1e>
 801ba9a:	d109      	bne.n	801bab0 <atan+0x30>
 801ba9c:	b144      	cbz	r4, 801bab0 <atan+0x30>
 801ba9e:	4622      	mov	r2, r4
 801baa0:	462b      	mov	r3, r5
 801baa2:	4620      	mov	r0, r4
 801baa4:	4629      	mov	r1, r5
 801baa6:	f7e4 fbf1 	bl	800028c <__adddf3>
 801baaa:	4604      	mov	r4, r0
 801baac:	460d      	mov	r5, r1
 801baae:	e006      	b.n	801babe <atan+0x3e>
 801bab0:	f1bb 0f00 	cmp.w	fp, #0
 801bab4:	f300 8131 	bgt.w	801bd1a <atan+0x29a>
 801bab8:	a59b      	add	r5, pc, #620	; (adr r5, 801bd28 <atan+0x2a8>)
 801baba:	e9d5 4500 	ldrd	r4, r5, [r5]
 801babe:	ec45 4b10 	vmov	d0, r4, r5
 801bac2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bac6:	4bb6      	ldr	r3, [pc, #728]	; (801bda0 <atan+0x320>)
 801bac8:	429e      	cmp	r6, r3
 801baca:	dc14      	bgt.n	801baf6 <atan+0x76>
 801bacc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801bad0:	429e      	cmp	r6, r3
 801bad2:	dc0d      	bgt.n	801baf0 <atan+0x70>
 801bad4:	a396      	add	r3, pc, #600	; (adr r3, 801bd30 <atan+0x2b0>)
 801bad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bada:	ee10 0a10 	vmov	r0, s0
 801bade:	4629      	mov	r1, r5
 801bae0:	f7e4 fbd4 	bl	800028c <__adddf3>
 801bae4:	4baf      	ldr	r3, [pc, #700]	; (801bda4 <atan+0x324>)
 801bae6:	2200      	movs	r2, #0
 801bae8:	f7e5 f816 	bl	8000b18 <__aeabi_dcmpgt>
 801baec:	2800      	cmp	r0, #0
 801baee:	d1e6      	bne.n	801babe <atan+0x3e>
 801baf0:	f04f 3aff 	mov.w	sl, #4294967295
 801baf4:	e02b      	b.n	801bb4e <atan+0xce>
 801baf6:	f000 f963 	bl	801bdc0 <fabs>
 801bafa:	4bab      	ldr	r3, [pc, #684]	; (801bda8 <atan+0x328>)
 801bafc:	429e      	cmp	r6, r3
 801bafe:	ec55 4b10 	vmov	r4, r5, d0
 801bb02:	f300 80bf 	bgt.w	801bc84 <atan+0x204>
 801bb06:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801bb0a:	429e      	cmp	r6, r3
 801bb0c:	f300 80a0 	bgt.w	801bc50 <atan+0x1d0>
 801bb10:	ee10 2a10 	vmov	r2, s0
 801bb14:	ee10 0a10 	vmov	r0, s0
 801bb18:	462b      	mov	r3, r5
 801bb1a:	4629      	mov	r1, r5
 801bb1c:	f7e4 fbb6 	bl	800028c <__adddf3>
 801bb20:	4ba0      	ldr	r3, [pc, #640]	; (801bda4 <atan+0x324>)
 801bb22:	2200      	movs	r2, #0
 801bb24:	f7e4 fbb0 	bl	8000288 <__aeabi_dsub>
 801bb28:	2200      	movs	r2, #0
 801bb2a:	4606      	mov	r6, r0
 801bb2c:	460f      	mov	r7, r1
 801bb2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801bb32:	4620      	mov	r0, r4
 801bb34:	4629      	mov	r1, r5
 801bb36:	f7e4 fba9 	bl	800028c <__adddf3>
 801bb3a:	4602      	mov	r2, r0
 801bb3c:	460b      	mov	r3, r1
 801bb3e:	4630      	mov	r0, r6
 801bb40:	4639      	mov	r1, r7
 801bb42:	f7e4 fe83 	bl	800084c <__aeabi_ddiv>
 801bb46:	f04f 0a00 	mov.w	sl, #0
 801bb4a:	4604      	mov	r4, r0
 801bb4c:	460d      	mov	r5, r1
 801bb4e:	4622      	mov	r2, r4
 801bb50:	462b      	mov	r3, r5
 801bb52:	4620      	mov	r0, r4
 801bb54:	4629      	mov	r1, r5
 801bb56:	f7e4 fd4f 	bl	80005f8 <__aeabi_dmul>
 801bb5a:	4602      	mov	r2, r0
 801bb5c:	460b      	mov	r3, r1
 801bb5e:	4680      	mov	r8, r0
 801bb60:	4689      	mov	r9, r1
 801bb62:	f7e4 fd49 	bl	80005f8 <__aeabi_dmul>
 801bb66:	a374      	add	r3, pc, #464	; (adr r3, 801bd38 <atan+0x2b8>)
 801bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb6c:	4606      	mov	r6, r0
 801bb6e:	460f      	mov	r7, r1
 801bb70:	f7e4 fd42 	bl	80005f8 <__aeabi_dmul>
 801bb74:	a372      	add	r3, pc, #456	; (adr r3, 801bd40 <atan+0x2c0>)
 801bb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb7a:	f7e4 fb87 	bl	800028c <__adddf3>
 801bb7e:	4632      	mov	r2, r6
 801bb80:	463b      	mov	r3, r7
 801bb82:	f7e4 fd39 	bl	80005f8 <__aeabi_dmul>
 801bb86:	a370      	add	r3, pc, #448	; (adr r3, 801bd48 <atan+0x2c8>)
 801bb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb8c:	f7e4 fb7e 	bl	800028c <__adddf3>
 801bb90:	4632      	mov	r2, r6
 801bb92:	463b      	mov	r3, r7
 801bb94:	f7e4 fd30 	bl	80005f8 <__aeabi_dmul>
 801bb98:	a36d      	add	r3, pc, #436	; (adr r3, 801bd50 <atan+0x2d0>)
 801bb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb9e:	f7e4 fb75 	bl	800028c <__adddf3>
 801bba2:	4632      	mov	r2, r6
 801bba4:	463b      	mov	r3, r7
 801bba6:	f7e4 fd27 	bl	80005f8 <__aeabi_dmul>
 801bbaa:	a36b      	add	r3, pc, #428	; (adr r3, 801bd58 <atan+0x2d8>)
 801bbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbb0:	f7e4 fb6c 	bl	800028c <__adddf3>
 801bbb4:	4632      	mov	r2, r6
 801bbb6:	463b      	mov	r3, r7
 801bbb8:	f7e4 fd1e 	bl	80005f8 <__aeabi_dmul>
 801bbbc:	a368      	add	r3, pc, #416	; (adr r3, 801bd60 <atan+0x2e0>)
 801bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbc2:	f7e4 fb63 	bl	800028c <__adddf3>
 801bbc6:	4642      	mov	r2, r8
 801bbc8:	464b      	mov	r3, r9
 801bbca:	f7e4 fd15 	bl	80005f8 <__aeabi_dmul>
 801bbce:	a366      	add	r3, pc, #408	; (adr r3, 801bd68 <atan+0x2e8>)
 801bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbd4:	4680      	mov	r8, r0
 801bbd6:	4689      	mov	r9, r1
 801bbd8:	4630      	mov	r0, r6
 801bbda:	4639      	mov	r1, r7
 801bbdc:	f7e4 fd0c 	bl	80005f8 <__aeabi_dmul>
 801bbe0:	a363      	add	r3, pc, #396	; (adr r3, 801bd70 <atan+0x2f0>)
 801bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbe6:	f7e4 fb4f 	bl	8000288 <__aeabi_dsub>
 801bbea:	4632      	mov	r2, r6
 801bbec:	463b      	mov	r3, r7
 801bbee:	f7e4 fd03 	bl	80005f8 <__aeabi_dmul>
 801bbf2:	a361      	add	r3, pc, #388	; (adr r3, 801bd78 <atan+0x2f8>)
 801bbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbf8:	f7e4 fb46 	bl	8000288 <__aeabi_dsub>
 801bbfc:	4632      	mov	r2, r6
 801bbfe:	463b      	mov	r3, r7
 801bc00:	f7e4 fcfa 	bl	80005f8 <__aeabi_dmul>
 801bc04:	a35e      	add	r3, pc, #376	; (adr r3, 801bd80 <atan+0x300>)
 801bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc0a:	f7e4 fb3d 	bl	8000288 <__aeabi_dsub>
 801bc0e:	4632      	mov	r2, r6
 801bc10:	463b      	mov	r3, r7
 801bc12:	f7e4 fcf1 	bl	80005f8 <__aeabi_dmul>
 801bc16:	a35c      	add	r3, pc, #368	; (adr r3, 801bd88 <atan+0x308>)
 801bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc1c:	f7e4 fb34 	bl	8000288 <__aeabi_dsub>
 801bc20:	4632      	mov	r2, r6
 801bc22:	463b      	mov	r3, r7
 801bc24:	f7e4 fce8 	bl	80005f8 <__aeabi_dmul>
 801bc28:	4602      	mov	r2, r0
 801bc2a:	460b      	mov	r3, r1
 801bc2c:	4640      	mov	r0, r8
 801bc2e:	4649      	mov	r1, r9
 801bc30:	f7e4 fb2c 	bl	800028c <__adddf3>
 801bc34:	4622      	mov	r2, r4
 801bc36:	462b      	mov	r3, r5
 801bc38:	f7e4 fcde 	bl	80005f8 <__aeabi_dmul>
 801bc3c:	f1ba 3fff 	cmp.w	sl, #4294967295
 801bc40:	4602      	mov	r2, r0
 801bc42:	460b      	mov	r3, r1
 801bc44:	d14b      	bne.n	801bcde <atan+0x25e>
 801bc46:	4620      	mov	r0, r4
 801bc48:	4629      	mov	r1, r5
 801bc4a:	f7e4 fb1d 	bl	8000288 <__aeabi_dsub>
 801bc4e:	e72c      	b.n	801baaa <atan+0x2a>
 801bc50:	ee10 0a10 	vmov	r0, s0
 801bc54:	4b53      	ldr	r3, [pc, #332]	; (801bda4 <atan+0x324>)
 801bc56:	2200      	movs	r2, #0
 801bc58:	4629      	mov	r1, r5
 801bc5a:	f7e4 fb15 	bl	8000288 <__aeabi_dsub>
 801bc5e:	4b51      	ldr	r3, [pc, #324]	; (801bda4 <atan+0x324>)
 801bc60:	4606      	mov	r6, r0
 801bc62:	460f      	mov	r7, r1
 801bc64:	2200      	movs	r2, #0
 801bc66:	4620      	mov	r0, r4
 801bc68:	4629      	mov	r1, r5
 801bc6a:	f7e4 fb0f 	bl	800028c <__adddf3>
 801bc6e:	4602      	mov	r2, r0
 801bc70:	460b      	mov	r3, r1
 801bc72:	4630      	mov	r0, r6
 801bc74:	4639      	mov	r1, r7
 801bc76:	f7e4 fde9 	bl	800084c <__aeabi_ddiv>
 801bc7a:	f04f 0a01 	mov.w	sl, #1
 801bc7e:	4604      	mov	r4, r0
 801bc80:	460d      	mov	r5, r1
 801bc82:	e764      	b.n	801bb4e <atan+0xce>
 801bc84:	4b49      	ldr	r3, [pc, #292]	; (801bdac <atan+0x32c>)
 801bc86:	429e      	cmp	r6, r3
 801bc88:	da1d      	bge.n	801bcc6 <atan+0x246>
 801bc8a:	ee10 0a10 	vmov	r0, s0
 801bc8e:	4b48      	ldr	r3, [pc, #288]	; (801bdb0 <atan+0x330>)
 801bc90:	2200      	movs	r2, #0
 801bc92:	4629      	mov	r1, r5
 801bc94:	f7e4 faf8 	bl	8000288 <__aeabi_dsub>
 801bc98:	4b45      	ldr	r3, [pc, #276]	; (801bdb0 <atan+0x330>)
 801bc9a:	4606      	mov	r6, r0
 801bc9c:	460f      	mov	r7, r1
 801bc9e:	2200      	movs	r2, #0
 801bca0:	4620      	mov	r0, r4
 801bca2:	4629      	mov	r1, r5
 801bca4:	f7e4 fca8 	bl	80005f8 <__aeabi_dmul>
 801bca8:	4b3e      	ldr	r3, [pc, #248]	; (801bda4 <atan+0x324>)
 801bcaa:	2200      	movs	r2, #0
 801bcac:	f7e4 faee 	bl	800028c <__adddf3>
 801bcb0:	4602      	mov	r2, r0
 801bcb2:	460b      	mov	r3, r1
 801bcb4:	4630      	mov	r0, r6
 801bcb6:	4639      	mov	r1, r7
 801bcb8:	f7e4 fdc8 	bl	800084c <__aeabi_ddiv>
 801bcbc:	f04f 0a02 	mov.w	sl, #2
 801bcc0:	4604      	mov	r4, r0
 801bcc2:	460d      	mov	r5, r1
 801bcc4:	e743      	b.n	801bb4e <atan+0xce>
 801bcc6:	462b      	mov	r3, r5
 801bcc8:	ee10 2a10 	vmov	r2, s0
 801bccc:	4939      	ldr	r1, [pc, #228]	; (801bdb4 <atan+0x334>)
 801bcce:	2000      	movs	r0, #0
 801bcd0:	f7e4 fdbc 	bl	800084c <__aeabi_ddiv>
 801bcd4:	f04f 0a03 	mov.w	sl, #3
 801bcd8:	4604      	mov	r4, r0
 801bcda:	460d      	mov	r5, r1
 801bcdc:	e737      	b.n	801bb4e <atan+0xce>
 801bcde:	4b36      	ldr	r3, [pc, #216]	; (801bdb8 <atan+0x338>)
 801bce0:	4e36      	ldr	r6, [pc, #216]	; (801bdbc <atan+0x33c>)
 801bce2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801bce6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801bcea:	e9da 2300 	ldrd	r2, r3, [sl]
 801bcee:	f7e4 facb 	bl	8000288 <__aeabi_dsub>
 801bcf2:	4622      	mov	r2, r4
 801bcf4:	462b      	mov	r3, r5
 801bcf6:	f7e4 fac7 	bl	8000288 <__aeabi_dsub>
 801bcfa:	4602      	mov	r2, r0
 801bcfc:	460b      	mov	r3, r1
 801bcfe:	e9d6 0100 	ldrd	r0, r1, [r6]
 801bd02:	f7e4 fac1 	bl	8000288 <__aeabi_dsub>
 801bd06:	f1bb 0f00 	cmp.w	fp, #0
 801bd0a:	4604      	mov	r4, r0
 801bd0c:	460d      	mov	r5, r1
 801bd0e:	f6bf aed6 	bge.w	801babe <atan+0x3e>
 801bd12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bd16:	461d      	mov	r5, r3
 801bd18:	e6d1      	b.n	801babe <atan+0x3e>
 801bd1a:	a51d      	add	r5, pc, #116	; (adr r5, 801bd90 <atan+0x310>)
 801bd1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 801bd20:	e6cd      	b.n	801babe <atan+0x3e>
 801bd22:	bf00      	nop
 801bd24:	f3af 8000 	nop.w
 801bd28:	54442d18 	.word	0x54442d18
 801bd2c:	bff921fb 	.word	0xbff921fb
 801bd30:	8800759c 	.word	0x8800759c
 801bd34:	7e37e43c 	.word	0x7e37e43c
 801bd38:	e322da11 	.word	0xe322da11
 801bd3c:	3f90ad3a 	.word	0x3f90ad3a
 801bd40:	24760deb 	.word	0x24760deb
 801bd44:	3fa97b4b 	.word	0x3fa97b4b
 801bd48:	a0d03d51 	.word	0xa0d03d51
 801bd4c:	3fb10d66 	.word	0x3fb10d66
 801bd50:	c54c206e 	.word	0xc54c206e
 801bd54:	3fb745cd 	.word	0x3fb745cd
 801bd58:	920083ff 	.word	0x920083ff
 801bd5c:	3fc24924 	.word	0x3fc24924
 801bd60:	5555550d 	.word	0x5555550d
 801bd64:	3fd55555 	.word	0x3fd55555
 801bd68:	2c6a6c2f 	.word	0x2c6a6c2f
 801bd6c:	bfa2b444 	.word	0xbfa2b444
 801bd70:	52defd9a 	.word	0x52defd9a
 801bd74:	3fadde2d 	.word	0x3fadde2d
 801bd78:	af749a6d 	.word	0xaf749a6d
 801bd7c:	3fb3b0f2 	.word	0x3fb3b0f2
 801bd80:	fe231671 	.word	0xfe231671
 801bd84:	3fbc71c6 	.word	0x3fbc71c6
 801bd88:	9998ebc4 	.word	0x9998ebc4
 801bd8c:	3fc99999 	.word	0x3fc99999
 801bd90:	54442d18 	.word	0x54442d18
 801bd94:	3ff921fb 	.word	0x3ff921fb
 801bd98:	440fffff 	.word	0x440fffff
 801bd9c:	7ff00000 	.word	0x7ff00000
 801bda0:	3fdbffff 	.word	0x3fdbffff
 801bda4:	3ff00000 	.word	0x3ff00000
 801bda8:	3ff2ffff 	.word	0x3ff2ffff
 801bdac:	40038000 	.word	0x40038000
 801bdb0:	3ff80000 	.word	0x3ff80000
 801bdb4:	bff00000 	.word	0xbff00000
 801bdb8:	0801c9c8 	.word	0x0801c9c8
 801bdbc:	0801c9a8 	.word	0x0801c9a8

0801bdc0 <fabs>:
 801bdc0:	ec51 0b10 	vmov	r0, r1, d0
 801bdc4:	ee10 2a10 	vmov	r2, s0
 801bdc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801bdcc:	ec43 2b10 	vmov	d0, r2, r3
 801bdd0:	4770      	bx	lr
 801bdd2:	0000      	movs	r0, r0
 801bdd4:	0000      	movs	r0, r0
	...

0801bdd8 <floor>:
 801bdd8:	ec51 0b10 	vmov	r0, r1, d0
 801bddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bde0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801bde4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801bde8:	2e13      	cmp	r6, #19
 801bdea:	ee10 5a10 	vmov	r5, s0
 801bdee:	ee10 8a10 	vmov	r8, s0
 801bdf2:	460c      	mov	r4, r1
 801bdf4:	dc32      	bgt.n	801be5c <floor+0x84>
 801bdf6:	2e00      	cmp	r6, #0
 801bdf8:	da14      	bge.n	801be24 <floor+0x4c>
 801bdfa:	a333      	add	r3, pc, #204	; (adr r3, 801bec8 <floor+0xf0>)
 801bdfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be00:	f7e4 fa44 	bl	800028c <__adddf3>
 801be04:	2200      	movs	r2, #0
 801be06:	2300      	movs	r3, #0
 801be08:	f7e4 fe86 	bl	8000b18 <__aeabi_dcmpgt>
 801be0c:	b138      	cbz	r0, 801be1e <floor+0x46>
 801be0e:	2c00      	cmp	r4, #0
 801be10:	da57      	bge.n	801bec2 <floor+0xea>
 801be12:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801be16:	431d      	orrs	r5, r3
 801be18:	d001      	beq.n	801be1e <floor+0x46>
 801be1a:	4c2d      	ldr	r4, [pc, #180]	; (801bed0 <floor+0xf8>)
 801be1c:	2500      	movs	r5, #0
 801be1e:	4621      	mov	r1, r4
 801be20:	4628      	mov	r0, r5
 801be22:	e025      	b.n	801be70 <floor+0x98>
 801be24:	4f2b      	ldr	r7, [pc, #172]	; (801bed4 <floor+0xfc>)
 801be26:	4137      	asrs	r7, r6
 801be28:	ea01 0307 	and.w	r3, r1, r7
 801be2c:	4303      	orrs	r3, r0
 801be2e:	d01f      	beq.n	801be70 <floor+0x98>
 801be30:	a325      	add	r3, pc, #148	; (adr r3, 801bec8 <floor+0xf0>)
 801be32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be36:	f7e4 fa29 	bl	800028c <__adddf3>
 801be3a:	2200      	movs	r2, #0
 801be3c:	2300      	movs	r3, #0
 801be3e:	f7e4 fe6b 	bl	8000b18 <__aeabi_dcmpgt>
 801be42:	2800      	cmp	r0, #0
 801be44:	d0eb      	beq.n	801be1e <floor+0x46>
 801be46:	2c00      	cmp	r4, #0
 801be48:	bfbe      	ittt	lt
 801be4a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801be4e:	fa43 f606 	asrlt.w	r6, r3, r6
 801be52:	19a4      	addlt	r4, r4, r6
 801be54:	ea24 0407 	bic.w	r4, r4, r7
 801be58:	2500      	movs	r5, #0
 801be5a:	e7e0      	b.n	801be1e <floor+0x46>
 801be5c:	2e33      	cmp	r6, #51	; 0x33
 801be5e:	dd0b      	ble.n	801be78 <floor+0xa0>
 801be60:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801be64:	d104      	bne.n	801be70 <floor+0x98>
 801be66:	ee10 2a10 	vmov	r2, s0
 801be6a:	460b      	mov	r3, r1
 801be6c:	f7e4 fa0e 	bl	800028c <__adddf3>
 801be70:	ec41 0b10 	vmov	d0, r0, r1
 801be74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be78:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801be7c:	f04f 33ff 	mov.w	r3, #4294967295
 801be80:	fa23 f707 	lsr.w	r7, r3, r7
 801be84:	4207      	tst	r7, r0
 801be86:	d0f3      	beq.n	801be70 <floor+0x98>
 801be88:	a30f      	add	r3, pc, #60	; (adr r3, 801bec8 <floor+0xf0>)
 801be8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be8e:	f7e4 f9fd 	bl	800028c <__adddf3>
 801be92:	2200      	movs	r2, #0
 801be94:	2300      	movs	r3, #0
 801be96:	f7e4 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 801be9a:	2800      	cmp	r0, #0
 801be9c:	d0bf      	beq.n	801be1e <floor+0x46>
 801be9e:	2c00      	cmp	r4, #0
 801bea0:	da02      	bge.n	801bea8 <floor+0xd0>
 801bea2:	2e14      	cmp	r6, #20
 801bea4:	d103      	bne.n	801beae <floor+0xd6>
 801bea6:	3401      	adds	r4, #1
 801bea8:	ea25 0507 	bic.w	r5, r5, r7
 801beac:	e7b7      	b.n	801be1e <floor+0x46>
 801beae:	2301      	movs	r3, #1
 801beb0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801beb4:	fa03 f606 	lsl.w	r6, r3, r6
 801beb8:	4435      	add	r5, r6
 801beba:	4545      	cmp	r5, r8
 801bebc:	bf38      	it	cc
 801bebe:	18e4      	addcc	r4, r4, r3
 801bec0:	e7f2      	b.n	801bea8 <floor+0xd0>
 801bec2:	2500      	movs	r5, #0
 801bec4:	462c      	mov	r4, r5
 801bec6:	e7aa      	b.n	801be1e <floor+0x46>
 801bec8:	8800759c 	.word	0x8800759c
 801becc:	7e37e43c 	.word	0x7e37e43c
 801bed0:	bff00000 	.word	0xbff00000
 801bed4:	000fffff 	.word	0x000fffff

0801bed8 <scalbn>:
 801bed8:	b570      	push	{r4, r5, r6, lr}
 801beda:	ec55 4b10 	vmov	r4, r5, d0
 801bede:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801bee2:	4606      	mov	r6, r0
 801bee4:	462b      	mov	r3, r5
 801bee6:	b99a      	cbnz	r2, 801bf10 <scalbn+0x38>
 801bee8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801beec:	4323      	orrs	r3, r4
 801beee:	d036      	beq.n	801bf5e <scalbn+0x86>
 801bef0:	4b39      	ldr	r3, [pc, #228]	; (801bfd8 <scalbn+0x100>)
 801bef2:	4629      	mov	r1, r5
 801bef4:	ee10 0a10 	vmov	r0, s0
 801bef8:	2200      	movs	r2, #0
 801befa:	f7e4 fb7d 	bl	80005f8 <__aeabi_dmul>
 801befe:	4b37      	ldr	r3, [pc, #220]	; (801bfdc <scalbn+0x104>)
 801bf00:	429e      	cmp	r6, r3
 801bf02:	4604      	mov	r4, r0
 801bf04:	460d      	mov	r5, r1
 801bf06:	da10      	bge.n	801bf2a <scalbn+0x52>
 801bf08:	a32b      	add	r3, pc, #172	; (adr r3, 801bfb8 <scalbn+0xe0>)
 801bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf0e:	e03a      	b.n	801bf86 <scalbn+0xae>
 801bf10:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801bf14:	428a      	cmp	r2, r1
 801bf16:	d10c      	bne.n	801bf32 <scalbn+0x5a>
 801bf18:	ee10 2a10 	vmov	r2, s0
 801bf1c:	4620      	mov	r0, r4
 801bf1e:	4629      	mov	r1, r5
 801bf20:	f7e4 f9b4 	bl	800028c <__adddf3>
 801bf24:	4604      	mov	r4, r0
 801bf26:	460d      	mov	r5, r1
 801bf28:	e019      	b.n	801bf5e <scalbn+0x86>
 801bf2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801bf2e:	460b      	mov	r3, r1
 801bf30:	3a36      	subs	r2, #54	; 0x36
 801bf32:	4432      	add	r2, r6
 801bf34:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801bf38:	428a      	cmp	r2, r1
 801bf3a:	dd08      	ble.n	801bf4e <scalbn+0x76>
 801bf3c:	2d00      	cmp	r5, #0
 801bf3e:	a120      	add	r1, pc, #128	; (adr r1, 801bfc0 <scalbn+0xe8>)
 801bf40:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf44:	da1c      	bge.n	801bf80 <scalbn+0xa8>
 801bf46:	a120      	add	r1, pc, #128	; (adr r1, 801bfc8 <scalbn+0xf0>)
 801bf48:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf4c:	e018      	b.n	801bf80 <scalbn+0xa8>
 801bf4e:	2a00      	cmp	r2, #0
 801bf50:	dd08      	ble.n	801bf64 <scalbn+0x8c>
 801bf52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801bf56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801bf5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801bf5e:	ec45 4b10 	vmov	d0, r4, r5
 801bf62:	bd70      	pop	{r4, r5, r6, pc}
 801bf64:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801bf68:	da19      	bge.n	801bf9e <scalbn+0xc6>
 801bf6a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801bf6e:	429e      	cmp	r6, r3
 801bf70:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801bf74:	dd0a      	ble.n	801bf8c <scalbn+0xb4>
 801bf76:	a112      	add	r1, pc, #72	; (adr r1, 801bfc0 <scalbn+0xe8>)
 801bf78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d1e2      	bne.n	801bf46 <scalbn+0x6e>
 801bf80:	a30f      	add	r3, pc, #60	; (adr r3, 801bfc0 <scalbn+0xe8>)
 801bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf86:	f7e4 fb37 	bl	80005f8 <__aeabi_dmul>
 801bf8a:	e7cb      	b.n	801bf24 <scalbn+0x4c>
 801bf8c:	a10a      	add	r1, pc, #40	; (adr r1, 801bfb8 <scalbn+0xe0>)
 801bf8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf92:	2b00      	cmp	r3, #0
 801bf94:	d0b8      	beq.n	801bf08 <scalbn+0x30>
 801bf96:	a10e      	add	r1, pc, #56	; (adr r1, 801bfd0 <scalbn+0xf8>)
 801bf98:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf9c:	e7b4      	b.n	801bf08 <scalbn+0x30>
 801bf9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801bfa2:	3236      	adds	r2, #54	; 0x36
 801bfa4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801bfa8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801bfac:	4620      	mov	r0, r4
 801bfae:	4b0c      	ldr	r3, [pc, #48]	; (801bfe0 <scalbn+0x108>)
 801bfb0:	2200      	movs	r2, #0
 801bfb2:	e7e8      	b.n	801bf86 <scalbn+0xae>
 801bfb4:	f3af 8000 	nop.w
 801bfb8:	c2f8f359 	.word	0xc2f8f359
 801bfbc:	01a56e1f 	.word	0x01a56e1f
 801bfc0:	8800759c 	.word	0x8800759c
 801bfc4:	7e37e43c 	.word	0x7e37e43c
 801bfc8:	8800759c 	.word	0x8800759c
 801bfcc:	fe37e43c 	.word	0xfe37e43c
 801bfd0:	c2f8f359 	.word	0xc2f8f359
 801bfd4:	81a56e1f 	.word	0x81a56e1f
 801bfd8:	43500000 	.word	0x43500000
 801bfdc:	ffff3cb0 	.word	0xffff3cb0
 801bfe0:	3c900000 	.word	0x3c900000

0801bfe4 <_init>:
 801bfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bfe6:	bf00      	nop
 801bfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bfea:	bc08      	pop	{r3}
 801bfec:	469e      	mov	lr, r3
 801bfee:	4770      	bx	lr

0801bff0 <_fini>:
 801bff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bff2:	bf00      	nop
 801bff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bff6:	bc08      	pop	{r3}
 801bff8:	469e      	mov	lr, r3
 801bffa:	4770      	bx	lr
