

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7'
================================================================
* Date:           Sun Jun 30 17:18:53 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65540|    65540|  0.218 ms|  0.218 ms|  65540|  65540|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_117_6_VITIS_LOOP_118_7  |    65538|    65538|         4|          1|          1|  65536|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_ln119 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln117_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln117"   --->   Operation 11 'read' 'sext_ln117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln117_cast = sext i58 %sext_ln117_read"   --->   Operation 12 'sext' 'sext_ln117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_3, i32 0, i32 0, void @empty_4, i32 64, i32 100, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln119"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln117 = add i17 %indvar_flatten_load, i17 1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 20 'add' 'add_ln117' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln117 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 21 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc77, void %for.end79.exitStub" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 22 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%add_ln117_1 = add i9 %i_load, i9 1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 25 'add' 'add_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln118 = icmp_eq  i9 %j_load, i9 256" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 26 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%select_ln117 = select i1 %icmp_ln118, i9 0, i9 %j_load" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 27 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%select_ln117_2 = select i1 %icmp_ln118, i9 %add_ln117_1, i9 %i_load" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 28 'select' 'select_ln117_2' <Predicate = (!icmp_ln117)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i9 %select_ln117_2" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 29 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_27 = trunc i9 %select_ln117" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 30 'trunc' 'empty_27' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.47ns)   --->   "%icmp_ln119 = icmp_eq  i4 %empty_27, i4 15" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 31 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc74.split._crit_edge, void" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.75ns)   --->   "%add_ln118 = add i9 %select_ln117, i9 1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 33 'add' 'add_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%store_ln118 = store i17 %add_ln117, i17 %indvar_flatten" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 34 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.44>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln118 = store i9 %select_ln117_2, i9 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 35 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln118 = store i9 %add_ln118, i9 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 36 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln119, i8 0" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i9 %select_ln117" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 38 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.82ns)   --->   "%add_ln119 = add i16 %tmp_6, i16 %zext_ln119" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 39 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i16 %add_ln119" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 40 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%joint_addr = getelementptr i32 %joint, i64 0, i64 %zext_ln119_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 41 'getelementptr' 'joint_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.64ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 42 'load' 'joint_load' <Predicate = (!icmp_ln117)> <Delay = 0.64> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln117_cast" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 44 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%phi_ln119_load = load i480 %phi_ln119" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 46 'load' 'phi_ln119_load' <Predicate = (!icmp_ln117 & !icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_6_VITIS_LOOP_118_7_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.70ns)   --->   "%select_ln117_1 = select i1 %icmp_ln118, i480 0, i480 %phi_ln119_load" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117]   --->   Operation 49 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:60]   --->   Operation 51 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.05ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 52 'load' 'joint_load' <Predicate = (!icmp_ln117)> <Delay = 1.05> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %joint_load, i480 %select_ln117_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 53 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln117_1, i32 32, i32 479" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 54 'partselect' 'tmp_7' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %joint_load, i448 %tmp_7" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 55 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.70ns)   --->   "%select_ln119 = select i1 %icmp_ln119, i480 0, i480 %tmp_8" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 56 'select' 'select_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.53ns)   --->   "%store_ln118 = store i480 %select_ln119, i480 %phi_ln119" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 57 'store' 'store_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.53>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.inc74" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118]   --->   Operation 58 'br' 'br_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 59 [1/1] (2.43ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln2, i64 18446744073709551615" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 59 'write' 'write_ln119' <Predicate = (icmp_ln119)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc74.split._crit_edge" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119]   --->   Operation 60 'br' 'br_ln119' <Predicate = (icmp_ln119)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	'alloca' operation ('phi_ln119') [4]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'phi_ln119' [14]  (0.535 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'load' operation ('j_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118) on local variable 'j' [26]  (0 ns)
	'icmp' operation ('icmp_ln118', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118) [31]  (0.621 ns)
	'select' operation ('select_ln117', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117) [32]  (0.467 ns)
	'add' operation ('add_ln118', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118) [52]  (0.756 ns)
	'store' operation ('store_ln118', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118) of variable 'add_ln118', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118 on local variable 'j' [58]  (0.42 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	'add' operation ('add_ln119', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) [39]  (0.82 ns)
	'getelementptr' operation ('joint_addr', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) [41]  (0 ns)
	'load' operation ('joint_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) on array 'joint' [44]  (0.64 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'load' operation ('joint_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) on array 'joint' [44]  (1.05 ns)
	'select' operation ('select_ln119', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) [55]  (0.706 ns)
	'store' operation ('store_ln118', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118) of variable 'select_ln119', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119 on local variable 'phi_ln119' [59]  (0.535 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln119', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) on port 'gmem1' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:119) [49]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
