

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Mon Oct  7 15:44:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8033|     8033|  26.750 us|  26.750 us|  8033|  8033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5  |     8031|     8031|        38|          1|          1|  7995|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      223|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     3293|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|   101|    12513|     6222|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U79  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U80  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U81  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U82  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U83  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U84  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U85  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U86  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U87  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U88  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U89  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U90  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U91  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U92  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U93  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U94  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U95  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U96  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U97  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U98  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U99   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U100  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U101  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U102  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U103  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U104  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U105  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U106  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U107  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U108  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U109  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U110  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U111  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U112  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U113  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U114  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U115  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U116  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U118  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5520|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_6ns_6ns_13_4_1_U119  |mac_muladd_8ns_6ns_6ns_13_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v14_U    |node2_v14_RAM_AUTO_1R1W  |        1|  0|   0|    0|   205|   32|     1|         6560|
    |v14_1_U  |node2_v14_RAM_AUTO_1R1W  |        1|  0|   0|    0|   205|   32|     1|         6560|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                         |        2|  0|   0|    0|   410|   64|     2|        13120|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_814_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln65_fu_866_p2                  |         +|   0|  0|  13|           6|           1|
    |add_ln66_fu_847_p2                  |         +|   0|  0|  15|           8|           1|
    |empty_fu_919_p2                     |         +|   0|  0|  16|           9|           9|
    |ap_block_state38_pp0_stage0_iter37  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp23_fu_925_p2                     |      icmp|   0|  0|  16|           9|           1|
    |cmp40_9_fu_931_p2                   |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln65_fu_808_p2                 |      icmp|   0|  0|  20|          13|           9|
    |icmp_ln66_fu_823_p2                 |      icmp|   0|  0|  15|           8|           7|
    |or_ln65_fu_829_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln65_1_fu_872_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln65_fu_835_p3               |    select|   0|  0|   8|           1|           1|
    |v21_1_fu_1072_p3                    |    select|   0|  0|  32|           1|           1|
    |v21_fu_1065_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 223|          86|          55|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v15_load             |   9|          2|    6|         12|
    |ap_sig_allocacmp_v16_load             |   9|          2|    8|         16|
    |indvar_flatten_fu_136                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v15_fu_132                            |   9|          2|    6|         12|
    |v16_fu_128                            |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   55|        110|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |cmp23_reg_1372                                    |   1|   0|    1|          0|
    |cmp40_9_reg_1378                                  |   1|   0|    1|          0|
    |icmp_ln65_reg_1287                                |   1|   0|    1|          0|
    |icmp_ln66_reg_1291                                |   1|   0|    1|          0|
    |icmp_ln66_reg_1291_pp0_iter1_reg                  |   1|   0|    1|          0|
    |indvar_flatten_fu_136                             |  13|   0|   13|          0|
    |or_ln65_reg_1296                                  |   1|   0|    1|          0|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln65_1_reg_1310                            |   6|   0|    6|          0|
    |select_ln65_reg_1300                              |   8|   0|    8|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp16_reg_1948                                    |  32|   0|   32|          0|
    |tmp17_reg_1908                                    |  32|   0|   32|          0|
    |tmp18_reg_1913                                    |  32|   0|   32|          0|
    |tmp19_reg_1883                                    |  32|   0|   32|          0|
    |tmp20_reg_1953                                    |  32|   0|   32|          0|
    |tmp21_reg_1918                                    |  32|   0|   32|          0|
    |tmp22_reg_1888                                    |  32|   0|   32|          0|
    |tmp23_reg_1923                                    |  32|   0|   32|          0|
    |tmp24_reg_1928                                    |  32|   0|   32|          0|
    |tmp25_reg_1958                                    |  32|   0|   32|          0|
    |tmp26_reg_1893                                    |  32|   0|   32|          0|
    |tmp27_reg_1933                                    |  32|   0|   32|          0|
    |tmp28_reg_1898                                    |  32|   0|   32|          0|
    |tmp29_reg_1963                                    |  32|   0|   32|          0|
    |tmp30_reg_1938                                    |  32|   0|   32|          0|
    |tmp31_reg_1903                                    |  32|   0|   32|          0|
    |tmp32_reg_1943                                    |  32|   0|   32|          0|
    |tmp_reg_1878                                      |  32|   0|   32|          0|
    |v14_1_addr_reg_1582                               |   8|   0|    8|          0|
    |v14_addr_reg_1576                                 |   8|   0|    8|          0|
    |v15_fu_132                                        |   6|   0|    6|          0|
    |v16_fu_128                                        |   8|   0|    8|          0|
    |v21_1_reg_1593                                    |  32|   0|   32|          0|
    |v21_reg_1588                                      |  32|   0|   32|          0|
    |v22_10_reg_1628                                   |  32|   0|   32|          0|
    |v22_11_reg_1633                                   |  32|   0|   32|          0|
    |v22_12_reg_1848                                   |  32|   0|   32|          0|
    |v22_13_reg_1853                                   |  32|   0|   32|          0|
    |v22_14_reg_1858                                   |  32|   0|   32|          0|
    |v22_15_reg_1863                                   |  32|   0|   32|          0|
    |v22_16_reg_1868                                   |  32|   0|   32|          0|
    |v22_17_reg_1873                                   |  32|   0|   32|          0|
    |v22_18_reg_1638                                   |  32|   0|   32|          0|
    |v22_19_reg_1643                                   |  32|   0|   32|          0|
    |v22_1_reg_1833                                    |  32|   0|   32|          0|
    |v22_2_reg_1598                                    |  32|   0|   32|          0|
    |v22_3_reg_1603                                    |  32|   0|   32|          0|
    |v22_4_reg_1608                                    |  32|   0|   32|          0|
    |v22_5_reg_1613                                    |  32|   0|   32|          0|
    |v22_6_reg_1838                                    |  32|   0|   32|          0|
    |v22_7_reg_1843                                    |  32|   0|   32|          0|
    |v22_8_reg_1618                                    |  32|   0|   32|          0|
    |v22_9_reg_1623                                    |  32|   0|   32|          0|
    |v22_reg_1828                                      |  32|   0|   32|          0|
    |v23_1_reg_1974                                    |  32|   0|   32|          0|
    |v23_reg_1968                                      |  32|   0|   32|          0|
    |v41_0_0_load_reg_1698                             |  32|   0|   32|          0|
    |v41_0_1_load_reg_1446                             |  32|   0|   32|          0|
    |v41_0_2_load_reg_1456                             |  32|   0|   32|          0|
    |v41_0_3_load_reg_1708                             |  32|   0|   32|          0|
    |v41_0_4_load_reg_1466                             |  32|   0|   32|          0|
    |v41_0_5_load_reg_1476                             |  32|   0|   32|          0|
    |v41_0_6_load_reg_1718                             |  32|   0|   32|          0|
    |v41_0_7_load_reg_1728                             |  32|   0|   32|          0|
    |v41_0_8_load_reg_1738                             |  32|   0|   32|          0|
    |v41_0_9_load_reg_1486                             |  32|   0|   32|          0|
    |v41_1_0_load_reg_1703                             |  32|   0|   32|          0|
    |v41_1_1_load_reg_1451                             |  32|   0|   32|          0|
    |v41_1_2_load_reg_1461                             |  32|   0|   32|          0|
    |v41_1_3_load_reg_1713                             |  32|   0|   32|          0|
    |v41_1_4_load_reg_1471                             |  32|   0|   32|          0|
    |v41_1_5_load_reg_1481                             |  32|   0|   32|          0|
    |v41_1_6_load_reg_1723                             |  32|   0|   32|          0|
    |v41_1_7_load_reg_1733                             |  32|   0|   32|          0|
    |v41_1_8_load_reg_1743                             |  32|   0|   32|          0|
    |v41_1_9_load_reg_1491                             |  32|   0|   32|          0|
    |v43_0_addr_reg_1322                               |   6|   0|    6|          0|
    |v43_0_load19_fu_176                               |  32|   0|   32|          0|
    |v43_1_load17_fu_172                               |  32|   0|   32|          0|
    |v43_2_load15_fu_168                               |  32|   0|   32|          0|
    |v43_3_addr_reg_1337                               |   6|   0|    6|          0|
    |v43_3_load13_fu_164                               |  32|   0|   32|          0|
    |v43_4_load11_fu_160                               |  32|   0|   32|          0|
    |v43_5_load9_fu_156                                |  32|   0|   32|          0|
    |v43_6_addr_reg_1352                               |   6|   0|    6|          0|
    |v43_6_load7_fu_152                                |  32|   0|   32|          0|
    |v43_7_addr_reg_1357                               |   6|   0|    6|          0|
    |v43_7_load5_fu_148                                |  32|   0|   32|          0|
    |v43_8_addr_reg_1362                               |   6|   0|    6|          0|
    |v43_8_load3_fu_144                                |  32|   0|   32|          0|
    |v43_9_load1_fu_140                                |  32|   0|   32|          0|
    |zext_ln71_1_reg_1382                              |  13|   0|   64|         51|
    |cmp23_reg_1372                                    |  64|  32|    1|          0|
    |cmp40_9_reg_1378                                  |  64|  32|    1|          0|
    |icmp_ln65_reg_1287                                |  64|  32|    1|          0|
    |or_ln65_reg_1296                                  |  64|  32|    1|          0|
    |select_ln65_reg_1300                              |  64|  32|    8|          0|
    |v14_1_addr_reg_1582                               |  64|  32|    8|          0|
    |v14_addr_reg_1576                                 |  64|  32|    8|          0|
    |v43_0_addr_reg_1322                               |  64|  32|    6|          0|
    |v43_3_addr_reg_1337                               |  64|  32|    6|          0|
    |v43_6_addr_reg_1352                               |  64|  32|    6|          0|
    |v43_7_addr_reg_1357                               |  64|  32|    6|          0|
    |v43_8_addr_reg_1362                               |  64|  32|    6|          0|
    |zext_ln71_1_reg_1382                              |  64|  32|   64|         51|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3293| 416| 2634|        102|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v46_0_din             |  out|   32|     ap_fifo|         v46_0|       pointer|
|v46_0_num_data_valid  |   in|    9|     ap_fifo|         v46_0|       pointer|
|v46_0_fifo_cap        |   in|    9|     ap_fifo|         v46_0|       pointer|
|v46_0_full_n          |   in|    1|     ap_fifo|         v46_0|       pointer|
|v46_0_write           |  out|    1|     ap_fifo|         v46_0|       pointer|
|v46_1_din             |  out|   32|     ap_fifo|         v46_1|       pointer|
|v46_1_num_data_valid  |   in|    9|     ap_fifo|         v46_1|       pointer|
|v46_1_fifo_cap        |   in|    9|     ap_fifo|         v46_1|       pointer|
|v46_1_full_n          |   in|    1|     ap_fifo|         v46_1|       pointer|
|v46_1_write           |  out|    1|     ap_fifo|         v46_1|       pointer|
|v41_0_0_address0      |  out|   13|   ap_memory|       v41_0_0|         array|
|v41_0_0_ce0           |  out|    1|   ap_memory|       v41_0_0|         array|
|v41_0_0_q0            |   in|   32|   ap_memory|       v41_0_0|         array|
|v41_0_1_address0      |  out|   13|   ap_memory|       v41_0_1|         array|
|v41_0_1_ce0           |  out|    1|   ap_memory|       v41_0_1|         array|
|v41_0_1_q0            |   in|   32|   ap_memory|       v41_0_1|         array|
|v41_0_2_address0      |  out|   13|   ap_memory|       v41_0_2|         array|
|v41_0_2_ce0           |  out|    1|   ap_memory|       v41_0_2|         array|
|v41_0_2_q0            |   in|   32|   ap_memory|       v41_0_2|         array|
|v41_0_3_address0      |  out|   13|   ap_memory|       v41_0_3|         array|
|v41_0_3_ce0           |  out|    1|   ap_memory|       v41_0_3|         array|
|v41_0_3_q0            |   in|   32|   ap_memory|       v41_0_3|         array|
|v41_0_4_address0      |  out|   13|   ap_memory|       v41_0_4|         array|
|v41_0_4_ce0           |  out|    1|   ap_memory|       v41_0_4|         array|
|v41_0_4_q0            |   in|   32|   ap_memory|       v41_0_4|         array|
|v41_0_5_address0      |  out|   13|   ap_memory|       v41_0_5|         array|
|v41_0_5_ce0           |  out|    1|   ap_memory|       v41_0_5|         array|
|v41_0_5_q0            |   in|   32|   ap_memory|       v41_0_5|         array|
|v41_0_6_address0      |  out|   13|   ap_memory|       v41_0_6|         array|
|v41_0_6_ce0           |  out|    1|   ap_memory|       v41_0_6|         array|
|v41_0_6_q0            |   in|   32|   ap_memory|       v41_0_6|         array|
|v41_0_7_address0      |  out|   13|   ap_memory|       v41_0_7|         array|
|v41_0_7_ce0           |  out|    1|   ap_memory|       v41_0_7|         array|
|v41_0_7_q0            |   in|   32|   ap_memory|       v41_0_7|         array|
|v41_0_8_address0      |  out|   13|   ap_memory|       v41_0_8|         array|
|v41_0_8_ce0           |  out|    1|   ap_memory|       v41_0_8|         array|
|v41_0_8_q0            |   in|   32|   ap_memory|       v41_0_8|         array|
|v41_0_9_address0      |  out|   13|   ap_memory|       v41_0_9|         array|
|v41_0_9_ce0           |  out|    1|   ap_memory|       v41_0_9|         array|
|v41_0_9_q0            |   in|   32|   ap_memory|       v41_0_9|         array|
|v41_1_0_address0      |  out|   13|   ap_memory|       v41_1_0|         array|
|v41_1_0_ce0           |  out|    1|   ap_memory|       v41_1_0|         array|
|v41_1_0_q0            |   in|   32|   ap_memory|       v41_1_0|         array|
|v41_1_1_address0      |  out|   13|   ap_memory|       v41_1_1|         array|
|v41_1_1_ce0           |  out|    1|   ap_memory|       v41_1_1|         array|
|v41_1_1_q0            |   in|   32|   ap_memory|       v41_1_1|         array|
|v41_1_2_address0      |  out|   13|   ap_memory|       v41_1_2|         array|
|v41_1_2_ce0           |  out|    1|   ap_memory|       v41_1_2|         array|
|v41_1_2_q0            |   in|   32|   ap_memory|       v41_1_2|         array|
|v41_1_3_address0      |  out|   13|   ap_memory|       v41_1_3|         array|
|v41_1_3_ce0           |  out|    1|   ap_memory|       v41_1_3|         array|
|v41_1_3_q0            |   in|   32|   ap_memory|       v41_1_3|         array|
|v41_1_4_address0      |  out|   13|   ap_memory|       v41_1_4|         array|
|v41_1_4_ce0           |  out|    1|   ap_memory|       v41_1_4|         array|
|v41_1_4_q0            |   in|   32|   ap_memory|       v41_1_4|         array|
|v41_1_5_address0      |  out|   13|   ap_memory|       v41_1_5|         array|
|v41_1_5_ce0           |  out|    1|   ap_memory|       v41_1_5|         array|
|v41_1_5_q0            |   in|   32|   ap_memory|       v41_1_5|         array|
|v41_1_6_address0      |  out|   13|   ap_memory|       v41_1_6|         array|
|v41_1_6_ce0           |  out|    1|   ap_memory|       v41_1_6|         array|
|v41_1_6_q0            |   in|   32|   ap_memory|       v41_1_6|         array|
|v41_1_7_address0      |  out|   13|   ap_memory|       v41_1_7|         array|
|v41_1_7_ce0           |  out|    1|   ap_memory|       v41_1_7|         array|
|v41_1_7_q0            |   in|   32|   ap_memory|       v41_1_7|         array|
|v41_1_8_address0      |  out|   13|   ap_memory|       v41_1_8|         array|
|v41_1_8_ce0           |  out|    1|   ap_memory|       v41_1_8|         array|
|v41_1_8_q0            |   in|   32|   ap_memory|       v41_1_8|         array|
|v41_1_9_address0      |  out|   13|   ap_memory|       v41_1_9|         array|
|v41_1_9_ce0           |  out|    1|   ap_memory|       v41_1_9|         array|
|v41_1_9_q0            |   in|   32|   ap_memory|       v41_1_9|         array|
|v43_0_address0        |  out|    6|   ap_memory|         v43_0|         array|
|v43_0_ce0             |  out|    1|   ap_memory|         v43_0|         array|
|v43_0_q0              |   in|   32|   ap_memory|         v43_0|         array|
|v43_1_address0        |  out|    6|   ap_memory|         v43_1|         array|
|v43_1_ce0             |  out|    1|   ap_memory|         v43_1|         array|
|v43_1_q0              |   in|   32|   ap_memory|         v43_1|         array|
|v43_2_address0        |  out|    6|   ap_memory|         v43_2|         array|
|v43_2_ce0             |  out|    1|   ap_memory|         v43_2|         array|
|v43_2_q0              |   in|   32|   ap_memory|         v43_2|         array|
|v43_3_address0        |  out|    6|   ap_memory|         v43_3|         array|
|v43_3_ce0             |  out|    1|   ap_memory|         v43_3|         array|
|v43_3_q0              |   in|   32|   ap_memory|         v43_3|         array|
|v43_4_address0        |  out|    6|   ap_memory|         v43_4|         array|
|v43_4_ce0             |  out|    1|   ap_memory|         v43_4|         array|
|v43_4_q0              |   in|   32|   ap_memory|         v43_4|         array|
|v43_5_address0        |  out|    6|   ap_memory|         v43_5|         array|
|v43_5_ce0             |  out|    1|   ap_memory|         v43_5|         array|
|v43_5_q0              |   in|   32|   ap_memory|         v43_5|         array|
|v43_6_address0        |  out|    6|   ap_memory|         v43_6|         array|
|v43_6_ce0             |  out|    1|   ap_memory|         v43_6|         array|
|v43_6_q0              |   in|   32|   ap_memory|         v43_6|         array|
|v43_7_address0        |  out|    6|   ap_memory|         v43_7|         array|
|v43_7_ce0             |  out|    1|   ap_memory|         v43_7|         array|
|v43_7_q0              |   in|   32|   ap_memory|         v43_7|         array|
|v43_8_address0        |  out|    6|   ap_memory|         v43_8|         array|
|v43_8_ce0             |  out|    1|   ap_memory|         v43_8|         array|
|v43_8_q0              |   in|   32|   ap_memory|         v43_8|         array|
|v43_9_address0        |  out|    6|   ap_memory|         v43_9|         array|
|v43_9_ce0             |  out|    1|   ap_memory|         v43_9|         array|
|v43_9_q0              |   in|   32|   ap_memory|         v43_9|         array|
+----------------------+-----+-----+------------+--------------+--------------+

