Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Feb 28 00:43:30 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/sha_stream_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                   |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                 |                                                                            (top) |       1707 |       1707 |       0 |    0 | 1623 |      7 |      0 |    0 |          0 |
|   bd_0_i                                                                     |                                                                             bd_0 |       1707 |       1707 |       0 |    0 | 1623 |      7 |      0 |    0 |          0 |
|     hls_inst                                                                 |                                                                  bd_0_hls_inst_0 |       1707 |       1707 |       0 |    0 | 1623 |      7 |      0 |    0 |          0 |
|       inst                                                                   |                                                       bd_0_hls_inst_0_sha_stream |       1707 |       1707 |       0 |    0 | 1623 |      7 |      0 |    0 |          0 |
|         (inst)                                                               |                                                       bd_0_hls_inst_0_sha_stream |        255 |        255 |       0 |    0 |  424 |      0 |      0 |    0 |          0 |
|         grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395     | bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2 |         87 |         87 |       0 |    0 |   47 |      0 |      0 |    0 |          0 |
|           (grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395) | bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2 |         25 |         25 |       0 |    0 |   45 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |              bd_0_hls_inst_0_sha_stream_flow_control_loop_pipe_sequential_init_3 |         62 |         62 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433                      |                  bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3 |         12 |         12 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|           (grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433)                  |                  bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3 |          0 |          0 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |              bd_0_hls_inst_0_sha_stream_flow_control_loop_pipe_sequential_init_2 |         12 |         12 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_sha_stream_Pipeline_local_memset_label11_fu_427                  |              bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label11 |         17 |         17 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           (grp_sha_stream_Pipeline_local_memset_label11_fu_427)              |              bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label11 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |              bd_0_hls_inst_0_sha_stream_flow_control_loop_pipe_sequential_init_1 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_sha_stream_Pipeline_local_memset_label12_fu_411                  |              bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label12 |         22 |         22 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|           (grp_sha_stream_Pipeline_local_memset_label12_fu_411)              |              bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label12 |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |              bd_0_hls_inst_0_sha_stream_flow_control_loop_pipe_sequential_init_0 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_sha_stream_Pipeline_local_memset_label1_fu_419                   |               bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label1 |         18 |         18 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           (grp_sha_stream_Pipeline_local_memset_label1_fu_419)               |               bd_0_hls_inst_0_sha_stream_sha_stream_Pipeline_local_memset_label1 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                bd_0_hls_inst_0_sha_stream_flow_control_loop_pipe_sequential_init |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_sha_transform_fu_403                                             |                                         bd_0_hls_inst_0_sha_stream_sha_transform |       1222 |       1222 |       0 |    0 | 1123 |      1 |      0 |    0 |          0 |
|           (grp_sha_transform_fu_403)                                         |                                         bd_0_hls_inst_0_sha_stream_sha_transform |        931 |        931 |       0 |    0 | 1123 |      0 |      0 |    0 |          0 |
|           W_U                                                                |                         bd_0_hls_inst_0_sha_stream_sha_transform_W_RAM_AUTO_1R1W |        291 |        291 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         local_indata_U                                                       |                            bd_0_hls_inst_0_sha_stream_local_indata_RAM_AUTO_1R1W |         58 |         58 |       0 |    0 |    0 |      4 |      0 |    0 |          0 |
|         sha_info_data_U                                                      |                           bd_0_hls_inst_0_sha_stream_sha_info_data_RAM_AUTO_1R1W |         17 |         17 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         sha_info_digest_U                                                    |                         bd_0_hls_inst_0_sha_stream_sha_info_digest_RAM_AUTO_1R1W |          3 |          3 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


