regression_tests/vtr_reg_strong/strong_fpu_hard_block_arch
regression_tests/vtr_reg_strong/strong_fracturable_luts
regression_tests/vtr_reg_strong/strong_mcnc
regression_tests/vtr_reg_strong/strong_no_timing
regression_tests/vtr_reg_strong/strong_timing
regression_tests/vtr_reg_strong/strong_titan
regression_tests/vtr_reg_strong/strong_power
regression_tests/vtr_reg_strong/strong_func_formal_flow
regression_tests/vtr_reg_strong/strong_func_formal_vpr
regression_tests/vtr_reg_strong/strong_bounding_box
regression_tests/vtr_reg_strong/strong_breadth_first
regression_tests/vtr_reg_strong/strong_echo_files
regression_tests/vtr_reg_strong/strong_constant_outputs
regression_tests/vtr_reg_strong/strong_sweep_constant_outputs
regression_tests/vtr_reg_strong/strong_fix_pins_pad_file
regression_tests/vtr_reg_strong/strong_fix_pins_random
regression_tests/vtr_reg_strong/strong_global_routing
regression_tests/vtr_reg_strong/strong_manual_annealing
regression_tests/vtr_reg_strong/strong_pack
regression_tests/vtr_reg_strong/strong_pack_and_place
regression_tests/vtr_reg_strong/strong_fc_abs
regression_tests/vtr_reg_strong/strong_multiclock
regression_tests/vtr_reg_strong/strong_custom_pin_locs
regression_tests/vtr_reg_strong/strong_custom_switch_block
regression_tests/vtr_reg_strong/strong_custom_grid
regression_tests/vtr_reg_strong/strong_flyover_wires
regression_tests/vtr_reg_strong/strong_minimax_budgets
regression_tests/vtr_reg_strong/strong_scale_delay_budgets
regression_tests/vtr_reg_strong/strong_verify_rr_graph
regression_tests/vtr_reg_strong/strong_analysis_only
regression_tests/vtr_reg_strong/strong_route_only
regression_tests/vtr_reg_strong/strong_eblif_vpr
regression_tests/vtr_reg_strong/strong_default_fc_pinlocs
regression_tests/vtr_reg_strong/strong_bidir
regression_tests/vtr_reg_strong/strong_detailed_timing
regression_tests/vtr_reg_strong/strong_target_pin_util
regression_tests/vtr_reg_strong/strong_clock_modeling
regression_tests/vtr_reg_strong/strong_unroute_analysis
