/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x02u
#define ADC_IRQ__INTC_NUMBER 1u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* CLK */
#define CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define CLK__CFG2_SRC_SEL_MASK 0x07u
#define CLK__INDEX 0x02u
#define CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK__PM_ACT_MSK 0x04u
#define CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK__PM_STBY_MSK 0x04u

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL__0__MASK 0x10u
#define SCL__0__PC CYREG_PRT12_PC4
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 4u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x10u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 4u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA__0__MASK 0x20u
#define SDA__0__PC CYREG_PRT12_PC5
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 5u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x20u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 5u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* INMA */
#define INMA__0__INTTYPE CYREG_PICU0_INTTYPE3
#define INMA__0__MASK 0x08u
#define INMA__0__PC CYREG_PRT0_PC3
#define INMA__0__PORT 0u
#define INMA__0__SHIFT 3u
#define INMA__1__INTTYPE CYREG_PICU0_INTTYPE4
#define INMA__1__MASK 0x10u
#define INMA__1__PC CYREG_PRT0_PC4
#define INMA__1__PORT 0u
#define INMA__1__SHIFT 4u
#define INMA__AG CYREG_PRT0_AG
#define INMA__AMUX CYREG_PRT0_AMUX
#define INMA__BIE CYREG_PRT0_BIE
#define INMA__BIT_MASK CYREG_PRT0_BIT_MASK
#define INMA__BYP CYREG_PRT0_BYP
#define INMA__CTL CYREG_PRT0_CTL
#define INMA__DM0 CYREG_PRT0_DM0
#define INMA__DM1 CYREG_PRT0_DM1
#define INMA__DM2 CYREG_PRT0_DM2
#define INMA__DR CYREG_PRT0_DR
#define INMA__INP_DIS CYREG_PRT0_INP_DIS
#define INMA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define INMA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define INMA__LCD_EN CYREG_PRT0_LCD_EN
#define INMA__MASK 0x18u
#define INMA__PORT 0u
#define INMA__PRT CYREG_PRT0_PRT
#define INMA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define INMA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define INMA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define INMA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define INMA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define INMA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define INMA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define INMA__PS CYREG_PRT0_PS
#define INMA__SHIFT 3u
#define INMA__SLW CYREG_PRT0_SLW

/* INMD */
#define INMD__0__INTTYPE CYREG_PICU2_INTTYPE3
#define INMD__0__MASK 0x08u
#define INMD__0__PC CYREG_PRT2_PC3
#define INMD__0__PORT 2u
#define INMD__0__SHIFT 3u
#define INMD__1__INTTYPE CYREG_PICU2_INTTYPE4
#define INMD__1__MASK 0x10u
#define INMD__1__PC CYREG_PRT2_PC4
#define INMD__1__PORT 2u
#define INMD__1__SHIFT 4u
#define INMD__AG CYREG_PRT2_AG
#define INMD__AMUX CYREG_PRT2_AMUX
#define INMD__BIE CYREG_PRT2_BIE
#define INMD__BIT_MASK CYREG_PRT2_BIT_MASK
#define INMD__BYP CYREG_PRT2_BYP
#define INMD__CTL CYREG_PRT2_CTL
#define INMD__DM0 CYREG_PRT2_DM0
#define INMD__DM1 CYREG_PRT2_DM1
#define INMD__DM2 CYREG_PRT2_DM2
#define INMD__DR CYREG_PRT2_DR
#define INMD__INP_DIS CYREG_PRT2_INP_DIS
#define INMD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define INMD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define INMD__LCD_EN CYREG_PRT2_LCD_EN
#define INMD__MASK 0x18u
#define INMD__PORT 2u
#define INMD__PRT CYREG_PRT2_PRT
#define INMD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define INMD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define INMD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define INMD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define INMD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define INMD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define INMD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define INMD__PS CYREG_PRT2_PS
#define INMD__SHIFT 3u
#define INMD__SLW CYREG_PRT2_SLW

/* INMI */
#define INMI__0__INTTYPE CYREG_PICU0_INTTYPE5
#define INMI__0__MASK 0x20u
#define INMI__0__PC CYREG_PRT0_PC5
#define INMI__0__PORT 0u
#define INMI__0__SHIFT 5u
#define INMI__1__INTTYPE CYREG_PICU0_INTTYPE6
#define INMI__1__MASK 0x40u
#define INMI__1__PC CYREG_PRT0_PC6
#define INMI__1__PORT 0u
#define INMI__1__SHIFT 6u
#define INMI__AG CYREG_PRT0_AG
#define INMI__AMUX CYREG_PRT0_AMUX
#define INMI__BIE CYREG_PRT0_BIE
#define INMI__BIT_MASK CYREG_PRT0_BIT_MASK
#define INMI__BYP CYREG_PRT0_BYP
#define INMI__CTL CYREG_PRT0_CTL
#define INMI__DM0 CYREG_PRT0_DM0
#define INMI__DM1 CYREG_PRT0_DM1
#define INMI__DM2 CYREG_PRT0_DM2
#define INMI__DR CYREG_PRT0_DR
#define INMI__INP_DIS CYREG_PRT0_INP_DIS
#define INMI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define INMI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define INMI__LCD_EN CYREG_PRT0_LCD_EN
#define INMI__MASK 0x60u
#define INMI__PORT 0u
#define INMI__PRT CYREG_PRT0_PRT
#define INMI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define INMI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define INMI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define INMI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define INMI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define INMI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define INMI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define INMI__PS CYREG_PRT0_PS
#define INMI__SHIFT 5u
#define INMI__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT3_PC0
#define Rx_1__0__PORT 3u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT3_AG
#define Rx_1__AMUX CYREG_PRT3_AMUX
#define Rx_1__BIE CYREG_PRT3_BIE
#define Rx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_1__BYP CYREG_PRT3_BYP
#define Rx_1__CTL CYREG_PRT3_CTL
#define Rx_1__DM0 CYREG_PRT3_DM0
#define Rx_1__DM1 CYREG_PRT3_DM1
#define Rx_1__DM2 CYREG_PRT3_DM2
#define Rx_1__DR CYREG_PRT3_DR
#define Rx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 3u
#define Rx_1__PRT CYREG_PRT3_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_1__PS CYREG_PRT3_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SLW CYREG_PRT3_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT3_PC1
#define Tx_1__0__PORT 3u
#define Tx_1__0__SHIFT 1u
#define Tx_1__AG CYREG_PRT3_AG
#define Tx_1__AMUX CYREG_PRT3_AMUX
#define Tx_1__BIE CYREG_PRT3_BIE
#define Tx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_1__BYP CYREG_PRT3_BYP
#define Tx_1__CTL CYREG_PRT3_CTL
#define Tx_1__DM0 CYREG_PRT3_DM0
#define Tx_1__DM1 CYREG_PRT3_DM1
#define Tx_1__DM2 CYREG_PRT3_DM2
#define Tx_1__DR CYREG_PRT3_DR
#define Tx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 3u
#define Tx_1__PRT CYREG_PRT3_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_1__PS CYREG_PRT3_PS
#define Tx_1__SHIFT 1u
#define Tx_1__SLW CYREG_PRT3_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* IRQRX */
#define IRQRX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IRQRX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IRQRX__INTC_MASK 0x01u
#define IRQRX__INTC_NUMBER 0u
#define IRQRX__INTC_PRIOR_NUM 7u
#define IRQRX__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IRQRX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IRQRX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MotorD */
#define MotorD__0__INTTYPE CYREG_PICU0_INTTYPE7
#define MotorD__0__MASK 0x80u
#define MotorD__0__PC CYREG_PRT0_PC7
#define MotorD__0__PORT 0u
#define MotorD__0__SHIFT 7u
#define MotorD__AG CYREG_PRT0_AG
#define MotorD__AMUX CYREG_PRT0_AMUX
#define MotorD__BIE CYREG_PRT0_BIE
#define MotorD__BIT_MASK CYREG_PRT0_BIT_MASK
#define MotorD__BYP CYREG_PRT0_BYP
#define MotorD__CTL CYREG_PRT0_CTL
#define MotorD__DM0 CYREG_PRT0_DM0
#define MotorD__DM1 CYREG_PRT0_DM1
#define MotorD__DM2 CYREG_PRT0_DM2
#define MotorD__DR CYREG_PRT0_DR
#define MotorD__INP_DIS CYREG_PRT0_INP_DIS
#define MotorD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MotorD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MotorD__LCD_EN CYREG_PRT0_LCD_EN
#define MotorD__MASK 0x80u
#define MotorD__PORT 0u
#define MotorD__PRT CYREG_PRT0_PRT
#define MotorD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MotorD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MotorD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MotorD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MotorD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MotorD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MotorD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MotorD__PS CYREG_PRT0_PS
#define MotorD__SHIFT 7u
#define MotorD__SLW CYREG_PRT0_SLW

/* MotorI */
#define MotorI__0__INTTYPE CYREG_PICU2_INTTYPE5
#define MotorI__0__MASK 0x20u
#define MotorI__0__PC CYREG_PRT2_PC5
#define MotorI__0__PORT 2u
#define MotorI__0__SHIFT 5u
#define MotorI__AG CYREG_PRT2_AG
#define MotorI__AMUX CYREG_PRT2_AMUX
#define MotorI__BIE CYREG_PRT2_BIE
#define MotorI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MotorI__BYP CYREG_PRT2_BYP
#define MotorI__CTL CYREG_PRT2_CTL
#define MotorI__DM0 CYREG_PRT2_DM0
#define MotorI__DM1 CYREG_PRT2_DM1
#define MotorI__DM2 CYREG_PRT2_DM2
#define MotorI__DR CYREG_PRT2_DR
#define MotorI__INP_DIS CYREG_PRT2_INP_DIS
#define MotorI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MotorI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MotorI__LCD_EN CYREG_PRT2_LCD_EN
#define MotorI__MASK 0x20u
#define MotorI__PORT 2u
#define MotorI__PRT CYREG_PRT2_PRT
#define MotorI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MotorI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MotorI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MotorI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MotorI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MotorI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MotorI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MotorI__PS CYREG_PRT2_PS
#define MotorI__SHIFT 5u
#define MotorI__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* PWM_Dir */
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Dir_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_Dir_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1

/* PWMdoor */
#define PWMdoor__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PWMdoor__0__MASK 0x20u
#define PWMdoor__0__PC CYREG_PRT1_PC5
#define PWMdoor__0__PORT 1u
#define PWMdoor__0__SHIFT 5u
#define PWMdoor__AG CYREG_PRT1_AG
#define PWMdoor__AMUX CYREG_PRT1_AMUX
#define PWMdoor__BIE CYREG_PRT1_BIE
#define PWMdoor__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWMdoor__BYP CYREG_PRT1_BYP
#define PWMdoor__CTL CYREG_PRT1_CTL
#define PWMdoor__DM0 CYREG_PRT1_DM0
#define PWMdoor__DM1 CYREG_PRT1_DM1
#define PWMdoor__DM2 CYREG_PRT1_DM2
#define PWMdoor__DR CYREG_PRT1_DR
#define PWMdoor__INP_DIS CYREG_PRT1_INP_DIS
#define PWMdoor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWMdoor__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWMdoor__LCD_EN CYREG_PRT1_LCD_EN
#define PWMdoor__MASK 0x20u
#define PWMdoor__PORT 1u
#define PWMdoor__PRT CYREG_PRT1_PRT
#define PWMdoor__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWMdoor__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWMdoor__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWMdoor__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWMdoor__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWMdoor__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWMdoor__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWMdoor__PS CYREG_PRT1_PS
#define PWMdoor__SHIFT 5u
#define PWMdoor__SLW CYREG_PRT1_SLW

/* Pin_ADC */
#define Pin_ADC__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_ADC__0__MASK 0x80u
#define Pin_ADC__0__PC CYREG_PRT2_PC7
#define Pin_ADC__0__PORT 2u
#define Pin_ADC__0__SHIFT 7u
#define Pin_ADC__AG CYREG_PRT2_AG
#define Pin_ADC__AMUX CYREG_PRT2_AMUX
#define Pin_ADC__BIE CYREG_PRT2_BIE
#define Pin_ADC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_ADC__BYP CYREG_PRT2_BYP
#define Pin_ADC__CTL CYREG_PRT2_CTL
#define Pin_ADC__DM0 CYREG_PRT2_DM0
#define Pin_ADC__DM1 CYREG_PRT2_DM1
#define Pin_ADC__DM2 CYREG_PRT2_DM2
#define Pin_ADC__DR CYREG_PRT2_DR
#define Pin_ADC__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_ADC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_ADC__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_ADC__MASK 0x80u
#define Pin_ADC__PORT 2u
#define Pin_ADC__PRT CYREG_PRT2_PRT
#define Pin_ADC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_ADC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_ADC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_ADC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_ADC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_ADC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_ADC__PS CYREG_PRT2_PS
#define Pin_ADC__SHIFT 7u
#define Pin_ADC__SLW CYREG_PRT2_SLW

/* PWM_Door */
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Door_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Door_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Door_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Door_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Door_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Door_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_Door_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Door_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* PWMdir_D */
#define PWMdir_D__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PWMdir_D__0__MASK 0x40u
#define PWMdir_D__0__PC CYREG_PRT1_PC6
#define PWMdir_D__0__PORT 1u
#define PWMdir_D__0__SHIFT 6u
#define PWMdir_D__AG CYREG_PRT1_AG
#define PWMdir_D__AMUX CYREG_PRT1_AMUX
#define PWMdir_D__BIE CYREG_PRT1_BIE
#define PWMdir_D__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWMdir_D__BYP CYREG_PRT1_BYP
#define PWMdir_D__CTL CYREG_PRT1_CTL
#define PWMdir_D__DM0 CYREG_PRT1_DM0
#define PWMdir_D__DM1 CYREG_PRT1_DM1
#define PWMdir_D__DM2 CYREG_PRT1_DM2
#define PWMdir_D__DR CYREG_PRT1_DR
#define PWMdir_D__INP_DIS CYREG_PRT1_INP_DIS
#define PWMdir_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWMdir_D__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWMdir_D__LCD_EN CYREG_PRT1_LCD_EN
#define PWMdir_D__MASK 0x40u
#define PWMdir_D__PORT 1u
#define PWMdir_D__PRT CYREG_PRT1_PRT
#define PWMdir_D__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWMdir_D__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWMdir_D__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWMdir_D__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWMdir_D__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWMdir_D__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWMdir_D__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWMdir_D__PS CYREG_PRT1_PS
#define PWMdir_D__SHIFT 6u
#define PWMdir_D__SLW CYREG_PRT1_SLW

/* PWMdir_I */
#define PWMdir_I__0__INTTYPE CYREG_PICU1_INTTYPE7
#define PWMdir_I__0__MASK 0x80u
#define PWMdir_I__0__PC CYREG_PRT1_PC7
#define PWMdir_I__0__PORT 1u
#define PWMdir_I__0__SHIFT 7u
#define PWMdir_I__AG CYREG_PRT1_AG
#define PWMdir_I__AMUX CYREG_PRT1_AMUX
#define PWMdir_I__BIE CYREG_PRT1_BIE
#define PWMdir_I__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWMdir_I__BYP CYREG_PRT1_BYP
#define PWMdir_I__CTL CYREG_PRT1_CTL
#define PWMdir_I__DM0 CYREG_PRT1_DM0
#define PWMdir_I__DM1 CYREG_PRT1_DM1
#define PWMdir_I__DM2 CYREG_PRT1_DM2
#define PWMdir_I__DR CYREG_PRT1_DR
#define PWMdir_I__INP_DIS CYREG_PRT1_INP_DIS
#define PWMdir_I__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWMdir_I__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWMdir_I__LCD_EN CYREG_PRT1_LCD_EN
#define PWMdir_I__MASK 0x80u
#define PWMdir_I__PORT 1u
#define PWMdir_I__PRT CYREG_PRT1_PRT
#define PWMdir_I__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWMdir_I__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWMdir_I__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWMdir_I__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWMdir_I__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWMdir_I__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWMdir_I__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWMdir_I__PS CYREG_PRT1_PS
#define PWMdir_I__SHIFT 7u
#define PWMdir_I__SLW CYREG_PRT1_SLW

/* Lanzamiento */
#define Lanzamiento__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Lanzamiento__0__MASK 0x20u
#define Lanzamiento__0__PC CYREG_IO_PC_PRT15_PC5
#define Lanzamiento__0__PORT 15u
#define Lanzamiento__0__SHIFT 5u
#define Lanzamiento__AG CYREG_PRT15_AG
#define Lanzamiento__AMUX CYREG_PRT15_AMUX
#define Lanzamiento__BIE CYREG_PRT15_BIE
#define Lanzamiento__BIT_MASK CYREG_PRT15_BIT_MASK
#define Lanzamiento__BYP CYREG_PRT15_BYP
#define Lanzamiento__CTL CYREG_PRT15_CTL
#define Lanzamiento__DM0 CYREG_PRT15_DM0
#define Lanzamiento__DM1 CYREG_PRT15_DM1
#define Lanzamiento__DM2 CYREG_PRT15_DM2
#define Lanzamiento__DR CYREG_PRT15_DR
#define Lanzamiento__INP_DIS CYREG_PRT15_INP_DIS
#define Lanzamiento__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Lanzamiento__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Lanzamiento__LCD_EN CYREG_PRT15_LCD_EN
#define Lanzamiento__MASK 0x20u
#define Lanzamiento__PORT 15u
#define Lanzamiento__PRT CYREG_PRT15_PRT
#define Lanzamiento__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Lanzamiento__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Lanzamiento__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Lanzamiento__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Lanzamiento__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Lanzamiento__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Lanzamiento__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Lanzamiento__PS CYREG_PRT15_PS
#define Lanzamiento__SHIFT 5u
#define Lanzamiento__SLW CYREG_PRT15_SLW

/* PWM_Motores */
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Motores_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_Motores_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motores_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motores_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Motores_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Motores_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Motores_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PWM_Motores_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motores_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motores_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motores_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motores_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Motores_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define PWM_Motores_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Motores_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motores_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* Pin_Ascensor */
#define Pin_Ascensor__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_Ascensor__0__MASK 0x04u
#define Pin_Ascensor__0__PC CYREG_PRT0_PC2
#define Pin_Ascensor__0__PORT 0u
#define Pin_Ascensor__0__SHIFT 2u
#define Pin_Ascensor__AG CYREG_PRT0_AG
#define Pin_Ascensor__AMUX CYREG_PRT0_AMUX
#define Pin_Ascensor__BIE CYREG_PRT0_BIE
#define Pin_Ascensor__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Ascensor__BYP CYREG_PRT0_BYP
#define Pin_Ascensor__CTL CYREG_PRT0_CTL
#define Pin_Ascensor__DM0 CYREG_PRT0_DM0
#define Pin_Ascensor__DM1 CYREG_PRT0_DM1
#define Pin_Ascensor__DM2 CYREG_PRT0_DM2
#define Pin_Ascensor__DR CYREG_PRT0_DR
#define Pin_Ascensor__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Ascensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Ascensor__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Ascensor__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Ascensor__MASK 0x04u
#define Pin_Ascensor__PORT 0u
#define Pin_Ascensor__PRT CYREG_PRT0_PRT
#define Pin_Ascensor__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Ascensor__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Ascensor__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Ascensor__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Ascensor__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Ascensor__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Ascensor__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Ascensor__PS CYREG_PRT0_PS
#define Pin_Ascensor__SHIFT 2u
#define Pin_Ascensor__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Prototipo"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
