// Seed: 1312633691
module module_0 (
    output wor id_0,
    input  tri id_1
);
  localparam id_3 = -1 == 1;
  assign id_0 = id_3;
  assign module_1._id_9 = 0;
endmodule
module module_0 #(
    parameter id_10 = 32'd38,
    parameter id_2  = 32'd59,
    parameter id_9  = 32'd51
) (
    input tri0 id_0,
    input wand id_1,
    input supply1 _id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply0 module_1,
    output tri1 id_8,
    input tri0 _id_9,
    input tri _id_10,
    input tri0 id_11,
    output wand id_12,
    input wor id_13,
    output wire id_14
);
  assign id_4 = -1'h0;
  logic [{  id_9  ,  id_2  ?  1 : id_10  ==  1 'b0 |  1  } : 1 'd0] id_16;
  module_0 modCall_1 (
      id_3,
      id_11
  );
endmodule
