

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_72_2'
================================================================
* Date:           Tue Sep  5 09:21:21 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_72_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v26 = alloca i32 1"   --->   Operation 5 'alloca' 'v26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v25 = alloca i32 1"   --->   Operation 6 'alloca' 'v25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v25"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v26"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [kernel.cpp:71]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln71 = icmp_eq  i8 %indvar_flatten_load, i8 144" [kernel.cpp:71]   --->   Operation 14 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln71_1 = add i8 %indvar_flatten_load, i8 1" [kernel.cpp:71]   --->   Operation 15 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc15, void %for.inc30.preheader.exitStub" [kernel.cpp:71]   --->   Operation 16 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v26_load = load i4 %v26" [kernel.cpp:72]   --->   Operation 17 'load' 'v26_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v25_load = load i4 %v25" [kernel.cpp:71]   --->   Operation 18 'load' 'v25_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %v25_load, i4 1" [kernel.cpp:71]   --->   Operation 19 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp_eq  i4 %v26_load, i4 12" [kernel.cpp:72]   --->   Operation 20 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i4 0, i4 %v26_load" [kernel.cpp:71]   --->   Operation 21 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i4 %add_ln71, i4 %v25_load" [kernel.cpp:71]   --->   Operation 22 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln73_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln71_1, i32 2, i32 3" [kernel.cpp:71]   --->   Operation 23 'partselect' 'zext_ln73_mid2_v' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i2 %zext_ln73_mid2_v" [kernel.cpp:73]   --->   Operation 24 'zext' 'zext_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln73_mid2_v, i2 0" [kernel.cpp:73]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73 = sub i4 %tmp_s, i4 %zext_ln73" [kernel.cpp:73]   --->   Operation 26 'sub' 'sub_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i4 %select_ln71_1" [kernel.cpp:71]   --->   Operation 27 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln73_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln71, i32 2, i32 3" [kernel.cpp:73]   --->   Operation 28 'partselect' 'lshr_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i2 %lshr_ln73_1" [kernel.cpp:73]   --->   Operation 29 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln73 = add i4 %sub_ln73, i4 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 30 'add' 'add_ln73' <Predicate = (!icmp_ln71)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i4 %select_ln71" [kernel.cpp:73]   --->   Operation 31 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln71, void %arrayidx148.case.3, i2 0, void %arrayidx148.case.0, i2 1, void %arrayidx148.case.1, i2 2, void %arrayidx148.case.2" [kernel.cpp:73]   --->   Operation 32 'switch' 'switch_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln73, void %arrayidx148.case.325, i2 0, void %arrayidx148.case.022, i2 1, void %arrayidx148.case.123, i2 2, void %arrayidx148.case.224" [kernel.cpp:73]   --->   Operation 33 'switch' 'switch_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 2)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit" [kernel.cpp:73]   --->   Operation 34 'br' 'br_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln73, void %arrayidx148.case.319, i2 0, void %arrayidx148.case.016, i2 1, void %arrayidx148.case.117, i2 2, void %arrayidx148.case.218" [kernel.cpp:73]   --->   Operation 35 'switch' 'switch_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 1)> <Delay = 0.95>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit" [kernel.cpp:73]   --->   Operation 36 'br' 'br_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln73, void %arrayidx148.case.313, i2 0, void %arrayidx148.case.010, i2 1, void %arrayidx148.case.111, i2 2, void %arrayidx148.case.212" [kernel.cpp:73]   --->   Operation 37 'switch' 'switch_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 0)> <Delay = 0.95>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit" [kernel.cpp:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln73, void %arrayidx148.case.331, i2 0, void %arrayidx148.case.028, i2 1, void %arrayidx148.case.129, i2 2, void %arrayidx148.case.230" [kernel.cpp:73]   --->   Operation 39 'switch' 'switch_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 3)> <Delay = 0.95>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit" [kernel.cpp:73]   --->   Operation 40 'br' 'br_ln73' <Predicate = (!icmp_ln71 & trunc_ln71 == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %select_ln71, i4 1" [kernel.cpp:72]   --->   Operation 41 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln72 = store i8 %add_ln71_1, i8 %indvar_flatten" [kernel.cpp:72]   --->   Operation 42 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %select_ln71_1, i4 %v25" [kernel.cpp:72]   --->   Operation 43 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln72, i4 %v26" [kernel.cpp:72]   --->   Operation 44 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc" [kernel.cpp:72]   --->   Operation 45 'br' 'br_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_72_2_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:72]   --->   Operation 49 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i4 %add_ln73" [kernel.cpp:73]   --->   Operation 50 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 51 'getelementptr' 'outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%outp_V_1_addr = getelementptr i24 %outp_V_1, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 52 'getelementptr' 'outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%outp_V_2_addr = getelementptr i24 %outp_V_2, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 53 'getelementptr' 'outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%outp_V_3_addr = getelementptr i24 %outp_V_3, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 54 'getelementptr' 'outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%outp_V_4_addr = getelementptr i24 %outp_V_4, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 55 'getelementptr' 'outp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%outp_V_5_addr = getelementptr i24 %outp_V_5, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 56 'getelementptr' 'outp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%outp_V_6_addr = getelementptr i24 %outp_V_6, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 57 'getelementptr' 'outp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%outp_V_7_addr = getelementptr i24 %outp_V_7, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 58 'getelementptr' 'outp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%outp_V_8_addr = getelementptr i24 %outp_V_8, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 59 'getelementptr' 'outp_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%outp_V_9_addr = getelementptr i24 %outp_V_9, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 60 'getelementptr' 'outp_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%outp_V_10_addr = getelementptr i24 %outp_V_10, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 61 'getelementptr' 'outp_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%outp_V_11_addr = getelementptr i24 %outp_V_11, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 62 'getelementptr' 'outp_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%outp_V_12_addr = getelementptr i24 %outp_V_12, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 63 'getelementptr' 'outp_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%outp_V_13_addr = getelementptr i24 %outp_V_13, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 64 'getelementptr' 'outp_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%outp_V_14_addr = getelementptr i24 %outp_V_14, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 65 'getelementptr' 'outp_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%outp_V_15_addr = getelementptr i24 %outp_V_15, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 66 'getelementptr' 'outp_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_10_addr" [kernel.cpp:73]   --->   Operation 67 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit21" [kernel.cpp:73]   --->   Operation 68 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_9_addr" [kernel.cpp:73]   --->   Operation 69 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit21" [kernel.cpp:73]   --->   Operation 70 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_8_addr" [kernel.cpp:73]   --->   Operation 71 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit21" [kernel.cpp:73]   --->   Operation 72 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_11_addr" [kernel.cpp:73]   --->   Operation 73 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit21" [kernel.cpp:73]   --->   Operation 74 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2 & trunc_ln73 == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_6_addr" [kernel.cpp:73]   --->   Operation 75 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit15" [kernel.cpp:73]   --->   Operation 76 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_5_addr" [kernel.cpp:73]   --->   Operation 77 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit15" [kernel.cpp:73]   --->   Operation 78 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_4_addr" [kernel.cpp:73]   --->   Operation 79 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit15" [kernel.cpp:73]   --->   Operation 80 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_7_addr" [kernel.cpp:73]   --->   Operation 81 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit15" [kernel.cpp:73]   --->   Operation 82 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1 & trunc_ln73 == 3)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_2_addr" [kernel.cpp:73]   --->   Operation 83 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit9" [kernel.cpp:73]   --->   Operation 84 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_1_addr" [kernel.cpp:73]   --->   Operation 85 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit9" [kernel.cpp:73]   --->   Operation 86 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_addr" [kernel.cpp:73]   --->   Operation 87 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit9" [kernel.cpp:73]   --->   Operation 88 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_3_addr" [kernel.cpp:73]   --->   Operation 89 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit9" [kernel.cpp:73]   --->   Operation 90 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0 & trunc_ln73 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_14_addr" [kernel.cpp:73]   --->   Operation 91 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit27" [kernel.cpp:73]   --->   Operation 92 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_13_addr" [kernel.cpp:73]   --->   Operation 93 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit27" [kernel.cpp:73]   --->   Operation 94 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_12_addr" [kernel.cpp:73]   --->   Operation 95 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit27" [kernel.cpp:73]   --->   Operation 96 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln73 = store i24 0, i4 %outp_V_15_addr" [kernel.cpp:73]   --->   Operation 97 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx148.exit27" [kernel.cpp:73]   --->   Operation 98 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3 & trunc_ln73 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	'alloca' operation ('v25') [18]  (0 ns)
	'load' operation ('v25_load', kernel.cpp:71) on local variable 'v25' [32]  (0 ns)
	'add' operation ('add_ln71', kernel.cpp:71) [33]  (1.74 ns)
	'select' operation ('select_ln71_1', kernel.cpp:71) [38]  (1.02 ns)
	'sub' operation ('sub_ln73', kernel.cpp:73) [42]  (0 ns)
	'add' operation ('add_ln73', kernel.cpp:73) [48]  (3.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('outp_V_3_addr', kernel.cpp:73) [53]  (0 ns)
	'store' operation ('store_ln73', kernel.cpp:73) of constant 0 on array 'outp_V_3' [112]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
