[
    {
        "line": 7,
        "fullcodeline": "ctxt->_eip = tss->ip;"
    },
    {
        "line": 8,
        "fullcodeline": "ctxt->eflags = tss->flag | 2;"
    },
    {
        "line": 9,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RAX) = tss->ax;"
    },
    {
        "line": 10,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RCX) = tss->cx;"
    },
    {
        "line": 11,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RDX) = tss->dx;"
    },
    {
        "line": 12,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RBX) = tss->bx;"
    },
    {
        "line": 13,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RSP) = tss->sp;"
    },
    {
        "line": 14,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RBP) = tss->bp;"
    },
    {
        "line": 15,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RSI) = tss->si;"
    },
    {
        "line": 16,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RDI) = tss->di;"
    },
    {
        "line": 22,
        "fullcodeline": "set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR);"
    },
    {
        "line": 23,
        "fullcodeline": "set_segment_selector(ctxt, tss->es, VCPU_SREG_ES);"
    },
    {
        "line": 24,
        "fullcodeline": "set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS);"
    },
    {
        "line": 25,
        "fullcodeline": "set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS);"
    },
    {
        "line": 26,
        "fullcodeline": "set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS);"
    },
    {
        "line": 28,
        "fullcodeline": "cpl = tss->cs & 3;"
    },
    {
        "line": 34,
        "fullcodeline": "ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,"
    },
    {
        "line": 38,
        "fullcodeline": "ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,"
    },
    {
        "line": 42,
        "fullcodeline": "ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,"
    },
    {
        "line": 46,
        "fullcodeline": "ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,"
    },
    {
        "line": 50,
        "fullcodeline": "ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,"
    },
    {
        "line": 36,
        "fullcodeline": "if (ret != X86EMUL_CONTINUE)"
    },
    {
        "line": 40,
        "fullcodeline": "if (ret != X86EMUL_CONTINUE)"
    },
    {
        "line": 44,
        "fullcodeline": "if (ret != X86EMUL_CONTINUE)"
    },
    {
        "line": 48,
        "fullcodeline": "if (ret != X86EMUL_CONTINUE)"
    },
    {
        "line": 52,
        "fullcodeline": "if (ret != X86EMUL_CONTINUE)"
    }
]