#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 28 23:21:30 2022
# Process ID: 28184
# Current directory: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8656 E:\WorkSpace\FPGA_Workspace\Mic_Array\GCC_TDOA\GCC_TDOA.xpr
# Log file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/vivado.log
# Journal file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/pl_test_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/PDM_decoder_8ch.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/PDM_decoder_8ch.v] -no_script -reset -force -quiet
remove_files  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/PDM_decoder_8ch.v
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/pl_test_top.v] -no_script -reset -force -quiet
remove_files  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/pl_test_top.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_addzero.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_findmax.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/pl_test_top.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_axis2bram.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_GCC_PHAT_serial.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_pdm_decode.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/testpdm.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_endcheck.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_gcc_phat.v}
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_addzero.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_findmax.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_axis2bram.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_GCC_PHAT_serial.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_pdm_decode.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/testpdm.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_endcheck.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_gcc_phat.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/pl_test_top.v
WARNING: [filemgmt 56-12] File 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/pl_test_top.v' cannot be added to the project because it already exists in the project, skipping this file
open_bd_design {E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_240M
Successfully read diagram <design_1> from BD file <E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/bd/design_1/design_1.bd>
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 28 23:23:57 2022] Launched impl_1...
Run output will be captured here: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 23:25:56 2022...
