{"Source Block": ["oh/spi/hdl/spi_slave_io.v@153:167@HdlStmProcess", "\t\t   .clk  (core_clk),\n\t\t   .din  (packet_done)\n\t\t   );\n\n   //posedge detect and pipeline to line up with data\n   always @ (posedge core_clk)\n     begin\n\tpacket_done_reg <= packet_done_sync;\t\n\tspi_access      <= spi_access_pulse;\t\n     end\n\n   assign spi_access_pulse = packet_done_sync & ~packet_done_reg;\t\n   \n   //spi read\n   always @ (posedge core_clk)\n"], "Clone Blocks": [["oh/spi/hdl/spi_slave_io.v@159:169", "     begin\n\tpacket_done_reg <= packet_done_sync;\t\n\tspi_access      <= spi_access_pulse;\t\n     end\n\n   assign spi_access_pulse = packet_done_sync & ~packet_done_reg;\t\n   \n   //spi read\n   always @ (posedge core_clk)\n     if(spi_access_pulse)\n       core_spi_read <= spi_read;\n"]], "Diff Content": {"Delete": [[158, "   always @ (posedge core_clk)\n"]], "Add": [[158, "   always @ (posedge clk)\n"]]}}