read -sv run_verilog_mid/adder_32b_8_80_80ffa095df66018ebc5f55a8d1bf3181.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_80_80ffa095df66018ebc5f55a8d1bf3181_yosys.v
