
read_verilog ../test_add.v

hierarchy -check -top top_unsigned
rename top_unsigned top

copy top top_gold
select top

write_rtlil test_add_unsigned_top.0.rtlil
techmap -map ../../src/add_reduce.v -D Y_MIN_WIDTH=4
techmap -autoproc -map ../../src/add_split.v -D ADD_MAXWIDTH=4
show -signed -width -stretch -pause
clean -purge
show -signed -width -stretch -pause
write_rtlil test_add_unsigned_top.1.rtlil

equiv_make top_gold top top_equiv
select top_equiv
equiv_simple
equiv_status -assert
