/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  reg [2:0] _03_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [24:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((in_data[184] | _00_) & (celloutsig_1_0z | celloutsig_1_3z[5]));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[98] | celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_5z) & (celloutsig_0_7z | celloutsig_0_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_6z) & (celloutsig_0_0z[4] | celloutsig_0_1z[6]));
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_15z) & (celloutsig_0_10z | celloutsig_0_4z));
  assign celloutsig_0_27z = ~((celloutsig_0_11z[7] | celloutsig_0_19z[19]) & (celloutsig_0_12z[3] | celloutsig_0_11z[13]));
  assign celloutsig_1_4z = ~(in_data[120] ^ _01_);
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_1z[1]);
  reg [9:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 10'h000;
    else _13_ <= { celloutsig_0_11z[10:4], 1'h1, celloutsig_0_11z[2:1] };
  assign out_data[41:32] = _13_;
  reg [13:0] _14_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 14'h0000;
    else _14_ <= { in_data[190:178], celloutsig_1_0z };
  assign { _02_[13:11], _00_, _02_[9:6], _01_, _02_[4:0] } = _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_3z[6:4];
  assign celloutsig_0_38z = { celloutsig_0_0z[16], celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_5z } / { 1'h1, celloutsig_0_28z[3:0], celloutsig_0_14z };
  assign celloutsig_1_15z = { in_data[137:130], celloutsig_1_0z, celloutsig_1_10z, _03_, celloutsig_1_11z, celloutsig_1_3z } / { 1'h1, in_data[121:102] };
  assign celloutsig_1_18z = celloutsig_1_17z[5:0] / { 1'h1, celloutsig_1_16z[7:4], celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[32], celloutsig_0_1z } > { in_data[91:83], celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z[17:10], celloutsig_0_2z, celloutsig_0_2z } > in_data[22:13];
  assign celloutsig_0_29z = { celloutsig_0_28z[4], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_27z } > { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_4z = { in_data[54:45], celloutsig_0_3z } && in_data[72:62];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } && { in_data[181:179], celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_0z[12:3], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z } && celloutsig_0_0z[13:0];
  assign celloutsig_0_22z = { celloutsig_0_12z[3:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z } && { in_data[67:64], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_11z = celloutsig_1_3z[5:3] || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:2] || celloutsig_0_0z[7:1];
  assign celloutsig_1_0z = in_data[178:169] < in_data[128:119];
  assign celloutsig_1_5z = { in_data[171:151], celloutsig_1_3z } < { _02_[13:11], _00_, _02_[9:6], _01_, _02_[4:0], _02_[13:11], _00_, _02_[9:6], _01_, _02_[4:0] };
  assign celloutsig_0_0z = in_data[51:34] % { 1'h1, in_data[31:15] };
  assign celloutsig_0_19z = { celloutsig_0_11z[18:4], 1'h1, celloutsig_0_11z[2:1], celloutsig_0_12z, celloutsig_0_7z } % { 1'h1, in_data[88:73], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_1z = - celloutsig_0_0z[8:0];
  assign celloutsig_0_9z = { in_data[54:50], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z } !== { in_data[85:78], celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z } !== { celloutsig_0_0z[16:2], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_19z = | { celloutsig_1_3z[6:2], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_3z = { in_data[105:100], celloutsig_1_0z } <<< { _02_[7:6], _01_, _02_[4:1] };
  assign celloutsig_1_17z = { _03_[2:1], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, _03_, celloutsig_1_8z } <<< { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z, _03_, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } <<< { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_28z = celloutsig_0_12z[5:1] <<< in_data[77:73];
  assign celloutsig_1_16z = { in_data[104:97], celloutsig_1_8z, celloutsig_1_0z } ^ { celloutsig_1_15z[18:11], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_2z = ~((in_data[189] & _02_[12]) | in_data[175]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_2z) | celloutsig_1_2z);
  assign { celloutsig_0_11z[2:0], celloutsig_0_11z[18], celloutsig_0_11z[15], celloutsig_0_11z[17], celloutsig_0_11z[4], celloutsig_0_11z[14], celloutsig_0_11z[16], celloutsig_0_11z[13:5] } = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } ~^ { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, in_data[13], in_data[10], in_data[12], celloutsig_0_2z, in_data[9], in_data[11], in_data[8], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign { _02_[10], _02_[5] } = { _00_, _01_ };
  assign celloutsig_0_11z[3] = 1'h1;
  assign { out_data[133:128], out_data[96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
