<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0//EN" "http://www.w3.org/TR/REC-html40/strict.dtd">
<html lang="en">
<head>
<meta http-equiv="content-type" content="text/html;charset=UTF-8">
<title>Zynq PS configuration detail</title>
<style type="text/css">.sitename {    background-color: #EEE;border:2px ridge #FFCF01;color: #B20838;       font-size:22px;       font-style:oblique;       font-weight:bold;margin:0px 0px 10px 0px;padding:5px 0px;        text-align:center;        z-index: 3;        -moz-border-radius: 10px;        -webkit-border-radius: 10px;        -khtml-border-radius: 10px;        border-radius: 10px;}.navpath {color: #FFCF01;       font-size:8px;padding: 7px 2px 2px 11px;         text-transform: capitalize;         z-index:2;}.navbar {    background-color: #B20838;    background-color: #EE3424;color: #fff;border: 1px solid #000;        border-left: 0px solid #000;        border-right: 0px solid #000;        font-family: arial, sans-serif;        font-weight: bold;height:50px;       letter-spacing: 2px;       text-transform: uppercase;position:fixed;top:0px;left:0px;right:0px;      z-index: 0;      /*         -moz-border-radius: 10px;         -webkit-border-radius: 10px;         -khtml-border-radius: 10px;         border-radius: 10px;       */}.navlink_container {    text-align:center;position: absolute;bottom:-1px;}.navbar a {color: #FFF;}.navbar a:hover {color: #EC891D;}.navbar ul {    margin-left: 0px;height: 70px;overflow: hidden;}.navbar li {    background-color: #B20838;padding: 4px 400px 4px 400px;float: left;       font-size:24px;width: 800px;}.navbar li:hover {    background-color: #000;color: #eee;}.navbar li#last {    padding-right: 10px;    border-right: 1px solid #050505;    background-image: none;}.nav_splash {width: 80%;float:right;      z-index: 0;}.search_form {position:fixed;top:25px;right:5px;      z-index:2;}.action_tray {padding:5px;position: fixed;top: 57px;width: 210px;}.action_tray_header {    text-align: center;    background-color: #DDD;border: 2px groove #FFCF01;        margin-bottom: 10px;        -moz-border-radius: 10px;        -webkit-border-radius: 10px;        -khtml-border-radius: 10px;        border-radius: 10px;}.action_tray_header:hover {    background-color: #eee;}.action_container {padding:10px 5px;        text-align: center;}.action {    background-color: #FFF;border: 1px outset #B20838;padding: 5px 0px;         font-weight:bolder;         margin-bottom: 2px;         -moz-border-radius: 7px;         -webkit-border-radius: 7px;         -khtml-border-radius: 7px;         border-radius: 7px;         text-transform:uppercase;color: #B20838; }.action:hover {border: 1px inset #000;        background-color: #FFCF01;color: #000;}.content_container {    background-color:#fff;border: 0px solid #000;        border-left: 1px solid #000;color: #000;overflow:auto;padding: 10px;position:fixed;left: 224px;top: 52px;right: 0px;bottom:0px;       text-align: left;       padding-right:25px;       z-index:1;}.SelectButtons {    background-color:white;    border-width:1px 1px 1px 1px;    border-style:solid;    border-color:black;margin:10px 10px 10px 0px;       z-index:2;       -moz-border-radius: 5px;       -webkit-border-radius: 5px;       -khtml-border-radius: 5px;       border-radius: 5px;       font-weight:bold;}address {    margin-top: 1em;    padding-top: 1em;    border-top: thin dotted     }.viewButtons {    background-color:#F3F781;    border-width:1px 1px 1px 1px;    border-style:solid;    border-color:black;margin:10px 0px 10px 0px;       z-index:2;       -moz-border-radius: 5px;       -webkit-border-radius: 5px;       -khtml-border-radius: 5px;       border-radius: 5px;       font-weight:bold;}address {    margin-top: 1em;    padding-top: 1em;    border-top: thin dotted }.db_selector {margin:10px 0px 10px 0px;}.db_selector_title {    background-color: #00FFFF;border: 1px solid #000;        margin-bottom:5px;        font-weight:bold;padding:5px 3px;        -moz-border-radius: 5px;        -webkit-border-radius: 5px;        -khtml-border-radius: 5px;        border-radius: 5px;}select {    background-color: #FFEFC0;    font-weight:bolder;padding:3px;        -moz-border-radius: 5px;        -webkit-border-radius: 5px;        -khtml-border-radius: 5px;        border-radius: 5px;}select:hover {           background-color: #AFEFF0;       }</style>
<script type="text/javascript" language="JavaScript">function ChangeSilRegLink(id) {        var ver=document.getElementById(id).value;         if (ver == "Silicon3.0") {            document.getElementById("MIO_Registers").href="#psu_mio_init_data_3_0";            document.getElementById("PLL_Registers").href="#psu_pll_init_data_3_0";            document.getElementById("Clock_Registers").href="#psu_clock_init_data_3_0";            document.getElementById("DDR_Registers").href="#psu_ddr_init_data_3_0";            document.getElementById("Peri_Registers").href="#psu_peripherals_init_data_3_0";            window.location = '#psu_mio_init_data_3_0';        } else if (ver == "Silicon2.0") {            document.getElementById("MIO_Registers").href="#psu_mio_init_data_2_0";            document.getElementById("PLL_Registers").href="#psu_pll_init_data_2_0";            document.getElementById("Clock_Registers").href="#psu_clock_init_data_2_0";            document.getElementById("DDR_Registers").href="#psu_ddr_init_data_2_0";            document.getElementById("Peri_Registers").href="#psu_peripherals_init_data_2_0";            window.location = '#psu_mio_init_data_2_0';        } else {            document.getElementById("MIO_Registers").href="#psu_mio_init_data_1_0";            document.getElementById("PLL_Registers").href="#psu_pll_init_data_1_0";            document.getElementById("Clock_Registers").href="#psu_clock_init_data_1_0";            document.getElementById("DDR_Registers").href="#psu_ddr_init_data_1_0";            document.getElementById("Peri_Registers").href="#psu_peripherals_init_data_1_0";            window.location = '#psu_mio_init_data_1_0';        }}</script>
<body>
<DIV class="navbar">
<DIV class="navlink_container">
<A id="Summary" href="#">
<li>
<DIV class="navlink">Zynq PS Register Summary Viewer
</DIV>
</li>
</A>
</DIV>
</DIV>
<DIV class="action_tray">
<A id="Report" href="#">
<DIV class="sitename">Zynq PS7 Summary Report
</DIV>
</A>
<DIV class="viewButtons">User Configurations
</DIV>
<DIV class="viewButtons">
<A id="MIO_Configurations" href="#ZynqPerTab">
<DIV class="viewButtonHalf">MIO Configurations
</DIV>
</A>
<HR class="action_separator">
<A id="CLK_Configurations" href="#ClockInfoTab">
<DIV class="viewButtonHalf">CLK Configurations
</DIV>
</A>
<HR class="action_separator">
<A id="DDR_Configurations" href="#DDRInfoTab">
<DIV class="viewButtonHalf">DDR Configurations
</DIV>
</A>
<HR class="action_separator">
<A id="SMC_Configurations" href="#SMCInfoTab">
<DIV class="viewButtonHalf">SMC Configurations
</DIV>
</A>
</DIV>
<DIV class="db_selector">
<DIV class="db_selector_title">Select Version:
<select id="db_selection" class="db_selection" onChange="ChangeSilRegLink(this.id)" width="210" style="width: 210px">
<option value="Silicon3.0">Silicon 3.0</option>
<option value="Silicon2.0">Silicon 2.0</option>
<option value="Silicon1.0">Silicon 1.0</option>
</select>
</DIV>
</DIV>
<DIV class="viewButtons">Zynq Register View
</DIV>
<DIV class="action_container">
<A id="MIO_Registers" href="#psu_mio_init_data">
<DIV class="action">MIO Registers
</DIV>
</A>
<A id="PLL_Registers" href="#psu_pll_init_data">
<DIV class="action">PLL Registers
</DIV>
</A>
<A id="Clock_Registers" href="#psu_clock_init_data">
<DIV class="action">Clock Registers
</DIV>
</A>
<A id="DDR_Registers" href="#psu_ddr_init_data">
<DIV class="action">DDR Registers
</DIV>
</A>
<A id="Peri_Registers" href="#psu_peripherals_init_data">
<DIV class="action">Peripherals Registers
</DIV>
</A>
</DIV>
<DIV class="content_container">This design is targeted forxczu9egboard (part number: xczu9eg-ffvb1156-1-i-es1)

<br>
<H1>Zynq Design Summary</H1>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=20% BGCOLOR=#C0C0FF>
<B>Device</B>
</TD>
<TD width=80% BGCOLOR=#E6E6E6>
xczu9eg
</TD>
</TR>
<TR valign="top">
<TD width=20% BGCOLOR=#C0C0FF>
<B>SpeedGrade</B>
</TD>
<TD width=80% BGCOLOR=#E6E6E6>
xczu9eg
</TD>
</TR>
<TR valign="top">
<TD width=20% BGCOLOR=#C0C0FF>
<B>Part</B>
</TD>
<TD width=80% BGCOLOR=#E6E6E6>
xczu9eg-ffvb1156-1-i-es1
</TD>
</TR>
<TR valign="top">
<TD width=20% BGCOLOR=#C0C0FF>
<B>Description</B>
</TD>
<TD width=80% BGCOLOR=#E6E6E6>
Zynq PS Configuration Report with register details
</TD>
</TR>
<TR valign="top">
<TD width=20% BGCOLOR=#C0C0FF>
<B>Vendor</B>
</TD>
<TD width=80% BGCOLOR=#E6E6E6>
Xilinx
</TD>
</TR>
</TABLE>
<H2><a name="ZynqPerTab">MIO Table View</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=10% BGCOLOR=#C0C0FF>
<B>MIO Pin</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>Peripheral</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>Signal</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>IO Type</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>Speed</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>Pullup</B>
</TD>
<TD width=10% BGCOLOR=#C0C0FF>
<B>Direction</B>
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sclk_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
so_mo1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo2
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo3
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
si_mi0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
n_ss_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Feedback Clk
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
clk_for_lpbk
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
n_ss_out_upper
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo_upper[0]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo_upper[1]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo_upper[2]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
mo_upper[3]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
Quad SPI Flash
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sclk_out_upper
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO0 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio0[13]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
I2C 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
scl_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
I2C 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sda_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
I2C 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
scl_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
I2C 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sda_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
UART 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
rxd
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
UART 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
txd
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
UART 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
txd
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
UART 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
rxd
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO0 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio0[22]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO0 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio0[23]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
CAN 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
phy_tx
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
CAN 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
phy_rx
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPI 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpi[0]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO1 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio1[27]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO1 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio1[28]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO1 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio1[29]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO1 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio1[30]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PCIE
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
reset_n
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>

</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[0]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 33</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[1]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 34</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 2
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[2]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 35</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 3
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[3]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 36</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 4
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[4]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 37</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
PMU GPO 5
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpo[5]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
GPIO1 MIO
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
gpio1[38]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 39</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[4]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[5]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 41</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[6]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 42</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[7]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 43</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_bus_pow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 44</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_wp
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 45</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_cd_n
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 46</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[0]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 47</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[1]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 48</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[2]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 49</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_data_out[3]
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 50</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_cmd_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
inout
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 51</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
SD 1
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
sdio1_clk_out
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
out
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 52</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
USB 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
ulpi_clk_in
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
<TR valign="top">
<TD width=10% BGCOLOR=#FBF5EF>
<B>MIO 53</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
USB 0
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
ulpi_dir
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
schmitt
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
slow
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
enabled
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
in
</TD>
</TR>
</TABLE>
<H2><a name="psu_pll_init_data">psu_pll_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CFG">
PSU_CRL_APB_RPLL_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CTRL">
PSU_CRL_APB_RPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CTRL">
PSU_CRL_APB_RPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CTRL">
PSU_CRL_APB_RPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CTRL">
PSU_CRL_APB_RPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_CTRL">
PSU_CRL_APB_RPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_TO_FPD_CTRL">
PSU_CRL_APB_RPLL_TO_FPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control for a clock that will be generated in the LPD, but used in the FPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RPLL_FRAC_CFG">
PSU_CRL_APB_RPLL_FRAC_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional control for the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CFG">
PSU_CRL_APB_IOPLL_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CTRL">
PSU_CRL_APB_IOPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CTRL">
PSU_CRL_APB_IOPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CTRL">
PSU_CRL_APB_IOPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CTRL">
PSU_CRL_APB_IOPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_CTRL">
PSU_CRL_APB_IOPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_TO_FPD_CTRL">
PSU_CRL_APB_IOPLL_TO_FPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control for a clock that will be generated in the LPD, but used in the FPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOPLL_FRAC_CFG">
PSU_CRL_APB_IOPLL_FRAC_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional control for the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CFG">
PSU_CRF_APB_APLL_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CTRL">
PSU_CRF_APB_APLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CTRL">
PSU_CRF_APB_APLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CTRL">
PSU_CRF_APB_APLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CTRL">
PSU_CRF_APB_APLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_CTRL">
PSU_CRF_APB_APLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_TO_LPD_CTRL">
PSU_CRF_APB_APLL_TO_LPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_APLL_FRAC_CFG">
PSU_CRF_APB_APLL_FRAC_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional control for the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CFG">
PSU_CRF_APB_DPLL_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CTRL">
PSU_CRF_APB_DPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CTRL">
PSU_CRF_APB_DPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CTRL">
PSU_CRF_APB_DPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CTRL">
PSU_CRF_APB_DPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_CTRL">
PSU_CRF_APB_DPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_TO_LPD_CTRL">
PSU_CRF_APB_DPLL_TO_LPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPLL_FRAC_CFG">
PSU_CRF_APB_DPLL_FRAC_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional control for the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CFG">
PSU_CRF_APB_VPLL_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A003C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CTRL">
PSU_CRF_APB_VPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CTRL">
PSU_CRF_APB_VPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CTRL">
PSU_CRF_APB_VPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CTRL">
PSU_CRF_APB_VPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_CTRL">
PSU_CRF_APB_VPLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Basic Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_TO_LPD_CTRL">
PSU_CRF_APB_VPLL_TO_LPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_VPLL_FRAC_CFG">
PSU_CRF_APB_VPLL_FRAC_CFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_pll_init_data">psu_pll_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>RPLL INIT</H1>
<H2><a name="RPLL_CFG">Register (<A href=#mod___slcr> slcr </A>)RPLL_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CFG_RES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter resistor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CFG_CP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL charge pump control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CFG_LFHF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter high frequency capacitor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CFG_LOCK_CNT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fe000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>258</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4b0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit counter setting</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CFG_LOCK_DLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit configuration settings for lock windowsize</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CFG@0XFF5E0034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe7fedef</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e4b0c62</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UPDATE FB_DIV</H1>
<H2><a name="RPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_PRE_SRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mux select for determining which clock feeds this PLL. 0XX pss_ref_clk is the source 100 video clk is the source 101 pss_alt_ref_clk is the source 110 aux_refclk[X] is the source 111 gt_crx_ref_clk is the source</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_FBDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>48</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The integer portion of the feedback divider to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_DIV2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This turns on the divide by 2 that is inside of the PLL. This does not change the VCO frequency, just the output frequency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CTRL@0XFF5E0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>717f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>14800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>BY PASS PLL</H1>
<H2><a name="RPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CTRL@0XFF5E0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ASSERT RESET</H1>
<H2><a name="RPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CTRL@0XFF5E0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DEASSERT RESET</H1>
<H2><a name="RPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CTRL@0XFF5E0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CHECK PLL STATUS</H1>
<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PLL_STATUS_RPLL_LOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RPLL is locked</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PLL_STATUS@0XFF5E0040</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>REMOVE PLL BY PASS</H1>
<H2><a name="RPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_CTRL@0XFF5E0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RPLL_TO_FPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)RPLL_TO_FPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_TO_FPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_TO_FPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Divisor value for this clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_TO_FPD_CTRL@0XFF5E0048</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Control for a clock that will be generated in the LPD, but used in the FPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>RPLL FRAC CFG</H1>
<H2><a name="RPLL_FRAC_CFG">Register (<A href=#mod___slcr> slcr </A>)RPLL_FRAC_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RPLL_FRAC_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_FRAC_CFG_ENABLED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional SDM bypass control. When 0, PLL is in integer mode and it ignores all fractional data. When 1, PLL is in fractional mode and uses DATA of this register for the fractional portion of the feedback divider.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RPLL_FRAC_CFG_DATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional value for the Feedback value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RPLL_FRAC_CFG@0XFF5E0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
<H1>IOPLL INIT</H1>
<H2><a name="IOPLL_CFG">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CFG_RES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter resistor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CFG_CP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL charge pump control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CFG_LFHF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter high frequency capacitor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CFG_LOCK_CNT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fe000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>339</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>672000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit counter setting</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CFG_LOCK_DLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit configuration settings for lock windowsize</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CFG@0XFF5E0024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe7fedef</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e672c6c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UPDATE FB_DIV</H1>
<H2><a name="IOPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_PRE_SRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mux select for determining which clock feeds this PLL. 0XX pss_ref_clk is the source 100 video clk is the source 101 pss_alt_ref_clk is the source 110 aux_refclk[X] is the source 111 gt_crx_ref_clk is the source</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_FBDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2d00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The integer portion of the feedback divider to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_DIV2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This turns on the divide by 2 that is inside of the PLL. This does not change the VCO frequency, just the output frequency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CTRL@0XFF5E0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>717f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2d00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>BY PASS PLL</H1>
<H2><a name="IOPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CTRL@0XFF5E0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ASSERT RESET</H1>
<H2><a name="IOPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CTRL@0XFF5E0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DEASSERT RESET</H1>
<H2><a name="IOPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CTRL@0XFF5E0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CHECK PLL STATUS</H1>
<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PLL_STATUS_IOPLL_LOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOPLL is locked</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PLL_STATUS@0XFF5E0040</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>REMOVE PLL BY PASS</H1>
<H2><a name="IOPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_CTRL@0XFF5E0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="IOPLL_TO_FPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOPLL_TO_FPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_TO_FPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_TO_FPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Divisor value for this clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_TO_FPD_CTRL@0XFF5E0044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Control for a clock that will be generated in the LPD, but used in the FPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>IOPLL FRAC CFG</H1>
<H2><a name="IOPLL_FRAC_CFG">Register (<A href=#mod___slcr> slcr </A>)IOPLL_FRAC_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOPLL_FRAC_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_FRAC_CFG_ENABLED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional SDM bypass control. When 0, PLL is in integer mode and it ignores all fractional data. When 1, PLL is in fractional mode and uses DATA of this register for the fractional portion of the feedback divider.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOPLL_FRAC_CFG_DATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional value for the Feedback value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOPLL_FRAC_CFG@0XFF5E0028</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
<H1>APU_PLL INIT</H1>
<H2><a name="APLL_CFG">Register (<A href=#mod___slcr> slcr </A>)APLL_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CFG_RES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter resistor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CFG_CP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL charge pump control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CFG_LFHF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter high frequency capacitor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CFG_LOCK_CNT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fe000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>258</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4b0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit counter setting</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CFG_LOCK_DLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit configuration settings for lock windowsize</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CFG@0XFD1A0024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe7fedef</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e4b0c62</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UPDATE FB_DIV</H1>
<H2><a name="APLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_PRE_SRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mux select for determining which clock feeds this PLL. 0XX pss_ref_clk is the source 100 video clk is the source 101 pss_alt_ref_clk is the source 110 aux_refclk[X] is the source 111 gt_crx_ref_clk is the source</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_FBDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>42</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The integer portion of the feedback divider to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_DIV2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This turns on the divide by 2 that is inside of the PLL. This does not change the VCO frequency, just the output frequency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CTRL@0XFD1A0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>717f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>14200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>BY PASS PLL</H1>
<H2><a name="APLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CTRL@0XFD1A0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ASSERT RESET</H1>
<H2><a name="APLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CTRL@0XFD1A0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DEASSERT RESET</H1>
<H2><a name="APLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CTRL@0XFD1A0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CHECK PLL STATUS</H1>
<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PLL_STATUS_APLL_LOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>APLL is locked</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_PLL_STATUS@0XFD1A0044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>REMOVE PLL BY PASS</H1>
<H2><a name="APLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_CTRL@0XFD1A0020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="APLL_TO_LPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)APLL_TO_LPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_TO_LPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_TO_LPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Divisor value for this clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_TO_LPD_CTRL@0XFD1A0048</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>APLL FRAC CFG</H1>
<H2><a name="APLL_FRAC_CFG">Register (<A href=#mod___slcr> slcr </A>)APLL_FRAC_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>APLL_FRAC_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_APLL_FRAC_CFG_ENABLED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional SDM bypass control. When 0, PLL is in integer mode and it ignores all fractional data. When 1, PLL is in fractional mode and uses DATA of this register for the fractional portion of the feedback divider.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_APLL_FRAC_CFG@0XFD1A0028</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DDR_PLL INIT</H1>
<H2><a name="DPLL_CFG">Register (<A href=#mod___slcr> slcr </A>)DPLL_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CFG_RES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter resistor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CFG_CP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL charge pump control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CFG_LFHF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter high frequency capacitor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CFG_LOCK_CNT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fe000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>258</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4b0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit counter setting</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CFG_LOCK_DLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit configuration settings for lock windowsize</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CFG@0XFD1A0030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe7fedef</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e4b0c62</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UPDATE FB_DIV</H1>
<H2><a name="DPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_PRE_SRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mux select for determining which clock feeds this PLL. 0XX pss_ref_clk is the source 100 video clk is the source 101 pss_alt_ref_clk is the source 110 aux_refclk[X] is the source 111 gt_crx_ref_clk is the source</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_FBDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The integer portion of the feedback divider to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_DIV2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This turns on the divide by 2 that is inside of the PLL. This does not change the VCO frequency, just the output frequency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CTRL@0XFD1A002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>717f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>14000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>BY PASS PLL</H1>
<H2><a name="DPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CTRL@0XFD1A002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ASSERT RESET</H1>
<H2><a name="DPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CTRL@0XFD1A002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DEASSERT RESET</H1>
<H2><a name="DPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CTRL@0XFD1A002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CHECK PLL STATUS</H1>
<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PLL_STATUS_DPLL_LOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DPLL is locked</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_PLL_STATUS@0XFD1A0044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>REMOVE PLL BY PASS</H1>
<H2><a name="DPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_CTRL@0XFD1A002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DPLL_TO_LPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPLL_TO_LPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_TO_LPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_TO_LPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Divisor value for this clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_TO_LPD_CTRL@0XFD1A004C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DPLL FRAC CFG</H1>
<H2><a name="DPLL_FRAC_CFG">Register (<A href=#mod___slcr> slcr </A>)DPLL_FRAC_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPLL_FRAC_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_FRAC_CFG_ENABLED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional SDM bypass control. When 0, PLL is in integer mode and it ignores all fractional data. When 1, PLL is in fractional mode and uses DATA of this register for the fractional portion of the feedback divider.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPLL_FRAC_CFG_DATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional value for the Feedback value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPLL_FRAC_CFG@0XFD1A0034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
<H1>VIDEO_PLL INIT</H1>
<H2><a name="VPLL_CFG">Register (<A href=#mod___slcr> slcr </A>)VPLL_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A003C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CFG_RES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter resistor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CFG_CP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL charge pump control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CFG_LFHF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL loop filter high frequency capacitor control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CFG_LOCK_CNT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fe000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>28a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>514000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit counter setting</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CFG_LOCK_DLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lock circuit configuration settings for lock windowsize</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CFG@0XFD1A003C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe7fedef</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e514c62</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Helper data. Values are to be looked up in a table from Data Sheet</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UPDATE FB_DIV</H1>
<H2><a name="VPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_PRE_SRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mux select for determining which clock feeds this PLL. 0XX pss_ref_clk is the source 100 video clk is the source 101 pss_alt_ref_clk is the source 110 aux_refclk[X] is the source 111 gt_crx_ref_clk is the source</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_FBDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>39</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3900</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The integer portion of the feedback divider to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_DIV2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This turns on the divide by 2 that is inside of the PLL. This does not change the VCO frequency, just the output frequency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CTRL@0XFD1A0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>717f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>13900</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>BY PASS PLL</H1>
<H2><a name="VPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CTRL@0XFD1A0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ASSERT RESET</H1>
<H2><a name="VPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CTRL@0XFD1A0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DEASSERT RESET</H1>
<H2><a name="VPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Asserts Reset to the PLL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CTRL@0XFD1A0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CHECK PLL STATUS</H1>
<H2><a name="PLL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PLL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PLL_STATUS_VPLL_LOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VPLL is locked</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_PLL_STATUS@0XFD1A0044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>REMOVE PLL BY PASS</H1>
<H2><a name="VPLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_CTRL_BYPASS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Bypasses the PLL clock. The usable clock will be determined from the POST_SRC field. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_CTRL@0XFD1A0038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL Basic Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="VPLL_TO_LPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)VPLL_TO_LPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_TO_LPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_TO_LPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Divisor value for this clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_TO_LPD_CTRL@0XFD1A0050</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Control for a clock that will be generated in the FPD, but used in the LPD as a clock source for the peripheral clock muxes.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>VIDEO FRAC CFG</H1>
<H2><a name="VPLL_FRAC_CFG">Register (<A href=#mod___slcr> slcr </A>)VPLL_FRAC_CFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VPLL_FRAC_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_FRAC_CFG_ENABLED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional SDM bypass control. When 0, PLL is in integer mode and it ignores all fractional data. When 1, PLL is in fractional mode and uses DATA of this register for the fractional portion of the feedback divider.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_VPLL_FRAC_CFG_DATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>820c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>820c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fractional value for the Feedback value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_VPLL_FRAC_CFG@0XFD1A0040</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8000820c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Fractional control for the PLL</B>
</TD>
</TR>
</TABLE>
<P>
</TABLE>
<P>
<H2><a name="psu_clock_init_data">psu_clock_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_GEM0_REF_CTRL">
PSU_CRL_APB_GEM0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_GEM1_REF_CTRL">
PSU_CRL_APB_GEM1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0054</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_GEM2_REF_CTRL">
PSU_CRL_APB_GEM2_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0058</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_GEM3_REF_CTRL">
PSU_CRL_APB_GEM3_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E005C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_GEM_TSU_REF_CTRL">
PSU_CRL_APB_GEM_TSU_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_USB0_BUS_REF_CTRL">
PSU_CRL_APB_USB0_BUS_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_USB1_BUS_REF_CTRL">
PSU_CRL_APB_USB1_BUS_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_USB3_DUAL_REF_CTRL">
PSU_CRL_APB_USB3_DUAL_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_QSPI_REF_CTRL">
PSU_CRL_APB_QSPI_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_SDIO0_REF_CTRL">
PSU_CRL_APB_SDIO0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_SDIO1_REF_CTRL">
PSU_CRL_APB_SDIO1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_SDIO_CLK_CTRL">
PSU_IOU_SLCR_SDIO_CLK_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18030C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SoC Debug Clock Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_UART0_REF_CTRL">
PSU_CRL_APB_UART0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_UART1_REF_CTRL">
PSU_CRL_APB_UART1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0078</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_I2C0_REF_CTRL">
PSU_CRL_APB_I2C0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_I2C1_REF_CTRL">
PSU_CRL_APB_I2C1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_SPI0_REF_CTRL">
PSU_CRL_APB_SPI0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E007C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_SPI1_REF_CTRL">
PSU_CRL_APB_SPI1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_CAN0_REF_CTRL">
PSU_CRL_APB_CAN0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_CAN1_REF_CTRL">
PSU_CRL_APB_CAN1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_CPU_R5_CTRL">
PSU_CRL_APB_CPU_R5_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_IOU_SWITCH_CTRL">
PSU_CRL_APB_IOU_SWITCH_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E009C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_CSU_PLL_CTRL">
PSU_CRL_APB_CSU_PLL_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_PCAP_CTRL">
PSU_CRL_APB_PCAP_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_LPD_SWITCH_CTRL">
PSU_CRL_APB_LPD_SWITCH_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_LPD_LSBUS_CTRL">
PSU_CRL_APB_LPD_LSBUS_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_DBG_LPD_CTRL">
PSU_CRL_APB_DBG_LPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_NAND_REF_CTRL">
PSU_CRL_APB_NAND_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_ADMA_REF_CTRL">
PSU_CRL_APB_ADMA_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_PL0_REF_CTRL">
PSU_CRL_APB_PL0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_PL1_REF_CTRL">
PSU_CRL_APB_PL1_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_PL2_REF_CTRL">
PSU_CRL_APB_PL2_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_PL3_REF_CTRL">
PSU_CRL_APB_PL3_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00CC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_AMS_REF_CTRL">
PSU_CRL_APB_AMS_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_DLL_REF_CTRL">
PSU_CRL_APB_DLL_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_TIMESTAMP_REF_CTRL">
PSU_CRL_APB_TIMESTAMP_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_SATA_REF_CTRL">
PSU_CRF_APB_SATA_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_PCIE_REF_CTRL">
PSU_CRF_APB_PCIE_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DP_VIDEO_REF_CTRL">
PSU_CRF_APB_DP_VIDEO_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DP_AUDIO_REF_CTRL">
PSU_CRF_APB_DP_AUDIO_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DP_STC_REF_CTRL">
PSU_CRF_APB_DP_STC_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A007C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_ACPU_CTRL">
PSU_CRF_APB_ACPU_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DBG_TRACE_CTRL">
PSU_CRF_APB_DBG_TRACE_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DBG_FPD_CTRL">
PSU_CRF_APB_DBG_FPD_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DDR_CTRL">
PSU_CRF_APB_DDR_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_GPU_REF_CTRL">
PSU_CRF_APB_GPU_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_GDMA_REF_CTRL">
PSU_CRF_APB_GDMA_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DPDMA_REF_CTRL">
PSU_CRF_APB_DPDMA_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00BC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_TOPSW_MAIN_CTRL">
PSU_CRF_APB_TOPSW_MAIN_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_TOPSW_LSBUS_CTRL">
PSU_CRF_APB_TOPSW_LSBUS_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_GTGREF0_REF_CTRL">
PSU_CRF_APB_GTGREF0_REF_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_DBG_TSTMP_CTRL">
PSU_CRF_APB_DBG_TSTMP_CTRL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This register controls this reference clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_IOU_TTC_APB_CLK">
PSU_IOU_SLCR_IOU_TTC_APB_CLK
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180380</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>TTC APB clock select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_FPD_SLCR_WDT_CLK_SEL">
PSU_FPD_SLCR_WDT_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD610100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SWDT clock source select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_WDT_CLK_SEL">
PSU_IOU_SLCR_WDT_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SWDT clock source select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_LPD_SLCR_CSUPMU_WDT_CLK_SEL">
PSU_LPD_SLCR_CSUPMU_WDT_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF410050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SWDT clock source select</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_clock_init_data">psu_clock_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>CLOCK CONTROL SLCR REGISTER</H1>
<H2><a name="GEM0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GEM0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM0_REF_CTRL_RX_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active for the RX channel</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_GEM0_REF_CTRL@0XFF5E0050</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>63f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6010800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GEM1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GEM1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0054</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM1_REF_CTRL_RX_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active for the RX channel</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_GEM1_REF_CTRL@0XFF5E0054</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>63f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6010800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GEM2_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM2_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GEM2_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0058</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM2_REF_CTRL_RX_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active for the RX channel</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM2_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM2_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM2_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM2_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_GEM2_REF_CTRL@0XFF5E0058</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>63f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6010800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GEM3_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM3_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GEM3_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E005C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM3_REF_CTRL_RX_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active for the RX channel</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM3_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM3_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM3_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM3_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_GEM3_REF_CTRL@0XFF5E005C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>63f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6010c00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GEM_TSU_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GEM_TSU_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GEM_TSU_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM_TSU_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM_TSU_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM_TSU_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_GEM_TSU_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_GEM_TSU_REF_CTRL@0XFF5E0100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010402</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="USB0_BUS_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)USB0_BUS_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>USB0_BUS_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB0_BUS_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB0_BUS_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB0_BUS_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB0_BUS_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_USB0_BUS_REF_CTRL@0XFF5E0060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>23f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2010600</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="USB1_BUS_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)USB1_BUS_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>USB1_BUS_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB1_BUS_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB1_BUS_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB1_BUS_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB1_BUS_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_USB1_BUS_REF_CTRL@0XFF5E0064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>23f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2010400</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="USB3_DUAL_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)USB3_DUAL_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>USB3_DUAL_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB3_DUAL_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB3_DUAL_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB3_DUAL_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_USB3_DUAL_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL. (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_USB3_DUAL_REF_CTRL@0XFF5E004C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>23f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2010400</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="QSPI_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)QSPI_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>QSPI_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_QSPI_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_QSPI_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_QSPI_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_QSPI_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_QSPI_REF_CTRL@0XFF5E0068</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010c00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SDIO0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SDIO0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = VPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_SDIO0_REF_CTRL@0XFF5E006C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010702</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SDIO1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SDIO1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SDIO1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = VPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_SDIO1_REF_CTRL@0XFF5E0070</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010602</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SDIO_CLK_CTRL">Register (<A href=#mod___slcr> slcr </A>)SDIO_CLK_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SDIO_CLK_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18030C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_SDIO_CLK_CTRL_SDIO1_RX_SRC_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MIO pad selection for sdio1_rx_clk (feedback clock from the PAD) 0: MIO [51] 1: MIO [76]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_SDIO_CLK_CTRL@0XFF18030C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SoC Debug Clock Control</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="UART0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)UART0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>UART0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_UART0_REF_CTRL@0XFF5E0074</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="UART1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)UART1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>UART1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0078</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_UART1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_UART1_REF_CTRL@0XFF5E0078</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="I2C0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)I2C0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>I2C0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_I2C0_REF_CTRL@0XFF5E0120</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="I2C1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)I2C1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>I2C1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_I2C1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_I2C1_REF_CTRL@0XFF5E0124</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SPI0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)SPI0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SPI0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E007C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_SPI0_REF_CTRL@0XFF5E007C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010702</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SPI1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)SPI1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SPI1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_SPI1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_SPI1_REF_CTRL@0XFF5E0080</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010702</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CAN0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)CAN0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CAN0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>a00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_CAN0_REF_CTRL@0XFF5E0084</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010a00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CAN1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)CAN1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CAN1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CAN1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_CAN1_REF_CTRL@0XFF5E0088</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CPU_R5_CTRL">Register (<A href=#mod___slcr> slcr </A>)CPU_R5_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CPU_R5_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CPU_R5_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Turing this off will shut down the OCM, some parts of the APM, and prevent transactions going from the FPD to the LPD and could lead to system hang</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CPU_R5_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CPU_R5_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_CPU_R5_CTRL@0XFF5E0090</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="IOU_SWITCH_CTRL">Register (<A href=#mod___slcr> slcr </A>)IOU_SWITCH_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOU_SWITCH_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E009C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOU_SWITCH_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOU_SWITCH_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_IOU_SWITCH_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_IOU_SWITCH_CTRL@0XFF5E009C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000602</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CSU_PLL_CTRL">Register (<A href=#mod___slcr> slcr </A>)CSU_PLL_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CSU_PLL_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CSU_PLL_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CSU_PLL_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_CSU_PLL_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_CSU_PLL_CTRL@0XFF5E00A0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCAP_CTRL">Register (<A href=#mod___slcr> slcr </A>)PCAP_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCAP_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PCAP_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PCAP_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PCAP_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PCAP_CTRL@0XFF5E00A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000602</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="LPD_SWITCH_CTRL">Register (<A href=#mod___slcr> slcr </A>)LPD_SWITCH_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>LPD_SWITCH_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_SWITCH_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_SWITCH_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_SWITCH_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_LPD_SWITCH_CTRL@0XFF5E00A8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="LPD_LSBUS_CTRL">Register (<A href=#mod___slcr> slcr </A>)LPD_LSBUS_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>LPD_LSBUS_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_LSBUS_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_LSBUS_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_LPD_LSBUS_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_LPD_LSBUS_CTRL@0XFF5E00AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000f02</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBG_LPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)DBG_LPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBG_LPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_DBG_LPD_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_DBG_LPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_DBG_LPD_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_DBG_LPD_CTRL@0XFF5E00B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000602</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="NAND_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)NAND_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>NAND_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_NAND_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_NAND_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_NAND_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>a00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_NAND_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_NAND_REF_CTRL@0XFF5E00B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010a00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADMA_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)ADMA_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADMA_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_ADMA_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_ADMA_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_ADMA_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_ADMA_REF_CTRL@0XFF5E00B8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PL0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)PL0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PL0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL0_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PL0_REF_CTRL@0XFF5E00C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PL1_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)PL1_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PL1_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL1_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL1_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL1_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL1_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PL1_REF_CTRL@0XFF5E00C4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1040f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PL2_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)PL2_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PL2_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL2_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL2_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL2_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL2_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PL2_REF_CTRL@0XFF5E00C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010402</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PL3_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)PL3_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PL3_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E00CC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL3_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL3_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL3_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_PL3_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_PL3_REF_CTRL@0XFF5E00CC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="AMS_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)AMS_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>AMS_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_AMS_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_AMS_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1d00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_AMS_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_AMS_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_AMS_REF_CTRL@0XFF5E0108</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1011d02</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DLL_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)DLL_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DLL_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_DLL_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 001 = RPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_DLL_REF_CTRL@0XFF5E0104</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="TIMESTAMP_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)TIMESTAMP_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>TIMESTAMP_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_TIMESTAMP_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_TIMESTAMP_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>1XX = pss_ref_clk; 000 = RPLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_TIMESTAMP_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_TIMESTAMP_REF_CTRL@0XFF5E0128</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SATA_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)SATA_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SATA_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_SATA_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = APLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_SATA_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_SATA_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_SATA_REF_CTRL@0XFD1A00A0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCIE_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)PCIE_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCIE_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PCIE_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = RPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PCIE_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_PCIE_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_PCIE_REF_CTRL@0XFD1A00B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DP_VIDEO_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)DP_VIDEO_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DP_VIDEO_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_VIDEO_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_VIDEO_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_VIDEO_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = VPLL; 010 = DPLL; 011 = RPLL - might be using extra mux; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_VIDEO_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DP_VIDEO_REF_CTRL@0XFD1A0070</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010500</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DP_AUDIO_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)DP_AUDIO_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DP_AUDIO_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_AUDIO_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_AUDIO_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>36</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_AUDIO_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = VPLL; 010 = DPLL; 011 = RPLL - might be using extra mux; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_AUDIO_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DP_AUDIO_REF_CTRL@0XFD1A0074</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1013600</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DP_STC_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)DP_STC_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DP_STC_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A007C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_STC_REF_CTRL_DIVISOR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_STC_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_STC_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = VPLL; 010 = DPLL; 011 = RPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DP_STC_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DP_STC_REF_CTRL@0XFD1A007C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>13f3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1013200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACPU_CTRL">Register (<A href=#mod___slcr> slcr </A>)ACPU_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACPU_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_ACPU_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_ACPU_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = APLL; 010 = DPLL; 011 = VPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_ACPU_CTRL_CLKACT_HALF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock. For the half speed APU Clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_ACPU_CTRL_CLKACT_FULL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock. For the full speed ACPUX Clock. This will shut off the high speed clock to the entire APU</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_ACPU_CTRL@0XFD1A0060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3000100</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBG_TRACE_CTRL">Register (<A href=#mod___slcr> slcr </A>)DBG_TRACE_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBG_TRACE_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_TRACE_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_TRACE_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = DPLL; 011 = APLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_TRACE_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DBG_TRACE_CTRL@0XFD1A0064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBG_FPD_CTRL">Register (<A href=#mod___slcr> slcr </A>)DBG_FPD_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBG_FPD_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_FPD_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_FPD_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = DPLL; 011 = APLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_FPD_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DBG_FPD_CTRL@0XFD1A0068</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DDR_CTRL">Register (<A href=#mod___slcr> slcr </A>)DDR_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DDR_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DDR_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DDR_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = DPLL; 001 = VPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DDR_CTRL@0XFD1A0080</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GPU_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GPU_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GPU_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GPU_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GPU_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = VPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GPU_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock, which will stop clock for GPU (and both Pixel Processors).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GPU_REF_CTRL_PP0_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal for Pixel Processor. Switch to 0 to disable the clock only to this Pixel Processor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GPU_REF_CTRL_PP1_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal for Pixel Processor. Switch to 0 to disable the clock only to this Pixel Processor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_GPU_REF_CTRL@0XFD1A0084</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7000100</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GDMA_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GDMA_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GDMA_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GDMA_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GDMA_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = APLL; 010 = VPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GDMA_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_GDMA_REF_CTRL@0XFD1A00B8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DPDMA_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)DPDMA_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DPDMA_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00BC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPDMA_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPDMA_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = APLL; 010 = VPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DPDMA_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DPDMA_REF_CTRL@0XFD1A00BC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="TOPSW_MAIN_CTRL">Register (<A href=#mod___slcr> slcr </A>)TOPSW_MAIN_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>TOPSW_MAIN_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_MAIN_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_MAIN_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = APLL; 010 = VPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_MAIN_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_TOPSW_MAIN_CTRL@0XFD1A00C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000202</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="TOPSW_LSBUS_CTRL">Register (<A href=#mod___slcr> slcr </A>)TOPSW_LSBUS_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>TOPSW_LSBUS_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_LSBUS_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_LSBUS_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = APLL; 010 = IOPLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_TOPSW_LSBUS_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_TOPSW_LSBUS_CTRL@0XFD1A00C4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000502</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="GTGREF0_REF_CTRL">Register (<A href=#mod___slcr> slcr </A>)GTGREF0_REF_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>GTGREF0_REF_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GTGREF0_REF_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GTGREF0_REF_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = APLL; 011 = DPLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_GTGREF0_REF_CTRL_CLKACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock active signal. Switch to 0 to disable the clock</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_GTGREF0_REF_CTRL@0XFD1A00C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1003f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000400</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBG_TSTMP_CTRL">Register (<A href=#mod___slcr> slcr </A>)DBG_TSTMP_CTRL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBG_TSTMP_CTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A00F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_TSTMP_CTRL_DIVISOR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>6 bit divider</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_DBG_TSTMP_CTRL_SRCSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>000 = IOPLL; 010 = DPLL; 011 = APLL; (This signal may only be toggled after 4 cycles of the old clock and 4 cycles of the new clock. This is not usually an issue, but designers must be aware.)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_DBG_TSTMP_CTRL@0XFD1A00F8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>This register controls this reference clock</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="IOU_TTC_APB_CLK">Register (<A href=#mod___slcr> slcr </A>)IOU_TTC_APB_CLK</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOU_TTC_APB_CLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180380</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_IOU_TTC_APB_CLK_TTC0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>00" = Select the APB switch clock for the APB interface of TTC0'01" = Select the PLL ref clock for the APB interface of TTC0'10" = Select the R5 clock for the APB interface of TTC0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_IOU_TTC_APB_CLK_TTC1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>00" = Select the APB switch clock for the APB interface of TTC1'01" = Select the PLL ref clock for the APB interface of TTC1'10" = Select the R5 clock for the APB interface of TTC1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_IOU_TTC_APB_CLK_TTC2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>00" = Select the APB switch clock for the APB interface of TTC2'01" = Select the PLL ref clock for the APB interface of TTC2'10" = Select the R5 clock for the APB interface of TTC2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_IOU_TTC_APB_CLK_TTC3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>00" = Select the APB switch clock for the APB interface of TTC3'01" = Select the PLL ref clock for the APB interface of TTC3'10" = Select the R5 clock for the APB interface of TTC3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_IOU_TTC_APB_CLK@0XFF180380</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>TTC APB clock select</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="WDT_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)WDT_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>WDT_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD610100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_FPD_SLCR_WDT_CLK_SEL_SELECT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>System watchdog timer clock source selection: 0: Internal APB clock 1: External (PL clock via EMIO or Pinout clock via MIO)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_FPD_SLCR_WDT_CLK_SEL@0XFD610100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SWDT clock source select</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="WDT_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)WDT_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>WDT_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_WDT_CLK_SEL_SELECT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>System watchdog timer clock source selection: 0: internal clock APB clock 1: external clock from PL via EMIO, or from pinout via MIO</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_WDT_CLK_SEL@0XFF180300</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SWDT clock source select</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CSUPMU_WDT_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)CSUPMU_WDT_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CSUPMU_WDT_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF410050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_LPD_SLCR_CSUPMU_WDT_CLK_SEL_SELECT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>System watchdog timer clock source selection: 0: internal clock APB clock 1: external clock pss_ref_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_LPD_SLCR_CSUPMU_WDT_CLK_SEL@0XFF410050</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SWDT clock source select</B>
</TD>
</TR>
</TABLE>
<P>
</TABLE>
<P>
<H2><a name="psu_ddr_init_data">psu_ddr_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_RST_DDR_SS">
PSU_CRF_APB_RST_DDR_SS
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR sub system block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_MSTR">
PSU_DDRC_MSTR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_MRCTRL0">
PSU_DDRC_MRCTRL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Mode Register Read/Write Control Register 0. Note: Do not enable more than one of the following fields simultaneously: - sw_init_int - pda_en - mpr_en</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DERATEEN">
PSU_DDRC_DERATEEN
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Temperature Derate Enable Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DERATEINT">
PSU_DDRC_DERATEINT
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Temperature Derate Interval Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PWRCTL">
PSU_DDRC_PWRCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PWRTMG">
PSU_DDRC_PWRTMG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Timing Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_RFSHCTL0">
PSU_DDRC_RFSHCTL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Control Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_RFSHCTL3">
PSU_DDRC_RFSHCTL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Control Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_RFSHTMG">
PSU_DDRC_RFSHTMG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Timing Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ECCCFG0">
PSU_DDRC_ECCCFG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ECC Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ECCCFG1">
PSU_DDRC_ECCCFG1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ECC Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_CRCPARCTL1">
PSU_DDRC_CRCPARCTL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRC Parity Control Register1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_CRCPARCTL2">
PSU_DDRC_CRCPARCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRC Parity Control Register2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT0">
PSU_DDRC_INIT0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT1">
PSU_DDRC_INIT1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT2">
PSU_DDRC_INIT2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT3">
PSU_DDRC_INIT3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT4">
PSU_DDRC_INIT4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT5">
PSU_DDRC_INIT5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT6">
PSU_DDRC_INIT6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_INIT7">
PSU_DDRC_INIT7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Initialization Register 7</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DIMMCTL">
PSU_DDRC_DIMMCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DIMM Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_RANKCTL">
PSU_DDRC_RANKCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Rank Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG0">
PSU_DDRC_DRAMTMG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG1">
PSU_DDRC_DRAMTMG1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG2">
PSU_DDRC_DRAMTMG2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG3">
PSU_DDRC_DRAMTMG3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07010C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG4">
PSU_DDRC_DRAMTMG4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG5">
PSU_DDRC_DRAMTMG5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG6">
PSU_DDRC_DRAMTMG6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG7">
PSU_DDRC_DRAMTMG7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 7</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG8">
PSU_DDRC_DRAMTMG8
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG9">
PSU_DDRC_DRAMTMG9
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 9</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG11">
PSU_DDRC_DRAMTMG11
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07012C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 11</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DRAMTMG12">
PSU_DDRC_DRAMTMG12
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070130</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Timing Register 12</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ZQCTL0">
PSU_DDRC_ZQCTL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Control Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ZQCTL1">
PSU_DDRC_ZQCTL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Control Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFITMG0">
PSU_DDRC_DFITMG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFITMG1">
PSU_DDRC_DFITMG1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Timing Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFILPCFG0">
PSU_DDRC_DFILPCFG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070198</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Low Power Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFILPCFG1">
PSU_DDRC_DFILPCFG1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07019C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Low Power Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFIUPD1">
PSU_DDRC_DFIUPD1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Update Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFIMISC">
PSU_DDRC_DFIMISC
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Miscellaneous Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFITMG2">
PSU_DDRC_DFITMG2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Timing Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DBICTL">
PSU_DDRC_DBICTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DM/DBI Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP0">
PSU_DDRC_ADDRMAP0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP1">
PSU_DDRC_ADDRMAP1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP2">
PSU_DDRC_ADDRMAP2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP3">
PSU_DDRC_ADDRMAP3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07020C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP4">
PSU_DDRC_ADDRMAP4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070210</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP5">
PSU_DDRC_ADDRMAP5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070214</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP6">
PSU_DDRC_ADDRMAP6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070218</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP7">
PSU_DDRC_ADDRMAP7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07021C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 7</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP8">
PSU_DDRC_ADDRMAP8
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070220</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP9">
PSU_DDRC_ADDRMAP9
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070224</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 9</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP10">
PSU_DDRC_ADDRMAP10
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070228</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 10</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ADDRMAP11">
PSU_DDRC_ADDRMAP11
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07022C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Map Register 11</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ODTCFG">
PSU_DDRC_ODTCFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070240</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ODT Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ODTMAP">
PSU_DDRC_ODTMAP
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070244</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ODT/Rank Map Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SCHED">
PSU_DDRC_SCHED
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070250</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Scheduler Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PERFLPR1">
PSU_DDRC_PERFLPR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070264</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Priority Read CAM Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PERFWR1">
PSU_DDRC_PERFWR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07026C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write CAM Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DQMAP5">
PSU_DDRC_DQMAP5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070294</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Map Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DBG0">
PSU_DDRC_DBG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Debug Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DBGCMD">
PSU_DDRC_DBGCMD
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07030C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Command Debug Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SWCTL">
PSU_DDRC_SWCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software register programming control enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCCFG">
PSU_DDRC_PCCFG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port Common Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_0">
PSU_DDRC_PCFGR_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070404</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_0">
PSU_DDRC_PCFGW_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070408</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_0">
PSU_DDRC_PCTRL_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070490</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_0">
PSU_DDRC_PCFGQOS0_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070494</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_0">
PSU_DDRC_PCFGQOS1_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070498</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_1">
PSU_DDRC_PCFGR_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0704B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_1">
PSU_DDRC_PCFGW_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0704B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_1">
PSU_DDRC_PCTRL_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070540</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_1">
PSU_DDRC_PCFGQOS0_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070544</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_1">
PSU_DDRC_PCFGQOS1_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070548</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_2">
PSU_DDRC_PCFGR_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070564</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_2">
PSU_DDRC_PCFGW_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070568</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_2">
PSU_DDRC_PCTRL_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_2">
PSU_DDRC_PCFGQOS0_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_2">
PSU_DDRC_PCFGQOS1_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_3">
PSU_DDRC_PCFGR_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070614</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_3">
PSU_DDRC_PCFGW_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070618</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_3">
PSU_DDRC_PCTRL_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_3">
PSU_DDRC_PCFGQOS0_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_3">
PSU_DDRC_PCFGQOS1_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS0_3">
PSU_DDRC_PCFGWQOS0_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS1_3">
PSU_DDRC_PCFGWQOS1_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_4">
PSU_DDRC_PCFGR_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_4">
PSU_DDRC_PCFGW_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_4">
PSU_DDRC_PCTRL_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070750</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_4">
PSU_DDRC_PCFGQOS0_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070754</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_4">
PSU_DDRC_PCFGQOS1_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070758</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS0_4">
PSU_DDRC_PCFGWQOS0_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07075C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS1_4">
PSU_DDRC_PCFGWQOS1_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070760</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGR_5">
PSU_DDRC_PCFGR_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070774</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGW_5">
PSU_DDRC_PCFGW_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070778</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCTRL_5">
PSU_DDRC_PCTRL_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS0_5">
PSU_DDRC_PCFGQOS0_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070804</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGQOS1_5">
PSU_DDRC_PCFGQOS1_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070808</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS0_5">
PSU_DDRC_PCFGWQOS0_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07080C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_PCFGWQOS1_5">
PSU_DDRC_PCFGWQOS1_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070810</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SARBASE0">
PSU_DDRC_SARBASE0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SAR Base Address Register n</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SARSIZE0">
PSU_DDRC_SARSIZE0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F08</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SAR Size Register n</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SARBASE1">
PSU_DDRC_SARBASE1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F0C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SAR Base Address Register n</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SARSIZE1">
PSU_DDRC_SARSIZE1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SAR Size Register n</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFITMG0_SHADOW">
PSU_DDRC_DFITMG0_SHADOW
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD072190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Timing Shadow Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_RST_DDR_SS">
PSU_CRF_APB_RST_DDR_SS
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR sub system block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR0">
PSU_DDR_PHY_PGCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR2">
PSU_DDR_PHY_PGCR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR5">
PSU_DDR_PHY_PGCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PTR0">
PSU_DDR_PHY_PTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PTR1">
PSU_DDR_PHY_PTR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Timing Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DSGCR">
PSU_DDR_PHY_DSGCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR System General Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DCR">
PSU_DDR_PHY_DCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR0">
PSU_DDR_PHY_DTPR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR1">
PSU_DDR_PHY_DTPR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR2">
PSU_DDR_PHY_DTPR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR3">
PSU_DDR_PHY_DTPR3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR4">
PSU_DDR_PHY_DTPR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR5">
PSU_DDR_PHY_DTPR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTPR6">
PSU_DDR_PHY_DTPR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Timing Parameters Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_RDIMMGCR0">
PSU_DDR_PHY_RDIMMGCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080140</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_RDIMMGCR1">
PSU_DDR_PHY_RDIMMGCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080144</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_RDIMMCR1">
PSU_DDR_PHY_RDIMMCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080154</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM Control Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR0">
PSU_DDR_PHY_MR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>LPDDR4 Mode Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR1">
PSU_DDR_PHY_MR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>LPDDR4 Mode Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR2">
PSU_DDR_PHY_MR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080188</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>LPDDR4 Mode Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR3">
PSU_DDR_PHY_MR3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08018C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>LPDDR4 Mode Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR4">
PSU_DDR_PHY_MR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Mode Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR5">
PSU_DDR_PHY_MR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Mode Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_MR6">
PSU_DDR_PHY_MR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080198</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Mode Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTCR0">
PSU_DDR_PHY_DTCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTCR1">
PSU_DDR_PHY_DTCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_CATR0">
PSU_DDR_PHY_CATR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080240</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Training Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACIOCR0">
PSU_DDR_PHY_ACIOCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080500</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC I/O Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACIOCR2">
PSU_DDR_PHY_ACIOCR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080508</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC I/O Configuration Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACIOCR3">
PSU_DDR_PHY_ACIOCR3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08050C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC I/O Configuration Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACIOCR4">
PSU_DDR_PHY_ACIOCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080510</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC I/O Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_IOVCR0">
PSU_DDR_PHY_IOVCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080520</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IO VREF Control Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_VTCR0">
PSU_DDR_PHY_VTCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080528</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Training Control Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_VTCR1">
PSU_DDR_PHY_VTCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08052C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Training Control Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACBDLR6">
PSU_DDR_PHY_ACBDLR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080558</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Bit Delay Line Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACBDLR7">
PSU_DDR_PHY_ACBDLR7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08055C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Bit Delay Line Register 7</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ACBDLR8">
PSU_DDR_PHY_ACBDLR8
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080560</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Bit Delay Line Register 8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ZQCR">
PSU_DDR_PHY_ZQCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080680</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Impedance Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ZQ0PR0">
PSU_DDR_PHY_ZQ0PR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080684</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ n Impedance Control Program Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ZQ0OR0">
PSU_DDR_PHY_ZQ0OR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080694</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ n Impedance Control Override Data Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ZQ0OR1">
PSU_DDR_PHY_ZQ0OR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080698</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ n Impedance Control Override Data Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_ZQ1PR0">
PSU_DDR_PHY_ZQ1PR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0806A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ n Impedance Control Program Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0GCR0">
PSU_DDR_PHY_DX0GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080700</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0GCR4">
PSU_DDR_PHY_DX0GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080710</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0GCR5">
PSU_DDR_PHY_DX0GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080714</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0GCR6">
PSU_DDR_PHY_DX0GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080718</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0LCDLR2">
PSU_DDR_PHY_DX0LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080788</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX0GTR0">
PSU_DDR_PHY_DX0GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0807C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1GCR0">
PSU_DDR_PHY_DX1GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1GCR4">
PSU_DDR_PHY_DX1GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080810</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1GCR5">
PSU_DDR_PHY_DX1GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080814</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1GCR6">
PSU_DDR_PHY_DX1GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080818</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1LCDLR2">
PSU_DDR_PHY_DX1LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080888</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX1GTR0">
PSU_DDR_PHY_DX1GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0808C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GCR0">
PSU_DDR_PHY_DX2GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080900</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GCR1">
PSU_DDR_PHY_DX2GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080904</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GCR4">
PSU_DDR_PHY_DX2GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080910</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GCR5">
PSU_DDR_PHY_DX2GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080914</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GCR6">
PSU_DDR_PHY_DX2GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080918</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2LCDLR2">
PSU_DDR_PHY_DX2LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080988</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX2GTR0">
PSU_DDR_PHY_DX2GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0809C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GCR0">
PSU_DDR_PHY_DX3GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GCR1">
PSU_DDR_PHY_DX3GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GCR4">
PSU_DDR_PHY_DX3GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GCR5">
PSU_DDR_PHY_DX3GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GCR6">
PSU_DDR_PHY_DX3GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3LCDLR2">
PSU_DDR_PHY_DX3LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX3GTR0">
PSU_DDR_PHY_DX3GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080AC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GCR0">
PSU_DDR_PHY_DX4GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GCR1">
PSU_DDR_PHY_DX4GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GCR4">
PSU_DDR_PHY_DX4GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GCR5">
PSU_DDR_PHY_DX4GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GCR6">
PSU_DDR_PHY_DX4GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4LCDLR2">
PSU_DDR_PHY_DX4LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX4GTR0">
PSU_DDR_PHY_DX4GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080BC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GCR0">
PSU_DDR_PHY_DX5GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GCR1">
PSU_DDR_PHY_DX5GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GCR4">
PSU_DDR_PHY_DX5GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GCR5">
PSU_DDR_PHY_DX5GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GCR6">
PSU_DDR_PHY_DX5GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5LCDLR2">
PSU_DDR_PHY_DX5LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX5GTR0">
PSU_DDR_PHY_DX5GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080CC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GCR0">
PSU_DDR_PHY_DX6GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GCR1">
PSU_DDR_PHY_DX6GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GCR4">
PSU_DDR_PHY_DX6GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GCR5">
PSU_DDR_PHY_DX6GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GCR6">
PSU_DDR_PHY_DX6GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6LCDLR2">
PSU_DDR_PHY_DX6LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX6GTR0">
PSU_DDR_PHY_DX6GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080DC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GCR0">
PSU_DDR_PHY_DX7GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GCR1">
PSU_DDR_PHY_DX7GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GCR4">
PSU_DDR_PHY_DX7GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GCR5">
PSU_DDR_PHY_DX7GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GCR6">
PSU_DDR_PHY_DX7GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7LCDLR2">
PSU_DDR_PHY_DX7LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX7GTR0">
PSU_DDR_PHY_DX7GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080EC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GCR0">
PSU_DDR_PHY_DX8GCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GCR1">
PSU_DDR_PHY_DX8GCR1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GCR4">
PSU_DDR_PHY_DX8GCR4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GCR5">
PSU_DDR_PHY_DX8GCR5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GCR6">
PSU_DDR_PHY_DX8GCR6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8LCDLR2">
PSU_DDR_PHY_DX8LCDLR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8GTR0">
PSU_DDR_PHY_DX8GTR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080FC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL0DQSCTL">
PSU_DDR_PHY_DX8SL0DQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08141C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL0DXCTL2">
PSU_DDR_PHY_DX8SL0DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL0IOCR">
PSU_DDR_PHY_DX8SL0IOCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081430</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL1DQSCTL">
PSU_DDR_PHY_DX8SL1DQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08145C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL1DXCTL2">
PSU_DDR_PHY_DX8SL1DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL1IOCR">
PSU_DDR_PHY_DX8SL1IOCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081470</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL2DQSCTL">
PSU_DDR_PHY_DX8SL2DQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08149C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL2DXCTL2">
PSU_DDR_PHY_DX8SL2DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL2IOCR">
PSU_DDR_PHY_DX8SL2IOCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL3DQSCTL">
PSU_DDR_PHY_DX8SL3DQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL3DXCTL2">
PSU_DDR_PHY_DX8SL3DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL3IOCR">
PSU_DDR_PHY_DX8SL3IOCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL4DQSCTL">
PSU_DDR_PHY_DX8SL4DQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08151C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL4DXCTL2">
PSU_DDR_PHY_DX8SL4DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL4IOCR">
PSU_DDR_PHY_DX8SL4IOCR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081530</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SLBDQSCTL">
PSU_DDR_PHY_DX8SLBDQSCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0817DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>WO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-8 DQS Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PIR">
PSU_DDR_PHY_PIR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Initialization Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PIR">
PSU_DDR_PHY_PIR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Initialization Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_DFIMISC">
PSU_DDRC_DFIMISC
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Miscellaneous Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_SWCTL">
PSU_DDRC_SWCTL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software register programming control enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PIR">
PSU_DDR_PHY_PIR
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Initialization Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTCR0">
PSU_DDR_PHY_DTCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR2">
PSU_DDR_PHY_PGCR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR3">
PSU_DDR_PHY_PGCR3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL0DXCTL2">
PSU_DDR_PHY_DX8SL0DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL1DXCTL2">
PSU_DDR_PHY_DX8SL1DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL2DXCTL2">
PSU_DDR_PHY_DX8SL2DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL3DXCTL2">
PSU_DDR_PHY_DX8SL3DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL4DXCTL2">
PSU_DDR_PHY_DX8SL4DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DTCR0">
PSU_DDR_PHY_DTCR0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR2">
PSU_DDR_PHY_PGCR2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_PGCR3">
PSU_DDR_PHY_PGCR3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY General Configuration Register 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL0DXCTL2">
PSU_DDR_PHY_DX8SL0DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL1DXCTL2">
PSU_DDR_PHY_DX8SL1DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL2DXCTL2">
PSU_DDR_PHY_DX8SL2DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL3DXCTL2">
PSU_DDR_PHY_DX8SL3DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDR_PHY_DX8SL4DXCTL2">
PSU_DDR_PHY_DX8SL4DXCTL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_ZQCTL0">
PSU_DDRC_ZQCTL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Control Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_DDRC_RFSHCTL3">
PSU_DDRC_RFSHCTL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Control Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_ddr_init_data">psu_ddr_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>DDR INITIALIZATION</H1>
<H1>DDR CONTROLLER RESET</H1>
<H2><a name="RST_DDR_SS">Register (<A href=#mod___slcr> slcr </A>)RST_DDR_SS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_DDR_SS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_DDR_SS_DDR_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR block level reset inside of the DDR Sub System</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_RST_DDR_SS@0XFD1A0108</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR sub system block level reset</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MSTR">Register (<A href=#mod___slcr> slcr </A>)MSTR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MSTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_DEVICE_CONFIG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates the configuration of the device used in the system. - 00 - x4 device - 01 - x8 device - 10 - x16 device - 11 - x32 device</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_FREQUENCY_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Choose which registers are used. - 0 - Original registers - 1 - Shadow registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_ACTIVE_RANKS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Only present for multi-rank configurations. Each bit represents one rank. For two-rank configurations, only bits[25:24] are present. - 1 - populated - 0 - unpopulated LSB is the lowest rank number. For 2 ranks following combinations are legal: - 01 - One rank - 11 - Two ranks - Others - Reserved. For 4 ranks following combinations are legal: - 0001 - One rank - 0011 - Two ranks - 1111 - Four ranks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_BURST_RDWR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM burst length used: - 0001 - Burst length of 2 (only supported for mDDR) - 0010 - Burst length of 4 - 0100 - Burst length of 8 - 1000 - Burst length of 16 (only supported for mDDR, LPDDR2, and LPDDR4) All other values are reserved. This controls the burst size used to access the SDRAM. This must match the burst length mode register setting in the SDRAM. (For BC4/8 on-the-fly mode of DDR3 and DDR4, set this field to 0x0100) Burst length of 2 is not supported with AXI ports when MEMC_BURST_LENGTH is 8. Burst length of 2 is only supported with MEMC_FREQ_RATIO = 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_DLL_OFF_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Set to 1 when the uMCTL2 and DRAM has to be put in DLL-off mode for low frequency operation. Set to 0 to put uMCTL2 and DRAM in DLL-on mode for normal frequency operation. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), dll_off_mode is not supported, and this bit must be set to '0'.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_DATA_BUS_WIDTH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects proportion of DQ bus width that is used by the SDRAM - 00 - Full DQ bus width to SDRAM - 01 - Half DQ bus width to SDRAM - 10 - Quarter DQ bus width to SDRAM - 11 - Reserved. Note that half bus width mode is only supported when the SDRAM bus width is a multiple of 16, and quarter bus width mode is only supported when the SDRAM bus width is a multiple of 32 and the configuration parameter MEMC_QBUS_SUPPORT is set. Bus width refers to DQ bus width (excluding any ECC width).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_GEARDOWN_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>1 indicates put the DRAM in geardown mode (2N) and 0 indicates put the DRAM in normal mode (1N). This register can be changed, only when the Controller is in self-refresh mode. This signal must be set the same value as MR3 bit A3. Note: Geardown mode is not supported if the configuration parameter MEMC_CMD_RTN2IDLE is set</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_EN_2T_TIMING_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If 1, then uMCTL2 uses 2T timing. Otherwise, uses 1T timing. In 2T timing, all command signals (except chip select) are held for 2 clocks on the SDRAM bus. Chip select is asserted on the second cycle of the command Note: 2T timing is not supported in LPDDR2/LPDDR3/LPDDR4 mode Note: 2T timing is not supported if the configuration parameter MEMC_CMD_RTN2IDLE is set Note: 2T timing is not supported in DDR4 geardown mode.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_BURSTCHOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When set, enable burst-chop in DDR3/DDR4. Burst Chop for Reads is exercised only in HIF configurations (UMCTL2_INCL_ARB not set) and if in full bus width mode (MSTR.data_bus_width = 00). Burst Chop for Writes is exercised only if Partial Writes enabled (UMCTL2_PARTIAL_WR=1) and if CRC is disabled (CRCPARCTL1.crc_enable = 0). If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), burst chop is not supported, and this bit must be set to '0'</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_LPDDR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select LPDDR4 SDRAM - 1 - LPDDR4 SDRAM device in use. - 0 - non-LPDDR4 device in use Present only in designs configured to support LPDDR4.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_DDR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select DDR4 SDRAM - 1 - DDR4 SDRAM device in use. - 0 - non-DDR4 device in use Present only in designs configured to support DDR4.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_LPDDR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select LPDDR3 SDRAM - 1 - LPDDR3 SDRAM device in use. - 0 - non-LPDDR3 device in use Present only in designs configured to support LPDDR3.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_LPDDR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select LPDDR2 SDRAM - 1 - LPDDR2 SDRAM device in use. - 0 - non-LPDDR2 device in use Present only in designs configured to support LPDDR2.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MSTR_DDR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select DDR3 SDRAM - 1 - DDR3 SDRAM device in use - 0 - non-DDR3 SDRAM device in use Only present in designs that support DDR3.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_MSTR@0XFD070000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>e30fbe3d</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>41040010</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Master Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MRCTRL0">Register (<A href=#mod___slcr> slcr </A>)MRCTRL0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MRCTRL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_MR_WR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 triggers a mode register read or write operation. When the MR operation is complete, the uMCTL2 automatically clears this bit. The other register fields of this register must be written in a separate APB transaction, before setting this mr_wr bit. It is recommended NOT to set this signal if in Init, Deep power-down or MPSM operating modes.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_MR_ADDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address of the mode register that is to be written to. - 0000 - MR0 - 0001 - MR1 - 0010 - MR2 - 0011 - MR3 - 0100 - MR4 - 0101 - MR5 - 0110 - MR6 - 0111 - MR7 Don't Care for LPDDR2/LPDDR3/LPDDR4 (see MRCTRL1.mr_data for mode register addressing in LPDDR2/LPDDR3/LPDDR4) This signal is also used for writing to control words of RDIMMs. In that case, it corresponds to the bank address bits sent to the RDIMM In case of DDR4, the bit[3:2] corresponds to the bank group bits. Therefore, the bit[3] as well as the bit[2:0] must be set to an appropriate value which is considered both the Address Mirroring of UDIMMs/RDIMMs and the Output Inversion of RDIMMs.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_MR_RANK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls which rank is accessed by MRCTRL0.mr_wr. Normally, it is desired to access all ranks, so all bits should be set to 1. However, for multi-rank UDIMMs/RDIMMs which implement address mirroring, it may be necessary to access ranks individually. Examples (assume uMCTL2 is configured for 4 ranks): - 0x1 - select rank 0 only - 0x2 - select rank 1 only - 0x5 - select ranks 0 and 2 - 0xA - select ranks 1 and 3 - 0xF - select ranks 0, 1, 2 and 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_SW_INIT_INT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates whether Software intervention is allowed via MRCTRL0/MRCTRL1 before automatic SDRAM initialization routine or not. For DDR4, this bit can be used to initialize the DDR4 RCD (MR7) before automatic SDRAM initialization. For LPDDR4, this bit can be used to program additional mode registers before automatic SDRAM initialization if necessary. Note: This must be cleared to 0 after completing Software operation. Otherwise, SDRAM initialization routine will not re-start. - 0 - Software intervention is not allowed - 1 - Software intervention is allowed</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_PDA_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates whether the mode register operation is MRS in PDA mode or not - 0 - MRS - 1 - MRS in Per DRAM Addressability mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_MPR_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates whether the mode register operation is MRS or WR/RD for MPR (only supported for DDR4) - 0 - MRS - 1 - WR/RD for MPR</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_MRCTRL0_MR_TYPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates whether the mode register operation is read or write. Only used for LPDDR2/LPDDR3/LPDDR4/DDR4. - 0 - Write - 1 - Read</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_MRCTRL0@0XFD070010</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000f03f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Mode Register Read/Write Control Register 0. Note: Do not enable more than one of the following fields simultaneously: - sw_init_int - pda_en - mpr_en</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DERATEEN">Register (<A href=#mod___slcr> slcr </A>)DERATEEN</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DERATEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DERATEEN_RC_DERATE_VALUE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Derate value of tRC for LPDDR4 - 0 - Derating uses +1. - 1 - Derating uses +2. - 2 - Derating uses +3. - 3 - Derating uses +4. Present only in designs configured to support LPDDR4. The required number of cycles for derating can be determined by dividing 3.75ns by the core_ddrc_core_clk period, and rounding up the next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DERATEEN_DERATE_BYTE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Derate byte Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4 Indicates which byte of the MRR data is used for derating. The maximum valid value depends on MEMC_DRAM_TOTAL_DATA_WIDTH.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DERATEEN_DERATE_VALUE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Derate value - 0 - Derating uses +1. - 1 - Derating uses +2. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4 Set to 0 for all LPDDR2 speed grades as derating value of +1.875 ns is less than a core_ddrc_core_clk period. Can be 0 or 1 for LPDDR3/LPDDR4, depending if +1.875 ns is less than a core_ddrc_core_clk period or not.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DERATEEN_DERATE_ENABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables derating - 0 - Timing parameter derating is disabled - 1 - Timing parameter derating is enabled using MR4 read value. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4 This field must be set to '0' for non-LPDDR2/LPDDR3/LPDDR4 mode.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DERATEEN@0XFD070020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f3</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Temperature Derate Enable Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DERATEINT">Register (<A href=#mod___slcr> slcr </A>)DERATEINT</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DERATEINT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DERATEINT_MR4_READ_INTERVAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Interval between two MR4 reads, used to derate the timing parameters. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4. This register must not be set to zero</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DERATEINT@0XFD070024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Temperature Derate Interval Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PWRCTL">Register (<A href=#mod___slcr> slcr </A>)PWRCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PWRCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_STAY_IN_SELFREF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Self refresh state is an intermediate state to enter to Self refresh power down state or exit Self refresh power down state for LPDDR4. This register controls transition from the Self refresh state. - 1 - Prohibit transition from Self refresh state - 0 - Allow transition from Self refresh state</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_SELFREF_SW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>A value of 1 to this register causes system to move to Self Refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode. This is referred to as Software Entry/Exit to Self Refresh. - 1 - Software Entry to Self Refresh - 0 - Software Exit from Self Refresh</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_MPSM_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When this is 1, the uMCTL2 puts the SDRAM into maximum power saving mode when the transaction store is empty. This register must be reset to '0' to bring uMCTL2 out of maximum power saving mode. Present only in designs configured to support DDR4. For non-DDR4, this register should not be set to 1. Note that MPSM is not supported when using a Synopsys DWC DDR PHY, if the PHY parameter DWC_AC_CS_USE is disabled, as the MPSM exit sequence requires the chip-select signal to toggle. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_EN_DFI_DRAM_CLK_DISABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM. If set to 0, dfi_dram_clk_disable is never asserted. Assertion of dfi_dram_clk_disable is as follows: In DDR2/DDR3, can only be asserted in Self Refresh. In DDR4, can be asserted in following: - in Self Refresh. - in Maximum Power Saving Mode In mDDR/LPDDR2/LPDDR3, can be asserted in following: - in Self Refresh - in Power Down - in Deep Power Down - during Normal operation (Clock Stop) In LPDDR4, can be asserted in following: - in Self Refresh Power Down - in Power Down - during Normal operation (Clock Stop)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_DEEPPOWERDOWN_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When this is 1, uMCTL2 puts the SDRAM into deep power-down mode when the transaction store is empty. This register must be reset to '0' to bring uMCTL2 out of deep power-down mode. Controller performs automatic SDRAM initialization on deep power-down exit. Present only in designs configured to support mDDR or LPDDR2 or LPDDR3. For non-mDDR/non-LPDDR2/non-LPDDR3, this register should not be set to 1. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_POWERDOWN_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If true then the uMCTL2 goes into power-down after a programmable number of cycles 'maximum idle clocks before power down' (PWRTMG.powerdown_to_x32). This register bit may be re-programmed during the course of normal operation.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRCTL_SELFREF_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If true then the uMCTL2 puts the SDRAM into Self Refresh after a programmable number of cycles 'maximum idle clocks before Self Refresh (PWRTMG.selfref_to_x32)'. This register bit may be re-programmed during the course of normal operation.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PWRCTL@0XFD070030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Low Power Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PWRTMG">Register (<A href=#mod___slcr> slcr </A>)PWRTMG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PWRTMG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRTMG_SELFREF_TO_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>After this many clocks of NOP or deselect the uMCTL2 automatically puts the SDRAM into Self Refresh. This must be enabled in the PWRCTL.selfref_en. Unit: Multiples of 32 clocks. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRTMG_T_DPD_X4096</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>84</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum deep power-down time. For mDDR, value from the JEDEC specification is 0 as mDDR exits from deep power-down mode immediately after PWRCTL.deeppowerdown_en is de-asserted. For LPDDR2/LPDDR3, value from the JEDEC specification is 500us. Unit: Multiples of 4096 clocks. Present only in designs configured to support mDDR, LPDDR2 or LPDDR3. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PWRTMG_POWERDOWN_TO_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>After this many clocks of NOP or deselect the uMCTL2 automatically puts the SDRAM into power-down. This must be enabled in the PWRCTL.powerdown_en. Unit: Multiples of 32 clocks FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PWRTMG@0XFD070034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>408410</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Low Power Timing Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RFSHCTL0">Register (<A href=#mod___slcr> slcr </A>)RFSHCTL0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RFSHCTL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL0_REFRESH_MARGIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Threshold value in number of clock cycles before the critical refresh or page timer expires. A critical refresh is to be issued before this threshold is reached. It is recommended that this not be changed from the default value, currently shown as 0x2. It must always be less than internally used t_rfc_nom_x32. Note that, in LPDDR2/LPDDR3/LPDDR4, internally used t_rfc_nom_x32 may be equal to RFSHTMG.t_rfc_nom_x32>>2 if derating is enabled (DERATEEN.derate_enable=1). Otherwise, internally used t_rfc_nom_x32 will be equal to RFSHTMG.t_rfc_nom_x32. Unit: Multiples of 32 clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL0_REFRESH_TO_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, but it has not expired (RFSHCTL0.refresh_burst+1) times yet, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required. When the SDRAM bus is idle for a period of time determined by this RFSHCTL0.refresh_to_x32 and the refresh timer has expired at least once since the last refresh, then a speculative refresh is performed. Speculative refreshes continues successively until there are no refreshes pending or until new reads or writes are issued to the uMCTL2. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL0_REFRESH_BURST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for RFSHCTL.refresh_burst slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. - 0 - single refresh - 1 - burst-of-2 refresh - 7 - burst-of-8 refresh For information on burst refresh feature refer to section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not per-bank. The rank refresh can be accumulated over 8*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of RFSHCTL0.refresh_burst, to ensure that tRFCmax is not violated due to a PHY-initiated update occurring shortly before a refresh burst was due. In this situation, the refresh burst will be delayed until the PHY-initiated update is complete.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL0_PER_BANK_REFRESH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Per bank refresh; - 0 - All bank refresh. Per bank refresh allows traffic to flow to other banks. Per bank refresh is not supported by all LPDDR2 devices but should be supported by all LPDDR3/LPDDR4 devices. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_RFSHCTL0@0XFD070050</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f1f1f4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>210000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Refresh Control Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RFSHCTL3">Register (<A href=#mod___slcr> slcr </A>)RFSHCTL3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RFSHCTL3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_REFRESH_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fine Granularity Refresh Mode - 000 - Fixed 1x (Normal mode) - 001 - Fixed 2x - 010 - Fixed 4x - 101 - Enable on the fly 2x (not supported) - 110 - Enable on the fly 4x (not supported) - Everything else - reserved Note: The on-the-fly modes is not supported in this version of the uMCTL2. Note: This must be set up while the Controller is in reset or while the Controller is in self-refresh mode. Changing this during normal operation is not allowed. Making this a dynamic register will be supported in future version of the uMCTL2.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that the refresh register(s) have been updated. The value is automatically updated when exiting reset, so it does not need to be toggled initially.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_DIS_AUTO_REFRESH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When '1', disable auto-refresh generated by the uMCTL2. When auto-refresh is disabled, the SoC core must generate refreshes using the registers reg_ddrc_rank0_refresh, reg_ddrc_rank1_refresh, reg_ddrc_rank2_refresh and reg_ddrc_rank3_refresh. When dis_auto_refresh transitions from 0 to 1, any pending refreshes are immediately scheduled by the uMCTL2. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto-refresh is not supported, and this bit must be set to '0'. This register field is changeable on the fly.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_RFSHCTL3@0XFD070060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Refresh Control Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RFSHTMG">Register (<A href=#mod___slcr> slcr </A>)RFSHTMG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RFSHTMG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHTMG_T_RFC_NOM_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>82</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>820000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tREFI: Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4). For LPDDR2/LPDDR3/LPDDR4: - if using all-bank refreshes (RFSHCTL0.per_bank_refresh = 0), this register should be set to tREFIab - if using per-bank refreshes (RFSHCTL0.per_bank_refresh = 1), this register should be set to tREFIpb For configurations with MEMC_FREQ_RATIO=2, program this to (tREFI/2), no rounding up. In DDR4 mode, tREFI value is different depending on the refresh mode. The user should program the appropriate value from the spec based on the value programmed in the refresh mode register. Note that RFSHTMG.t_rfc_nom_x32 * 32 must be greater than RFSHTMG.t_rfc_min, and RFSHTMG.t_rfc_nom_x32 must be greater than 0x1. Unit: Multiples of 32 clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHTMG_LPDDR3_TREFBW_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Used only when LPDDR3 memory type is connected. Should only be changed when uMCTL2 is in reset. Specifies whether to use the tREFBW parameter (required by some LPDDR3 devices which comply with earlier versions of the LPDDR3 JEDEC specification) or not: - 0 - tREFBW parameter not used - 1 - tREFBW parameter used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHTMG_T_RFC_MIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRFC (min): Minimum time from refresh to refresh or activate. For MEMC_FREQ_RATIO=1 configurations, t_rfc_min should be set to RoundUp(tRFCmin/tCK). For MEMC_FREQ_RATIO=2 configurations, t_rfc_min should be set to RoundUp(RoundUp(tRFCmin/tCK)/2). In LPDDR2/LPDDR3/LPDDR4 mode: - if using all-bank refreshes, the tRFCmin value in the above equations is equal to tRFCab - if using per-bank refreshes, the tRFCmin value in the above equations is equal to tRFCpb In DDR4 mode, the tRFCmin value in the above equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. The user should program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_RFSHTMG@0XFD070064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fff83ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>82808b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Refresh Timing Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ECCCFG0">Register (<A href=#mod___slcr> slcr </A>)ECCCFG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ECCCFG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ECCCFG0_DIS_SCRUB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disable ECC scrubs. Valid only when ECCCFG0.ecc_mode = 3'b100 and MEMC_USE_RMW is defined</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ECCCFG0_ECC_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ECC mode indicator - 000 - ECC disabled - 100 - ECC enabled - SEC/DED over 1 beat - all other settings are reserved for future use</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ECCCFG0@0XFD070070</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>17</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ECC Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ECCCFG1">Register (<A href=#mod___slcr> slcr </A>)ECCCFG1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ECCCFG1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ECCCFG1_DATA_POISON_BIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects whether to poison 1 or 2 bits - if 0 -> 2-bit (uncorrectable) data poisoning, if 1 -> 1-bit (correctable) data poisoning, if ECCCFG1.data_poison_en=1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ECCCFG1_DATA_POISON_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable ECC data poisoning - introduces ECC errors on writes to address specified by the ECCPOISONADDR0/1 registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ECCCFG1@0XFD070074</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ECC Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CRCPARCTL1">Register (<A href=#mod___slcr> slcr </A>)CRCPARCTL1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CRCPARCTL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_DFI_T_PHY_RDLAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The maximum number of DFI PHY clock cycles allowed from the assertion of the dfi_rddata_en signal to the assertion of each of the corresponding bits of the dfi_rddata_valid signal. This corresponds to the DFI timing parameter tphy_rdlat. Refer to PHY specification for correct value. This value it only used for detecting read data timeout when DDR4 retry is enabled by CRCPARCTL1.crc_parity_retry_enable=1. Maximum supported value: - 1:1 Frequency mode : DFITMG0.dfi_t_rddata_en + CRCPARCTL1.dfi_t_phy_rdlat < 'd114 - 1:2 Frequency mode ANDAND DFITMG0.dfi_rddata_use_sdr == 1 : CRCPARCTL1.dfi_t_phy_rdlat < 64 - 1:2 Frequency mode ANDAND DFITMG0.dfi_rddata_use_sdr == 0 : DFITMG0.dfi_t_rddata_en + CRCPARCTL1.dfi_t_phy_rdlat < 'd114 Unit: DFI Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_ALERT_WAIT_FOR_SW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>After a Parity or CRC error is flagged on dfi_alert_n signal, the software has an option to read the mode registers in the DRAM before the hardware begins the retry process - 1: Wait for software to read/write the mode registers before hardware begins the retry. After software is done with its operations, it will clear the alert interrupt register bit - 0: Hardware can begin the retry right away after the dfi_alert_n pulse goes away. The value on this register is valid only when retry is enabled (PARCTRL.crc_parity_retry_enable = 1) If this register is set to 1 and if the software doesn't clear the interrupt register after handling the parity/CRC error, then the hardware will not begin the retry process and the system will hang. In the case of Parity/CRC error, there are two possibilities when the software doesn't reset MR5[4] to 0. - (i) If 'Persistent parity' mode register bit is NOT set: the commands sent during retry and normal operation are executed without parity checking. The value in the Parity error log register MPR Page 1 is valid. - (ii) If 'Persistent parity' mode register bit is SET: Parity checking is done for commands sent during retry and normal operation. If multiple errors occur before MR5[4] is cleared, the error log in MPR Page 1 should be treated as 'Don't care'.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1: Enable command retry mechanism in case of C/A Parity or CRC error - 0: Disable command retry mechanism when C/A Parity or CRC features are enabled. Note that retry functionality is not supported if burst chop is enabled (MSTR.burstchop = 1) and/or disable auto-refresh is enabled (RFSHCTL3.dis_auto_refresh = 1)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_CRC_INC_DM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRC Calculation setting register - 1: CRC includes DM signal - 0: CRC not includes DM signal Present only in designs configured to support DDR4.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_CRC_ENABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRC enable Register - 1: Enable generation of CRC - 0: Disable generation of CRC The setting of this register should match the CRC mode register setting in the DRAM.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL1_PARITY_ENABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>C/A Parity enable register - 1: Enable generation of C/A parity and detection of C/A parity error - 0: Disable generation of C/A parity and disable detection of C/A parity error If RCD's parity error detection or SDRAM's parity detection is enabled, this register should be 1.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_CRCPARCTL1@0XFD0700C4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f000391</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10000200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>CRC Parity Control Register1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CRCPARCTL2">Register (<A href=#mod___slcr> slcr </A>)CRCPARCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CRCPARCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL2_T_PAR_ALERT_PW_MAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value from the DRAM spec indicating the maximum width of the dfi_alert_n pulse when a parity error occurs. Recommended values: - tPAR_ALERT_PW.MAX For configurations with MEMC_FREQ_RATIO=2, program this to tPAR_ALERT_PW.MAX/2 and round up to next integer value. Values of 0, 1 and 2 are illegal. This value must be greater than CRCPARCTL2.t_crc_alert_pw_max.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL2_T_CRC_ALERT_PW_MAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value from the DRAM spec indicating the maximum width of the dfi_alert_n pulse when a CRC error occurs. Recommended values: - tCRC_ALERT_PW.MAX For configurations with MEMC_FREQ_RATIO=2, program this to tCRC_ALERT_PW.MAX/2 and round up to next integer value. Values of 0, 1 and 2 are illegal. This value must be less than CRCPARCTL2.t_par_alert_pw_max.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates the maximum duration in number of DRAM clock cycles for which a command should be held in the Command Retry FIFO before it is popped out. Every location in the Command Retry FIFO has an associated down counting timer that will use this register as the start value. The down counting starts when a command is loaded into the FIFO. The timer counts down every 4 DRAM cycles. When the counter reaches zero, the entry is popped from the FIFO. All the counters are frozen, if a C/A Parity or CRC error occurs before the counter reaches zero. The counter is reset to 0, after all the commands in the FIFO are retried. Recommended(minimum) values: - Only C/A Parity is enabled. RoundUp((PHY Command Latency(DRAM CLK) + CAL + RDIMM delay + tPAR_ALERT_ON.max + tPAR_UNKNOWN + PHY Alert Latency(DRAM CLK) + board delay) / 4) + 2 - Both C/A Parity and CRC is enabled/ Only CRC is enabled. RoundUp((PHY Command Latency(DRAM CLK) + CAL + RDIMM delay + WL + 5(BL10)+ tCRC_ALERT.max + PHY Alert Latency(DRAM CLK) + board delay) / 4) + 2 Note 1: All value (e.g. tPAR_ALERT_ON) should be in terms of DRAM Clock and round up Note 2: Board delay(Command/Alert_n) should be considered. Note 3: Use the worst case(longer) value for PHY Latencies/Board delay Note 4: The Recommended values are minimum value to be set. For mode detail, See 'Calculation of FIFO Depth' section. Max value can be set to this register is defined below: - MEMC_BURST_LENGTH == 16 Full bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-2 Full bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-3 Half bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-4 Half bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-6 Quarter bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-8 Quarter bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-12 - MEMC_BURST_LENGTH != 16 Full bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-1 Full bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-2 Half bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-2 Half bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-3 Quarter bus Mode (CRC=OFF) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-4 Quarter bus Mode (CRC=ON) Max value = UMCTL2_RETRY_CMD_FIFO_DEPTH-6 Values of 0, 1 and 2 are illegal.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_CRCPARCTL2@0XFD0700C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff1f3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40051f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>CRC Parity Control Register2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT0">Register (<A href=#mod___slcr> slcr </A>)INIT0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT0_SKIP_DRAM_INIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If lower bit is enabled the SDRAM initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed - 00 - SDRAM Intialization routine is run after power-up - 01 - SDRAM Intialization routine is skipped after power-up. Controller starts up in Normal Mode - 11 - SDRAM Intialization routine is skipped after power-up. Controller starts up in Self-refresh Mode - 10 - SDRAM Intialization routine is run after power-up. Note: The only 2'b00 is supported for LPDDR4 in this version of the uMCTL2.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT0_POST_CKE_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Cycles to wait after driving CKE high to start the SDRAM initialization sequence. Unit: 1024 clocks. DDR2 typically requires a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2/LPDDR3 typically requires this to be programmed for a delay of 200 us. LPDDR4 typically requires this to be programmed for a delay of 2 us. For configurations with MEMC_FREQ_RATIO=2, program this to JEDEC spec value divided by 2, and round it up to next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT0_PRE_CKE_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>106</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>106</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Cycles to wait after reset before driving CKE high to start the SDRAM initialization sequence. Unit: 1024 clock cycles. DDR2 specifications typically require this to be programmed for a delay of >= 200 us. LPDDR2/LPDDR3: tINIT1 of 100 ns (min) LPDDR4: tINIT3 of 2 ms (min) For configurations with MEMC_FREQ_RATIO=2, program this to JEDEC spec value divided by 2, and round it up to next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT0@0XFD0700D0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>c3ff0fff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20106</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT1">Register (<A href=#mod___slcr> slcr </A>)INIT1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT1_DRAM_RSTN_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of cycles to assert SDRAM reset signal during init sequence. This is only present for designs supporting DDR3, DDR4 or LPDDR4 devices. For use with a Synopsys DDR PHY, this should be set to a minimum of 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT1_FINAL_WAIT_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Cycles to wait after completing the SDRAM initialization sequence before starting the dynamic scheduler. Unit: Counts of a global timer that pulses every 32 clock cycles. There is no known specific requirement for this; it may be set to zero.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT1_PRE_OCD_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Wait period before driving the OCD complete command to SDRAM. Unit: Counts of a global timer that pulses every 32 clock cycles. There is no known specific requirement for this; it may be set to zero.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT1@0XFD0700D4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff7f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT2">Register (<A href=#mod___slcr> slcr </A>)INIT2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700D8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT2_IDLE_AFTER_RESET_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Idle time after the reset command, tINIT4. Present only in designs configured to support LPDDR2. Unit: 32 clock cycles.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT2_MIN_STABLE_CLOCK_X1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Time to wait after the first CKE high, tINIT2. Present only in designs configured to support LPDDR2/LPDDR3. Unit: 1 clock cycle. LPDDR2/LPDDR3 typically requires 5 x tCK delay.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT2@0XFD0700D8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2305</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT3">Register (<A href=#mod___slcr> slcr </A>)INIT3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT3_MR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>930</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9300000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR2: Value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately. DDR3/DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register. LPDDR2/LPDDR3/LPDDR4 - Value to write to MR1 register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT3_EMR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>301</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>301</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR2: Value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The uMCTL2 sets those bits appropriately. DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0. If PHY-evaluation mode training is enabled, this bit is set appropriately by the uMCTL2 during write leveling. mDDR: Value to write to EMR register. LPDDR2/LPDDR3/LPDDR4 - Value to write to MR2 register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT3@0XFD0700DC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9300301</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT4">Register (<A href=#mod___slcr> slcr </A>)INIT4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT4_EMR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR2: Value to write to EMR2 register. DDR3/DDR4: Value to write to MR2 register LPDDR2/LPDDR3/LPDDR4: Value to write to MR3 register mDDR: Unused</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT4_EMR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR2: Value to write to EMR3 register. DDR3/DDR4: Value to write to MR3 register mDDR/LPDDR2/LPDDR3: Unused LPDDR4: Value to write to MR13 register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT4@0XFD0700E0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT5">Register (<A href=#mod___slcr> slcr </A>)INIT5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT5_DEV_ZQINIT_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>210000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ initial calibration, tZQINIT. Present only in designs configured to support DDR3 or DDR4 or LPDDR2/LPDDR3. Unit: 32 clock cycles. DDR3 typically requires 512 clocks. DDR4 requires 1024 clocks. LPDDR2/LPDDR3 requires 1 us.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT5_MAX_AUTO_INIT_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum duration of the auto initialization, tINIT5. Present only in designs configured to support LPDDR2/LPDDR3. LPDDR2/LPDDR3 typically requires 10 us.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT5@0XFD0700E4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff03ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>210004</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT6">Register (<A href=#mod___slcr> slcr </A>)INIT6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700E8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT6_MR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4- Value to be loaded into SDRAM MR4 registers. Used in DDR4 designs only.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT6_MR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6c0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4- Value to be loaded into SDRAM MR5 registers. Used in DDR4 designs only.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT6@0XFD0700E8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="INIT7">Register (<A href=#mod___slcr> slcr </A>)INIT7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>INIT7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_INIT7_MR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>81d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>81d0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4- Value to be loaded into SDRAM MR6 registers. Used in DDR4 designs only.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_INIT7@0XFD0700EC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>81d0000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Initialization Register 7</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DIMMCTL">Register (<A href=#mod___slcr> slcr </A>)DIMMCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DIMMCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_DIMM_DIS_BG_MIRRORING</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disabling Address Mirroring for BG bits. When this is set to 1, BG0 and BG1 are NOT swapped even if Address Mirroring is enabled. This will be required for DDR4 DIMMs with x16 devices. - 1 - BG0 and BG1 are NOT swapped. - 0 - BG0 and BG1 are swapped if address mirroring is enabled.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_MRS_BG1_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable for BG1 bit of MRS command. BG1 bit of the mode register address is specified as RFU (Reserved for Future Use) and must be programmed to 0 during MRS. In case where DRAMs which do not have BG1 are attached and both the CA parity and the Output Inversion are enabled, this must be set to 0, so that the calculation of CA parity will not include BG1 bit. Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses. If address mirroring is enabled, this is applied to BG1 of even ranks and BG0 of odd ranks. - 1 - Enabled - 0 - Disabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_MRS_A17_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable for A17 bit of MRS command. A17 bit of the mode register address is specified as RFU (Reserved for Future Use) and must be programmed to 0 during MRS. In case where DRAMs which do not have A17 are attached and the Output Inversion are enabled, this must be set to 0, so that the calculation of CA parity will not include A17 bit. Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses. - 1 - Enabled - 0 - Disabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_DIMM_OUTPUT_INV_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Output Inversion Enable (for DDR4 RDIMM implementations only). DDR4 RDIMM implements the Output Inversion feature by default, which means that the following address, bank address and bank group bits of B-side DRAMs are inverted: A3-A9, A11, A13, A17, BA0-BA1, BG0-BG1. Setting this bit ensures that, for mode register accesses generated by the uMCTL2 during the automatic initialization routine and enabling of a particular DDR4 feature, separate A-side and B-side mode register accesses are generated. For B-side mode register accesses, these bits are inverted within the uMCTL2 to compensate for this RDIMM inversion. Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses. - 1 - Implement output inversion for B-side DRAMs. - 0 - Do not implement output inversion for B-side DRAMs.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_DIMM_ADDR_MIRR_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Mirroring Enable (for multi-rank UDIMM implementations and multi-rank DDR4 RDIMM implementations). Some UDIMMs and DDR4 RDIMMs implement address mirroring for odd ranks, which means that the following address, bank address and bank group bits are swapped: (A3, A4), (A5, A6), (A7, A8), (BA0, BA1) and also (A11, A13), (BG0, BG1) for the DDR4. Setting this bit ensures that, for mode register accesses during the automatic initialization routine, these bits are swapped within the uMCTL2 to compensate for this UDIMM/RDIMM swapping. In addition to the automatic initialization routine, in case of DDR4 UDIMM/RDIMM, they are swapped during the automatic MRS access to enable/disable of a particular DDR4 feature. Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses. This is not supported for mDDR, LPDDR2, LPDDR3 or LPDDR4 SDRAMs. Note: In case of x16 DDR4 DIMMs, BG1 output of MRS for the odd ranks is same as BG0 because BG1 is invalid, hence dimm_dis_bg_mirroring register must be set to 1. - 1 - For odd ranks, implement address mirroring for MRS commands to during initialization and for any automatic DDR4 MRS commands (to be used if UDIMM/RDIMM implements address mirroring) - 0 - Do not implement address mirroring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DIMMCTL_DIMM_STAGGER_CS_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Staggering enable for multi-rank accesses (for multi-rank UDIMM and RDIMM implementations only). This is not supported for mDDR, LPDDR2, LPDDR3 or LPDDR4 SDRAMs. Note: Even if this bit is set it does not take care of software driven MR commands (via MRCTRL0/MRCTRL1), where software is responsible to send them to seperate ranks as appropriate. - 1 - (DDR4) Send MRS commands to each ranks seperately - 1 - (non-DDR4) Send all commands to even and odd ranks seperately - 0 - Do not stagger accesses</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DIMMCTL@0XFD0700F0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DIMM Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RANKCTL">Register (<A href=#mod___slcr> slcr </A>)RANKCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RANKCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0700F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RANKCTL_DIFF_RANK_WR_GAP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Only present for multi-rank configurations. Indicates the number of clocks of gap in data responses when performing consecutive writes to different ranks. This is used to switch the delays in the PHY to match the rank requirements. This value should consider both PHY requirement and ODT requirement. - PHY requirement: tphy_wrcsgap + 1 (see PHY databook for value of tphy_wrcsgap) If CRC feature is enabled, should be increased by 1. If write preamble is set to 2tCK(DDR4/LPDDR4 only), should be increased by 1. If write postamble is set to 1.5tCK(LPDDR4 only), should be increased by 1. - ODT requirement: The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during writes. For LPDDR4, the requirement is ODTLoff - ODTLon - BL/2 + 1 For configurations with MEMC_FREQ_RATIO=1, program this to the larger of PHY requirement or ODT requirement. For configurations with MEMC_FREQ_RATIO=2, program this to the larger value divided by two and round it up to the next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RANKCTL_DIFF_RANK_RD_GAP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Only present for multi-rank configurations. Indicates the number of clocks of gap in data responses when performing consecutive reads to different ranks. This is used to switch the delays in the PHY to match the rank requirements. This value should consider both PHY requirement and ODT requirement. - PHY requirement: tphy_rdcsgap + 1 (see PHY databook for value of tphy_rdcsgap) If read preamble is set to 2tCK(DDR4/LPDDR4 only), should be increased by 1. If read postamble is set to 1.5tCK(LPDDR4 only), should be increased by 1. - ODT requirement: The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during reads. For configurations with MEMC_FREQ_RATIO=1, program this to the larger of PHY requirement or ODT requirement. For configurations with MEMC_FREQ_RATIO=2, program this to the larger value divided by two and round it up to the next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RANKCTL_MAX_RANK_RD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Only present for multi-rank configurations. Background: Reads to the same rank can be performed back-to-back. Reads to different ranks require additional gap dictated by the register RANKCTL.diff_rank_rd_gap. This is to avoid possible data bus contention as well as to give PHY enough time to switch the delay when changing ranks. The uMCTL2 arbitrates for bus access on a cycle-by-cycle basis; therefore after a read is scheduled, there are few clock cycles (determined by the value on RANKCTL.diff_rank_rd_gap register) in which only reads from the same rank are eligible to be scheduled. This prevents reads from other ranks from having fair access to the data bus. This parameter represents the maximum number of reads that can be scheduled consecutively to the same rank. After this number is reached, a delay equal to RANKCTL.diff_rank_rd_gap is inserted by the scheduler to allow all ranks a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization, lower numbers increase fairness. This feature can be DISABLED by setting this register to 0. When set to 0, the Controller will stay on the same rank as long as commands are available for it. Minimum programmable value is 0 (feature disabled) and maximum programmable value is 0xF. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_RANKCTL@0XFD0700F4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>66f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Rank Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG0">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG0_WR2PRE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum time between write and precharge to same bank. Unit: Clocks Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks @400MHz and less for lower frequencies where: - WL = write latency - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present. - tWR = Write recovery time. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 for this parameter. For configurations with MEMC_FREQ_RATIO=2, 1T mode, divide the above value by 2. No rounding up. For configurations with MEMC_FREQ_RATIO=2, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG0_T_FAW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tFAW Valid only when 8 or more banks(or banks x bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. For configurations with MEMC_FREQ_RATIO=2, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the MEMC_FREQ_RATIO configuration. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG0_T_RAS_MAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRAS(max): Maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open Minimum value of this register is 1. Zero is invalid. For configurations with MEMC_FREQ_RATIO=2, program this to (tRAS(max)-1)/2. No rounding up. Unit: Multiples of 1024 clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG0_T_RAS_MIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRAS(min): Minimum time between activate and precharge to the same bank. For configurations with MEMC_FREQ_RATIO=2, 1T mode, program this to tRAS(min)/2. No rounding up. For configurations with MEMC_FREQ_RATIO=2, 2T mode or LPDDR4 mode, program this to (tRAS(min)/2) and round it up to the next integer value. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG0@0XFD070100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7f3f7f3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>110c2412</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG1">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG1_T_XP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXP: Minimum time after power-down exit to any operation. For DDR3, this should be programmed to tXPDLL if slow powerdown exit is selected in MR0[12]. If C/A parity for DDR4 is used, set to (tXP+PL) instead. For configurations with MEMC_FREQ_RATIO=2, program this to (tXP/2) and round it up to the next integer value. Units: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG1_RD2PRE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRTP: Minimum time from read to precharge of same bank. - DDR2: tAL + BL/2 + max(tRTP, 2) - 2 - DDR3: tAL + max (tRTP, 4) - DDR4: Max of following two equations: tAL + max (tRTP, 4) or, RL + BL/2 - tRP. - mDDR: BL/2 - LPDDR2: Depends on if it's LPDDR2-S2 or LPDDR2-S4: LPDDR2-S2: BL/2 + tRTP - 1. LPDDR2-S4: BL/2 + max(tRTP,2) - 2. - LPDDR3: BL/2 + max(tRTP,4) - 4 - LPDDR4: BL/2 + max(tRTP,8) - 8 For configurations with MEMC_FREQ_RATIO=2, 1T mode, divide the above value by 2. No rounding up. For configurations with MEMC_FREQ_RATIO=2, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG1_T_RC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRC: Minimum time between activates to same bank. For configurations with MEMC_FREQ_RATIO=2, program this to (tRC/2) and round up to next integer value. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG1@0XFD070104</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f1f7f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40419</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG2">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG2_WRITE_LATENCY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Set to WL Time from write command to write data on SDRAM interface. This must be set to WL. For mDDR, it should normally be set to 1. Note that, depending on the PHY, if using RDIMM, it may be necessary to use a value of WL + 1 to compensate for the extra cycle of latency through the RDIMM For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3 (except if MEMC_TRAINING is set), as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols Unit: clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG2_READ_LATENCY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Set to RL Time from read command to read data on SDRAM interface. This must be set to RL. Note that, depending on the PHY, if using RDIMM, it mat be necessary to use a value of RL + 1 to compensate for the extra cycle of latency through the RDIMM For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3 (except if MEMC_TRAINING is set), as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols Unit: clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG2_RD2WR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR2/3/mDDR: RL + BL/2 + 2 - WL DDR4: RL + BL/2 + 1 + WR_PREAMBLE - WL LPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WL LPDDR4(DQ ODT is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR_PREAMBLE + RD_POSTAMBLE - WL LPDDR4(DQ ODT is Enabled) : RL + BL/2 + RU(tDQSCKmax/tCK) + RD_POSTAMBLE - ODTLon - RU(tODTon(min)/tCK) Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints. Unit: Clocks. Where: - WL = write latency - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - RL = read latency = CAS latency - WR_PREAMBLE = write preamble. This is unique to DDR4 and LPDDR4. - RD_POSTAMBLE = read postamble. This is unique to LPDDR4. For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DERATEEN.derate_enable=1), derated tDQSCKmax should be used. For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG2_WR2RD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4: CWL + PL + BL/2 + tWTR_L Others: CWL + BL/2 + tWTR In DDR4, minimum time from write command to read command for same bank group. In others, minimum time from write command to read command. Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints. Unit: Clocks. Where: - CWL = CAS write latency - PL = Parity latency - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - tWTR_L = internal write to read command delay for same bank group. This comes directly from the SDRAM specification. - tWTR = internal write to read command delay. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 operation. For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG2@0XFD070108</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f3f3f3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>708060e</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG3">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07010C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG3_T_MRW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>500000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Time to wait after a mode register write or read (MRW or MRR). Present only in designs configured to support LPDDR2, LPDDR3 or LPDDR4. LPDDR2 typically requires value of 5. LPDDR3 typically requires value of 10. LPDDR4: Set this to the larger of tMRW and tMRWCKEL. For LPDDR2, this register is used for the time from a MRW/MRR to all other commands. For LDPDR3, this register is used for the time from a MRW/MRR to a MRW/MRR.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG3_T_MRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tMRD: Cycles to wait after a mode register write or read. Depending on the connected SDRAM, tMRD represents: DDR2/mDDR: Time from MRS to any command DDR3/4: Time from MRS to MRS command LPDDR2: not used LPDDR3/4: Time from MRS to non-MRS command For configurations with MEMC_FREQ_RATIO=2, program this to (tMRD/2) and round it up to the next integer value. If C/A parity for DDR4 is used, set to tMRD_PAR(tMOD+PL) instead.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG3_T_MOD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tMOD: Parameter used only in DDR3 and DDR4. Cycles between load mode command and following non-load mode command. If C/A parity for DDR4 is used, set to tMOD_PAR(tMOD+PL) instead. Set to tMOD if MEMC_FREQ_RATIO=1, or tMOD/2 (rounded up to next integer) if MEMC_FREQ_RATIO=2. Note that if using RDIMM, depending on the PHY, it may be necessary to use a value of tMOD + 1 or (tMOD + 1)/2 to compensate for the extra cycle of latency applied to mode register writes by the RDIMM chip.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG3@0XFD07010C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ff3f3ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>50400c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG4">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG4_T_RCD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRCD - tAL: Minimum time from activate to read or write command to same bank. For configurations with MEMC_FREQ_RATIO=2, program this to ((tRCD - tAL)/2) and round it up to the next integer value. Minimum value allowed for this register is 1, which implies minimum (tRCD - tAL) value to be 2 in configurations with MEMC_FREQ_RATIO=2. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG4_T_CCD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group. Others: tCCD: This is the minimum time between two reads or two writes. For configurations with MEMC_FREQ_RATIO=2, program this to (tCCD_L/2 or tCCD/2) and round it up to the next integer value. Unit: clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG4_T_RRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4: tRRD_L: Minimum time between activates from bank 'a' to bank 'b' for same bank group. Others: tRRD: Minimum time between activates from bank 'a' to bank 'b'For configurations with MEMC_FREQ_RATIO=2, program this to (tRRD_L/2 or tRRD/2) and round it up to the next integer value. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG4_T_RP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRP: Minimum time from precharge to activate of same bank. For MEMC_FREQ_RATIO=1 configurations, t_rp should be set to RoundUp(tRP/tCK). For MEMC_FREQ_RATIO=2 configurations, t_rp should be set to RoundDown(RoundUp(tRP/tCK)/2) + 1. For MEMC_FREQ_RATIO=2 configurations in LPDDR4, t_rp should be set to RoundUp(RoundUp(tRP/tCK)/2). Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG4@0XFD070110</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f0f0f1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8030309</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG5">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG5_T_CKSRX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX. Specifies the clock stable time before SRX. Recommended settings: - mDDR: 1 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: tCKCKEH - DDR2: 1 - DDR3: tCKSRX - DDR4: tCKSRX For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG5_T_CKSRE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time after Self Refresh Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE. Recommended settings: - mDDR: 0 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: tCKCKEL - DDR2: 1 - DDR3: max (10 ns, 5 tCK) - DDR4: max (10 ns, 5 tCK) For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG5_T_CKESR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum CKE low width for Self refresh or Self refresh power down entry to exit timing in memory clock cycles. Recommended settings: - mDDR: tRFC - LPDDR2: tCKESR - LPDDR3: tCKESR - LPDDR4: max(tCKELPD, tSR) - DDR2: tCKE - DDR3: tCKE + 1 - DDR4: tCKE + 1 For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG5_T_CKE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh. - LPDDR2/LPDDR3 mode: Set this to the larger of tCKE or tCKESR - LPDDR4 mode: Set this to the larger of tCKE, tCKELPD or tSR. - Non-LPDDR2/non-LPDDR3/non-LPDDR4 designs: Set this to tCKE value. For configurations with MEMC_FREQ_RATIO=2, program this to (value described above)/2 and round it up to the next integer value. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG5@0XFD070114</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f3f1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6060403</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG6">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG6_T_CKDPDE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time after Deep Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after DPDE. Recommended settings: - mDDR: 0 - LPDDR2: 2 - LPDDR3: 2 For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer. This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG6_T_CKDPDX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before DPDX. Recommended settings: - mDDR: 1 - LPDDR2: 2 - LPDDR3: 2 For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer. This is only present for designs supporting mDDR or LPDDR2 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG6_T_CKCSX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing Clock Stop Exit. Specifies the clock stable time before next command after Clock Stop Exit. Recommended settings: - mDDR: 1 - LPDDR2: tXP + 2 - LPDDR3: tXP + 2 - LPDDR4: tXP + 2 For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer. This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG6@0XFD070118</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1010004</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG7">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG7_T_CKPDE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time after Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after PDE. Recommended settings: - mDDR: 0 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: tCKCKEL For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer. This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG7_T_CKPDX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX. Specifies the clock stable time before PDX. Recommended settings: - mDDR: 0 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: 2 For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer. This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG7@0XFD07011C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>101</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 7</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG8">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG8</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG8_T_XS_FAST_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXS_FAST: Exit Self Refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP and Geardown mode). For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: This is applicable to only ZQCL/ZQCS commands. Note: Ensure this is less than or equal to t_xs_x32.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG8_T_XS_ABORT_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXS_ABORT: Exit Self Refresh to commands not requiring a locked DLL in Self Refresh Abort. For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Ensure this is less than or equal to t_xs_x32.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG8_T_XS_DLL_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXSDLL: Exit Self Refresh to commands requiring a locked DLL. For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG8_T_XS_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXS: Exit Self Refresh to commands not requiring a locked DLL. For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG8@0XFD070120</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7f7f7f7f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4040d06</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 8</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG9">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG9</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG9_DDR4_WR_PREAMBLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Write preamble mode - 0: 1tCK preamble - 1: 2tCK preamble Present only with MEMC_FREQ_RATIO=2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG9_T_CCD_S</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tCCD_S: This is the minimum time between two reads or two writes for different bank group. For bank switching (from bank 'a' to bank 'b'), the minimum time is this value + 1. For configurations with MEMC_FREQ_RATIO=2, program this to (tCCD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG9_T_RRD_S</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tRRD_S: Minimum time between activates from bank 'a' to bank 'b' for different bank group. For configurations with MEMC_FREQ_RATIO=2, program this to (tRRD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG9_WR2RD_S</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CWL + PL + BL/2 + tWTR_S Minimum time from write command to read command for different bank group. Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints. Present only in designs configured to support DDR4. Unit: Clocks. Where: - CWL = CAS write latency - PL = Parity latency - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - tWTR_S = internal write to read command delay for different bank group. This comes directly from the SDRAM specification. For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG9@0XFD070124</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>40070f3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2020b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 9</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG11">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG11</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07012C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG11_POST_MPSM_GAP_X32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6f000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tXMPDLL: This is the minimum Exit MPSM to commands requiring a locked DLL. For configurations with MEMC_FREQ_RATIO=2, program this to (tXMPDLL/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: Multiples of 32 clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG11_T_MPX_LH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tMPX_LH: This is the minimum CS_n Low hold time to CKE rising edge. For configurations with MEMC_FREQ_RATIO=2, program this to RoundUp(tMPX_LH/2)+1. Present only in designs configured to support DDR4. Unit: clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG11_T_MPX_S</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tMPX_S: Minimum time CS setup time to CKE. For configurations with MEMC_FREQ_RATIO=2, program this to (tMPX_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: Clocks.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG11_T_CKMPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tCKMPE: Minimum valid clock requirement after MPSM entry. Present only in designs configured to support DDR4. Unit: Clocks. For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG11@0XFD07012C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7f1f031f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6f07010e</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 11</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DRAMTMG12">Register (<A href=#mod___slcr> slcr </A>)DRAMTMG12</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DRAMTMG12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070130</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG12_T_CMDCKE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tCMDCKE: Delay from valid command to CKE input LOW. Set this to the larger of tESCKE or tCMDCKE For configurations with MEMC_FREQ_RATIO=2, program this to (max(tESCKE, tCMDCKE)/2) and round it up to next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG12_T_CKEHCMD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tCKEHCMD: Valid command requirement after CKE input HIGH. For configurations with MEMC_FREQ_RATIO=2, program this to (tCKEHCMD/2) and round it up to next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DRAMTMG12_T_MRD_PDA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode. For configurations with MEMC_FREQ_RATIO=2, program this to (tMRD_PDA/2) and round it up to next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DRAMTMG12@0XFD070130</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>30f1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20608</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SDRAM Timing Register 12</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQCTL0">Register (<A href=#mod___slcr> slcr </A>)ZQCTL0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQCTL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_AUTO_ZQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable uMCTL2 generation of ZQCS/MPC(ZQ calibration) command. Register DBGCMD.zq_calib_short can be used instead to issue ZQ calibration request from APB module. - 0 - Internally generate ZQCS/MPC(ZQ calibration) commands based on ZQCTL1.t_zq_short_interval_x1024. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_SRX_ZQCL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode. - 0 - Enable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_ZQ_RESISTOR_SHARED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS/MPC(ZQ calibration) commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS/tZQCAL/tZQLAT timing met between commands so that commands to different ranks do not overlap. - 0 - ZQ resistor is not shared. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_MPSMX_ZQCL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode. - 0 - Enable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode. This is only present for designs supporting DDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_T_ZQ_LONG_NOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4: Number of cycles of NOP required after a ZQCL (ZQ calibration long)/MPC(ZQ Start) command is issued to SDRAM. For configurations with MEMC_FREQ_RATIO=2: DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value. LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value. LPDDR4: program this to tZQCAL/2 and round it up to the next integer value. Unit: Clock cycles. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_T_ZQ_SHORT_NOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ Latch) command is issued to SDRAM. For configurations with MEMC_FREQ_RATIO=2, program this to tZQCS/2 and round it up to the next integer value. Unit: Clock cycles. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ZQCTL0@0XFD070180</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f7ff03ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>81000040</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ Control Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQCTL1">Register (<A href=#mod___slcr> slcr </A>)ZQCTL1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQCTL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL1_T_ZQ_RESET_NOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tZQReset: Number of cycles of NOP required after a ZQReset (ZQ calibration Reset) command is issued to SDRAM. For configurations with MEMC_FREQ_RATIO=2, program this to tZQReset/2 and round it up to the next integer value. Unit: Clock cycles. This is only present for designs supporting LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>19707</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19707</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Average interval to wait between automatically issuing ZQCS (ZQ calibration short)/MPC(ZQ calibration) commands to DDR3/DDR4/LPDDR2/LPDDR3/LPDDR4 devices. Meaningless, if ZQCTL0.dis_auto_zq=1. Unit: 1024 clock cycles. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ZQCTL1@0XFD070184</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3fffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2019707</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ Control Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFITMG0">Register (<A href=#mod___slcr> slcr </A>)DFITMG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFITMG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_T_CTRL_DELAY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value. Note that if using RDIMM, it is necessary to increment this parameter by RDIMM's extra cycle of latency in terms of DFI clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_RDDATA_USE_SDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_t_rddata_en is in terms of SDR or HDR clock cycles: - 0 in terms of HDR clock cycles - 1 in terms of SDR clock cycles Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_T_RDDATA_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal. Refer to PHY specification for correct value. This corresponds to the DFI parameter trddata_en. Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of trddata_en. This is to compensate for the extra cycle of latency through the RDIMM. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_WRDATA_USE_SDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_tphy_wrlat is in terms of SDR or HDR clock cycles Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms of SDR or HDR clock cycles - 0 in terms of HDR clock cycles - 1 in terms of SDR clock cycles Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_TPHY_WRDATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal. This corresponds to the DFI timing parameter tphy_wrdata. Refer to PHY specification for correct value. Note, max supported value is 8. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_DFI_TPHY_WRLAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write latency Number of clocks from the write command to write data enable (dfi_wrdata_en). This corresponds to the DFI timing parameter tphy_wrlat. Refer to PHY specification for correct value.Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of tphy_wrlat. This is to compensate for the extra cycle of latency through the RDIMM.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFITMG0@0XFD070190</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1fbfbf3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>48b820b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFITMG1">Register (<A href=#mod___slcr> slcr </A>)DFITMG1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFITMG1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG1_DFI_T_CMD_LAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI PHY clocks between when the dfi_cs signal is asserted and when the associated command is driven. This field is used for CAL mode, should be set to '0' or the value which matches the CAL mode register setting in the DRAM. If the PHY can add the latency for CAL mode, this should be set to '0'. Valid Range: 0, 3, 4, 5, 6, and 8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG1_DFI_T_PARIN_LAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI PHY clocks between when the dfi_cs signal is asserted and when the associated dfi_parity_in signal is driven.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG1_DFI_T_WRDATA_DELAY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI clocks between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus. This corresponds to the DFI timing parameter twrdata_delay. Refer to PHY specification for correct value. For DFI 3.0 PHY, set to twrdata_delay, a new timing parameter introduced in DFI 3.0. For DFI 2.1 PHY, set to tphy_wrdata + (delay of DFI write data to the DRAM). Value to be programmed is in terms of DFI clocks, not PHY clocks. In FREQ_RATIO=2, divide PHY's value by 2 and round up to next integer. If using DFITMG0.dfi_wrdata_use_sdr=1, add 1 to the value. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG1_DFI_T_DRAM_CLK_DISABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI clock cycles from the assertion of the dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG1_DFI_T_DRAM_CLK_ENABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI clock cycles from the de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFITMG1@0XFD070194</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f31f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>30304</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Timing Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFILPCFG0">Register (<A href=#mod___slcr> slcr </A>)DFILPCFG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFILPCFG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070198</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_TLP_RESP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting for DFI's tlp_resp time. Same value is used for both Power Down, Self Refresh, Deep Power Down and Maximum Power Saving modes. DFI 2.1 specification onwards, recommends using a fixed value of 7 always.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_WAKEUP_DPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value to drive on dfi_lp_wakeup signal when Deep Power Down mode is entered. Determines the DFI's tlp_wakeup time: - 0x0 - 16 cycles - 0x1 - 32 cycles - 0x2 - 64 cycles - 0x3 - 128 cycles - 0x4 - 256 cycles - 0x5 - 512 cycles - 0x6 - 1024 cycles - 0x7 - 2048 cycles - 0x8 - 4096 cycles - 0x9 - 8192 cycles - 0xA - 16384 cycles - 0xB - 32768 cycles - 0xC - 65536 cycles - 0xD - 131072 cycles - 0xE - 262144 cycles - 0xF - Unlimited This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_EN_DPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DFI Low Power interface handshaking during Deep Power Down Entry/Exit. - 0 - Disabled - 1 - Enabled This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_WAKEUP_SR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value to drive on dfi_lp_wakeup signal when Self Refresh mode is entered. Determines the DFI's tlp_wakeup time: - 0x0 - 16 cycles - 0x1 - 32 cycles - 0x2 - 64 cycles - 0x3 - 128 cycles - 0x4 - 256 cycles - 0x5 - 512 cycles - 0x6 - 1024 cycles - 0x7 - 2048 cycles - 0x8 - 4096 cycles - 0x9 - 8192 cycles - 0xA - 16384 cycles - 0xB - 32768 cycles - 0xC - 65536 cycles - 0xD - 131072 cycles - 0xE - 262144 cycles - 0xF - Unlimited</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_EN_SR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DFI Low Power interface handshaking during Self Refresh Entry/Exit. - 0 - Disabled - 1 - Enabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_WAKEUP_PD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value to drive on dfi_lp_wakeup signal when Power Down mode is entered. Determines the DFI's tlp_wakeup time: - 0x0 - 16 cycles - 0x1 - 32 cycles - 0x2 - 64 cycles - 0x3 - 128 cycles - 0x4 - 256 cycles - 0x5 - 512 cycles - 0x6 - 1024 cycles - 0x7 - 2048 cycles - 0x8 - 4096 cycles - 0x9 - 8192 cycles - 0xA - 16384 cycles - 0xB - 32768 cycles - 0xC - 65536 cycles - 0xD - 131072 cycles - 0xE - 262144 cycles - 0xF - Unlimited</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG0_DFI_LP_EN_PD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DFI Low Power interface handshaking during Power Down Entry/Exit. - 0 - Disabled - 1 - Enabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFILPCFG0@0XFD070198</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff1f1f1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7000141</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Low Power Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFILPCFG1">Register (<A href=#mod___slcr> slcr </A>)DFILPCFG1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFILPCFG1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07019C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG1_DFI_LP_WAKEUP_MPSM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Value to drive on dfi_lp_wakeup signal when Maximum Power Saving Mode is entered. Determines the DFI's tlp_wakeup time: - 0x0 - 16 cycles - 0x1 - 32 cycles - 0x2 - 64 cycles - 0x3 - 128 cycles - 0x4 - 256 cycles - 0x5 - 512 cycles - 0x6 - 1024 cycles - 0x7 - 2048 cycles - 0x8 - 4096 cycles - 0x9 - 8192 cycles - 0xA - 16384 cycles - 0xB - 32768 cycles - 0xC - 65536 cycles - 0xD - 131072 cycles - 0xE - 262144 cycles - 0xF - Unlimited This is only present for designs supporting DDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFILPCFG1_DFI_LP_EN_MPSM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DFI Low Power interface handshaking during Maximum Power Saving Mode Entry/Exit. - 0 - Disabled - 1 - Enabled This is only present for designs supporting DDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFILPCFG1@0XFD07019C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>21</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Low Power Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFIUPD1">Register (<A href=#mod___slcr> slcr </A>)DFIUPD1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFIUPD1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>41</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>410000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the minimum amount of time between uMCTL2 initiated DFI update requests (which is executed whenever the uMCTL2 is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the uMCTL2 is idle. Unit: 1024 clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is the maximum amount of time between uMCTL2 initiated DFI update requests. This timer resets with each update request; when the timer expires dfi_ctrlupd_req is sent and traffic is blocked until the dfi_ctrlupd_ackx is received. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DFI controller update is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Note: Value programmed for DFIUPD1.dfi_t_ctrlupd_interval_max_x1024 must be greater than DFIUPD1.dfi_t_ctrlupd_interval_min_x1024. Unit: 1024 clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFIUPD1@0XFD0701A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff00ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4100e2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Update Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFIMISC">Register (<A href=#mod___slcr> slcr </A>)DFIMISC</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFIMISC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIMISC_DFI_DATA_CS_POLARITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Defines polarity of dfi_wrdata_cs and dfi_rddata_cs signals. - 0: Signals are active low - 1: Signals are active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIMISC_PHY_DBI_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DBI implemented in DDRC or PHY. - 0 - DDRC implements DBI functionality. - 1 - PHY implements DBI functionality. Present only in designs configured to support DDR4 and LPDDR4.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIMISC_DFI_INIT_COMPLETE_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY initialization complete enable signal. When asserted the dfi_init_complete signal can be used to trigger SDRAM initialisation</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFIMISC@0XFD0701B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Miscellaneous Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFITMG2">Register (<A href=#mod___slcr> slcr </A>)DFITMG2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFITMG2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG2_DFI_TPHY_RDCSLAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>900</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>>Number of clocks between when a read command is sent on the DFI control interface and when the associated dfi_rddata_cs signal is asserted. This corresponds to the DFI timing parameter tphy_rdcslat. Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG2_DFI_TPHY_WRCSLAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of clocks between when a write command is sent on the DFI control interface and when the associated dfi_wrdata_cs signal is asserted. This corresponds to the DFI timing parameter tphy_wrcslat. Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFITMG2@0XFD0701B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3f3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>906</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Timing Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBICTL">Register (<A href=#mod___slcr> slcr </A>)DBICTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBICTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBICTL_RD_DBI_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DBI enable signal in DDRC. - 0 - Read DBI is disabled. - 1 - Read DBI is enabled. This signal must be set the same value as DRAM's mode register. - DDR4: MR5 bit A12. When x4 devices are used, this signal must be set to 0. - LPDDR4: MR3[6]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBICTL_WR_DBI_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write DBI enable signal in DDRC. - 0 - Write DBI is disabled. - 1 - Write DBI is enabled. This signal must be set the same value as DRAM's mode register. - DDR4: MR5 bit A11. When x4 devices are used, this signal must be set to 0. - LPDDR4: MR3[7]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBICTL_DM_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DM enable signal in DDRC. - 0 - DM is disabled. - 1 - DM is enabled. This signal must be set the same logical value as DRAM's mode register. - DDR4: Set this to same value as MR5 bit A10. When x4 devices are used, this signal must be set to 0. - LPDDR4: Set this to inverted value of MR13[5] which is opposite polarity from this signal</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DBICTL@0XFD0701C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DM/DBI Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP0">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP0_ADDRMAP_CS_BIT0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as rank address bit 0. Valid Range: 0 to 27, and 31 Internal Base: 6 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 31, rank address bit 0 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP0@0XFD070200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP1">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP1_ADDRMAP_BANK_B2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as bank address bit 2. Valid Range: 0 to 29 and 31 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 31, bank address bit 2 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP1_ADDRMAP_BANK_B1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>a00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as bank address bit 1. Valid Range: 0 to 30 Internal Base: 3 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP1_ADDRMAP_BANK_B0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as bank address bit 0. Valid Range: 0 to 30 Internal Base: 2 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP1@0XFD070204</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f1f1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1f0a0a</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP2">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP2_ADDRMAP_COL_B5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 5. - Half bus width mode: Selects the HIF address bit used as column address bit 6. - Quarter bus width mode: Selects the HIF address bit used as column address bit 7 . Valid Range: 0 to 7, and 15 Internal Base: 5 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP2_ADDRMAP_COL_B4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 4. - Half bus width mode: Selects the HIF address bit used as column address bit 5. - Quarter bus width mode: Selects the HIF address bit used as column address bit 6. Valid Range: 0 to 7, and 15 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP2_ADDRMAP_COL_B3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 3. - Half bus width mode: Selects the HIF address bit used as column address bit 4. - Quarter bus width mode: Selects the HIF address bit used as column address bit 5. Valid Range: 0 to 7 Internal Base: 3 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=16, it is required to program this to 0, hence register does not exist in this case.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP2_ADDRMAP_COL_B2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 2. - Half bus width mode: Selects the HIF address bit used as column address bit 3. - Quarter bus width mode: Selects the HIF address bit used as column address bit 4. Valid Range: 0 to 7 Internal Base: 2 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=8 or 16, it is required to program this to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP2@0XFD070208</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP3">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07020C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP3_ADDRMAP_COL_B9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 9. - Half bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). - Quarter bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, and 15 Internal Base: 9 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP3_ADDRMAP_COL_B8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 8. - Half bus width mode: Selects the HIF address bit used as column address bit 9. - Quarter bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, and 15 Internal Base: 8 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP3_ADDRMAP_COL_B7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 7. - Half bus width mode: Selects the HIF address bit used as column address bit 8. - Quarter bus width mode: Selects the HIF address bit used as column address bit 9. Valid Range: 0 to 7, and 15 Internal Base: 7 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP3_ADDRMAP_COL_B6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 6. - Half bus width mode: Selects the HIF address bit used as column address bit 7. - Quarter bus width mode: Selects the HIF address bit used as column address bit 8. Valid Range: 0 to 7, and 15 Internal Base: 6 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP3@0XFD07020C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP4">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070210</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP4_ADDRMAP_COL_B11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). - Half bus width mode: Unused. To make it unused, this should be tied to 4'hF. - Quarter bus width mode: Unused. To make it unused, this must be tied to 4'hF. Valid Range: 0 to 7, and 15 Internal Base: 11 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP4_ADDRMAP_COL_B10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). - Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). - Quarter bus width mode: UNUSED. To make it unused, this must be tied to 4'hF. Valid Range: 0 to 7, and 15 Internal Base: 10 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP4@0XFD070210</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f0f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP5">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070214</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP5_ADDRMAP_ROW_B11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 11. Valid Range: 0 to 11, and 15 Internal Base: 17 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 11 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP5_ADDRMAP_ROW_B2_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bits 2 to 10. Valid Range: 0 to 11, and 15 Internal Base: 8 (for row address bit 2), 9 (for row address bit 3), 10 (for row address bit 4) etc increasing to 16 (for row address bit 10) The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. When value 15 is used the values of row address bits 2 to 10 are defined by registers ADDRMAP9, ADDRMAP10, ADDRMAP11.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP5_ADDRMAP_ROW_B1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 1. Valid Range: 0 to 11 Internal Base: 7 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP5_ADDRMAP_ROW_B0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 0. Valid Range: 0 to 11 Internal Base: 6 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP5@0XFD070214</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80f0808</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP6">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070218</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP6_LPDDR3_6GB_12GB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Set this to 1 if there is an LPDDR3 SDRAM 6Gb or 12Gb device in use. - 1 - LPDDR3 SDRAM 6Gb/12Gb device in use. Every address having row[14:13]==2'b11 is considered as invalid - 0 - non-LPDDR3 6Gb/12Gb device in use. All addresses are valid Present only in designs configured to support LPDDR3.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP6_ADDRMAP_ROW_B15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 15. Valid Range: 0 to 11, and 15 Internal Base: 21 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 15 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP6_ADDRMAP_ROW_B14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 14. Valid Range: 0 to 11, and 15 Internal Base: 20 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 14 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP6_ADDRMAP_ROW_B13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 13. Valid Range: 0 to 11, and 15 Internal Base: 19 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 13 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP6_ADDRMAP_ROW_B12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 12. Valid Range: 0 to 11, and 15 Internal Base: 18 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 12 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP6@0XFD070218</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f080808</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP7">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07021C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP7_ADDRMAP_ROW_B17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 17. Valid Range: 0 to 10, and 15 Internal Base: 23 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 17 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP7_ADDRMAP_ROW_B16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bit used as row address bit 16. Valid Range: 0 to 11, and 15 Internal Base: 22 The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, row address bit 16 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP7@0XFD07021C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f0f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 7</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP8">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP8</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070220</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP8_ADDRMAP_BG_B1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as bank group address bit 1. Valid Range: 0 to 30, and 31 Internal Base: 3 The selected HIF address bit for each of the bank group address bits is determined by adding the internal base to the value of this field. If set to 31, bank group address bit 1 is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP8_ADDRMAP_BG_B0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as bank group address bit 0. Valid Range: 0 to 30 Internal Base: 2 The selected HIF address bit for each of the bank group address bits is determined by adding the internal base to the value of this field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP8@0XFD070220</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>808</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 8</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP9">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP9</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070224</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP9_ADDRMAP_ROW_B5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 5. Valid Range: 0 to 11 Internal Base: 11 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP9_ADDRMAP_ROW_B4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 4. Valid Range: 0 to 11 Internal Base: 10 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP9_ADDRMAP_ROW_B3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 3. Valid Range: 0 to 11 Internal Base: 9 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP9_ADDRMAP_ROW_B2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 2. Valid Range: 0 to 11 Internal Base: 8 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP9@0XFD070224</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8080808</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 9</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP10">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP10</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070228</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP10_ADDRMAP_ROW_B9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 9. Valid Range: 0 to 11 Internal Base: 15 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP10_ADDRMAP_ROW_B8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 8. Valid Range: 0 to 11 Internal Base: 14 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP10_ADDRMAP_ROW_B7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 7. Valid Range: 0 to 11 Internal Base: 13 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP10_ADDRMAP_ROW_B6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 6. Valid Range: 0 to 11 Internal Base: 12 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP10@0XFD070228</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f0f0f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8080808</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 10</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ADDRMAP11">Register (<A href=#mod___slcr> slcr </A>)ADDRMAP11</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ADDRMAP11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07022C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ADDRMAP11_ADDRMAP_ROW_B10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects the HIF address bits used as row address bit 10. Valid Range: 0 to 11 Internal Base: 16 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ADDRMAP11@0XFD07022C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Address Map Register 11</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ODTCFG">Register (<A href=#mod___slcr> slcr </A>)ODTCFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ODTCFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070240</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTCFG_WR_ODT_HOLD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Cycles to hold ODT for a write command. The minimum supported value is 2. Recommended values: DDR2: - BL8: 0x5 (DDR2-400/533/667), 0x6 (DDR2-800), 0x7 (DDR2-1066) - BL4: 0x3 (DDR2-400/533/667), 0x4 (DDR2-800), 0x5 (DDR2-1066) DDR3: - BL8: 0x6 DDR4: - BL8: 5 + WR_PREAMBLE + CRC_MODE WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) CRC_MODE = 0 (not CRC mode), 1 (CRC mode) LPDDR3: - BL8: 7 + RU(tODTon(max)/tCK)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTCFG_WR_ODT_DELAY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The delay, in clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: - CWL + AL - 3 (DDR2-400/533/667), CWL + AL - 4 (DDR2-800), CWL + AL - 5 (DDR2-1066) If (CWL + AL - 3 < 0), uMCTL2 does not support ODT for write operation. DDR3: - 0x0 DDR4: - DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode) LPDDR3: - WL - 1 - RU(tODTon(max)/tCK))</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTCFG_RD_ODT_HOLD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Cycles to hold ODT for a read command. The minimum supported value is 2. Recommended values: DDR2: - BL8: 0x6 (not DDR2-1066), 0x7 (DDR2-1066) - BL4: 0x4 (not DDR2-1066), 0x5 (DDR2-1066) DDR3: - BL8 - 0x6 DDR4: - BL8: 5 + RD_PREAMBLE RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) LPDDR3: - BL8: 5 + RU(tDQSCK(max)/tCK) - RD(tDQSCK(min)/tCK) + RU(tODTon(max)/tCK)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTCFG_RD_ODT_DELAY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>The delay, in clock cycles, from issuing a read command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: - CL + AL - 4 (not DDR2-1066), CL + AL - 5 (DDR2-1066) If (CL + AL - 4 < 0), uMCTL2 does not support ODT for read operation. DDR3: - CL - CWL DDR4: - CL - CWL - RD_PREAMBLE + WR_PREAMBLE + DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode) WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) If (CL - CWL - RD_PREAMBLE + WR_PREAMBLE) < 0, uMCTL2 does not support ODT for read operation. LPDDR3: - RL + RD(tDQSCK(min)/tCK) - 1 - RU(tODTon(max)/tCK)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ODTCFG@0XFD070240</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f1f0f7c</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6000600</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ODT Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ODTMAP">Register (<A href=#mod___slcr> slcr </A>)ODTMAP</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ODTMAP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070244</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTMAP_RANK1_RD_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates which remote ODTs must be turned on during a read from rank 1. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT. Present only in configurations that have 2 or more ranks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTMAP_RANK1_WR_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates which remote ODTs must be turned on during a write to rank 1. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT. Present only in configurations that have 2 or more ranks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTMAP_RANK0_RD_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates which remote ODTs must be turned on during a read from rank 0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ODTMAP_RANK0_WR_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates which remote ODTs must be turned on during a write to rank 0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ODTMAP@0XFD070244</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3333</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ODT/Rank Map Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SCHED">Register (<A href=#mod___slcr> slcr </A>)SCHED</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SCHED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070250</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_RDWR_IDLE_GAP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When the preferred transaction store is empty for these many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternative store. When prefer write over read is set this is reversed. 0x0 is a legal value for this register. When set to 0x0, the transaction store switching will happen immediately when the switching conditions become true. FOR PERFORMANCE ONLY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_GO2CRITICAL_HYSTERESIS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UNUSED</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_LPR_NUM_ENTRIES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of entries in the low priority transaction store is this value + 1. (MEMC_NO_OF_ENTRY - (SCHED.lpr_num_entries + 1)) is the number of entries available for the high priority transaction store. Setting this to maximum value allocates all entries to low priority transaction store. Setting this to 0 allocates 1 entry to low priority transaction store and the rest to high priority transaction store. Note: In ECC configurations, the numbers of write and low priority read credits issued is one less than in the non-ECC case. One entry each is reserved in the write and low-priority read CAMs for storing the RMW requests arising out of single bit error correction RMW operation.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_PAGECLOSE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If true, bank is kept open only while there are page hit transactions available in the CAM to that bank. The last read or write command in the CAM with a bank and page hit will be executed with auto-precharge if SCHED1.pageclose_timer=0. Even if this register set to 1 and SCHED1.pageclose_timer is set to 0, explicit precharge (and not auto-precharge) may be issued in some cases where there is a mode switch between Write and Read or between LPR and HPR. The Read and Write commands that are executed as part of the ECC scrub requests are also executed without auto-precharge. If false, the bank remains open until there is a need to close it (to open a different page, or for page timeout or refresh timeout) - also known as open page policy. The open page policy can be overridden by setting the per-command-autopre bit on the HIF interface (hif_cmd_autopre). The pageclose feature provids a midway between Open and Close page policies. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_PREFER_WRITE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set then the bank selector prefers writes over reads. FOR DEBUG ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SCHED_FORCE_LOW_PRI_N</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Active low signal. When asserted ('0'), all incoming transactions are forced to low priority. This implies that all High Priority Read (HPR) and Variable Priority Read commands (VPR) will be treated as Low Priority Read (LPR) commands. On the write side, all Variable Priority Write (VPW) commands will be treated as Normal Priority Write (NPW) commands. Forcing the incoming transactions to low priority implicitly turns off Bypass path for read commands. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SCHED@0XFD070250</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7fff3f07</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1002001</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Scheduler Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PERFLPR1">Register (<A href=#mod___slcr> slcr </A>)PERFLPR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PERFLPR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070264</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PERFLPR1_LPR_XACT_RUN_LENGTH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of transactions that are serviced once the LPR queue goes critical is the smaller of: - (a) This number - (b) Number of transactions available. Unit: Transaction. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PERFLPR1_LPR_MAX_STARVE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of clocks that the LPR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies. Unit: Clock cycles. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PERFLPR1@0XFD070264</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff00ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8000040</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Low Priority Read CAM Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PERFWR1">Register (<A href=#mod___slcr> slcr </A>)PERFWR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PERFWR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07026C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PERFWR1_W_XACT_RUN_LENGTH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of transactions that are serviced once the WR queue goes critical is the smaller of: - (a) This number - (b) Number of transactions available. Unit: Transaction. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PERFWR1_W_MAX_STARVE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of clocks that the WR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies. Unit: Clock cycles. FOR PERFORMANCE ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PERFWR1@0XFD07026C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff00ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8000040</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Write CAM Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DQMAP5">Register (<A href=#mod___slcr> slcr </A>)DQMAP5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DQMAP5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070294</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DQMAP5_DIS_DQ_RANK_SWAP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>All even ranks have the same DQ mapping controled by DQMAP0-4 register as rank 0. This register provides DQ swap function for all odd ranks to support CRC feature. rank based DQ swapping is: swap bit 0 with 1, swap bit 2 with 3, swap bit 4 with 5 and swap bit 6 with 7. 1: Disable rank based DQ swapping 0: Enable rank based DQ swapping Present only in designs configured to support DDR4.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DQMAP5@0XFD070294</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DQ Map Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBG0">Register (<A href=#mod___slcr> slcr </A>)DBG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBG0_DIS_COLLISION_PAGE_OPT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When this is set to '0', auto-precharge is disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DBG0.dis_wc bit = 1 (where same address comparisons exclude the two address bits representing critical word). FOR DEBUG ONLY.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBG0_DIS_WC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When 1, disable write combine. FOR DEBUG ONLY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DBG0@0XFD070300</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>11</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Debug Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DBGCMD">Register (<A href=#mod___slcr> slcr </A>)DBGCMD</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DBGCMD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07030C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBGCMD_HW_REF_ZQ_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 allows refresh and ZQCS commands to be triggered from hardware via the IOs ext_*. If set to 1, the fields DBGCMD.zq_calib_short and DBGCMD.rank*_refresh have no function, and are ignored by the uMCTL2 logic. Setting this register bit to 0 allows refresh and ZQCS to be triggered from software, via the fields DBGCMD.zq_calib_short and DBGCMD.rank*_refresh. If set to 0, the hardware pins ext_* have no function, and are ignored by the uMCTL2 logic. This register is static, and may only be changed when the DDRC reset signal, core_ddrc_rstn, is asserted (0).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBGCMD_CTRLUPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 indicates to the uMCTL2 to issue a dfi_ctrlupd_req to the PHY. When this request is stored in the uMCTL2, the bit is automatically cleared. This operation must only be performed when DFIUPD0.dis_auto_ctrlupd=1.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBGCMD_ZQ_CALIB_SHORT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 indicates to the uMCTL2 to issue a ZQCS (ZQ calibration short)/MPC(ZQ calibration) command to the SDRAM. When this request is stored in the uMCTL2, the bit is automatically cleared. This operation can be performed only when ZQCTL0.dis_auto_zq=1. It is recommended NOT to set this register bit if in Init operating mode. This register bit is ignored when in Self-Refresh(except LPDDR4) and SR-Powerdown(LPDDR4) and Deep power-down operating modes and Maximum Power Saving Mode.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBGCMD_RANK1_REFRESH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 indicates to the uMCTL2 to issue a refresh to rank 1. Writing to this bit causes DBGSTAT.rank1_refresh_busy to be set. When DBGSTAT.rank1_refresh_busy is cleared, the command has been stored in uMCTL2. This operation can be performed only when RFSHCTL3.dis_auto_refresh=1. It is recommended NOT to set this register bit if in Init or Deep power-down operating modes or Maximum Power Saving Mode.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DBGCMD_RANK0_REFRESH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Setting this register bit to 1 indicates to the uMCTL2 to issue a refresh to rank 0. Writing to this bit causes DBGSTAT.rank0_refresh_busy to be set. When DBGSTAT.rank0_refresh_busy is cleared, the command has been stored in uMCTL2. This operation can be performed only when RFSHCTL3.dis_auto_refresh=1. It is recommended NOT to set this register bit if in Init or Deep power-down operating modes or Maximum Power Saving Mode.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DBGCMD@0XFD07030C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80000033</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Command Debug Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SWCTL">Register (<A href=#mod___slcr> slcr </A>)SWCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SWCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SWCTL_SW_DONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable quasi-dynamic register programming outside reset. Program register to 0 to enable quasi-dynamic programming. Set back register to 1 once programming is done.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SWCTL@0XFD070320</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software register programming control enable</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCCFG">Register (<A href=#mod___slcr> slcr </A>)PCCFG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCCFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCCFG_BL_EXP_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Burst length expansion mode. By default (i.e. bl_exp_mode==0) XPI expands every AXI burst into multiple HIF commands, using the memory burst length as a unit. If set to 1, then XPI will use half of the memory burst length as a unit. This applies to both reads and writes. When MSTR.data_bus_width==00, setting bl_exp_mode to 1 has no effect. This can be used in cases where Partial Writes is enabled (UMCTL2_PARTIAL_WR=1) and DBG0.dis_wc=1, in order to avoid or minimize t_ccd_l penalty in DDR4 and t_ccd_mw penalty in LPDDR4. Note that if DBICTL.reg_ddrc_dm_en=0, functionality is not supported in the following cases: - UMCTL2_PARTIAL_WR=0 - UMCTL2_PARTIAL_WR=1, MSTR.reg_ddrc_data_bus_width=01, MEMC_BURST_LENGTH=8 and MSTR.reg_ddrc_burst_rdwr=1000 (LPDDR4 only) - UMCTL2_PARTIAL_WR=1, MSTR.reg_ddrc_data_bus_width=01, MEMC_BURST_LENGTH=4 and MSTR.reg_ddrc_burst_rdwr=0100 (DDR4 only), with either MSTR.reg_ddrc_burstchop=0 or CRCPARCTL1.reg_ddrc_crc_enable=1 Functionality is also not supported if Shared-AC is enabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCCFG_PAGEMATCH_LIMIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Page match four limit. If set to 1, limits the number of consecutive same page DDRC transactions that can be granted by the Port Arbiter to four when Page Match feature is enabled. If set to 0, there is no limit imposed on number of consecutive same page DDRC transactions.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCCFG_GO2CRITICAL_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1 (enabled), sets co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals going to DDRC based on urgent input (awurgent, arurgent) coming from AXI master. If set to 0 (disabled), co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals at DDRC are driven to 1b'0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCCFG@0XFD070400</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>111</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port Common Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_0">Register (<A href=#mod___slcr> slcr </A>)PCFGR_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070404</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_0_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_0_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_0_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_0_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_0@0XFD070404</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_0">Register (<A href=#mod___slcr> slcr </A>)PCFGW_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070408</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_0_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_0_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_0_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_0_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_0@0XFD070408</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_0">Register (<A href=#mod___slcr> slcr </A>)PCTRL_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070490</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_0_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_0@0XFD070490</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_0">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070494</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_0_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_0_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_0_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_0@0XFD070494</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_0">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070498</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_0_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_0_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_0@0XFD070498</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_1">Register (<A href=#mod___slcr> slcr </A>)PCFGR_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0704B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_1_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_1_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_1_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_1_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_1@0XFD0704B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_1">Register (<A href=#mod___slcr> slcr </A>)PCFGW_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0704B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_1_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_1_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_1_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_1_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_1@0XFD0704B8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_1">Register (<A href=#mod___slcr> slcr </A>)PCTRL_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070540</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_1_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_1@0XFD070540</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_1">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070544</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_1_RQOS_MAP_REGION2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region2. For dual address queue configurations, region2 maps to the red address queue. Valid values are 1: VPR and 2: HPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region2 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_1_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_1_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_1_RQOS_MAP_LEVEL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to arqos. Region2 starts from (level2 + 1) up to 15. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_1_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_1@0XFD070544</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3330f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2000b03</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_1">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070548</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_1_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_1_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_1@0XFD070548</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_2">Register (<A href=#mod___slcr> slcr </A>)PCFGR_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070564</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_2_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_2_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_2_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_2_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_2@0XFD070564</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_2">Register (<A href=#mod___slcr> slcr </A>)PCFGW_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070568</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_2_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_2_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_2_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_2_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_2@0XFD070568</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_2">Register (<A href=#mod___slcr> slcr </A>)PCTRL_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_2_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_2@0XFD0705F0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_2">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_2_RQOS_MAP_REGION2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region2. For dual address queue configurations, region2 maps to the red address queue. Valid values are 1: VPR and 2: HPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region2 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_2_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_2_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_2_RQOS_MAP_LEVEL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to arqos. Region2 starts from (level2 + 1) up to 15. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_2_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_2@0XFD0705F4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3330f0f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2000b03</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_2">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0705F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_2_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_2_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_2@0XFD0705F8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_3">Register (<A href=#mod___slcr> slcr </A>)PCFGR_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070614</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_3_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_3_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_3_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_3_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_3@0XFD070614</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_3">Register (<A href=#mod___slcr> slcr </A>)PCFGW_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070618</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_3_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_3_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_3_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_3_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_3@0XFD070618</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_3">Register (<A href=#mod___slcr> slcr </A>)PCTRL_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_3_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_3@0XFD0706A0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_3">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_3_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_3_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_3_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_3@0XFD0706A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_3">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_3_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_3_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_3@0XFD0706A8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS0_3">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS0_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS0_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_3_WQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to LPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_3_WQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_3_WQOS_MAP_LEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 14 which corresponds to awqos. Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS0_3@0XFD0706AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS1_3">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS1_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS1_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS1_3_WQOS_MAP_TIMEOUT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for write transactions.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS1_3@0XFD0706B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_4">Register (<A href=#mod___slcr> slcr </A>)PCFGR_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_4_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_4_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_4_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_4_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_4@0XFD0706C4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_4">Register (<A href=#mod___slcr> slcr </A>)PCFGW_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0706C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_4_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_4_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_4_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_4_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_4@0XFD0706C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_4">Register (<A href=#mod___slcr> slcr </A>)PCTRL_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070750</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_4_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_4@0XFD070750</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_4">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070754</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_4_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_4_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_4_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_4@0XFD070754</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_4">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070758</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_4_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_4_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_4@0XFD070758</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS0_4">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS0_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS0_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07075C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_4_WQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to LPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_4_WQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_4_WQOS_MAP_LEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 14 which corresponds to awqos. Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS0_4@0XFD07075C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS1_4">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS1_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS1_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070760</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS1_4_WQOS_MAP_TIMEOUT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for write transactions.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS1_4@0XFD070760</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGR_5">Register (<A href=#mod___slcr> slcr </A>)PCFGR_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGR_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070774</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_5_RD_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_5_RD_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_5_RD_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the read channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGR_5_RD_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the read channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGR_5@0XFD070774</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Read Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGW_5">Register (<A href=#mod___slcr> slcr </A>)PCFGW_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGW_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070778</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_5_WR_PORT_PAGEMATCH_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (same bank and same row). See also related PCCFG.pagematch_limit register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_5_WR_PORT_URGENT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_5_WR_PORT_AGING_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If set to 1, enables aging function for the write channel of the port.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGW_5_WR_PORT_PRIORITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the write channel of a given port. Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2'b00.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGW_5@0XFD070778</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>600f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Configuration Write Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCTRL_5">Register (<A href=#mod___slcr> slcr </A>)PCTRL_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCTRL_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCTRL_5_PORT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables port n.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCTRL_5@0XFD070800</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS0_5">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS0_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS0_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070804</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_5_RQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0 : LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_5_RQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are: 0: LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS0_5_RQOS_MAP_LEVEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos. Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority. All of the map_level* registers must be set to distinct values.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS0_5@0XFD070804</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGQOS1_5">Register (<A href=#mod___slcr> slcr </A>)PCFGQOS1_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGQOS1_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070808</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_5_RQOS_MAP_TIMEOUTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the red address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGQOS1_5_RQOS_MAP_TIMEOUTB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for transactions mapped to the blue address queue.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGQOS1_5@0XFD070808</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff07ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Read QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS0_5">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS0_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS0_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD07080C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_5_WQOS_MAP_REGION1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 1. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to LPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_5_WQOS_MAP_REGION0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This bitfield indicates the traffic class of region 0. Valid values are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS0_5_WQOS_MAP_LEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 14 which corresponds to awqos. Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS0_5@0XFD07080C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33000f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100003</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PCFGWQOS1_5">Register (<A href=#mod___slcr> slcr </A>)PCFGWQOS1_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PCFGWQOS1_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070810</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_PCFGWQOS1_5_WQOS_MAP_TIMEOUT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the timeout value for write transactions.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_PCFGWQOS1_5@0XFD070810</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Port n Write QoS Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SARBASE0">Register (<A href=#mod___slcr> slcr </A>)SARBASE0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SARBASE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SARBASE0_BASE_ADDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x] where x is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SARBASE0@0XFD070F04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SAR Base Address Register n</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SARSIZE0">Register (<A href=#mod___slcr> slcr </A>)SARSIZE0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SARSIZE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F08</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SARSIZE0_NBLOCKS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of blocks for address region n. This register determines the total size of the region in multiples of minimum block size as specified by the hardware parameter UMCTL2_SARMINSIZE. The register value is encoded as number of blocks = nblocks + 1. For example, if register is programmed to 0, region will have 1 block.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SARSIZE0@0XFD070F08</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SAR Size Register n</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SARBASE1">Register (<A href=#mod___slcr> slcr </A>)SARBASE1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SARBASE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F0C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SARBASE1_BASE_ADDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x] where x is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)).</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SARBASE1@0XFD070F0C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SAR Base Address Register n</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SARSIZE1">Register (<A href=#mod___slcr> slcr </A>)SARSIZE1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SARSIZE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070F10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SARSIZE1_NBLOCKS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of blocks for address region n. This register determines the total size of the region in multiples of minimum block size as specified by the hardware parameter UMCTL2_SARMINSIZE. The register value is encoded as number of blocks = nblocks + 1. For example, if register is programmed to 0, region will have 1 block.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SARSIZE1@0XFD070F10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SAR Size Register n</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFITMG0_SHADOW">Register (<A href=#mod___slcr> slcr </A>)DFITMG0_SHADOW</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFITMG0_SHADOW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD072190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_T_CTRL_DELAY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of DFI clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value. Note that if using RDIMM, it is necessary to increment this parameter by RDIMM's extra cycle of latency in terms of DFI clock.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_RDDATA_USE_SDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_t_rddata_en is in terms of SDR or HDR clock cycles: - 0 in terms of HDR clock cycles - 1 in terms of SDR clock cycles Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_T_RDDATA_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal. Refer to PHY specification for correct value. This corresponds to the DFI parameter trddata_en. Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of trddata_en. This is to compensate for the extra cycle of latency through the RDIMM. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_WRDATA_USE_SDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_tphy_wrlat is in terms of SDR or HDR clock cycles Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms of SDR or HDR clock cycles - 0 in terms of HDR clock cycles - 1 in terms of SDR clock cycles Refer to PHY specification for correct value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_TPHY_WRDATA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal. This corresponds to the DFI timing parameter tphy_wrdata. Refer to PHY specification for correct value. Note, max supported value is 8. Unit: Clocks</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFITMG0_SHADOW_DFI_TPHY_WRLAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write latency Number of clocks from the write command to write data enable (dfi_wrdata_en). This corresponds to the DFI timing parameter tphy_wrlat. Refer to PHY specification for correct value.Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of tphy_wrlat. This is to compensate for the extra cycle of latency through the RDIMM.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFITMG0_SHADOW@0XFD072190</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1fbfbf3f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7828002</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Timing Shadow Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DDR CONTROLLER RESET</H1>
<H2><a name="RST_DDR_SS">Register (<A href=#mod___slcr> slcr </A>)RST_DDR_SS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_DDR_SS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_DDR_SS_DDR_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR block level reset inside of the DDR Sub System</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_RST_DDR_SS@0XFD1A0108</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR sub system block level reset</B>
</TD>
</TR>
</TABLE>
<P>
<H1>DDR PHY</H1>
<H2><a name="PGCR0">Register (<A href=#mod___slcr> slcr </A>)PGCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_ADCP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address Copy</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_RESERVED_30_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>78000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_PHYFRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_OSCACDL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Oscillator Mode Address/Command Delay Line Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_RESERVED_23_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_DTOSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Test Output Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_RESERVED_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_OSCDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Oscillator Mode Division</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_OSCEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Oscillator Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR0_RESERVED_7_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR0@0XFD080010</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7001e00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR2">Register (<A href=#mod___slcr> slcr </A>)PGCR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRTSTAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Training Status Registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRPERR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Parity Error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_ICPC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Complete Pin Configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_DTPMXTMR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training PUB Mode Exit Timer</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_INITFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_PLLFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL FSM Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_TREFPRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>12302</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12302</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR2@0XFD080018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f12302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR5">Register (<A href=#mod___slcr> slcr </A>)PGCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_FRQBT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Frequency B Ratio Term</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_FRQAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Frequency A Ratio Term</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_DISCNPERIOD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DFI Disconnect Time Period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_VREF_RBCTRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Receiver bias core side control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_DXREFISELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Internal VREF generator REFSEL ragne select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_DDLPGACT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDL Page Read Write select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR5_DDLPGRW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDL Page Read Write select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR5@0XFD080024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10100f4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PTR0">Register (<A href=#mod___slcr> slcr </A>)PTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR0_TPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffe00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2f0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5e000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Power-Down Time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR0_TPLLGS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1fffc0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Gear Shift Time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR0_TPHYRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Reset Time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PTR0@0XFD080040</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>5e001810</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PTR1">Register (<A href=#mod___slcr> slcr </A>)PTR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PTR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR1_TPLLLOCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Lock Time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR1_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PTR1_TPLLRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1fff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5f0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5f0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Reset Time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PTR1@0XFD080044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8005f0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY Timing Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DSGCR">Register (<A href=#mod___slcr> slcr </A>)DSGCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DSGCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_31_28</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RDBICLSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When RDBI enabled, this bit is used to select RDBI CL calculation, if it is 1b1, calculation will use RDBICL, otherwise use default calculation.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RDBICL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When RDBI enabled, if RDBICLSEL is asserted, RDBI CL adjust using this value.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_PHYZUEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Impedance Update Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RSTOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Reset Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_SDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single Data Rate Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_ATOAE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATO Analog Test Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_DTOOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DTO Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_DTOIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DTO I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_DTOPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DTO Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_DTOODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DTO On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_PUAD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Update Acknowledge Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_CUAEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controller Update Acknowledge Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_4_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_CTLZUEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controller Impedance Update Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_RESERVED_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DSGCR_PUREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Update Request Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DSGCR@0XFD080090</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2a04121</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR System General Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DCR">Register (<A href=#mod___slcr> slcr </A>)DCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_GEARDN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Gear Down Timing.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_UBG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Un-used Bank Group</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_UDIMM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Un-buffered DIMM Address Mirroring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_DDR2T</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR 2T Timing</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_NOSRA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>No Simultaneous Rank Access</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_RESERVED_26_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7fc0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_BYTEMASK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3fc00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Mask</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_DDRTYPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR Type</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_MPRDQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Multi-Purpose Register (MPR) DQ (DDR3 Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_PDQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Primary DQ (DDR3 Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_DDR8BNK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR 8-Bank</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DCR_DDRMD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DCR@0XFD080100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800040c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR0">Register (<A href=#mod___slcr> slcr </A>)DTPR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_TRRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Activate to activate command delay (different banks)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_TRAS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>240000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Activate to precharge command delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_TRP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Precharge command period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR0_TRTP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Internal read to precharge command delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR0@0XFD080110</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6241208</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR1">Register (<A href=#mod___slcr> slcr </A>)DTPR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_TWLMRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>28</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_TFAW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>4-bank activate period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_RESERVED_15_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_TMOD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Load mode update delay (DDR4 and DDR3 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR1_TMRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Load mode cycle time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR1@0XFD080114</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>28180708</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR2">Register (<A href=#mod___slcr> slcr </A>)DTPR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_TRTW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read to Write command delay. Valid values are</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_RESERVED_27_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_TRTODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read to ODT delay (DDR3 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_TCKE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CKE minimum pulse width</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_RESERVED_15_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR2_TXS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Self refresh exit delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR2@0XFD080118</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR3">Register (<A href=#mod___slcr> slcr </A>)DTPR3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_TOFDX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ODT turn-off delay extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_TCCD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read to read and write to write command delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_TDLLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DLL locking time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_RESERVED_15_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_TDQSCKMAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum DQS output access time from CK/CK# (LPDDR2/3 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_RESERVED_7_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR3_TDQSCK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS output access time from CK/CK# (LPDDR2/3 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR3@0XFD08011C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>83000804</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR4">Register (<A href=#mod___slcr> slcr </A>)DTPR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_TAOND_TAOFD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ODT turn-on/turn-off delays (DDR2 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_RESERVED_27_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_TRFC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>116</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1160000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh-to-Refresh</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_TWLO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write leveling output delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR4_TXP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power down exit delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR4@0XFD080120</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1162b08</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR5">Register (<A href=#mod___slcr> slcr </A>)DTPR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_TRC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>320000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Activate to activate command delay (same bank)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_TRCD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Activate to read or write delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR5_TWTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Internal write to read command delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR5@0XFD080124</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>320f09</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTPR6">Register (<A href=#mod___slcr> slcr </A>)DTPR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTPR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_PUBWLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Write Latency Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_PUBRLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read Latency Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_RESERVED_29_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3fffc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_PUBWL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTPR6_PUBRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTPR6@0XFD080128</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e0f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DRAM Timing Parameters Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RDIMMGCR0">Register (<A href=#mod___slcr> slcr </A>)RDIMMGCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RDIMMGCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080140</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_QCSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDMIMM Quad CS Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_29_28</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RDIMMIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM Outputs I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_26_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_ERROUTOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ERROUT# Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_ERROUTIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ERROUT# I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_ERROUTPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ERROUT# Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_ERROUTODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ERROUT# On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_LRDIMM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Load Reduced DIMM</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_PARINIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PAR_IN I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_16_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RNKMRREN_RSVD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RNKMRREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Rank Mirror Enable.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_SOPERR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Stop on Parity Error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_ERRNOREG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Parity Error No Registering</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR0_RDIMM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Registered DIMM</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_RDIMMGCR0@0XFD080140</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8400020</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>RDIMM General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RDIMMGCR1">Register (<A href=#mod___slcr> slcr </A>)RDIMMGCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RDIMMGCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080144</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_A17BID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address [17] B-side Inversion Disable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_RESERVED_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_TBCMRD_L2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Command word to command word programming delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_TBCMRD_L</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Command word to command word programming delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_RESERVED_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_TBCMRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Command word to command word programming delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMGCR1_TBCSTAB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3fff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c80</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Stabilization time</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_RDIMMGCR1@0XFD080144</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>RDIMM General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RDIMMCR1">Register (<A href=#mod___slcr> slcr </A>)RDIMMCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RDIMMCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080154</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control Word 15</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Control Word 14 (Parity Control Word) / DDR3 Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Control Word 13 (DIMM Configuration Control Word) / DDR3 Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Control Word 12 (Training Control Word) / DDR3 Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Control Word 11 (Operating Voltage VDD and VREFCA Source Control Word) / DDR3 Control Word 11 (Operation Voltage VDD Control Word)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4/DDR3 Control Word 10 (RDIMM Operating Speed Control Word)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4/DDR3 Control Word 9 (Power Saving Settings Control Word)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_RDIMMCR1_RC8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DDR4 Control Word 8 (Input/Output Configuration Control Word) / DDR3 Control Word 8 (Additional Input Bus Termination Setting Control Word)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_RDIMMCR1@0XFD080154</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>RDIMM Control Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR0">Register (<A href=#mod___slcr> slcr </A>)MR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR0_RESERVED_31_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR0_CATR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Terminating Rank</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR0_RSVD_6_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR0_RZQI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Built-in Self-Test for RZQ</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR0_RSVD_2_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR0@0XFD080180</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>LPDDR4 Mode Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR1">Register (<A href=#mod___slcr> slcr </A>)MR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_RESERVED_31_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_RDPST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Postamble Length</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_NWR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write-recovery for auto-precharge command</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_RDPRE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Preamble Length</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_WRPRE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Preamble Length</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR1_BL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Burst Length</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR1@0XFD080184</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>301</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>LPDDR4 Mode Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR2">Register (<A href=#mod___slcr> slcr </A>)MR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080188</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR2_RESERVED_31_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR2_WRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR2_WLS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Latency Set</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR2_WL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR2_RL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR2@0XFD080188</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>LPDDR4 Mode Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR3">Register (<A href=#mod___slcr> slcr </A>)MR3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08018C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_RESERVED_31_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_DBIWR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DBI-Write Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_DBIRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DBI-Read Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_PDDS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-down Drive Strength</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_RSVD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_WRPST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Postamble Length</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR3_PUCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-up Calibration Point</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR3@0XFD08018C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>LPDDR4 Mode Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR4">Register (<A href=#mod___slcr> slcr </A>)MR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RESERVED_31_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RSVD_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_WRP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Preamble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RDP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Preamble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RPTM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Preamble Training Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_SRA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Self Refresh Abort</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_CS2CMDL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CS to Command Latency Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RSVD1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_IVM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Internal VREF Monitor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_TCRM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Temperature Controlled Refresh Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_TCRR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Temperature Controlled Refresh Range</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_MPDM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum Power Down Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR4_RSVD_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>This is a JEDEC reserved bit and is recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR4@0XFD080190</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR4 Mode Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR5">Register (<A href=#mod___slcr> slcr </A>)MR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_RESERVED_31_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_RSVD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DBI</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write DBI</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_DM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Mask</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_CAPPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Parity Persistent Error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_RTTPARK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT_PARK</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_ODTIBPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ODT Input Buffer during Power Down mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_CAPES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>C/A Parity Error Status</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_CRCEC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRC Error Clear</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR5_CAPM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>C/A Parity Latency Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR5@0XFD080194</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR4 Mode Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MR6">Register (<A href=#mod___slcr> slcr </A>)MR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080198</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_RESERVED_31_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_RSVD_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_TCCDL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CAS_n to CAS_n command delay for same bank group (tCCD_L)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_RSVD_9_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_VDDQTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VrefDQ Training Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_VDQTRG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VrefDQ Training Range</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_MR6_VDQTVAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VrefDQ Training Values</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_MR6@0XFD080198</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>81d</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DDR4 Mode Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTCR0">Register (<A href=#mod___slcr> slcr </A>)DTCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHDT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh During Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_27_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDRS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Rank Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training with Early/Extended Gate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Extended Write DQS</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDSTP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Step</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDBS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Byte Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRDBITR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training read DBI deskewing configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTWBDDM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Write Bit Deskew Data Mask</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refreshes Issued During Entry to Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTCMPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Compare Data</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTMPR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Using MPR</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_5_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRPTN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Repeat Number</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTCR0@0XFD080200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>810091c7</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DTCR1">Register (<A href=#mod___slcr> slcr </A>)DTCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RANKEN_RSVD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fffc0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Rank Enable.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RANKEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Rank Enable.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_DTRANK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Rank</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RESERVED_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RDLVLGDIFF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Leveling Gate Sampling Difference</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RDLVLGS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Leveling Gate Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RDPRMVL_TRN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Preamble Training enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_RDLVLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Leveling Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR1_BSTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Basic Gate Training Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTCR1@0XFD080204</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10236</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Data Training Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CATR0">Register (<A href=#mod___slcr> slcr </A>)CATR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CATR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080240</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_RESERVED_31_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffe00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_CACD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>140000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum time (in terms of number of dram clocks) between two consectuve CA calibration command</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_CAADR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum time (in terms of number of dram clocks) PUB should wait before sampling the CA response after Calibration command has been sent to the memory</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_CA1BYTE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>50</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA_1 Response Byte Lane 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_CATR0_CA1BYTE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA_1 Response Byte Lane 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_CATR0@0XFD080240</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>141054</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>CA Training Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACIOCR0">Register (<A href=#mod___slcr> slcr </A>)ACIOCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACIOCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080500</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_ACSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/Command Slew Rate (D3F I/O Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RSTIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Reset I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RSTPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Reset Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RESERVED_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RSTODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Reset On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RESERVED_25_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3fffc00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_CKDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CK Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_ACPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Power Down Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_ACODTMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC On-die Termination Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_RESERVED_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR0_ACRANKCLKSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Control delayed or non-delayed clock to CS_N/ODT?CKE AC slices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACIOCR0@0XFD080500</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>30000028</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC I/O Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACIOCR2">Register (<A href=#mod___slcr> slcr </A>)ACIOCR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACIOCR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080508</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_CLKGENCLKGATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for glue logic inside CLKGEN and glue logic inside CONTROL slice</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_ACOECLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Output Enable D slices [0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_ACPDRCLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Power Down Receiver D slices [0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_ACTECLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Termination Enable D slices [0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_CKNCLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for CK# D slices [1:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_CKCLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for CK D slices [1:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR2_ACCLKGATE0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for AC D slices [23:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACIOCR2@0XFD080508</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>a000000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC I/O Configuration Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACIOCR3">Register (<A href=#mod___slcr> slcr </A>)ACIOCR3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACIOCR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08050C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_PAROEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Parity Output Enable (OE) Mode Selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_BGOEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Bank Group Output Enable (OE) Mode Selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_BAOEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM Bank Address Output Enable (OE) Mode Selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_A17OEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM A[17] Output Enable (OE) Mode Selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_A16OEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_ACTOEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_RESERVED_15_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_CKOEMODE_RSVD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR3_CKOEMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SDRAM CK Output Enable (OE) Mode Selection.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACIOCR3@0XFD08050C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC I/O Configuration Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACIOCR4">Register (<A href=#mod___slcr> slcr </A>)ACIOCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACIOCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080510</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_LBCLKGATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for AC LB slices and loopback read valid slices</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_ACOECLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Output Enable D slices [1]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_ACPDRCLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Power Down Receiver D slices [1]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_ACTECLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for Termination Enable D slices [1]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_CKNCLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for CK# D slices [3:2]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_CKCLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for CK D slices [3:2]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACIOCR4_ACCLKGATE1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock gating for AC D slices [47:24]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACIOCR4@0XFD080510</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>a000000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC I/O Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="IOVCR0">Register (<A href=#mod___slcr> slcr </A>)IOVCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>IOVCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080520</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generato REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Address/command lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACVREFISELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Internal VREF generator REFSEL ragne select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_IOVCR0_ACVREFISEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>REFSEL Control for internal AC IOs</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_IOVCR0@0XFD080520</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>300b0b0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>IO VREF Control Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="VTCR0">Register (<A href=#mod___slcr> slcr </A>)VTCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VTCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080528</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_TVREF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of ctl_clk required to meet (> 150ns) timing requirements during DRAM DQ VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_DVEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRM DQ VREF training Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_PDAEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Per Device Addressability Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_RESERVED_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_VWCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Word Count</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_DVSS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF step size used during DRAM VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_DVMAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>32000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum VREF limit value used during DRAM VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_DVMIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum VREF limit value used during DRAM VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR0_DVINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initial DRAM DQ VREF value used during DRAM VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_VTCR0@0XFD080528</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f903202b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>VREF Training Control Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="VTCR1">Register (<A href=#mod___slcr> slcr </A>)VTCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>VTCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08052C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_HVSS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Host VREF step size used during VREF training. The register value of N indicates step size of (N+1)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_RESERVED_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_HVMAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7f00000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum VREF limit value used during DRAM VREF training.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_RESERVED_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_HVMIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Minimum VREF limit value used during DRAM VREF training.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_RESERVED_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_SHRNK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Static Host Vref Rank Value</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_SHREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Static Host Vref Rank Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_TVREFIO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of ctl_clk required to meet (> 200ns) VREF Settling timing requirements during Host IO VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_EOFF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Eye LCDL Offset value for VREF training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_ENUM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of LCDL Eye points for which VREF training is repeated</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_HVEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>HOST (IO) internal VREF training Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_VTCR1_HVIO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Host IO Type Control</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_VTCR1@0XFD08052C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7f0018f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>VREF Training Control Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACBDLR6">Register (<A href=#mod___slcr> slcr </A>)ACBDLR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACBDLR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080558</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_A03BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[3].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_A02BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[2].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_A01BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[1].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR6_A00BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACBDLR6@0XFD080558</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC Bit Delay Line Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACBDLR7">Register (<A href=#mod___slcr> slcr </A>)ACBDLR7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACBDLR7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08055C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_A07BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[7].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_A06BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[6].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_A05BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[5].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR7_A04BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[4].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACBDLR7@0XFD08055C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC Bit Delay Line Register 7</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ACBDLR8">Register (<A href=#mod___slcr> slcr </A>)ACBDLR8</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ACBDLR8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080560</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_A11BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[11].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_A10BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[10].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_A09BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[9].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ACBDLR8_A08BD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Delay select for the BDL on Address A[8].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ACBDLR8@0XFD080560</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>AC Bit Delay Line Register 8</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQCR">Register (<A href=#mod___slcr> slcr </A>)ZQCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080680</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_RESERVED_31_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ZQREFISELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ VREF Range</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_PGWAIT_FRQB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>880000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Programmable Wait for Frequency B</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_PGWAIT_FRQA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Programmable Wait for Frequency A</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ZQREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ZQREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ODT_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Choice of termination mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Force ZCAL VT update</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_IODLMT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IO VT Drift Limit</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_AVGEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Averaging algorithm enable, if set, enables averaging algorithm</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_AVGMAX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Maximum number of averaging rounds to be used by averaging algorithm</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ZCALT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Calibration Type</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQCR_ZQPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ZQ Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ZQCR@0XFD080680</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8a2a58</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ Impedance Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQ0PR0">Register (<A href=#mod___slcr> slcr </A>)ZQ0PR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQ0PR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080684</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PD_DRV_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-down drive strength ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PU_DRV_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-up drive strength ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PD_ODT_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-down termination ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PU_ODT_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-up termination ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZSEGBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration segment bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZLE_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ODT_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Termination adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PD_DRV_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>380000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pulldown drive strength adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_PU_DRV_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pullup drive strength adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZPROG_DRAM_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Impedance Divide Ratio</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZPROG_HOST_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>HOST Impedance Divide Ratio</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZPROG_ASYM_DRV_PD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Divide Ratio (pulldown drive calibration during asymmetric drive strength calibration)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0PR0_ZPROG_ASYM_DRV_PU</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Divide Ratio (pullup drive calibration during asymmetric drive strength calibration)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ZQ0PR0@0XFD080684</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>77dd</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ n Impedance Control Program Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQ0OR0">Register (<A href=#mod___slcr> slcr </A>)ZQ0OR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQ0OR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080694</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR0_RESERVED_31_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR0_ZDATA_PU_DRV_OVRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1e10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Override value for the pull-up output impedance</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR0_RESERVED_15_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR0_ZDATA_PD_DRV_OVRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>210</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>210</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Override value for the pull-down output impedance</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ZQ0OR0@0XFD080694</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1e10210</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ n Impedance Control Override Data Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQ0OR1">Register (<A href=#mod___slcr> slcr </A>)ZQ0OR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQ0OR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080698</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR1_RESERVED_31_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR1_ZDATA_PU_ODT_OVRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1e10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Override value for the pull-up termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR1_RESERVED_15_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ0OR1_ZDATA_PD_ODT_OVRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Override value for the pull-down termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ZQ0OR1@0XFD080698</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1e10000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ n Impedance Control Override Data Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQ1PR0">Register (<A href=#mod___slcr> slcr </A>)ZQ1PR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQ1PR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0806A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PD_DRV_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-down drive strength ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PU_DRV_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-up drive strength ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PD_ODT_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-down termination ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PU_ODT_ZDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pull-up termination ZCTRL over-ride enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZSEGBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration segment bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZLE_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ODT_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Termination adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PD_DRV_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>380000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pulldown drive strength adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_PU_DRV_ADJUST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pullup drive strength adjustment</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZPROG_DRAM_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Impedance Divide Ratio</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZPROG_HOST_ODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>HOST Impedance Divide Ratio</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZPROG_ASYM_DRV_PD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Divide Ratio (pulldown drive calibration during asymmetric drive strength calibration)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_ZQ1PR0_ZPROG_ASYM_DRV_PU</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Divide Ratio (pullup drive calibration during asymmetric drive strength calibration)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_ZQ1PR0@0XFD0806A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>87bdb</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ n Impedance Control Program Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0GCR0">Register (<A href=#mod___slcr> slcr </A>)DX0GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080700</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0GCR0@0XFD080700</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0GCR4">Register (<A href=#mod___slcr> slcr </A>)DX0GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080710</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0GCR4@0XFD080710</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0GCR5">Register (<A href=#mod___slcr> slcr </A>)DX0GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080714</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0GCR5@0XFD080714</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0GCR6">Register (<A href=#mod___slcr> slcr </A>)DX0GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080718</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0GCR6@0XFD080718</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX0LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080788</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0LCDLR2@0XFD080788</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX0GTR0">Register (<A href=#mod___slcr> slcr </A>)DX0GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX0GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0807C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX0GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX0GTR0@0XFD0807C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1GCR0">Register (<A href=#mod___slcr> slcr </A>)DX1GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1GCR0@0XFD080800</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1GCR4">Register (<A href=#mod___slcr> slcr </A>)DX1GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080810</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1GCR4@0XFD080810</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1GCR5">Register (<A href=#mod___slcr> slcr </A>)DX1GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080814</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1GCR5@0XFD080814</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1GCR6">Register (<A href=#mod___slcr> slcr </A>)DX1GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080818</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1GCR6@0XFD080818</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX1LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080888</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1LCDLR2@0XFD080888</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX1GTR0">Register (<A href=#mod___slcr> slcr </A>)DX1GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX1GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0808C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX1GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX1GTR0@0XFD0808C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GCR0">Register (<A href=#mod___slcr> slcr </A>)DX2GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080900</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GCR0@0XFD080900</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GCR1">Register (<A href=#mod___slcr> slcr </A>)DX2GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080904</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GCR1@0XFD080904</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GCR4">Register (<A href=#mod___slcr> slcr </A>)DX2GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080910</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GCR4@0XFD080910</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GCR5">Register (<A href=#mod___slcr> slcr </A>)DX2GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080914</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GCR5@0XFD080914</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GCR6">Register (<A href=#mod___slcr> slcr </A>)DX2GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080918</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GCR6@0XFD080918</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX2LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080988</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2LCDLR2@0XFD080988</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX2GTR0">Register (<A href=#mod___slcr> slcr </A>)DX2GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX2GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0809C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX2GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX2GTR0@0XFD0809C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GCR0">Register (<A href=#mod___slcr> slcr </A>)DX3GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GCR0@0XFD080A00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GCR1">Register (<A href=#mod___slcr> slcr </A>)DX3GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GCR1@0XFD080A04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GCR4">Register (<A href=#mod___slcr> slcr </A>)DX3GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GCR4@0XFD080A10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GCR5">Register (<A href=#mod___slcr> slcr </A>)DX3GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GCR5@0XFD080A14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GCR6">Register (<A href=#mod___slcr> slcr </A>)DX3GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GCR6@0XFD080A18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX3LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080A88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3LCDLR2@0XFD080A88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX3GTR0">Register (<A href=#mod___slcr> slcr </A>)DX3GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX3GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080AC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX3GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX3GTR0@0XFD080AC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GCR0">Register (<A href=#mod___slcr> slcr </A>)DX4GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GCR0@0XFD080B00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GCR1">Register (<A href=#mod___slcr> slcr </A>)DX4GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GCR1@0XFD080B04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GCR4">Register (<A href=#mod___slcr> slcr </A>)DX4GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GCR4@0XFD080B10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GCR5">Register (<A href=#mod___slcr> slcr </A>)DX4GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GCR5@0XFD080B14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GCR6">Register (<A href=#mod___slcr> slcr </A>)DX4GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GCR6@0XFD080B18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX4LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080B88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4LCDLR2@0XFD080B88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX4GTR0">Register (<A href=#mod___slcr> slcr </A>)DX4GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX4GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080BC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX4GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX4GTR0@0XFD080BC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GCR0">Register (<A href=#mod___slcr> slcr </A>)DX5GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GCR0@0XFD080C00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GCR1">Register (<A href=#mod___slcr> slcr </A>)DX5GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GCR1@0XFD080C04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GCR4">Register (<A href=#mod___slcr> slcr </A>)DX5GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GCR4@0XFD080C10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GCR5">Register (<A href=#mod___slcr> slcr </A>)DX5GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GCR5@0XFD080C14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GCR6">Register (<A href=#mod___slcr> slcr </A>)DX5GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GCR6@0XFD080C18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX5LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080C88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5LCDLR2@0XFD080C88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX5GTR0">Register (<A href=#mod___slcr> slcr </A>)DX5GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX5GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080CC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX5GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX5GTR0@0XFD080CC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GCR0">Register (<A href=#mod___slcr> slcr </A>)DX6GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GCR0@0XFD080D00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GCR1">Register (<A href=#mod___slcr> slcr </A>)DX6GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GCR1@0XFD080D04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GCR4">Register (<A href=#mod___slcr> slcr </A>)DX6GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GCR4@0XFD080D10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GCR5">Register (<A href=#mod___slcr> slcr </A>)DX6GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GCR5@0XFD080D14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GCR6">Register (<A href=#mod___slcr> slcr </A>)DX6GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GCR6@0XFD080D18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX6LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080D88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6LCDLR2@0XFD080D88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX6GTR0">Register (<A href=#mod___slcr> slcr </A>)DX6GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX6GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080DC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX6GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX6GTR0@0XFD080DC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GCR0">Register (<A href=#mod___slcr> slcr </A>)DX7GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GCR0@0XFD080E00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800604</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GCR1">Register (<A href=#mod___slcr> slcr </A>)DX7GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GCR1@0XFD080E04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7fff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GCR4">Register (<A href=#mod___slcr> slcr </A>)DX7GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GCR4@0XFD080E10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GCR5">Register (<A href=#mod___slcr> slcr </A>)DX7GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GCR5@0XFD080E14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GCR6">Register (<A href=#mod___slcr> slcr </A>)DX7GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GCR6@0XFD080E18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX7LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080E88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>a</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7LCDLR2@0XFD080E88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>a</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX7GTR0">Register (<A href=#mod___slcr> slcr </A>)DX7GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX7GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080EC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX7GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX7GTR0@0XFD080EC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GCR0">Register (<A href=#mod___slcr> slcr </A>)DX8GCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_CALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_MDLEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Delay Line Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_CODTSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable ODT(TE) Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSDCC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Duty Cycle Correction</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RDDLY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RESERVED_19_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fc000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSNSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSNSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSSEPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSSE Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RTTOAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT On Additive Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RTTOH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RTT Output Hold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_CPDRSHFT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable PDR Phase Shift</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSRPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSR Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSGPDR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Power Down Receiver</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RESERVED_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSGODT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG On-Die Termination</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_DQSGOE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQSG Output Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR0_RESERVED_1_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GCR0@0XFD080F00</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40800624</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GCR1">Register (<A href=#mod___slcr> slcr </A>)DX8GCR1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GCR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F04</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_DXPDRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables the PDR mode for DQ[7:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_QSNSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe #</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_QSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Select the delayed or non-delayed read data strobe</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_OEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Read Data Strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_PDREN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables PDR in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_TEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ODT/TE in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_DSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables Write Data strobe in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_DMEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DM pin in a byte lane</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR1_DQEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables DQ corresponding to each bit in a byte</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GCR1@0XFD080F04</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7f00</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GCR4">Register (<A href=#mod___slcr> slcr </A>)DX8GCR4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GCR4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_RESERVED_31_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte lane VREF IOM (Used only by D4MU IOs)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFPEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane VREF Pad Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFEEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Internal VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFSEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_RESERVED_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFESELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFESEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane External VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFSSELRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Single ended VREF generator REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFSSEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane Single-End VREF Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFIEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3c</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Enable control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR4_DXREFIMON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VRMON control for DQ IO (Single Ended) buffers of a byte lane.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GCR4@0XFD080F10</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>e00b03c</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GCR5">Register (<A href=#mod___slcr> slcr </A>)DX8GCR5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GCR5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_DXREFISELR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_RESERVED_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_DXREFISELR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_DXREFISELR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5500</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_RESERVED_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR5_DXREFISELR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Byte Lane internal VREF Select for Rank 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GCR5@0XFD080F14</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9095555</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 5</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GCR6">Register (<A href=#mod___slcr> slcr </A>)DX8GCR6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GCR6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_RESERVED_31_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_DXDQVREFR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank3</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_DXDQVREFR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>90000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_RESERVED_15_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_DXDQVREFR1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_RESERVED_7_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Returns zeros on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GCR6_DXDQVREFR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2b</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM DQ VREF Select for Rank0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GCR6@0XFD080F18</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>9092b2b</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Configuration Register 6</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8LCDLR2">Register (<A href=#mod___slcr> slcr </A>)DX8LCDLR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8LCDLR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080F88</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8LCDLR2_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8LCDLR2_RESERVED_24_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8LCDLR2_RESERVED_15_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8LCDLR2_DQSGD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gating Delay</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8LCDLR2@0XFD080F88</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n Local Calibrated Delay Line Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8GTR0">Register (<A href=#mod___slcr> slcr </A>)DX8GTR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8GTR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080FC0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_WDQSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQ Write Path Latency Pipeline</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_RESERVED_23_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_WLSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_RESERVED_15_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_RESERVED_12_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Caution, do not write to this register field.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_RESERVED_7_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8GTR0_DGSL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gating System Latency</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8GTR0@0XFD080FC0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 n General Timing Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL0DQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SL0DQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL0DQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08141C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS_N Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL0DQSCTL@0XFD08141C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL0DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL0DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL0DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL0DXCTL2@0XFD08142C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL0IOCR">Register (<A href=#mod___slcr> slcr </A>)DX8SL0IOCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL0IOCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081430</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_DXDACRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PVREF_DAC REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_DXVREFIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_DXIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_DXTXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Transmitter Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0IOCR_DXRXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL0IOCR@0XFD081430</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>70800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL1DQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SL1DQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL1DQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08145C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS_N Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL1DQSCTL@0XFD08145C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL1DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL1DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL1DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL1DXCTL2@0XFD08146C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL1IOCR">Register (<A href=#mod___slcr> slcr </A>)DX8SL1IOCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL1IOCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081470</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_DXDACRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PVREF_DAC REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_DXVREFIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_DXIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_DXTXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Transmitter Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1IOCR_DXRXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL1IOCR@0XFD081470</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>70800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL2DQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SL2DQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL2DQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08149C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS_N Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL2DQSCTL@0XFD08149C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL2DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL2DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL2DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL2DXCTL2@0XFD0814AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL2IOCR">Register (<A href=#mod___slcr> slcr </A>)DX8SL2IOCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL2IOCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_DXDACRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PVREF_DAC REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_DXVREFIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_DXIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_DXTXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Transmitter Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2IOCR_DXRXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL2IOCR@0XFD0814B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>70800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL3DQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SL3DQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL3DQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS_N Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL3DQSCTL@0XFD0814DC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL3DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL3DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL3DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL3DXCTL2@0XFD0814EC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL3IOCR">Register (<A href=#mod___slcr> slcr </A>)DX8SL3IOCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL3IOCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_DXDACRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PVREF_DAC REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_DXVREFIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_DXIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_DXTXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Transmitter Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3IOCR_DXRXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL3IOCR@0XFD0814F0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>70800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL4DQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SL4DQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL4DQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08151C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS_N Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL4DQSCTL@0XFD08151C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL4DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL4DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL4DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL4DXCTL2@0XFD08152C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL4IOCR">Register (<A href=#mod___slcr> slcr </A>)DX8SL4IOCR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL4IOCR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD081530</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_DXDACRANGE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>70000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PVREF_DAC REFSEL range select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_DXVREFIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_DXIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_DXTXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Transmitter Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4IOCR_DXRXM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DX IO Receiver Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL4IOCR@0XFD081530</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>70800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 I/O Configuration Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SLbDQSCTL">Register (<A href=#mod___slcr> slcr </A>)DX8SLbDQSCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SLbDQSCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0817DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_RESERVED_31_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fe000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_RRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_RESERVED_23_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_WRRMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Path Rise-to-Rise Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_DQSGX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Extension</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_LPPLLPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power PLL Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_LPIOPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power I/O Power Down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_RESERVED_16_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_QSCNTEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>QS Counter Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_UDQIOM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Unused DQ I/O Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_RESERVED_12_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_DXSR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Slew Rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_DQSNRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS# Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SLBDQSCTL_DQSRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Resistor</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SLBDQSCTL@0XFD0817DC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>12643c4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-8 DQS Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLLING/TRANING FOR DDR PHY</H1>
<H2><a name="PIR">Register (<A href=#mod___slcr> slcr </A>)PIR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PIR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCALPSE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Pause</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_28_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1fe00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DQS2DQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write DQS2DQ Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDIMMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CTLDINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controller DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_VREF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_SRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Static Read Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WREYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDEYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WRDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WLADJ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling Adjust</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_QSGATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Reset (DDR3/DDR4/LPDDR4 Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PHYRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PLLINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Initialiazation</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_INIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Trigger</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PIR@0XFD080004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40073</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY Initialization Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_IDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_PLDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Lock Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_ZCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PIR">Register (<A href=#mod___slcr> slcr </A>)PIR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PIR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCALPSE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Pause</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_28_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1fe00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DQS2DQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write DQS2DQ Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDIMMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CTLDINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controller DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_VREF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_SRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Static Read Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WREYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDEYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WRDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WLADJ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling Adjust</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_QSGATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Reset (DDR3/DDR4/LPDDR4 Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PHYRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PLLINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Initialiazation</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_INIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Trigger</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PIR@0XFD080004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40001</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY Initialization Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_IDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_PLDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Lock Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_ZCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DIDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DFIMISC">Register (<A href=#mod___slcr> slcr </A>)DFIMISC</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DFIMISC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0701B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_DFIMISC_DFI_INIT_COMPLETE_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY initialization complete enable signal. When asserted the dfi_init_complete signal can be used to trigger SDRAM initialisation</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_DFIMISC@0XFD0701B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DFI Miscellaneous Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SWCTL">Register (<A href=#mod___slcr> slcr </A>)SWCTL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SWCTL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_SWCTL_SW_DONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable quasi-dynamic register programming outside reset. Program register to 0 to enable quasi-dynamic programming. Set back register to 1 once programming is done.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_SWCTL@0XFD070320</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software register programming control enable</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR INIT</H1>
<H2><a name="STAT">Register (<A href=#mod___slcr> slcr </A>)STAT</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>STAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_STAT_OPERATING_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Operating mode. This is 3-bits wide in configurations with mDDR/LPDDR2/LPDDR3/LPDDR4/DDR4 support and 2-bits in all other configurations. non-mDDR/LPDDR2/LPDDR3/LPDDR4 and non-DDR4 designs: - 00 - Init - 01 - Normal - 10 - Power-down - 11 - Self refresh mDDR/LPDDR2/LPDDR3 or DDR4 designs: - 000 - Init - 001 - Normal - 010 - Power-down - 011 - Self refresh - 1XX - Deep power-down / Maximum Power Saving Mode LPDDR4 designs: - 000 - Init - 001 - Normal - 010 - Power-down - 011 - Self refresh / Self refresh power-down</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_STAT@0XFD070004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>TRIGGER PHY TRAIN</H1>
<H1>DDR PHY TRAIN</H1>
<H2><a name="PIR">Register (<A href=#mod___slcr> slcr </A>)PIR</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PIR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_31</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCALBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCALPSE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Pause</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_28_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1fe00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DQS2DQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write DQS2DQ Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDIMMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RDIMM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CTLDINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controller DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_VREF</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>VREF Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_SRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Static Read Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WREYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDEYE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Eye Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WRDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RDDSKW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bit Deskew</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WLADJ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling Adjust</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_QSGATE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_WL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DRAMRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Reset (DDR3/DDR4/LPDDR4 Only)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PHYRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PHY Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_DCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_PLLINIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Initialiazation</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_RESERVED_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_CA</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CA Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_ZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PIR_INIT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Trigger</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PIR@0XFD080004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4fe01</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY Initialization Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_IDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_PLDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Lock Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_ZCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DIDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_WLDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_QSGDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DQS Gate Training Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_WLADONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Leveling Adjustment Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_RDDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Bit Deskew Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_WDDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Bit Deskew Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_REDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Eye Training Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_WEDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Eye Training Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>RUN VREF TRAINING IN STATIC READ MODE</H1>
<H2><a name="DTCR0">Register (<A href=#mod___slcr> slcr </A>)DTCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHDT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh During Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_27_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDRS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Rank Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training with Early/Extended Gate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Extended Write DQS</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDSTP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Step</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDBS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Byte Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRDBITR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training read DBI deskewing configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTWBDDM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Write Bit Deskew Data Mask</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refreshes Issued During Entry to Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTCMPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Compare Data</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTMPR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Using MPR</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_5_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRPTN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Repeat Number</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTCR0@0XFD080200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>110091c7</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR2">Register (<A href=#mod___slcr> slcr </A>)PGCR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRTSTAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Training Status Registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRPERR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Parity Error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_ICPC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Complete Pin Configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_DTPMXTMR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training PUB Mode Exit Timer</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_INITFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_PLLFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL FSM Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_TREFPRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1eee</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1eee</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR2@0XFD080018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f01eee</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR3">Register (<A href=#mod___slcr> slcr </A>)PGCR3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CKNEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CKN Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CKEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>aa</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>aa0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CK Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACRDCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ctl_rd_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACDDRCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ddr_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACCTLCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ctl_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RESERVED_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_DDLBYPMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls DDL Bypass Modes</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IO Loop-Back Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read FIFO Reset Disable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CLKLEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock Level when Clock Gating</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR3@0XFD08001C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>55aa0098</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL0DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL0DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL0DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL0DXCTL2@0XFD08142C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL1DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL1DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL1DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL1DXCTL2@0XFD08146C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL2DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL2DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL2DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL2DXCTL2@0XFD0814AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL3DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL3DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL3DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL3DXCTL2@0XFD0814EC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL4DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL4DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL4DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL4DXCTL2@0XFD08152C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1830</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_IDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_PLDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL Lock Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Digital Delay Line (DDL) Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_ZCDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Impedance Calibration Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL FOR DDR PHY</H1>
<H2><a name="PGSR0">Register (<A href=#mod___slcr> slcr </A>)PGSR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGSR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGSR0_DIDONE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DRAM Initialization Done</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGSR0@0XFD080030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
<H1>RUN VREF TRAINING IN STATIC READ MODE</H1>
<H2><a name="DTCR0">Register (<A href=#mod___slcr> slcr </A>)DTCR0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DTCR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHDT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh During Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_27_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDRS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Rank Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training with Early/Extended Gate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTEXD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Extended Write DQS</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDSTP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Step</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTDBS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Debug Byte Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRDBITR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training read DBI deskewing configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTWBDDM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Write Bit Deskew Data Mask</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RFSHEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refreshes Issued During Entry to Training</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTCMPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Compare Data</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTMPR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Using MPR</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_RESERVED_5_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DTCR0_DTRPTN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training Repeat Number</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DTCR0@0XFD080200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>810091c7</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Data Training Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR2">Register (<A href=#mod___slcr> slcr </A>)PGCR2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD080018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRTSTAT</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Training Status Registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRZCAL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Impedance Calibration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_CLRPERR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clear Parity Error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_ICPC</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Complete Pin Configuration</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_DTPMXTMR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>f00000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Data Training PUB Mode Exit Timer</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_INITFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Initialization Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_PLLFSMBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL FSM Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR2_TREFPRD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>12302</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12302</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Refresh Period</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR2@0XFD080018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>f12302</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PGCR3">Register (<A href=#mod___slcr> slcr </A>)PGCR3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PGCR3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CKNEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>55000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CKN Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CKEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>aa</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>aa0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CK Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RESERVED_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACRDCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ctl_rd_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACDDRCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ddr_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_GATEACCTLCLK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable Clock Gating for AC [0] ctl_clk</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RESERVED_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_DDLBYPMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls DDL Bypass Modes</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>IO Loop-Back Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AC Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read FIFO Reset Disable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_PGCR3_CLKLEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock Level when Clock Gating</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_PGCR3@0XFD08001C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>55aa0080</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PHY General Configuration Register 3</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL0DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL0DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL0DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08142C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL0DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL0DXCTL2@0XFD08142C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL1DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL1DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL1DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08146C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL1DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL1DXCTL2@0XFD08146C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL2DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL2DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL2DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL2DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL2DXCTL2@0XFD0814AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL3DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL3DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL3DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD0814EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL3DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL3DXCTL2@0XFD0814EC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="DX8SL4DXCTL2">Register (<A href=#mod___slcr> slcr </A>)DX8SL4DXCTL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>DX8SL4DXCTL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD08152C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_31_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_CRDEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configurable Read Data Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_POSOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OX Extension during Post-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PREOEX</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>OE Extension during Pre-amble</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOAG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Assisted Gate Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_IOLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I/O Loopback Select</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_14_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_LPWAKEUP_THRSH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1e00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Low Power Wakeup Threshold</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_WDBI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Write Data Bus Inversion Enable</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_PRFBYP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PUB Read FIFO Bypass</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RDMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>DATX8 Receive FIFO Read Mode</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DISRST</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disables the Read FIFO Reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_DQSGLB</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Read DQS Gate I/O Loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDR_PHY_DX8SL4DXCTL2_RESERVED_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Reserved. Return zeroes on reads.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDR_PHY_DX8SL4DXCTL2@0XFD08152C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1800</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>DATX8 0-1 DX Control Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ZQCTL0">Register (<A href=#mod___slcr> slcr </A>)ZQCTL0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ZQCTL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_AUTO_ZQ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable uMCTL2 generation of ZQCS/MPC(ZQ calibration) command. Register DBGCMD.zq_calib_short can be used instead to issue ZQ calibration request from APB module. - 0 - Internally generate ZQCS/MPC(ZQ calibration) commands based on ZQCTL1.t_zq_short_interval_x1024. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_SRX_ZQCL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode. - 0 - Enable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_ZQ_RESISTOR_SHARED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS/MPC(ZQ calibration) commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS/tZQCAL/tZQLAT timing met between commands so that commands to different ranks do not overlap. - 0 - ZQ resistor is not shared. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_DIS_MPSMX_ZQCL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>- 1 - Disable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode. - 0 - Enable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode. This is only present for designs supporting DDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_T_ZQ_LONG_NOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4: Number of cycles of NOP required after a ZQCL (ZQ calibration long)/MPC(ZQ Start) command is issued to SDRAM. For configurations with MEMC_FREQ_RATIO=2: DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value. LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value. LPDDR4: program this to tZQCAL/2 and round it up to the next integer value. Unit: Clock cycles. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_ZQCTL0_T_ZQ_SHORT_NOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ Latch) command is issued to SDRAM. For configurations with MEMC_FREQ_RATIO=2, program this to tZQCS/2 and round it up to the next integer value. Unit: Clock cycles. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_ZQCTL0@0XFD070180</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f7ff03ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>1000040</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ZQ Control Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="RFSHCTL3">Register (<A href=#mod___slcr> slcr </A>)RFSHCTL3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RFSHCTL3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD070060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_REFRESH_MODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Fine Granularity Refresh Mode - 000 - Fixed 1x (Normal mode) - 001 - Fixed 2x - 010 - Fixed 4x - 101 - Enable on the fly 2x (not supported) - 110 - Enable on the fly 4x (not supported) - Everything else - reserved Note: The on-the-fly modes is not supported in this version of the uMCTL2. Note: This must be set up while the Controller is in reset or while the Controller is in self-refresh mode. Changing this during normal operation is not allowed. Making this a dynamic register will be supported in future version of the uMCTL2.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_REFRESH_UPDATE_LEVEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that the refresh register(s) have been updated. The value is automatically updated when exiting reset, so it does not need to be toggled initially.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_DDRC_RFSHCTL3_DIS_AUTO_REFRESH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When '1', disable auto-refresh generated by the uMCTL2. When auto-refresh is disabled, the SoC core must generate refreshes using the registers reg_ddrc_rank0_refresh, reg_ddrc_rank1_refresh, reg_ddrc_rank2_refresh and reg_ddrc_rank3_refresh. When dis_auto_refresh transitions from 0 to 1, any pending refreshes are immediately scheduled by the uMCTL2. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto-refresh is not supported, and this bit must be set to '0'. This register field is changeable on the fly.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_DDRC_RFSHCTL3@0XFD070060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>73</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Refresh Control Register 3</B>
</TD>
</TR>
</TABLE>
<P>
</TABLE>
<P>
<H2><a name="psu_mio_init_data">psu_mio_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_0">
PSU_IOU_SLCR_MIO_PIN_0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 0 peripheral interface mapping. S</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_1">
PSU_IOU_SLCR_MIO_PIN_1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 1 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_2">
PSU_IOU_SLCR_MIO_PIN_2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180008</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 2 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_3">
PSU_IOU_SLCR_MIO_PIN_3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18000C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 3 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_4">
PSU_IOU_SLCR_MIO_PIN_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 4 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_5">
PSU_IOU_SLCR_MIO_PIN_5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180014</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 5 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_6">
PSU_IOU_SLCR_MIO_PIN_6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 6 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_7">
PSU_IOU_SLCR_MIO_PIN_7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 7 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_8">
PSU_IOU_SLCR_MIO_PIN_8
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 8 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_9">
PSU_IOU_SLCR_MIO_PIN_9
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 9 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_10">
PSU_IOU_SLCR_MIO_PIN_10
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 10 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_11">
PSU_IOU_SLCR_MIO_PIN_11
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 11 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_12">
PSU_IOU_SLCR_MIO_PIN_12
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 12 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_13">
PSU_IOU_SLCR_MIO_PIN_13
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 13 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_14">
PSU_IOU_SLCR_MIO_PIN_14
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 14 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_15">
PSU_IOU_SLCR_MIO_PIN_15
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18003C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 15 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_16">
PSU_IOU_SLCR_MIO_PIN_16
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 16 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_17">
PSU_IOU_SLCR_MIO_PIN_17
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 17 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_18">
PSU_IOU_SLCR_MIO_PIN_18
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 18 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_19">
PSU_IOU_SLCR_MIO_PIN_19
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 19 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_20">
PSU_IOU_SLCR_MIO_PIN_20
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 20 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_21">
PSU_IOU_SLCR_MIO_PIN_21
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180054</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 21 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_22">
PSU_IOU_SLCR_MIO_PIN_22
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180058</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 22 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_23">
PSU_IOU_SLCR_MIO_PIN_23
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18005C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 23 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_24">
PSU_IOU_SLCR_MIO_PIN_24
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 24 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_25">
PSU_IOU_SLCR_MIO_PIN_25
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 25 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_26">
PSU_IOU_SLCR_MIO_PIN_26
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 26 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_27">
PSU_IOU_SLCR_MIO_PIN_27
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 27 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_28">
PSU_IOU_SLCR_MIO_PIN_28
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 28 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_29">
PSU_IOU_SLCR_MIO_PIN_29
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 29 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_30">
PSU_IOU_SLCR_MIO_PIN_30
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180078</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 30 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_32">
PSU_IOU_SLCR_MIO_PIN_32
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 32 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_33">
PSU_IOU_SLCR_MIO_PIN_33
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 33 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_34">
PSU_IOU_SLCR_MIO_PIN_34
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 34 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_35">
PSU_IOU_SLCR_MIO_PIN_35
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18008C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 35 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_36">
PSU_IOU_SLCR_MIO_PIN_36
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 36 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_37">
PSU_IOU_SLCR_MIO_PIN_37
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180094</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 37 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_38">
PSU_IOU_SLCR_MIO_PIN_38
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180098</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 38 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_39">
PSU_IOU_SLCR_MIO_PIN_39
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18009C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 39 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_40">
PSU_IOU_SLCR_MIO_PIN_40
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 40 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_41">
PSU_IOU_SLCR_MIO_PIN_41
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 41 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_42">
PSU_IOU_SLCR_MIO_PIN_42
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 42 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_43">
PSU_IOU_SLCR_MIO_PIN_43
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 43 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_44">
PSU_IOU_SLCR_MIO_PIN_44
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 44 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_45">
PSU_IOU_SLCR_MIO_PIN_45
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 45 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_46">
PSU_IOU_SLCR_MIO_PIN_46
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 46 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_47">
PSU_IOU_SLCR_MIO_PIN_47
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800BC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 47 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_48">
PSU_IOU_SLCR_MIO_PIN_48
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 48 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_49">
PSU_IOU_SLCR_MIO_PIN_49
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 49 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_50">
PSU_IOU_SLCR_MIO_PIN_50
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 50 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_51">
PSU_IOU_SLCR_MIO_PIN_51
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800CC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 51 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_52">
PSU_IOU_SLCR_MIO_PIN_52
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 52 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_53">
PSU_IOU_SLCR_MIO_PIN_53
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 53 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_54">
PSU_IOU_SLCR_MIO_PIN_54
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 54 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_55">
PSU_IOU_SLCR_MIO_PIN_55
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 55 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_56">
PSU_IOU_SLCR_MIO_PIN_56
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 56 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_57">
PSU_IOU_SLCR_MIO_PIN_57
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 57 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_58">
PSU_IOU_SLCR_MIO_PIN_58
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 58 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_59">
PSU_IOU_SLCR_MIO_PIN_59
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 59 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_60">
PSU_IOU_SLCR_MIO_PIN_60
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 60 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_61">
PSU_IOU_SLCR_MIO_PIN_61
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 61 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_62">
PSU_IOU_SLCR_MIO_PIN_62
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 62 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_63">
PSU_IOU_SLCR_MIO_PIN_63
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800FC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 63 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_64">
PSU_IOU_SLCR_MIO_PIN_64
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 64 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_65">
PSU_IOU_SLCR_MIO_PIN_65
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 65 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_66">
PSU_IOU_SLCR_MIO_PIN_66
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 66 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_67">
PSU_IOU_SLCR_MIO_PIN_67
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18010C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 67 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_68">
PSU_IOU_SLCR_MIO_PIN_68
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 68 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_69">
PSU_IOU_SLCR_MIO_PIN_69
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 69 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_70">
PSU_IOU_SLCR_MIO_PIN_70
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 70 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_71">
PSU_IOU_SLCR_MIO_PIN_71
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 71 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_72">
PSU_IOU_SLCR_MIO_PIN_72
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 72 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_73">
PSU_IOU_SLCR_MIO_PIN_73
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 73 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_74">
PSU_IOU_SLCR_MIO_PIN_74
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 74 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_75">
PSU_IOU_SLCR_MIO_PIN_75
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18012C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 75 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_76">
PSU_IOU_SLCR_MIO_PIN_76
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180130</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 76 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_PIN_77">
PSU_IOU_SLCR_MIO_PIN_77
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180134</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Configures MIO Pin 77 peripheral interface mapping</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_MST_TRI0">
PSU_IOU_SLCR_MIO_MST_TRI0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MIO pin Tri-state Enables, 31:0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_MST_TRI1">
PSU_IOU_SLCR_MIO_MST_TRI1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MIO pin Tri-state Enables, 63:32</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_MST_TRI2">
PSU_IOU_SLCR_MIO_MST_TRI2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18020C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MIO pin Tri-state Enables, 77:64</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL0">
PSU_IOU_SLCR_BANK0_CTRL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180138</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive0 control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL1">
PSU_IOU_SLCR_BANK0_CTRL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18013C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive1 control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL3">
PSU_IOU_SLCR_BANK0_CTRL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180140</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects either Schmitt or CMOS input for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL4">
PSU_IOU_SLCR_BANK0_CTRL4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180144</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When mio_bank0_pull_enable is set, this selects pull up or pull down for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL5">
PSU_IOU_SLCR_BANK0_CTRL5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180148</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When set, this enables mio_bank0_pullupdown to selects pull up or pull down for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK0_CTRL6">
PSU_IOU_SLCR_BANK0_CTRL6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18014C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Slew rate control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL0">
PSU_IOU_SLCR_BANK1_CTRL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180154</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive0 control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL1">
PSU_IOU_SLCR_BANK1_CTRL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180158</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive1 control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL3">
PSU_IOU_SLCR_BANK1_CTRL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18015C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects either Schmitt or CMOS input for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL4">
PSU_IOU_SLCR_BANK1_CTRL4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180160</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When mio_bank1_pull_enable is set, this selects pull up or pull down for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL5">
PSU_IOU_SLCR_BANK1_CTRL5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180164</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When set, this enables mio_bank1_pullupdown to selects pull up or pull down for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK1_CTRL6">
PSU_IOU_SLCR_BANK1_CTRL6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180168</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Slew rate control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL0">
PSU_IOU_SLCR_BANK2_CTRL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180170</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive0 control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL1">
PSU_IOU_SLCR_BANK2_CTRL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180174</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Drive1 control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL3">
PSU_IOU_SLCR_BANK2_CTRL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180178</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Selects either Schmitt or CMOS input for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL4">
PSU_IOU_SLCR_BANK2_CTRL4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18017C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When mio_bank2_pull_enable is set, this selects pull up or pull down for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL5">
PSU_IOU_SLCR_BANK2_CTRL5
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>When set, this enables mio_bank2_pullupdown to selects pull up or pull down for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_BANK2_CTRL6">
PSU_IOU_SLCR_BANK2_CTRL6
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Slew rate control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_MIO_LOOPBACK">
PSU_IOU_SLCR_MIO_LOOPBACK
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Loopback function within MIO</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_mio_init_data">psu_mio_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>MIO PROGRAMMING</H1>
<H2><a name="MIO_PIN_0">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_0_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_sclk_out- (QSPI Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_0_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_0_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[0]- (Test Scan Port) = test_scan, Output, test_scan_out[0]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_0_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[0]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[0]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, trace_clk- (Trace Port Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_0@0XFF180000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 0 peripheral interface mapping. S</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_1">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_1_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_mi1- (QSPI Databus) 1= qspi, Output, qspi_so_mo1- (QSPI Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_1_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_1_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[1]- (Test Scan Port) = test_scan, Output, test_scan_out[1]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_1_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[1]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[1]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, trace_ctl- (Trace Port Control Signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_1@0XFF180004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 1 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_2">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180008</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_2_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi2- (QSPI Databus) 1= qspi, Output, qspi_mo2- (QSPI Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_2_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_2_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[2]- (Test Scan Port) = test_scan, Output, test_scan_out[2]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_2_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[2]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[2]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[0]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_2@0XFF180008</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 2 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_3">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18000C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_3_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi3- (QSPI Databus) 1= qspi, Output, qspi_mo3- (QSPI Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_3_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_3_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[3]- (Test Scan Port) = test_scan, Output, test_scan_out[3]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_3_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[3]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[3]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[1]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_3@0XFF18000C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 3 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_4">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_4_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_mo_mo0- (QSPI Databus) 1= qspi, Input, qspi_si_mi0- (QSPI Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_4_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_4_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[4]- (Test Scan Port) = test_scan, Output, test_scan_out[4]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_4_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[4]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[4]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[2]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_4@0XFF180010</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 4 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_5">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180014</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_5_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_n_ss_out- (QSPI Slave Select)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_5_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_5_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[5]- (Test Scan Port) = test_scan, Output, test_scan_out[5]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_5_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[5]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[5]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_mo- (MOSI signal) 4= spi0, Input, spi0_si- (MOSI signal) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[3]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_5@0XFF180014</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 5 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_6">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_6_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_clk_for_lpbk- (QSPI Clock to be fed-back)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_6_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_6_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[6]- (Test Scan Port) = test_scan, Output, test_scan_out[6]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_6_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[6]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[6]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[4]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_6@0XFF180018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 6 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_7">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_7_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_n_ss_out_upper- (QSPI Slave Select upper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_7_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_7_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[7]- (Test Scan Port) = test_scan, Output, test_scan_out[7]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_7_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[7]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[7]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[5]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_7@0XFF18001C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 7 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_8">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_8</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_8_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[0]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[0]- (QSPI Upper Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_8_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_8_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[8]- (Test Scan Port) = test_scan, Output, test_scan_out[8]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_8_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[8]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[8]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[6]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_8@0XFF180020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 8 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_9">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_9</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_9_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[1]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[1]- (QSPI Upper Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_9_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_ce[1]- (NAND chip enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_9_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[9]- (Test Scan Port) = test_scan, Output, test_scan_out[9]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_9_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[9]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[9]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[7]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_9@0XFF180024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 9 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_10">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_10</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180028</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_10_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[2]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[2]- (QSPI Upper Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_10_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_rb_n[0]- (NAND Ready/Busy)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_10_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[10]- (Test Scan Port) = test_scan, Output, test_scan_out[10]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_10_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[10]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[10]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[8]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_10@0XFF180028</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 10 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_11">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_11</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18002C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_11_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Input, qspi_mi_upper[3]- (QSPI Upper Databus) 1= qspi, Output, qspi_mo_upper[3]- (QSPI Upper Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_11_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_rb_n[1]- (NAND Ready/Busy)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_11_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[11]- (Test Scan Port) = test_scan, Output, test_scan_out[11]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_11_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[11]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[11]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[9]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_11@0XFF18002C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 11 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_12">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_12</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180030</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_12_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= qspi, Output, qspi_sclk_out_upper- (QSPI Upper Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_12_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dqs_in- (NAND Strobe) 1= nand, Output, nfc_dqs_out- (NAND Strobe)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_12_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= test_scan, Input, test_scan_in[12]- (Test Scan Port) = test_scan, Output, test_scan_out[12]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_12_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[12]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[12]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[10]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_12@0XFF180030</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 12 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_13">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_13</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_13_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_13_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_ce[0]- (NAND chip enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_13_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[0]- (8-bit Data bus) = sd0, Output, sdio0_data_out[0]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[13]- (Test Scan Port) = test_scan, Output, test_scan_out[13]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_13_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[13]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[13]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[11]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_13@0XFF180034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 13 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_14">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_14</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180038</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_14_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_14_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_cle- (NAND Command Latch Enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_14_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[1]- (8-bit Data bus) = sd0, Output, sdio0_data_out[1]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[14]- (Test Scan Port) = test_scan, Output, test_scan_out[14]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_14_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[14]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[14]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[12]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_14@0XFF180038</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 14 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_15">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_15</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18003C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_15_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_15_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_ale- (NAND Address Latch Enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_15_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[2]- (8-bit Data bus) = sd0, Output, sdio0_data_out[2]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[15]- (Test Scan Port) = test_scan, Output, test_scan_out[15]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_15_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[15]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[15]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[13]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_15@0XFF18003C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 15 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_16">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_16</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180040</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_16_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_16_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[0]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[0]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_16_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[3]- (8-bit Data bus) = sd0, Output, sdio0_data_out[3]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[16]- (Test Scan Port) = test_scan, Output, test_scan_out[16]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_16_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[16]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[16]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[14]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_16@0XFF180040</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 16 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_17">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_17</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180044</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_17_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_17_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[1]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[1]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_17_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[4]- (8-bit Data bus) = sd0, Output, sdio0_data_out[4]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[17]- (Test Scan Port) = test_scan, Output, test_scan_out[17]- (Test Scan Port) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_17_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[17]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[17]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_mo- (MOSI signal) 4= spi0, Input, spi0_si- (MOSI signal) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[15]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_17@0XFF180044</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 17 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_18">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_18</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180048</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_18_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_18_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[2]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[2]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_18_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[5]- (8-bit Data bus) = sd0, Output, sdio0_data_out[5]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[18]- (Test Scan Port) = test_scan, Output, test_scan_out[18]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_18_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[18]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[18]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_18@0XFF180048</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 18 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_19">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_19</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18004C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_19_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_19_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[3]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[3]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_19_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[6]- (8-bit Data bus) = sd0, Output, sdio0_data_out[6]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[19]- (Test Scan Port) = test_scan, Output, test_scan_out[19]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_19_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[19]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[19]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_19@0XFF18004C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 19 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_20">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_20</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180050</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_20_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_20_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[4]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[4]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_20_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[7]- (8-bit Data bus) = sd0, Output, sdio0_data_out[7]- (8-bit Data bus) 2= test_scan, Input, test_scan_in[20]- (Test Scan Port) = test_scan, Output, test_scan_out[20]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_20_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[20]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[20]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_20@0XFF180050</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 20 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_21">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_21</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180054</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_21_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_21_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[5]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[5]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_21_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_cmd_in- (Command Indicator) = sd0, Output, sdio0_cmd_out- (Command Indicator) 2= test_scan, Input, test_scan_in[21]- (Test Scan Port) = test_scan, Output, test_scan_out[21]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_21_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[21]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[21]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_21@0XFF180054</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 21 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_22">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_22</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180058</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_22_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_22_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_we_b- (NAND Write Enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_22_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_clk_out- (SDSDIO clock) 2= test_scan, Input, test_scan_in[22]- (Test Scan Port) = test_scan, Output, test_scan_out[22]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_22_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[22]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[22]- (GPIO bank 0) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_22@0XFF180058</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 22 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_23">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_23</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18005C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_23_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_23_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[6]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[6]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_23_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_bus_pow- (SD card bus power) 2= test_scan, Input, test_scan_in[23]- (Test Scan Port) = test_scan, Output, test_scan_out[23]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_23_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[23]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[23]- (GPIO bank 0) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_23@0XFF18005C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 23 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_24">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_24</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_24_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_24_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dq_in[7]- (NAND Data Bus) 1= nand, Output, nfc_dq_out[7]- (NAND Data Bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_24_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_cd_n- (SD card detect from connector) 2= test_scan, Input, test_scan_in[24]- (Test Scan Port) = test_scan, Output, test_scan_out[24]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_24_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[24]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[24]- (GPIO bank 0) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= Not Used 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_24@0XFF180060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 24 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_25">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_25</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_25_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_25_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_re_n- (NAND Read Enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_25_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_wp- (SD card write protect from connector) 2= test_scan, Input, test_scan_in[25]- (Test Scan Port) = test_scan, Output, test_scan_out[25]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_25_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio0, Input, gpio_0_pin_in[25]- (GPIO bank 0) 0= gpio0, Output, gpio_0_pin_out[25]- (GPIO bank 0) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= Not Used 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_25@0XFF180064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 25 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_26">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_26</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_26</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180068</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_26_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_tx_clk- (TX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_26_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Output, nfc_ce[1]- (NAND chip enable)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_26_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpi[0]- (PMU GPI) 2= test_scan, Input, test_scan_in[26]- (Test Scan Port) = test_scan, Output, test_scan_out[26]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_26_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[0]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[0]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[4]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_26@0XFF180068</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 26 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_27">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_27</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_27_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[0]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_27_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_rb_n[0]- (NAND Ready/Busy)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_27_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpi[1]- (PMU GPI) 2= test_scan, Input, test_scan_in[27]- (Test Scan Port) = test_scan, Output, test_scan_out[27]- (Test Scan Port) 3= dpaux, Input, dp_aux_data_in- (Dp Aux Data) = dpaux, Output, dp_aux_data_out- (Dp Aux Data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_27_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[1]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[1]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[5]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_27@0XFF18006C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 27 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_28">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_28</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_28</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180070</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_28_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[1]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_28_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_rb_n[1]- (NAND Ready/Busy)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_28_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpi[2]- (PMU GPI) 2= test_scan, Input, test_scan_in[28]- (Test Scan Port) = test_scan, Output, test_scan_out[28]- (Test Scan Port) 3= dpaux, Input, dp_hot_plug_detect- (Dp Aux Hot Plug)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_28_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[2]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[2]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[6]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_28@0XFF180070</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 28 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_29">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_29</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_29</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180074</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_29_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[2]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_29_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_29_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpi[3]- (PMU GPI) 2= test_scan, Input, test_scan_in[29]- (Test Scan Port) = test_scan, Output, test_scan_out[29]- (Test Scan Port) 3= dpaux, Input, dp_aux_data_in- (Dp Aux Data) = dpaux, Output, dp_aux_data_out- (Dp Aux Data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_29_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[3]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[3]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[7]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_29@0XFF180074</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 29 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_30">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_30</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_30</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180078</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_30_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Output, gem0_rgmii_txd[3]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_30_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_30_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpi[4]- (PMU GPI) 2= test_scan, Input, test_scan_in[30]- (Test Scan Port) = test_scan, Output, test_scan_out[30]- (Test Scan Port) 3= dpaux, Input, dp_hot_plug_detect- (Dp Aux Hot Plug)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_30_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[4]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[4]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[8]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_30@0XFF180078</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 30 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_32">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_32</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_32</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180080</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_32_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rx_clk- (RX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_32_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= nand, Input, nfc_dqs_in- (NAND Strobe) 1= nand, Output, nfc_dqs_out- (NAND Strobe)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_32_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[0]- (PMU GPI) 2= test_scan, Input, test_scan_in[32]- (Test Scan Port) = test_scan, Output, test_scan_out[32]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_32_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[6]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[6]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[10]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_32@0XFF180080</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 32 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_33">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_33</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_33</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180084</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_33_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[0]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_33_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_33_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[1]- (PMU GPI) 2= test_scan, Input, test_scan_in[33]- (Test Scan Port) = test_scan, Output, test_scan_out[33]- (Test Scan Port) 3= csu, Input, csu_ext_tamper- (CSU Ext Tamper)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_33_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[7]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[7]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[11]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_33@0XFF180084</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 33 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_34">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_34</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_34</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_34_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[1]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_34_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_34_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[2]- (PMU GPI) 2= test_scan, Input, test_scan_in[34]- (Test Scan Port) = test_scan, Output, test_scan_out[34]- (Test Scan Port) 3= dpaux, Input, dp_aux_data_in- (Dp Aux Data) = dpaux, Output, dp_aux_data_out- (Dp Aux Data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_34_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[8]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[8]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[12]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_34@0XFF180088</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 34 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_35">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_35</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_35</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18008C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_35_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[2]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_35_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_35_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[3]- (PMU GPI) 2= test_scan, Input, test_scan_in[35]- (Test Scan Port) = test_scan, Output, test_scan_out[35]- (Test Scan Port) 3= dpaux, Input, dp_hot_plug_detect- (Dp Aux Hot Plug)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_35_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[9]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[9]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[13]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_35@0XFF18008C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 35 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_36">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_36</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_36</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180090</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_36_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rxd[3]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_36_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_36_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[4]- (PMU GPI) 2= test_scan, Input, test_scan_in[36]- (Test Scan Port) = test_scan, Output, test_scan_out[36]- (Test Scan Port) 3= dpaux, Input, dp_aux_data_in- (Dp Aux Data) = dpaux, Output, dp_aux_data_out- (Dp Aux Data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_36_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[10]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[10]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[14]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_36@0XFF180090</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 36 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_37">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_37</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_37</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180094</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_37_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem0, Input, gem0_rgmii_rx_ctl- (RX RGMII control )</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_37_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= pcie, Input, pcie_reset_n- (PCIE Reset signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_37_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= pmu, Input, pmu_gpo[5]- (PMU GPI) 2= test_scan, Input, test_scan_in[37]- (Test Scan Port) = test_scan, Output, test_scan_out[37]- (Test Scan Port) 3= dpaux, Input, dp_hot_plug_detect- (Dp Aux Hot Plug)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_37_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[11]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[11]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[15]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_37@0XFF180094</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 37 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_38">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_38</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_38</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180098</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_38_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_tx_clk- (TX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_38_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_38_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_clk_out- (SDSDIO clock) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_38_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[12]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[12]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, trace_clk- (Trace Port Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_38@0XFF180098</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 38 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_39">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_39</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_39</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18009C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_39_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[0]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_39_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_39_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_cd_n- (SD card detect from connector) 2= sd1, Input, sd1_data_in[4]- (8-bit Data bus) = sd1, Output, sdio1_data_out[4]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_39_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[13]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[13]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, trace_ctl- (Trace Port Control Signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_39@0XFF18009C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 39 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_40">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_40</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_40</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_40_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[1]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_40_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_40_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_cmd_in- (Command Indicator) = sd0, Output, sdio0_cmd_out- (Command Indicator) 2= sd1, Input, sd1_data_in[5]- (8-bit Data bus) = sd1, Output, sdio1_data_out[5]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_40_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[14]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[14]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[0]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_40@0XFF1800A0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 40 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_41">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_41</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_41</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_41_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[2]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_41_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_41_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[0]- (8-bit Data bus) = sd0, Output, sdio0_data_out[0]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[6]- (8-bit Data bus) = sd1, Output, sdio1_data_out[6]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_41_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[15]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[15]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[1]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_41@0XFF1800A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 41 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_42">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_42</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_42</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_42_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_txd[3]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_42_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_42_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[1]- (8-bit Data bus) = sd0, Output, sdio0_data_out[1]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[7]- (8-bit Data bus) = sd1, Output, sdio1_data_out[7]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_42_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[16]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[16]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[2]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_42@0XFF1800A8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 42 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_43">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_43</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_43</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_43_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Output, gem1_rgmii_tx_ctl- (TX RGMII control)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_43_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_43_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[2]- (8-bit Data bus) = sd0, Output, sdio0_data_out[2]- (8-bit Data bus) 2= sd1, Output, sdio1_bus_pow- (SD card bus power) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_43_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[17]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[17]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_mo- (MOSI signal) 4= spi0, Input, spi0_si- (MOSI signal) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[3]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_43@0XFF1800AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 43 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_44">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_44</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_44</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_44_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rx_clk- (RX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_44_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_44_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[3]- (8-bit Data bus) = sd0, Output, sdio0_data_out[3]- (8-bit Data bus) 2= sd1, Input, sdio1_wp- (SD card write protect from connector) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_44_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[18]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[18]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_44@0XFF1800B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 44 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_45">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_45</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_45</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_45_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[0]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_45_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_45_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[4]- (8-bit Data bus) = sd0, Output, sdio0_data_out[4]- (8-bit Data bus) 2= sd1, Input, sdio1_cd_n- (SD card detect from connector) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_45_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[19]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[19]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_45@0XFF1800B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 45 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_46">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_46</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_46</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800B8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_46_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[1]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_46_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_46_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[5]- (8-bit Data bus) = sd0, Output, sdio0_data_out[5]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[0]- (8-bit Data bus) = sd1, Output, sdio1_data_out[0]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_46_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[20]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[20]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_46@0XFF1800B8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 46 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_47">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_47</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_47</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800BC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_47_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[2]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_47_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_47_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[6]- (8-bit Data bus) = sd0, Output, sdio0_data_out[6]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[1]- (8-bit Data bus) = sd1, Output, sdio1_data_out[1]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_47_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[21]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[21]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_47@0XFF1800BC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 47 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_48">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_48</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_48</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_48_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rxd[3]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_48_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_48_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[7]- (8-bit Data bus) = sd0, Output, sdio0_data_out[7]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[2]- (8-bit Data bus) = sd1, Output, sdio1_data_out[2]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_48_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[22]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[22]- (GPIO bank 1) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_48@0XFF1800C0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 48 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_49">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_49</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_49</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_49_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem1, Input, gem1_rgmii_rx_ctl- (RX RGMII control )</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_49_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_49_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_bus_pow- (SD card bus power) 2= sd1, Input, sd1_data_in[3]- (8-bit Data bus) = sd1, Output, sdio1_data_out[3]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_49_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[23]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[23]- (GPIO bank 1) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_49@0XFF1800C4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 49 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_50">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_50</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_50</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_50_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem_tsu, Input, gem_tsu_clk- (TSU clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_50_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_50_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_wp- (SD card write protect from connector) 2= sd1, Input, sd1_cmd_in- (Command Indicator) = sd1, Output, sdio1_cmd_out- (Command Indicator) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_50_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[24]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[24]- (GPIO bank 1) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= mdio1, Output, gem1_mdc- (MDIO Clock) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_50@0XFF1800C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 50 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_51">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_51</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_51</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800CC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_51_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem_tsu, Input, gem_tsu_clk- (TSU clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_51_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_51_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= sd1, Output, sdio1_clk_out- (SDSDIO clock) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_51_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio1, Input, gpio_1_pin_in[25]- (GPIO bank 1) 0= gpio1, Output, gpio_1_pin_out[25]- (GPIO bank 1) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= mdio1, Input, gem1_mdio_in- (MDIO Data) 4= mdio1, Output, gem1_mdio_out- (MDIO Data) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_51@0XFF1800CC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 51 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_52">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_52</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_52</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_52_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_tx_clk- (TX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_52_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_clk_in- (ULPI Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_52_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_52_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[0]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[0]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, trace_clk- (Trace Port Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_52@0XFF1800D0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 52 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_53">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_53</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_53</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_53_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_txd[0]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_53_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_dir- (Data bus direction control)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_53_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_53_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[1]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[1]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, trace_ctl- (Trace Port Control Signal)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_53@0XFF1800D4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 53 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_54">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_54</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_54</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800D8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_54_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_txd[1]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_54_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[2]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[2]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_54_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_54_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[2]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[2]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[0]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_54@0XFF1800D8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 54 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_55">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_55</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_55</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800DC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_55_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_txd[2]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_55_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_nxt- (Data flow control signal from the PHY)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_55_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_55_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[3]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[3]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[1]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_55@0XFF1800DC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 55 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_56">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_56</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_56</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_56_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_txd[3]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_56_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[0]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[0]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_56_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_56_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[4]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[4]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[2]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_56@0XFF1800E0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 56 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_57">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_57</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_57</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_57_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Output, gem2_rgmii_tx_ctl- (TX RGMII control)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_57_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[1]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[1]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_57_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_57_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[5]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[5]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_mo- (MOSI signal) 4= spi0, Input, spi0_si- (MOSI signal) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[3]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_57@0XFF1800E4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 57 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_58">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_58</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_58</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800E8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_58_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rx_clk- (RX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_58_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Output, usb0_ulpi_stp- (Asserted to end or interrupt transfers)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_58_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_58_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[6]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[6]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= pjtag, Input, pjtag_tck- (PJTAG TCK) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[4]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_58@0XFF1800E8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 58 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_59">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_59</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_59</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800EC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_59_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rxd[0]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_59_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[3]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[3]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_59_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_59_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[7]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[7]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tdi- (PJTAG TDI) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[5]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_59@0XFF1800EC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 59 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_60">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_60</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_60</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_60_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rxd[1]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_60_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[4]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[4]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_60_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_60_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[8]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[8]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= pjtag, Output, pjtag_tdo- (PJTAG TDO) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[6]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_60@0XFF1800F0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 60 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_61">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_61</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_61</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_61_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rxd[2]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_61_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[5]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[5]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_61_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_61_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[9]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[9]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= pjtag, Input, pjtag_tms- (PJTAG TMS) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[7]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_61@0XFF1800F4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 61 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_62">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_62</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_62</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800F8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_62_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rxd[3]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_62_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[6]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[6]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_62_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_62_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[10]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[10]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[8]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_62@0XFF1800F8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 62 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_63">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_63</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_63</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF1800FC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_63_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem2, Input, gem2_rgmii_rx_ctl- (RX RGMII control )</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_63_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb0, Input, usb0_ulpi_rx_data[7]- (ULPI data bus) 1= usb0, Output, usb0_ulpi_tx_data[7]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_63_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_63_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[11]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[11]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[9]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_63@0XFF1800FC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 63 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_64">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_64</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_64</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_64_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_tx_clk- (TX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_64_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_clk_in- (ULPI Clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_64_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_clk_out- (SDSDIO clock) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_64_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[12]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[12]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_sclk_in- (SPI Clock) 4= spi0, Output, spi0_sclk_out- (SPI Clock) 5= ttc3, Input, ttc3_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[10]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_64@0XFF180100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 64 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_65">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_65</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_65</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180104</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_65_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_txd[0]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_65_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_dir- (Data bus direction control)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_65_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_cd_n- (SD card detect from connector) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_65_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[13]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[13]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_n_ss_out[2]- (SPI Master Selects) 5= ttc3, Output, ttc3_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[11]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_65@0XFF180104</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 65 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_66">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_66</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_66</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180108</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_66_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_txd[1]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_66_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[2]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[2]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_66_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_cmd_in- (Command Indicator) = sd0, Output, sdio0_cmd_out- (Command Indicator) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_66_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[14]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[14]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi0, Output, spi0_n_ss_out[1]- (SPI Master Selects) 5= ttc2, Input, ttc2_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= trace, Output, tracedq[12]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_66@0XFF180108</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 66 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_67">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_67</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_67</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18010C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_67_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_txd[2]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_67_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_nxt- (Data flow control signal from the PHY)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_67_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[0]- (8-bit Data bus) = sd0, Output, sdio0_data_out[0]- (8-bit Data bus) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_67_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[15]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[15]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi0, Input, spi0_n_ss_in- (SPI Master Selects) 4= spi0, Output, spi0_n_ss_out[0]- (SPI Master Selects) 5= ttc2, Output, ttc2_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= trace, Output, tracedq[13]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_67@0XFF18010C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 67 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_68">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_68</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_68</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_68_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_txd[3]- (TX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_68_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[0]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[0]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_68_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[1]- (8-bit Data bus) = sd0, Output, sdio0_data_out[1]- (8-bit Data bus) 2= Not Used 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_68_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[16]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[16]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi0, Input, spi0_mi- (MISO signal) 4= spi0, Output, spi0_so- (MISO signal) 5= ttc1, Input, ttc1_clk_in- (TTC Clock) 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= trace, Output, tracedq[14]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_68@0XFF180110</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 68 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_69">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_69</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_69</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180114</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_69_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Output, gem3_rgmii_tx_ctl- (TX RGMII control)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_69_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[1]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[1]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_69_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[2]- (8-bit Data bus) = sd0, Output, sdio0_data_out[2]- (8-bit Data bus) 2= sd1, Input, sdio1_wp- (SD card write protect from connector) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_69_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[17]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[17]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi0, Output, spi0_mo- (MOSI signal) 4= spi0, Input, spi0_si- (MOSI signal) 5= ttc1, Output, ttc1_wave_out- (TTC Waveform Clock) 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= trace, Output, tracedq[15]- (Trace Port Databus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_69@0XFF180114</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 69 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_70">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_70</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_70</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_70_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rx_clk- (RX RGMII clock)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_70_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Output, usb1_ulpi_stp- (Asserted to end or interrupt transfers)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_70_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[3]- (8-bit Data bus) = sd0, Output, sdio0_data_out[3]- (8-bit Data bus) 2= sd1, Output, sdio1_bus_pow- (SD card bus power) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_70_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[18]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[18]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_sclk_in- (SPI Clock) 4= spi1, Output, spi1_sclk_out- (SPI Clock) 5= ttc0, Input, ttc0_clk_in- (TTC Clock) 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_70@0XFF180118</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 70 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_71">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_71</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_71</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18011C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_71_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rxd[0]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_71_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[3]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[3]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_71_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[4]- (8-bit Data bus) = sd0, Output, sdio0_data_out[4]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[0]- (8-bit Data bus) = sd1, Output, sdio1_data_out[0]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_71_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[19]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[19]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_n_ss_out[2]- (SPI Master Selects) 5= ttc0, Output, ttc0_wave_out- (TTC Waveform Clock) 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_71@0XFF18011C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 71 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_72">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_72</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_72</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_72_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rxd[1]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_72_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[4]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[4]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_72_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[5]- (8-bit Data bus) = sd0, Output, sdio0_data_out[5]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[1]- (8-bit Data bus) = sd1, Output, sdio1_data_out[1]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_72_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[20]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[20]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= swdt1, Input, swdt1_clk_in- (Watch Dog Timer Input clock) 4= spi1, Output, spi1_n_ss_out[1]- (SPI Master Selects) 5= Not Used 6= ua1, Output, ua1_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_72@0XFF180120</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 72 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_73">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_73</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_73</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180124</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_73_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rxd[2]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_73_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[5]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[5]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_73_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[6]- (8-bit Data bus) = sd0, Output, sdio0_data_out[6]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[2]- (8-bit Data bus) = sd1, Output, sdio1_data_out[2]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_73_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[21]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[21]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= swdt1, Output, swdt1_rst_out- (Watch Dog Timer Output clock) 4= spi1, Input, spi1_n_ss_in- (SPI Master Selects) 4= spi1, Output, spi1_n_ss_out[0]- (SPI Master Selects) 5= Not Used 6= ua1, Input, ua1_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_73@0XFF180124</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 73 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_74">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_74</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_74</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180128</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_74_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rxd[3]- (RX RGMII data)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_74_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[6]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[6]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_74_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sd0_data_in[7]- (8-bit Data bus) = sd0, Output, sdio0_data_out[7]- (8-bit Data bus) 2= sd1, Input, sd1_data_in[3]- (8-bit Data bus) = sd1, Output, sdio1_data_out[3]- (8-bit Data bus) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_74_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[22]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[22]- (GPIO bank 2) 1= can0, Input, can0_phy_rx- (Can RX signal) 2= i2c0, Input, i2c0_scl_input- (SCL signal) 2= i2c0, Output, i2c0_scl_out- (SCL signal) 3= swdt0, Input, swdt0_clk_in- (Watch Dog Timer Input clock) 4= spi1, Input, spi1_mi- (MISO signal) 4= spi1, Output, spi1_so- (MISO signal) 5= Not Used 6= ua0, Input, ua0_rxd- (UART receiver serial input) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_74@0XFF180128</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 74 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_75">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_75</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_75</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18012C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_75_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= gem3, Input, gem3_rgmii_rx_ctl- (RX RGMII control )</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_75_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= usb1, Input, usb1_ulpi_rx_data[7]- (ULPI data bus) 1= usb1, Output, usb1_ulpi_tx_data[7]- (ULPI data bus)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_75_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Output, sdio0_bus_pow- (SD card bus power) 2= sd1, Input, sd1_cmd_in- (Command Indicator) = sd1, Output, sdio1_cmd_out- (Command Indicator) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_75_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[23]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[23]- (GPIO bank 2) 1= can0, Output, can0_phy_tx- (Can TX signal) 2= i2c0, Input, i2c0_sda_input- (SDA signal) 2= i2c0, Output, i2c0_sda_out- (SDA signal) 3= swdt0, Output, swdt0_rst_out- (Watch Dog Timer Output clock) 4= spi1, Output, spi1_mo- (MOSI signal) 4= spi1, Input, spi1_si- (MOSI signal) 5= Not Used 6= ua0, Output, ua0_txd- (UART transmitter serial output) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_75@0XFF18012C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 75 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_76">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_76</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_76</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180130</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_76_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_76_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_76_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= sd0, Input, sdio0_wp- (SD card write protect from connector) 2= sd1, Output, sdio1_clk_out- (SDSDIO clock) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_76_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[24]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[24]- (GPIO bank 2) 1= can1, Output, can1_phy_tx- (Can TX signal) 2= i2c1, Input, i2c1_scl_input- (SCL signal) 2= i2c1, Output, i2c1_scl_out- (SCL signal) 3= mdio0, Output, gem0_mdc- (MDIO Clock) 4= mdio1, Output, gem1_mdc- (MDIO Clock) 5= mdio2, Output, gem2_mdc- (MDIO Clock) 6= mdio3, Output, gem3_mdc- (MDIO Clock) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_76@0XFF180130</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 76 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_PIN_77">Register (<A href=#mod___slcr> slcr </A>)MIO_PIN_77</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_PIN_77</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180134</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_77_L0_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 0 Mux Select 0= Level 1 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_77_L1_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 1 Mux Select 0= Level 2 Mux Output 1= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_77_L2_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 2 Mux Select 0= Level 3 Mux Output 1= Not Used 2= sd1, Input, sdio1_cd_n- (SD card detect from connector) 3= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_PIN_77_L3_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>e0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Level 3 Mux Select 0= gpio2, Input, gpio_2_pin_in[25]- (GPIO bank 2) 0= gpio2, Output, gpio_2_pin_out[25]- (GPIO bank 2) 1= can1, Input, can1_phy_rx- (Can RX signal) 2= i2c1, Input, i2c1_sda_input- (SDA signal) 2= i2c1, Output, i2c1_sda_out- (SDA signal) 3= mdio0, Input, gem0_mdio_in- (MDIO Data) 3= mdio0, Output, gem0_mdio_out- (MDIO Data) 4= mdio1, Input, gem1_mdio_in- (MDIO Data) 4= mdio1, Output, gem1_mdio_out- (MDIO Data) 5= mdio2, Input, gem2_mdio_in- (MDIO Data) 5= mdio2, Output, gem2_mdio_out- (MDIO Data) 6= mdio3, Input, gem3_mdio_in- (MDIO Data) 6= mdio3, Output, gem3_mdio_out- (MDIO Data) 7= Not Used</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_PIN_77@0XFF180134</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fe</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>c0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Configures MIO Pin 77 peripheral interface mapping</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_MST_TRI0">Register (<A href=#mod___slcr> slcr </A>)MIO_MST_TRI0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_MST_TRI0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_00_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 0, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_01_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 1, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_02_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 2, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_03_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 3, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_04_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 4, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_05_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 5, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_06_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 6, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_07_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 7, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_08_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 8, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_09_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 9, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_10_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 10, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_11_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 11, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_12_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 12, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_13_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 13, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_14_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 14, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_15_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 15, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_16_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 16, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_17_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 17, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_18_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 18, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_19_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 19, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_20_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 20, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_21_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 21, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_22_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 22, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_23_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 23, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_24_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 24, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_25_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 25, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_26_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 26, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_27_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 27, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_28_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 28, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_29_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 29, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI0_PIN_30_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 30, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_MST_TRI0@0XFF180204</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7fffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>6240000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>MIO pin Tri-state Enables, 31:0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_MST_TRI1">Register (<A href=#mod___slcr> slcr </A>)MIO_MST_TRI1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_MST_TRI1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_32_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 32, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_33_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 33, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_34_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 34, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_35_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 35, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_36_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 36, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_37_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 37, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_38_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 38, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_39_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 39, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_40_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 40, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_41_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 41, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_42_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 42, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_43_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 43, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_44_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 44, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_45_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 45, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_46_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 46, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_47_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 47, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_48_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 48, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_49_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 49, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_50_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 50, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_51_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 51, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_52_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 52, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_53_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 53, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_54_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 54, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_55_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 55, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_56_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 56, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_57_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 57, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_58_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>26:26</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 58, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_59_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>27:27</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 59, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_60_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>28:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 60, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_61_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:29</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 61, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_62_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>30:30</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 62, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI1_PIN_63_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:31</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 63, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_MST_TRI1@0XFF180208</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>b03000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>MIO pin Tri-state Enables, 63:32</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="MIO_MST_TRI2">Register (<A href=#mod___slcr> slcr </A>)MIO_MST_TRI2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_MST_TRI2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18020C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_64_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 64, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_65_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 65, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_66_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 66, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_67_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 67, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_68_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 68, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_69_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 69, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_70_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 70, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_71_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 71, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_72_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 72, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_73_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 73, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_74_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 74, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_75_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 75, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_76_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 76, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_MST_TRI2_PIN_77_TRI</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Master Tri-state Enable for pin 77, active high</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_MST_TRI2@0XFF18020C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3fff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>fc0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>MIO pin Tri-state Enables, 77:64</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl0">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180138</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL0_DRIVE0_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL0@0XFF180138</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive0 control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl1">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18013C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL1_DRIVE1_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL1@0XFF18013C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive1 control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl3">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180140</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL3_SCHMITT_CMOS_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL3@0XFF180140</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Selects either Schmitt or CMOS input for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl4">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180144</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL4_PULL_HIGH_LOW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL4@0XFF180144</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When mio_bank0_pull_enable is set, this selects pull up or pull down for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl5">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180148</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL5_PULL_ENABLE_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL5@0XFF180148</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When set, this enables mio_bank0_pullupdown to selects pull up or pull down for MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank0_ctrl6">Register (<A href=#mod___slcr> slcr </A>)bank0_ctrl6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank0_ctrl6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18014C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK0_CTRL6_SLOW_FAST_SLEW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[0].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK0_CTRL6@0XFF18014C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Slew rate control to MIO Bank 0 - control MIO[25:0]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl0">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180154</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL0_DRIVE0_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL0@0XFF180154</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive0 control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl1">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180158</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL1_DRIVE1_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL1@0XFF180158</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive1 control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl3">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18015C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL3_SCHMITT_CMOS_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL3@0XFF18015C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Selects either Schmitt or CMOS input for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl4">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180160</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL4_PULL_HIGH_LOW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL4@0XFF180160</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When mio_bank1_pull_enable is set, this selects pull up or pull down for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl5">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180164</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL5_PULL_ENABLE_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL5@0XFF180164</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When set, this enables mio_bank1_pullupdown to selects pull up or pull down for MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank1_ctrl6">Register (<A href=#mod___slcr> slcr </A>)bank1_ctrl6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank1_ctrl6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180168</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK1_CTRL6_SLOW_FAST_SLEW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[26].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK1_CTRL6@0XFF180168</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Slew rate control to MIO Bank 1 - control MIO[51:26]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl0">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180170</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL0_DRIVE0_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL0@0XFF180170</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive0 control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl1">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180174</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL1_DRIVE1_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL1@0XFF180174</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Drive1 control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl3">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180178</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL3_SCHMITT_CMOS_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL3@0XFF180178</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Selects either Schmitt or CMOS input for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl4">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF18017C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL4_PULL_HIGH_LOW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL4@0XFF18017C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When mio_bank2_pull_enable is set, this selects pull up or pull down for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl5">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl5</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180180</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL5_PULL_ENABLE_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL5@0XFF180180</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>When set, this enables mio_bank2_pullupdown to selects pull up or pull down for MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="bank2_ctrl6">Register (<A href=#mod___slcr> slcr </A>)bank2_ctrl6</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>bank2_ctrl6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180184</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_13</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_14</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_15</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_16</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>16:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_17</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_18</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_19</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20:20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_21</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>21:21</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_22</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>22:22</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_23</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_BANK2_CTRL6_SLOW_FAST_SLEW_N_BIT_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Each bit applies to a single IO. Bit 0 for MIO[52].</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_BANK2_CTRL6@0XFF180184</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Slew rate control to MIO Bank 2 - control MIO[77:52]</B>
</TD>
</TR>
</TABLE>
<P>
<H1>LOOPBACK</H1>
<H2><a name="MIO_LOOPBACK">Register (<A href=#mod___slcr> slcr </A>)MIO_LOOPBACK</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>MIO_LOOPBACK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_LOOPBACK_I2C0_LOOP_I2C1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>I2C Loopback Control. 0 = Connect I2C inputs according to MIO mapping. 1 = Loop I2C 0 outputs to I2C 1 inputs, and I2C 1 outputs to I2C 0 inputs.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_LOOPBACK_CAN0_LOOP_CAN1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CAN Loopback Control. 0 = Connect CAN inputs according to MIO mapping. 1 = Loop CAN 0 Tx to CAN 1 Rx, and CAN 1 Tx to CAN 0 Rx.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_LOOPBACK_UA0_LOOP_UA1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UART Loopback Control. 0 = Connect UART inputs according to MIO mapping. 1 = Loop UART 0 outputs to UART 1 inputs, and UART 1 outputs to UART 0 inputs. RXD/TXD cross-connected. RTS/CTS cross-connected. DSR, DTR, DCD and RI not used.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_MIO_LOOPBACK_SPI0_LOOP_SPI1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SPI Loopback Control. 0 = Connect SPI inputs according to MIO mapping. 1 = Loop SPI 0 outputs to SPI 1 inputs, and SPI 1 outputs to SPI 0 inputs. The other SPI core will appear on the LS Slave Select.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_MIO_LOOPBACK@0XFF180200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Loopback function within MIO</B>
</TD>
</TR>
</TABLE>
<P>
</TABLE>
<P>
<H2><a name="psu_peripherals_init_data">psu_peripherals_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_37">
PSU_PCIE_ATTRIB_ATTR_37
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480094</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_37</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_25">
PSU_PCIE_ATTRIB_ATTR_25
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_25</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU0">
PSU_CRL_APB_RST_LPD_IOU0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0230</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software controlled reset for the GEMs</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_TOP">
PSU_CRL_APB_RST_LPD_TOP
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E023C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the LPD block.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRF_APB_RST_FPD_TOP">
PSU_CRF_APB_RST_FPD_TOP
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>FPD Block level software controlled reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_CTRL_REG_SD">
PSU_IOU_SLCR_CTRL_REG_SD
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180310</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SD eMMC selection</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_IOU_SLCR_SD_CONFIG_REG2">
PSU_IOU_SLCR_SD_CONFIG_REG2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SD Config Register 2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CRL_APB_RST_LPD_IOU2">
PSU_CRL_APB_RST_LPD_IOU2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART0_BAUD_RATE_DIVIDER_REG0">
PSU_UART0_BAUD_RATE_DIVIDER_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Divider Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART0_BAUD_RATE_GEN_REG0">
PSU_UART0_BAUD_RATE_GEN_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Generator Register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART0_CONTROL_REG0">
PSU_UART0_CONTROL_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UART Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART0_MODE_REG0">
PSU_UART0_MODE_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UART Mode Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART1_BAUD_RATE_DIVIDER_REG0">
PSU_UART1_BAUD_RATE_DIVIDER_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Divider Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART1_BAUD_RATE_GEN_REG0">
PSU_UART1_BAUD_RATE_GEN_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Generator Register.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART1_CONTROL_REG0">
PSU_UART1_CONTROL_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UART Control Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_UART1_MODE_REG0">
PSU_UART1_MODE_REG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>UART Mode Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_ICM_CFG0">
PSU_SERDES_ICM_CFG0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ICM Configuration Register 0</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_ICM_CFG1">
PSU_SERDES_ICM_CFG1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410014</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ICM Configuration Register 1</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_PLL_REF_SEL0">
PSU_SERDES_PLL_REF_SEL0
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL0 Reference Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_PLL_REF_SEL1">
PSU_SERDES_PLL_REF_SEL1
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL1 Reference Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_PLL_REF_SEL2">
PSU_SERDES_PLL_REF_SEL2
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410008</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL2 Reference Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_PLL_REF_SEL3">
PSU_SERDES_PLL_REF_SEL3
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD41000C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL3 Reference Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_L0_L0_REF_CLK_SEL">
PSU_SERDES_L0_L0_REF_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402860</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lane0 Ref Clock Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_L0_L1_REF_CLK_SEL">
PSU_SERDES_L0_L1_REF_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402864</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lane1 Ref Clock Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_L0_L2_REF_CLK_SEL">
PSU_SERDES_L0_L2_REF_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402868</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lane2 Ref Clock Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_SERDES_L0_L3_REF_CLK_SEL">
PSU_SERDES_L0_L3_REF_CLK_SEL
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD40286C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Lane3 Ref Clock Selection Register</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_7">
PSU_PCIE_ATTRIB_ATTR_7
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_7</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_8">
PSU_PCIE_ATTRIB_ATTR_8
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_PL_LINK_CTRL_STATUS">
PSU_PCIE_ATTRIB_PL_LINK_CTRL_STATUS
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480228</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PL_LINK_CTRL_STATUS</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_27">
PSU_PCIE_ATTRIB_ATTR_27
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_27</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_50">
PSU_PCIE_ATTRIB_ATTR_50
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_50</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_105">
PSU_PCIE_ATTRIB_ATTR_105
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_105</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_106">
PSU_PCIE_ATTRIB_ATTR_106
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_106</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_107">
PSU_PCIE_ATTRIB_ATTR_107
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_107</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_108">
PSU_PCIE_ATTRIB_ATTR_108
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_108</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_109">
PSU_PCIE_ATTRIB_ATTR_109
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_109</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_34">
PSU_PCIE_ATTRIB_ATTR_34
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_34</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_53">
PSU_PCIE_ATTRIB_ATTR_53
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_53</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_41">
PSU_PCIE_ATTRIB_ATTR_41
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_41</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_100">
PSU_PCIE_ATTRIB_ATTR_100
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_100</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_101">
PSU_PCIE_ATTRIB_ATTR_101
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_101</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ID">
PSU_PCIE_ATTRIB_ID
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ID</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_SUBSYS_ID">
PSU_PCIE_ATTRIB_SUBSYS_ID
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SUBSYS_ID</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_REV_ID">
PSU_PCIE_ATTRIB_REV_ID
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>REV_ID</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_24">
PSU_PCIE_ATTRIB_ATTR_24
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_24</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_25">
PSU_PCIE_ATTRIB_ATTR_25
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_25</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_4">
PSU_PCIE_ATTRIB_ATTR_4
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_4</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_79">
PSU_PCIE_ATTRIB_ATTR_79
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48013C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_79</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PCIE_ATTRIB_ATTR_43">
PSU_PCIE_ATTRIB_ATTR_43
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>ATTR_43</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_LPD_SLCR_SECURE_SLCR_ADMA">
PSU_LPD_SLCR_SECURE_SLCR_ADMA
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF4B0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>RPU TrustZone settings</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_CSU_TAMPER_STATUS">
PSU_CSU_TAMPER_STATUS
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFCA5000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>RW</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Tamper Response Status</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_peripherals_init_data">psu_peripherals_init_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>UPDATING TWO PCIE REGISTERS DEFAULT VALUES, AS THESE REGISTERS HAVE INCORRECT RESET VALUES IN SILICON.</H1>
<H2><a name="ATTR_37">Register (<A href=#mod___slcr> slcr </A>)ATTR_37</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_37</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480094</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_37_ATTR_LINK_CAP_ASPM_OPTIONALITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Sets the ASPM Optionality Compliance bit, to comply with the 2.1 ASPM Optionality ECN. Transferred to the Link Capabilities register.; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_37@0XFD480094</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_37</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_25">Register (<A href=#mod___slcr> slcr </A>)ATTR_25</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_25_ATTR_CPL_TIMEOUT_DISABLE_SUPPORTED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>If TRUE Completion Timeout Disable is supported. This is required to be TRUE for Endpoint and either setting allowed for Root ports. Drives Device Capability 2 [4]; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_25@0XFD480064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_25</B>
</TD>
</TR>
</TABLE>
<P>
<H1>RESET BLOCKS</H1>
<H1>ENET</H1>
<H2><a name="RST_LPD_IOU0">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0230</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU0_GEM3_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>GEM 3 reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU0@0XFF5E0230</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software controlled reset for the GEMs</B>
</TD>
</TR>
</TABLE>
<P>
<H1>QSPI</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_QSPI_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>NAND</H1>
<H1>USB</H1>
<H2><a name="RST_LPD_TOP">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_TOP</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_TOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E023C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_TOP_USB0_APB_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>USB 0 reset for control registers</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_TOP_USB0_HIBERRESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>USB 0 sleep circuit reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_TOP_USB0_CORERESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>USB 0 reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_TOP@0XFF5E023C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>540</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the LPD block.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>FPD RESET</H1>
<H2><a name="RST_FPD_TOP">Register (<A href=#mod___slcr> slcr </A>)RST_FPD_TOP</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_FPD_TOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD1A0100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_PCIE_CFG_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>19:19</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PCIE config reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_PCIE_CTRL_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:17</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PCIE control block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_PCIE_BRIDGE_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PCIE bridge block level reset (AXI interface)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_SWDT_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>FPD WDT reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_GDMA_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>GDMA block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_GPU_PP0_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pixel Processor (submodule of GPU) block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_GPU_PP1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Pixel Processor (submodule of GPU) block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_GPU_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>GPU block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRF_APB_RST_FPD_TOP_GT_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>GT block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRF_APB_RST_FPD_TOP@0XFD1A0100</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>e807c</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>FPD Block level software controlled reset</B>
</TD>
</TR>
</TABLE>
<P>
<H1>SD</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_SDIO1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="CTRL_REG_SD">Register (<A href=#mod___slcr> slcr </A>)CTRL_REG_SD</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>CTRL_REG_SD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180310</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_CTRL_REG_SD_SD1_EMMC_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>SD or eMMC selection on SDIO1 0: SD enabled 1: eMMC enabled</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_CTRL_REG_SD@0XFF180310</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SD eMMC selection</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SD_CONFIG_REG2">Register (<A href=#mod___slcr> slcr </A>)SD_CONFIG_REG2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SD_CONFIG_REG2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF180320</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_SD_CONFIG_REG2_SD1_SLOTTYPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>29:28</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Should be set based on the final product usage 00 - Removable SCard Slot 01 - Embedded Slot for One Device 10 - Shared Bus Slot 11 - Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_SD_CONFIG_REG2_SD1_1P8V</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>25:25</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>1.8V Support 1: 1.8V supported 0: 1.8V not supported support</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_SD_CONFIG_REG2_SD1_3P0V</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>24:24</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>3.0V Support 1: 3.0V supported 0: 3.0V not supported support</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_IOU_SLCR_SD_CONFIG_REG2_SD1_3P3V</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>3.3V Support 1: 3.3V supported 0: 3.3V not supported support</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_IOU_SLCR_SD_CONFIG_REG2@0XFF180320</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>33800000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>2800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SD Config Register 2</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CAN</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_CAN1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>I2C</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_I2C0_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_I2C1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>600</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>SWDT</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_SWDT_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>SPI</H1>
<H1>TTC</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_TTC0_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_TTC1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_TTC2_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:13</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_TTC3_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7800</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UART</H1>
<H2><a name="RST_LPD_IOU2">Register (<A href=#mod___slcr> slcr </A>)RST_LPD_IOU2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>RST_LPD_IOU2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF5E0238</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_UART0_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CRL_APB_RST_LPD_IOU2_UART1_RESET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Block level reset</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CRL_APB_RST_LPD_IOU2@0XFF5E0238</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Software control register for the IOU block. Each bit will cause a singlerperipheral or part of the peripheral to be reset.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>UART BAUD RATE</H1>
<H2><a name="Baud_rate_divider_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_divider_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Baud_rate_divider_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_BAUD_RATE_DIVIDER_REG0_BDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud rate divider value: 0 - 3: ignored 4 - 255: Baud rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART0_BAUD_RATE_DIVIDER_REG0@0XFF000034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Baud Rate Divider Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="Baud_rate_gen_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_gen_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Baud_rate_gen_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_BAUD_RATE_GEN_REG0_CD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Clock Divisor Value: 0: Disables baud_sample 1: Clock divisor bypass (baud_sample = sel_clk) 2 - 65535: baud_sample</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART0_BAUD_RATE_GEN_REG0@0XFF000018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Baud Rate Generator Register.</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="Control_reg0">Register (<A href=#mod___slcr> slcr </A>)Control_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Control_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_STPBRK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Stop transmitter break: 0: no affect 1: stop transmission of the break after a minimum of one character length and transmit a high level during 12 bit periods. It can be set regardless of the value of STTBRK.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_STTBRK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Start transmitter break: 0: no affect 1: start to transmit a break after the characters currently present in the FIFO and the transmit shift register have been transmitted. It can only be set if STPBRK (Stop transmitter break) is not high.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_RSTTO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Restart receiver timeout counter: 1: receiver timeout counter is restarted. This bit is self clearing once the restart has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_TXDIS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Transmit disable: 0: enable transmitter 1: disable transmitter</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_TXEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Transmit enable: 0: disable transmitter 1: enable transmitter, provided the TXDIS field is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_RXDIS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Receive disable: 0: enable 1: disable, regardless of the value of RXEN</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_RXEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Receive enable: 0: disable 1: enable When set to one, the receiver logic is enabled, provided the RXDIS field is set to zero.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_TXRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software reset for Tx data path: 0: no affect 1: transmitter logic is reset and all pending transmitter data is discarded This bit is self clearing once the reset has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_CONTROL_REG0_RXRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software reset for Rx data path: 0: no affect 1: receiver logic is reset and all pending receiver data is discarded. This bit is self clearing once the reset has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART0_CONTROL_REG0@0XFF000000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>17</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>UART Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="mode_reg0">Register (<A href=#mod___slcr> slcr </A>)mode_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>mode_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF000004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_MODE_REG0_CHMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Channel mode: Defines the mode of operation of the UART. 00: normal 01: automatic echo 10: local loopback 11: remote loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_MODE_REG0_NBSTOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of stop bits: Defines the number of stop bits to detect on receive and to generate on transmit. 00: 1 stop bit 01: 1.5 stop bits 10: 2 stop bits 11: reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_MODE_REG0_PAR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Parity type select: Defines the expected parity to check on receive and the parity to generate on transmit. 000: even parity 001: odd parity 010: forced to 0 parity (space) 011: forced to 1 parity (mark) 1xx: no parity</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_MODE_REG0_CHRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Character length select: Defines the number of bits in each character. 11: 6 bits 10: 7 bits 0x: 8 bits</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART0_MODE_REG0_CLKS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock source select: This field defines whether a pre-scalar of 8 is applied to the baud rate generator input clock. 0: clock source is uart_ref_clk 1: clock source is uart_ref_clk/8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART0_MODE_REG0@0XFF000004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>UART Mode Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="Baud_rate_divider_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_divider_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Baud_rate_divider_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010034</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_BAUD_RATE_DIVIDER_REG0_BDIV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud rate divider value: 0 - 3: ignored 4 - 255: Baud rate</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART1_BAUD_RATE_DIVIDER_REG0@0XFF010034</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Baud Rate Divider Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="Baud_rate_gen_reg0">Register (<A href=#mod___slcr> slcr </A>)Baud_rate_gen_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Baud_rate_gen_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010018</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_BAUD_RATE_GEN_REG0_CD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8f</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8f</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Baud Rate Clock Divisor Value: 0: Disables baud_sample 1: Clock divisor bypass (baud_sample = sel_clk) 2 - 65535: baud_sample</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART1_BAUD_RATE_GEN_REG0@0XFF010018</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8f</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Baud Rate Generator Register.</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="Control_reg0">Register (<A href=#mod___slcr> slcr </A>)Control_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>Control_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_STPBRK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Stop transmitter break: 0: no affect 1: stop transmission of the break after a minimum of one character length and transmit a high level during 12 bit periods. It can be set regardless of the value of STTBRK.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_STTBRK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Start transmitter break: 0: no affect 1: start to transmit a break after the characters currently present in the FIFO and the transmit shift register have been transmitted. It can only be set if STPBRK (Stop transmitter break) is not high.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_RSTTO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Restart receiver timeout counter: 1: receiver timeout counter is restarted. This bit is self clearing once the restart has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_TXDIS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Transmit disable: 0: enable transmitter 1: disable transmitter</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_TXEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Transmit enable: 0: disable transmitter 1: enable transmitter, provided the TXDIS field is set to 0.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_RXDIS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Receive disable: 0: enable 1: disable, regardless of the value of RXEN</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_RXEN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Receive enable: 0: disable 1: enable When set to one, the receiver logic is enabled, provided the RXDIS field is set to zero.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_TXRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software reset for Tx data path: 0: no affect 1: transmitter logic is reset and all pending transmitter data is discarded This bit is self clearing once the reset has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_CONTROL_REG0_RXRES</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Software reset for Rx data path: 0: no affect 1: receiver logic is reset and all pending receiver data is discarded. This bit is self clearing once the reset has completed.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART1_CONTROL_REG0@0XFF010000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>17</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>UART Control Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="mode_reg0">Register (<A href=#mod___slcr> slcr </A>)mode_reg0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>mode_reg0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF010004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_MODE_REG0_CHMODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>300</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Channel mode: Defines the mode of operation of the UART. 00: normal 01: automatic echo 10: local loopback 11: remote loopback</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_MODE_REG0_NBSTOP</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>c0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of stop bits: Defines the number of stop bits to detect on receive and to generate on transmit. 00: 1 stop bit 01: 1.5 stop bits 10: 2 stop bits 11: reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_MODE_REG0_PAR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Parity type select: Defines the expected parity to check on receive and the parity to generate on transmit. 000: even parity 001: odd parity 010: forced to 0 parity (space) 011: forced to 1 parity (mark) 1xx: no parity</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_MODE_REG0_CHRL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Character length select: Defines the number of bits in each character. 11: 6 bits 10: 7 bits 0x: 8 bits</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_UART1_MODE_REG0_CLKS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Clock source select: This field defines whether a pre-scalar of 8 is applied to the baud rate generator input clock. 0: clock source is uart_ref_clk 1: clock source is uart_ref_clk/8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_UART1_MODE_REG0@0XFF010004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>UART Mode Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>SERDES INITIALIZATION</H1>
<H1>GT LANE SETTINGS</H1>
<H2><a name="ICM_CFG0">Register (<A href=#mod___slcr> slcr </A>)ICM_CFG0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ICM_CFG0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_ICM_CFG0_L0_ICM_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls UPHY Lane 0 protocol configuration. 0 - PowerDown, 1 - PCIe .0, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII0, 6 - Unused, 7 - Unused</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_ICM_CFG0_L1_ICM_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls UPHY Lane 1 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata1, 3 - USB0, 4 - DP.0, 5 - SGMII1, 6 - Unused, 7 - Unused</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_ICM_CFG0@0XFD410010</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>77</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>11</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ICM Configuration Register 0</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ICM_CFG1">Register (<A href=#mod___slcr> slcr </A>)ICM_CFG1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ICM_CFG1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410014</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_ICM_CFG1_L2_ICM_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls UPHY Lane 2 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII2, 6 - Unused, 7 - Unused</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_ICM_CFG1_L3_ICM_CFG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>70</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Controls UPHY Lane 3 protocol configuration. 0 - PowerDown, 1 - PCIe.3, 2 - Sata1, 3 - USB1, 4 - DP.0, 5 - SGMII3, 6 - Unused, 7 - Unused</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_ICM_CFG1@0XFD410014</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>77</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>11</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ICM Configuration Register 1</B>
</TD>
</TR>
</TABLE>
<P>
<H1>GT REFERENCE CLOCK SOURCE SELECTION</H1>
<H2><a name="PLL_REF_SEL0">Register (<A href=#mod___slcr> slcr </A>)PLL_REF_SEL0</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_REF_SEL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_PLL_REF_SEL0_PLLREFSEL0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL0 Reference Selection. 0x0 - 5MHz, 0x1 - 9.6MHz, 0x2 - 10MHz, 0x3 - 12MHz, 0x4 - 13MHz, 0x5 - 19.2MHz, 0x6 - 20MHz, 0x7 - 24MHz, 0x8 - 26MHz, 0x9 - 27MHz, 0xA - 38.4MHz, 0xB - 40MHz, 0xC - 52MHz, 0xD - 100MHz, 0xE - 108MHz, 0xF - 125MHz, 0x10 - 135MHz, 0x11 - 150 MHz. 0x12 to 0x1F - Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_PLL_REF_SEL0@0XFD410000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL0 Reference Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PLL_REF_SEL1">Register (<A href=#mod___slcr> slcr </A>)PLL_REF_SEL1</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_REF_SEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410004</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_PLL_REF_SEL1_PLLREFSEL1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL1 Reference Selection. 0x0 - 5MHz, 0x1 - 9.6MHz, 0x2 - 10MHz, 0x3 - 12MHz, 0x4 - 13MHz, 0x5 - 19.2MHz, 0x6 - 20MHz, 0x7 - 24MHz, 0x8 - 26MHz, 0x9 - 27MHz, 0xA - 38.4MHz, 0xB - 40MHz, 0xC - 52MHz, 0xD - 100MHz, 0xE - 108MHz, 0xF - 125MHz, 0x10 - 135MHz, 0x11 - 150 MHz. 0x12 to 0x1F - Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_PLL_REF_SEL1@0XFD410004</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL1 Reference Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PLL_REF_SEL2">Register (<A href=#mod___slcr> slcr </A>)PLL_REF_SEL2</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_REF_SEL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD410008</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_PLL_REF_SEL2_PLLREFSEL2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL2 Reference Selection. 0x0 - 5MHz, 0x1 - 9.6MHz, 0x2 - 10MHz, 0x3 - 12MHz, 0x4 - 13MHz, 0x5 - 19.2MHz, 0x6 - 20MHz, 0x7 - 24MHz, 0x8 - 26MHz, 0x9 - 27MHz, 0xA - 38.4MHz, 0xB - 40MHz, 0xC - 52MHz, 0xD - 100MHz, 0xE - 108MHz, 0xF - 125MHz, 0x10 - 135MHz, 0x11 - 150 MHz. 0x12 to 0x1F - Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_PLL_REF_SEL2@0XFD410008</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL2 Reference Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PLL_REF_SEL3">Register (<A href=#mod___slcr> slcr </A>)PLL_REF_SEL3</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PLL_REF_SEL3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD41000C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_PLL_REF_SEL3_PLLREFSEL3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PLL3 Reference Selection. 0x0 - 5MHz, 0x1 - 9.6MHz, 0x2 - 10MHz, 0x3 - 12MHz, 0x4 - 13MHz, 0x5 - 19.2MHz, 0x6 - 20MHz, 0x7 - 24MHz, 0x8 - 26MHz, 0x9 - 27MHz, 0xA - 38.4MHz, 0xB - 40MHz, 0xC - 52MHz, 0xD - 100MHz, 0xE - 108MHz, 0xF - 125MHz, 0x10 - 135MHz, 0x11 - 150 MHz. 0x12 to 0x1F - Reserved</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_PLL_REF_SEL3@0XFD41000C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1f</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>d</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PLL3 Reference Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>ENABLE SPREAD SPECTRUM</H1>
<H1>ENABLE SERIAL DATA MUX DEEMPH</H1>
<H1>ENABLE PRE EMPHAIS AND VOLTAGE SWING</H1>
<H1>GT REFERENCE CLOCK FREQUENCY SELECTION</H1>
<H2><a name="L0_L0_REF_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)L0_L0_REF_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>L0_L0_REF_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402860</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_L0_L0_REF_CLK_SEL_L0_REF_CLK_LCL_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Sel of lane 0 ref clock local mux. Set to 1 to select lane 0 slicer output. Set to 0 to select lane0 ref clock mux output.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_L0_L0_REF_CLK_SEL@0XFD402860</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Lane0 Ref Clock Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="L0_L1_REF_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)L0_L1_REF_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>L0_L1_REF_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402864</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_L0_L1_REF_CLK_SEL_L1_REF_CLK_LCL_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Sel of lane 1 ref clock local mux. Set to 1 to select lane 1 slicer output. Set to 0 to select lane1 ref clock mux output.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_L0_L1_REF_CLK_SEL@0XFD402864</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Lane1 Ref Clock Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="L0_L2_REF_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)L0_L2_REF_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>L0_L2_REF_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD402868</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_L0_L2_REF_CLK_SEL_L2_REF_CLK_LCL_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Sel of lane 2 ref clock local mux. Set to 1 to select lane 1 slicer output. Set to 0 to select lane2 ref clock mux output.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_L0_L2_REF_CLK_SEL@0XFD402868</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Lane2 Ref Clock Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="L0_L3_REF_CLK_SEL">Register (<A href=#mod___slcr> slcr </A>)L0_L3_REF_CLK_SEL</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>L0_L3_REF_CLK_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD40286C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_SERDES_L0_L3_REF_CLK_SEL_L3_REF_CLK_LCL_SEL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Sel of lane 3 ref clock local mux. Set to 1 to select lane 3 slicer output. Set to 0 to select lane3 ref clock mux output.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_SERDES_L0_L3_REF_CLK_SEL@0XFD40286C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>80</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Lane3 Ref Clock Selection Register</B>
</TD>
</TR>
</TABLE>
<P>
<H1>PCIE SETTINGS</H1>
<H2><a name="ATTR_7">Register (<A href=#mod___slcr> slcr </A>)ATTR_7</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48001C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_7_ATTR_BAR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies mask/settings for Base Address Register (BAR) 0. If BAR is not to be implemented, set to 32'h00000000. Bits are defined as follows: Memory Space BAR [0] = Mem Space Indicator (set to 0) [2:1] = Type field (10 for 64-bit, 00 for 32-bit) [3] = Prefetchable (0 or 1) [31:4] = Mask for writable bits of BAR; if 32-bit BAR, set uppermost 31:n bits to 1, where 2^n=memory aperture size in bytes. If 64-bit BAR, set uppermost 63:n bits of \'7bBAR1,BAR0\'7d to 1. IO Space BAR 0] = IO Space Indicator (set to 1) [1] = Reserved (set to 0) [31:2] = Mask for writable bits of BAR; set uppermost 31:n bits to 1, where 2^n=i/o aperture size in bytes.; EP=0x0004; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_7@0XFD48001C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_7</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_8">Register (<A href=#mod___slcr> slcr </A>)ATTR_8</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480020</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_8_ATTR_BAR0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>fff0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>fff0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies mask/settings for Base Address Register (BAR) 0. If BAR is not to be implemented, set to 32'h00000000. Bits are defined as follows: Memory Space BAR [0] = Mem Space Indicator (set to 0) [2:1] = Type field (10 for 64-bit, 00 for 32-bit) [3] = Prefetchable (0 or 1) [31:4] = Mask for writable bits of BAR; if 32-bit BAR, set uppermost 31:n bits to 1, where 2^n=memory aperture size in bytes. If 64-bit BAR, set uppermost 63:n bits of \'7bBAR1,BAR0\'7d to 1. IO Space BAR 0] = IO Space Indicator (set to 1) [1] = Reserved (set to 0) [31:2] = Mask for writable bits of BAR; set uppermost 31:n bits to 1, where 2^n=i/o aperture size in bytes.; EP=0xFFF0; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_8@0XFD480020</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>fff0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_8</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="PL_LINK_CTRL_STATUS">Register (<A href=#mod___slcr> slcr </A>)PL_LINK_CTRL_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PL_LINK_CTRL_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480228</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_PL_LINK_CTRL_STATUS_DIR_LINK_WIDTH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>17:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>30000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the target link width for a directed link change operation, 00b - X1, 01b - X2, 10b - X4 and 11b -X8</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_PL_LINK_CTRL_STATUS_DIR_LINK_SPEED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>18:18</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies the target link speed for a directed link change operation 0b - 2.5Gb/s 1b - 5.0GB/s</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_PL_LINK_CTRL_STATUS@0XFD480228</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>70000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>60000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>PL_LINK_CTRL_STATUS</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_27">Register (<A href=#mod___slcr> slcr </A>)ATTR_27</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_27</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48006C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_27_ATTR_DEV_CAP_MAX_PAYLOAD_SUPPORTED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>700</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies maximum payload supported. Valid settings are: 0- 128 bytes, 1- 256 bytes, 2- 512 bytes, 3- 1024 bytes. Transferred to the Device Capabilities register. The values: 4-2048 bytes, 5- 4096 bytes are not supported; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_27_ATTR_DEV_CAP_ENDPOINT_L1_LATENCY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>38</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Endpoint L1 Acceptable Latency. Records the latency that the endpoint can withstand on transitions from L1 state to L0 (if L1 state supported). Valid settings are: 0h less than 1us, 1h 1 to 2us, 2h 2 to 4us, 3h 4 to 8us, 4h 8 to 16us, 5h 16 to 32us, 6h 32 to 64us, 7h more than 64us. For Endpoints only. Must be 0h for other devices.; EP=0x0007; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_27@0XFD48006C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>738</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>138</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_27</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_50">Register (<A href=#mod___slcr> slcr </A>)ATTR_50</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_50</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800C8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_50_ATTR_PCIE_CAP_DEVICE_PORT_TYPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Identifies the type of device/port as follows: 0000b PCI Express Endpoint device, 0001b Legacy PCI Express Endpoint device, 0100b Root Port of PCI Express Root Complex, 0101b Upstream Port of PCI Express Switch, 0110b Downstream Port of PCI Express Switch, 0111b PCIE Express to PCI/PCI-X Bridge, 1000b PCI/PCI-X to PCI Express Bridge. Transferred to PCI Express Capabilities register. Must be consistent with IS_SWITCH and UPSTREAM_FACING settings.; EP=0x0000; RP=0x0004</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_50_ATTR_PCIE_CAP_NEXTPTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PCIe Capability's Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.; EP=0x009C; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_50@0XFD4800C8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>fff0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_50</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_105">Register (<A href=#mod___slcr> slcr </A>)ATTR_105</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_105</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_105_ATTR_VC0_TOTAL_CREDITS_CD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>172</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>172</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Completion data received on Virtual Channel 0. The bytes advertised must be less than or equal to the bram bytes available. See VC0_RX_RAM_LIMIT; EP=0x0172; RP=0x00CD</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_105@0XFD4801A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>172</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_105</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_106">Register (<A href=#mod___slcr> slcr </A>)ATTR_106</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_106</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801A8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_106_ATTR_VC0_TOTAL_CREDITS_CH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>48</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>48</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Completion headers received on Virtual Channel 0. The sum of the posted, non posted, and completion header credits must be <= 80; EP=0x0048; RP=0x0024</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_106_ATTR_VC0_TOTAL_CREDITS_NPH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3f80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Non-Posted headers received on Virtual Channel 0. The number of non posted data credits advertised by the block is equal to the number of non posted header credits. The sum of the posted, non posted, and completion header credits must be <= 80; EP=0x0004; RP=0x000C</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_106@0XFD4801A8</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3fff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>248</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_106</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_107">Register (<A href=#mod___slcr> slcr </A>)ATTR_107</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_107</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_107_ATTR_VC0_TOTAL_CREDITS_NPD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Non-Posted data received on Virtual Channel 0. The number of non posted data credits advertised by the block is equal to two times the number of non posted header credits if atomic operations are supported or is equal to the number of non posted header credits if atomic operations are not supported. The bytes advertised must be less than or equal to the bram bytes available. See VC0_RX_RAM_LIMIT; EP=0x0008; RP=0x0018</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_107@0XFD4801AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_107</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_108">Register (<A href=#mod___slcr> slcr </A>)ATTR_108</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_108</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801B0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_108_ATTR_VC0_TOTAL_CREDITS_PD</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Posted data received on Virtual Channel 0. The bytes advertised must be less than or equal to the bram bytes available. See VC0_RX_RAM_LIMIT; EP=0x0020; RP=0x00B5</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_108@0XFD4801B0</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>7ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_108</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_109">Register (<A href=#mod___slcr> slcr </A>)ATTR_109</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_109</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4801B4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_109_ATTR_TECRC_EP_INV</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:15</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Not currently in use. Invert ECRC generated by block when trn_tecrc_gen_n and trn_terrfwd_n are asserted.; EP=0x0000; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_109_ATTR_RECRC_CHK_TRIM</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>14:14</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables td bit clear and ECRC trim on received TLP's FALSE == don't trim TRUE == trim.; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_109_ATTR_RECRC_CHK</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>13:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enables ECRC check on received TLP's 0 == don't check 1 == always check 3 == check if enabled by ECRC check enable bit of AER cap structure; EP=0x0003; RP=0x0003</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_109_ATTR_VC0_TX_LASTPACKET</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>f80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1c</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>e00</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Index of last packet buffer used by TX TLM (i.e. number of buffers - 1). Calculated from max payload size supported and the number of brams configured for transmit; EP=0x001C; RP=0x001C</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_109_ATTR_VC0_TOTAL_CREDITS_PH</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7f</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Number of credits that should be advertised for Posted headers received on Virtual Channel 0. The sum of the posted, non posted, and completion header credits must be <= 80; EP=0x0004; RP=0x0020</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_109@0XFD4801B4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>7e04</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_109</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_34">Register (<A href=#mod___slcr> slcr </A>)ATTR_34</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_34</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480088</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_34_ATTR_HEADER_TYPE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Specifies values to be transferred to Header Type register. Bit 7 should be set to '0' indicating single-function device. Bit 0 identifies header as Type 0 or Type 1, with '0' indicating a Type 0 header.; EP=0x0000; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_34_ATTR_INTERRUPT_PIN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff00</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates mapping for legacy interrupt messages. Valid values are 1 INTA, 2 INTB, 3 INTC, 4 INTD. Zero indicates no legacy interrupt messages used.; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_34@0XFD480088</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_34</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_53">Register (<A href=#mod___slcr> slcr </A>)ATTR_53</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_53</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800D4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_53_ATTR_PM_CAP_NEXTPTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PM Capability's Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.; EP=0x0048; RP=0x0060</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_53@0XFD4800D4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_53</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_41">Register (<A href=#mod___slcr> slcr </A>)ATTR_41</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_41</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800A4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_41_ATTR_MSI_CAP_PER_VECTOR_MASKING_CAPABLE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MSI Per-Vector Masking Capable. The value is transferred to the MSI Control Register[8]. When set, adds Mask and Pending Dword to Cap structure; EP=0x0000; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_41_ATTR_MSI_CAP_ON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates that the MSI structures exists. If this is FALSE, then the MSI structure cannot be accessed via either the link or the management port.; EP=0x0001; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_41_ATTR_MSI_CAP_NEXTPTR</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>MSI Capability's Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.; EP=0x0060; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_41_ATTR_MSI_CAP_ON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates that the MSI structures exists. If this is FALSE, then the MSI structure cannot be accessed via either the link or the management port.; EP=0x0001; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_41@0XFD4800A4</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>3ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>60</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_41</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_100">Register (<A href=#mod___slcr> slcr </A>)ATTR_100</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_100</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480190</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_100_ATTR_UPSTREAM_FACING</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>TRUE specifies upstream-facing port. FALSE specifies downstream-facing port.; EP=0x0001; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_100@0XFD480190</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>40</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_100</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_101">Register (<A href=#mod___slcr> slcr </A>)ATTR_101</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_101</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480194</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_101_ATTR_ENABLE_MSG_ROUTE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffe0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Enable the routing of message TLPs to the user through the TRN RX interface. A bit value of 1 enables routing of the message TLP to the user. Messages are always decoded by the message decoder. Bit 0 - ERR COR, Bit 1 - ERR NONFATAL, Bit 2 - ERR FATAL, Bit 3 - INTA Bit 4 - INTB, Bit 5 - INTC, Bit 6 - INTD, Bit 7 PM_PME, Bit 8 - PME_TO_ACK, Bit 9 - unlock, Bit 10 PME_Turn_Off; EP=0x0000; RP=0x07FF</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_101_ATTR_DISABLE_BAR_FILTERING</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Disable BAR filtering. Does not change the behavior of the bar hit outputs; EP=0x0000; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_101@0XFD480194</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffe2</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_101</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ID">Register (<A href=#mod___slcr> slcr </A>)ID</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ID_CFG_DEV_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>d011</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>d011</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Device ID for the the PCIe Cap Structure Device ID field</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ID_CFG_VEND_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10ee</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10ee0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Vendor ID for the PCIe Cap Structure Vendor ID field</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ID@0XFD480200</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10eed011</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ID</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="SUBSYS_ID">Register (<A href=#mod___slcr> slcr </A>)SUBSYS_ID</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>SUBSYS_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480204</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_SUBSYS_ID_CFG_SUBSYS_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Subsystem ID for the the PCIe Cap Structure Subsystem ID field</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_SUBSYS_ID_CFG_SUBSYS_VEND_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>31:16</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff0000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10ee</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10ee0000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Subsystem Vendor ID for the PCIe Cap Structure Subsystem Vendor ID field</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_SUBSYS_ID@0XFD480204</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffffffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>10ee0007</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>SUBSYS_ID</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="REV_ID">Register (<A href=#mod___slcr> slcr </A>)REV_ID</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>REV_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480208</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_REV_ID_CFG_REV_ID</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Revision ID for the the PCIe Cap Structure</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_REV_ID@0XFD480208</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>REV_ID</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_24">Register (<A href=#mod___slcr> slcr </A>)ATTR_24</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_24</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480060</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_24_ATTR_CLASS_CODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>15:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Code identifying basic function, subclass and applicable programming interface. Transferred to the Class Code register.; EP=0x8000; RP=0x8000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_24@0XFD480060</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ffff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>8000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_24</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_25">Register (<A href=#mod___slcr> slcr </A>)ATTR_25</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_25</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480064</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_25_ATTR_CLASS_CODE</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Code identifying basic function, subclass and applicable programming interface. Transferred to the Class Code register.; EP=0x0005; RP=0x0006</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_25_ATTR_CMD_INTX_IMPLEMENTED</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>INTX Interrupt Generation Capable. If FALSE, this will cause Command[10] to be hardwired to 0.; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_25@0XFD480064</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>105</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_25</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_4">Register (<A href=#mod___slcr> slcr </A>)ATTR_4</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD480010</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_4_ATTR_AER_CAP_ON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates that the AER structures exists. If this is FALSE, then the AER structure cannot be accessed via either the link or the management port, and AER will be considered to not be present for error management tasks (such as what types of error messages are sent if an error is detected).; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_4_ATTR_AER_CAP_ON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates that the AER structures exists. If this is FALSE, then the AER structure cannot be accessed via either the link or the management port, and AER will be considered to not be present for error management tasks (such as what types of error messages are sent if an error is detected).; EP=0x0001; RP=0x0001</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_4@0XFD480010</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_4</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_79">Register (<A href=#mod___slcr> slcr </A>)ATTR_79</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_79</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD48013C</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_79_ATTR_ROOT_CAP_CRS_SW_VISIBILITY</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CRS SW Visibility. Indicates RC can return CRS to SW. Transferred to the Root Capabilities register.; EP=0x0000; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_79@0XFD48013C</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_79</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="ATTR_43">Register (<A href=#mod___slcr> slcr </A>)ATTR_43</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>ATTR_43</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFD4800AC</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PCIE_ATTRIB_ATTR_43_ATTR_MSIX_CAP_ON</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Indicates that the MSIX structures exists. If this is FALSE, then the MSIX structure cannot be accessed via either the link or the management port.; EP=0x0001; RP=0x0000</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PCIE_ATTRIB_ATTR_43@0XFD4800AC</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>ATTR_43</B>
</TD>
</TR>
</TABLE>
<P>
<H1>GPIO</H1>
<H1>ADMA TZ</H1>
<H2><a name="slcr_adma">Register (<A href=#mod___slcr> slcr </A>)slcr_adma</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>slcr_adma</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFF4B0024</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_LPD_SLCR_SECURE_SLCR_ADMA_TZ</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>TrustZone Classification for ADMA</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_LPD_SLCR_SECURE_SLCR_ADMA@0XFF4B0024</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>ff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>RPU TrustZone settings</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CSU TAMPERING</H1>
<H1>CSU TAMPER STATUS</H1>
<H2><a name="tamper_status">Register (<A href=#mod___slcr> slcr </A>)tamper_status</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>tamper_status</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFCA5000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0:0</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>CSU regsiter</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>1:1</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>External MIO</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_2</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>2:2</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>JTAG toggle detect</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_3</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>3:3</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>PL SEU error</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_4</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>4:4</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS over temperature alarm for LPD</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_5</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>5:5</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>20</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS over temperature alarm for APU</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_6</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>6:6</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>40</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for VCCPINT_FPD</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_7</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>7:7</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>80</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for VCCPINT_LPD</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_8</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>8:8</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>100</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for VCCPAUX</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_9</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>9:9</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>200</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for DDRPHY</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_10</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>10:10</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>400</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for PSIO bank 0/1/2</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_11</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>11:11</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltage alarm for PSIO bank 3 (dedicated pins)</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_CSU_TAMPER_STATUS_TAMPER_12</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>12:12</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>AMS voltaage alarm for GT</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_CSU_TAMPER_STATUS@0XFFCA5000</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>1fff</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>0</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Tamper Response Status</B>
</TD>
</TR>
</TABLE>
<P>
<H1>CSU TAMPER RESPONSE</H1>
</TABLE>
<P>
<H2><a name="psu_post_config_data">psu_post_config_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PMU_GLOBAL_REQ_PWRUP_INT_EN">
PSU_PMU_GLOBAL_REQ_PWRUP_INT_EN
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFD80118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>WO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power-up Request Interrupt Enable Register. Writing a 1 to this location will unmask the interrupt.</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<A href="#PSU_PMU_GLOBAL_REQ_PWRUP_TRIG">
PSU_PMU_GLOBAL_REQ_PWRUP_TRIG
</A>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFD80120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>WO</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power-up Request Trigger Register. A write of one to this location will generate a power-up request to the PMU.</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_post_config_data">psu_post_config_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>POWER UP REQUEST</H1>
<H2><a name="REQ_PWRUP_INT_EN">Register (<A href=#mod___slcr> slcr </A>)REQ_PWRUP_INT_EN</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>REQ_PWRUP_INT_EN</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFD80118</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_INT_EN_PL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power-up Request Interrupt Enable for PL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_INT_EN@0XFFD80118</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Power-up Request Interrupt Enable Register. Writing a 1 to this location will unmask the interrupt.</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="REQ_PWRUP_TRIG">Register (<A href=#mod___slcr> slcr </A>)REQ_PWRUP_TRIG</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>REQ_PWRUP_TRIG</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFD80120</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_TRIG_PL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power-up Request Trigger for PL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_TRIG@0XFFD80120</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>Power-up Request Trigger Register. A write of one to this location will generate a power-up request to the PMU.</B>
</TD>
</TR>
</TABLE>
<P>
<H1>POLL ON PL POWER STATUS</H1>
<H2><a name="REQ_PWRUP_STATUS">Register (<A href=#mod___slcr> slcr </A>)REQ_PWRUP_STATUS</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFFF00>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFFF00>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFFF00>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFFF00>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>REQ_PWRUP_STATUS</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0XFFD80110</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>32</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>rw</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>0x00000000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>--</B>
</TD>
</TR>
</TABLE>
<P>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#C0FFC0>
<B>Field Name</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Bits</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Mask</B>
</TD>
<TD width=10% BGCOLOR=#C0FFC0>
<B>Value</B>
</TD>
<TD width=15% BGCOLOR=#C0FFC0>
<B>Shifted Value</B>
</TD>
<TD width=35% BGCOLOR=#C0FFC0>
<B>Description</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#FBF5EF>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_STATUS_PL</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>23:23</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#FBF5EF>
<B>1</B>
</TD>
<TD width=15% BGCOLOR=#FBF5EF>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#FBF5EF>
<B>Power-up Request Status for PL</B>
</TD>
</TR>
<TR valign="top">
<TD width=15% BGCOLOR=#C0C0C0>
<B>PSU_PMU_GLOBAL_REQ_PWRUP_STATUS@0XFFD80110</B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>31:0</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=10% BGCOLOR=#C0C0C0>
<B></B>
</TD>
<TD width=15% BGCOLOR=#C0C0C0>
<B>800000</B>
</TD>
<TD width=35% BGCOLOR=#C0C0C0>
<B>tobe</B>
</TD>
</TR>
</TABLE>
<P>
</TABLE>
<P>
<H2><a name="psu_peripherals_powerdwn_data">psu_peripherals_powerdwn_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_peripherals_powerdwn_data">psu_peripherals_powerdwn_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>POWER DOWN REQUEST INTERRUPT ENABLE</H1>
<H1>POWER DOWN TRIGGER</H1>
</TABLE>
<P>
<H2><a name="psu_security_data">psu_security_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
</TABLE>
<P>
<H2><a name="psu_security_data">psu_security_data</a></H2>
<TABLE border=1 cellspacing=0 BORDERCOLOR=black WIDTH=100%">
<TR valign="top">
<TD width=15% BGCOLOR=#FFC0FF>
<B>Register Name</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Address</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Width</B>
</TD>
<TD width=10% BGCOLOR=#FFC0FF>
<B>Type</B>
</TD>
<TD width=15% BGCOLOR=#FFC0FF>
<B>Reset Value</B>
</TD>
<TD width=35% BGCOLOR=#FFC0FF>
<B>Description</B>
</TD>
</TR>
<H1>DDR XMPU0</H1>
<H1>DDR XMPU1</H1>
<H1>DDR XMPU2</H1>
<H1>DDR XMPU3</H1>
<H1>DDR XMPU4</H1>
<H1>DDR XMPU5</H1>
<H1>FPD XMPU</H1>
<H1>OCM XMPU</H1>
<H1>XPPU</H1>
<H1>MASTER ID LIST</H1>
<H1>APERTURE PERMISIION LIST</H1>
<H1>XPPU CONTROL</H1>
</TABLE>
<P>
</body>
</head>
</body>
</html>
