// Seed: 1421771659
module module_0 ();
  uwire id_1 = 1'b0 - id_1;
  assign id_1 = -1;
  wire id_2;
  assign module_1.id_4 = 0;
  logic id_3 = id_3, id_4 = id_1;
  if (1 !== -1) wire id_5, id_6;
  else parameter id_7 = {1{1'h0}} - 1;
  bit id_8;
  assign id_3 = -1'b0;
  always id_8 = #1 -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    inout supply0 id_0,
    input tri1 _id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4
);
  wire [(  id_1  ) : 1] id_6;
  module_0 modCall_1 ();
endmodule
