
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xz_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004023b0 <.init>:
  4023b0:	stp	x29, x30, [sp, #-16]!
  4023b4:	mov	x29, sp
  4023b8:	bl	402b10 <ferror@plt+0x60>
  4023bc:	ldp	x29, x30, [sp], #16
  4023c0:	ret

Disassembly of section .plt:

00000000004023d0 <lzma_index_total_size@plt-0x20>:
  4023d0:	stp	x16, x30, [sp, #-16]!
  4023d4:	adrp	x16, 41e000 <ferror@plt+0x1b550>
  4023d8:	ldr	x17, [x16, #4088]
  4023dc:	add	x16, x16, #0xff8
  4023e0:	br	x17
  4023e4:	nop
  4023e8:	nop
  4023ec:	nop

00000000004023f0 <lzma_index_total_size@plt>:
  4023f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4023f4:	ldr	x17, [x16]
  4023f8:	add	x16, x16, #0x0
  4023fc:	br	x17

0000000000402400 <mbrtowc@plt>:
  402400:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402404:	ldr	x17, [x16, #8]
  402408:	add	x16, x16, #0x8
  40240c:	br	x17

0000000000402410 <memcpy@plt>:
  402410:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402414:	ldr	x17, [x16, #16]
  402418:	add	x16, x16, #0x10
  40241c:	br	x17

0000000000402420 <lzma_stream_flags_compare@plt>:
  402420:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402424:	ldr	x17, [x16, #24]
  402428:	add	x16, x16, #0x18
  40242c:	br	x17

0000000000402430 <lzma_index_iter_next@plt>:
  402430:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402434:	ldr	x17, [x16, #32]
  402438:	add	x16, x16, #0x20
  40243c:	br	x17

0000000000402440 <pthread_sigmask@plt>:
  402440:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402444:	ldr	x17, [x16, #40]
  402448:	add	x16, x16, #0x28
  40244c:	br	x17

0000000000402450 <lzma_index_stream_padding@plt>:
  402450:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402454:	ldr	x17, [x16, #48]
  402458:	add	x16, x16, #0x30
  40245c:	br	x17

0000000000402460 <lzma_index_iter_init@plt>:
  402460:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402464:	ldr	x17, [x16, #56]
  402468:	add	x16, x16, #0x38
  40246c:	br	x17

0000000000402470 <lzma_index_stream_count@plt>:
  402470:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402474:	ldr	x17, [x16, #64]
  402478:	add	x16, x16, #0x40
  40247c:	br	x17

0000000000402480 <strlen@plt>:
  402480:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402484:	ldr	x17, [x16, #72]
  402488:	add	x16, x16, #0x48
  40248c:	br	x17

0000000000402490 <fputs@plt>:
  402490:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402494:	ldr	x17, [x16, #80]
  402498:	add	x16, x16, #0x50
  40249c:	br	x17

00000000004024a0 <exit@plt>:
  4024a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024a4:	ldr	x17, [x16, #88]
  4024a8:	add	x16, x16, #0x58
  4024ac:	br	x17

00000000004024b0 <raise@plt>:
  4024b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024b4:	ldr	x17, [x16, #96]
  4024b8:	add	x16, x16, #0x60
  4024bc:	br	x17

00000000004024c0 <lzma_code@plt>:
  4024c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024c4:	ldr	x17, [x16, #104]
  4024c8:	add	x16, x16, #0x68
  4024cc:	br	x17

00000000004024d0 <geteuid@plt>:
  4024d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024d4:	ldr	x17, [x16, #112]
  4024d8:	add	x16, x16, #0x70
  4024dc:	br	x17

00000000004024e0 <lzma_index_stream_flags@plt>:
  4024e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024e4:	ldr	x17, [x16, #120]
  4024e8:	add	x16, x16, #0x78
  4024ec:	br	x17

00000000004024f0 <lzma_index_cat@plt>:
  4024f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4024f4:	ldr	x17, [x16, #128]
  4024f8:	add	x16, x16, #0x80
  4024fc:	br	x17

0000000000402500 <putc@plt>:
  402500:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402504:	ldr	x17, [x16, #136]
  402508:	add	x16, x16, #0x88
  40250c:	br	x17

0000000000402510 <pipe@plt>:
  402510:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402514:	ldr	x17, [x16, #144]
  402518:	add	x16, x16, #0x90
  40251c:	br	x17

0000000000402520 <lzma_block_compressed_size@plt>:
  402520:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402524:	ldr	x17, [x16, #152]
  402528:	add	x16, x16, #0x98
  40252c:	br	x17

0000000000402530 <fputc@plt>:
  402530:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402534:	ldr	x17, [x16, #160]
  402538:	add	x16, x16, #0xa0
  40253c:	br	x17

0000000000402540 <clock_gettime@plt>:
  402540:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402544:	ldr	x17, [x16, #168]
  402548:	add	x16, x16, #0xa8
  40254c:	br	x17

0000000000402550 <lseek@plt>:
  402550:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402554:	ldr	x17, [x16, #176]
  402558:	add	x16, x16, #0xb0
  40255c:	br	x17

0000000000402560 <lzma_index_iter_rewind@plt>:
  402560:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402564:	ldr	x17, [x16, #184]
  402568:	add	x16, x16, #0xb8
  40256c:	br	x17

0000000000402570 <lzma_index_decoder@plt>:
  402570:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402574:	ldr	x17, [x16, #192]
  402578:	add	x16, x16, #0xc0
  40257c:	br	x17

0000000000402580 <sigfillset@plt>:
  402580:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402584:	ldr	x17, [x16, #200]
  402588:	add	x16, x16, #0xc8
  40258c:	br	x17

0000000000402590 <snprintf@plt>:
  402590:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402594:	ldr	x17, [x16, #208]
  402598:	add	x16, x16, #0xd0
  40259c:	br	x17

00000000004025a0 <lzma_stream_encoder_mt_memusage@plt>:
  4025a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025a4:	ldr	x17, [x16, #216]
  4025a8:	add	x16, x16, #0xd8
  4025ac:	br	x17

00000000004025b0 <lzma_version_number@plt>:
  4025b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025b4:	ldr	x17, [x16, #224]
  4025b8:	add	x16, x16, #0xe0
  4025bc:	br	x17

00000000004025c0 <lzma_index_file_size@plt>:
  4025c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025c4:	ldr	x17, [x16, #232]
  4025c8:	add	x16, x16, #0xe8
  4025cc:	br	x17

00000000004025d0 <lzma_stream_header_decode@plt>:
  4025d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025d4:	ldr	x17, [x16, #240]
  4025d8:	add	x16, x16, #0xf0
  4025dc:	br	x17

00000000004025e0 <fclose@plt>:
  4025e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025e4:	ldr	x17, [x16, #248]
  4025e8:	add	x16, x16, #0xf8
  4025ec:	br	x17

00000000004025f0 <fopen@plt>:
  4025f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4025f4:	ldr	x17, [x16, #256]
  4025f8:	add	x16, x16, #0x100
  4025fc:	br	x17

0000000000402600 <malloc@plt>:
  402600:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402604:	ldr	x17, [x16, #264]
  402608:	add	x16, x16, #0x108
  40260c:	br	x17

0000000000402610 <lzma_memusage@plt>:
  402610:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402614:	ldr	x17, [x16, #272]
  402618:	add	x16, x16, #0x110
  40261c:	br	x17

0000000000402620 <wcwidth@plt>:
  402620:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402624:	ldr	x17, [x16, #280]
  402628:	add	x16, x16, #0x118
  40262c:	br	x17

0000000000402630 <open@plt>:
  402630:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402634:	ldr	x17, [x16, #288]
  402638:	add	x16, x16, #0x120
  40263c:	br	x17

0000000000402640 <lzma_raw_encoder@plt>:
  402640:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402644:	ldr	x17, [x16, #296]
  402648:	add	x16, x16, #0x128
  40264c:	br	x17

0000000000402650 <poll@plt>:
  402650:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402654:	ldr	x17, [x16, #304]
  402658:	add	x16, x16, #0x130
  40265c:	br	x17

0000000000402660 <sigemptyset@plt>:
  402660:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402664:	ldr	x17, [x16, #312]
  402668:	add	x16, x16, #0x138
  40266c:	br	x17

0000000000402670 <futimens@plt>:
  402670:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402674:	ldr	x17, [x16, #320]
  402678:	add	x16, x16, #0x140
  40267c:	br	x17

0000000000402680 <bindtextdomain@plt>:
  402680:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402684:	ldr	x17, [x16, #328]
  402688:	add	x16, x16, #0x148
  40268c:	br	x17

0000000000402690 <__libc_start_main@plt>:
  402690:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402694:	ldr	x17, [x16, #336]
  402698:	add	x16, x16, #0x150
  40269c:	br	x17

00000000004026a0 <fgetc@plt>:
  4026a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026a4:	ldr	x17, [x16, #344]
  4026a8:	add	x16, x16, #0x158
  4026ac:	br	x17

00000000004026b0 <fchmod@plt>:
  4026b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026b4:	ldr	x17, [x16, #352]
  4026b8:	add	x16, x16, #0x160
  4026bc:	br	x17

00000000004026c0 <lzma_get_progress@plt>:
  4026c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026c4:	ldr	x17, [x16, #360]
  4026c8:	add	x16, x16, #0x168
  4026cc:	br	x17

00000000004026d0 <lzma_check_size@plt>:
  4026d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026d4:	ldr	x17, [x16, #368]
  4026d8:	add	x16, x16, #0x170
  4026dc:	br	x17

00000000004026e0 <lzma_raw_decoder_memusage@plt>:
  4026e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026e4:	ldr	x17, [x16, #376]
  4026e8:	add	x16, x16, #0x178
  4026ec:	br	x17

00000000004026f0 <realloc@plt>:
  4026f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4026f4:	ldr	x17, [x16, #384]
  4026f8:	add	x16, x16, #0x180
  4026fc:	br	x17

0000000000402700 <strerror@plt>:
  402700:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402704:	ldr	x17, [x16, #392]
  402708:	add	x16, x16, #0x188
  40270c:	br	x17

0000000000402710 <close@plt>:
  402710:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402714:	ldr	x17, [x16, #400]
  402718:	add	x16, x16, #0x190
  40271c:	br	x17

0000000000402720 <sigaction@plt>:
  402720:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402724:	ldr	x17, [x16, #408]
  402728:	add	x16, x16, #0x198
  40272c:	br	x17

0000000000402730 <strrchr@plt>:
  402730:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402734:	ldr	x17, [x16, #416]
  402738:	add	x16, x16, #0x1a0
  40273c:	br	x17

0000000000402740 <lzma_version_string@plt>:
  402740:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402744:	ldr	x17, [x16, #424]
  402748:	add	x16, x16, #0x1a8
  40274c:	br	x17

0000000000402750 <__gmon_start__@plt>:
  402750:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402754:	ldr	x17, [x16, #432]
  402758:	add	x16, x16, #0x1b0
  40275c:	br	x17

0000000000402760 <write@plt>:
  402760:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402764:	ldr	x17, [x16, #440]
  402768:	add	x16, x16, #0x1b8
  40276c:	br	x17

0000000000402770 <lzma_properties_decode@plt>:
  402770:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402774:	ldr	x17, [x16, #448]
  402778:	add	x16, x16, #0x1c0
  40277c:	br	x17

0000000000402780 <abort@plt>:
  402780:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402784:	ldr	x17, [x16, #456]
  402788:	add	x16, x16, #0x1c8
  40278c:	br	x17

0000000000402790 <posix_fadvise@plt>:
  402790:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402794:	ldr	x17, [x16, #464]
  402798:	add	x16, x16, #0x1d0
  40279c:	br	x17

00000000004027a0 <mbsinit@plt>:
  4027a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027a4:	ldr	x17, [x16, #472]
  4027a8:	add	x16, x16, #0x1d8
  4027ac:	br	x17

00000000004027b0 <lzma_index_end@plt>:
  4027b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027b4:	ldr	x17, [x16, #480]
  4027b8:	add	x16, x16, #0x1e0
  4027bc:	br	x17

00000000004027c0 <feof@plt>:
  4027c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027c4:	ldr	x17, [x16, #488]
  4027c8:	add	x16, x16, #0x1e8
  4027cc:	br	x17

00000000004027d0 <puts@plt>:
  4027d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027d4:	ldr	x17, [x16, #496]
  4027d8:	add	x16, x16, #0x1f0
  4027dc:	br	x17

00000000004027e0 <lzma_stream_decoder@plt>:
  4027e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027e4:	ldr	x17, [x16, #504]
  4027e8:	add	x16, x16, #0x1f8
  4027ec:	br	x17

00000000004027f0 <lzma_block_header_decode@plt>:
  4027f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4027f4:	ldr	x17, [x16, #512]
  4027f8:	add	x16, x16, #0x200
  4027fc:	br	x17

0000000000402800 <lzma_alone_decoder@plt>:
  402800:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402804:	ldr	x17, [x16, #520]
  402808:	add	x16, x16, #0x208
  40280c:	br	x17

0000000000402810 <textdomain@plt>:
  402810:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402814:	ldr	x17, [x16, #528]
  402818:	add	x16, x16, #0x210
  40281c:	br	x17

0000000000402820 <getopt_long@plt>:
  402820:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402824:	ldr	x17, [x16, #536]
  402828:	add	x16, x16, #0x218
  40282c:	br	x17

0000000000402830 <lzma_end@plt>:
  402830:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402834:	ldr	x17, [x16, #544]
  402838:	add	x16, x16, #0x220
  40283c:	br	x17

0000000000402840 <strcmp@plt>:
  402840:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402844:	ldr	x17, [x16, #552]
  402848:	add	x16, x16, #0x228
  40284c:	br	x17

0000000000402850 <__ctype_b_loc@plt>:
  402850:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402854:	ldr	x17, [x16, #560]
  402858:	add	x16, x16, #0x230
  40285c:	br	x17

0000000000402860 <free@plt>:
  402860:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402864:	ldr	x17, [x16, #568]
  402868:	add	x16, x16, #0x238
  40286c:	br	x17

0000000000402870 <lzma_raw_decoder@plt>:
  402870:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402874:	ldr	x17, [x16, #576]
  402878:	add	x16, x16, #0x240
  40287c:	br	x17

0000000000402880 <strchr@plt>:
  402880:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402884:	ldr	x17, [x16, #584]
  402888:	add	x16, x16, #0x248
  40288c:	br	x17

0000000000402890 <lzma_stream_encoder_mt@plt>:
  402890:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402894:	ldr	x17, [x16, #592]
  402898:	add	x16, x16, #0x250
  40289c:	br	x17

00000000004028a0 <lzma_alone_encoder@plt>:
  4028a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028a4:	ldr	x17, [x16, #600]
  4028a8:	add	x16, x16, #0x258
  4028ac:	br	x17

00000000004028b0 <fcntl@plt>:
  4028b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028b4:	ldr	x17, [x16, #608]
  4028b8:	add	x16, x16, #0x260
  4028bc:	br	x17

00000000004028c0 <dcngettext@plt>:
  4028c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028c4:	ldr	x17, [x16, #616]
  4028c8:	add	x16, x16, #0x268
  4028cc:	br	x17

00000000004028d0 <__lxstat@plt>:
  4028d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028d4:	ldr	x17, [x16, #624]
  4028d8:	add	x16, x16, #0x270
  4028dc:	br	x17

00000000004028e0 <read@plt>:
  4028e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028e4:	ldr	x17, [x16, #632]
  4028e8:	add	x16, x16, #0x278
  4028ec:	br	x17

00000000004028f0 <lzma_cputhreads@plt>:
  4028f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4028f4:	ldr	x17, [x16, #640]
  4028f8:	add	x16, x16, #0x280
  4028fc:	br	x17

0000000000402900 <isatty@plt>:
  402900:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402904:	ldr	x17, [x16, #648]
  402908:	add	x16, x16, #0x288
  40290c:	br	x17

0000000000402910 <lzma_index_checks@plt>:
  402910:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402914:	ldr	x17, [x16, #656]
  402918:	add	x16, x16, #0x290
  40291c:	br	x17

0000000000402920 <lzma_physmem@plt>:
  402920:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402924:	ldr	x17, [x16, #664]
  402928:	add	x16, x16, #0x298
  40292c:	br	x17

0000000000402930 <lzma_index_uncompressed_size@plt>:
  402930:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402934:	ldr	x17, [x16, #672]
  402938:	add	x16, x16, #0x2a0
  40293c:	br	x17

0000000000402940 <__fxstat@plt>:
  402940:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402944:	ldr	x17, [x16, #680]
  402948:	add	x16, x16, #0x2a8
  40294c:	br	x17

0000000000402950 <strstr@plt>:
  402950:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402954:	ldr	x17, [x16, #688]
  402958:	add	x16, x16, #0x2b0
  40295c:	br	x17

0000000000402960 <dcgettext@plt>:
  402960:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402964:	ldr	x17, [x16, #696]
  402968:	add	x16, x16, #0x2b8
  40296c:	br	x17

0000000000402970 <vsnprintf@plt>:
  402970:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402974:	ldr	x17, [x16, #704]
  402978:	add	x16, x16, #0x2c0
  40297c:	br	x17

0000000000402980 <lzma_index_memused@plt>:
  402980:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402984:	ldr	x17, [x16, #712]
  402988:	add	x16, x16, #0x2c8
  40298c:	br	x17

0000000000402990 <lzma_check_is_supported@plt>:
  402990:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402994:	ldr	x17, [x16, #720]
  402998:	add	x16, x16, #0x2d0
  40299c:	br	x17

00000000004029a0 <lzma_stream_footer_decode@plt>:
  4029a0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029a4:	ldr	x17, [x16, #728]
  4029a8:	add	x16, x16, #0x2d8
  4029ac:	br	x17

00000000004029b0 <lzma_stream_encoder@plt>:
  4029b0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029b4:	ldr	x17, [x16, #736]
  4029b8:	add	x16, x16, #0x2e0
  4029bc:	br	x17

00000000004029c0 <sigaddset@plt>:
  4029c0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029c4:	ldr	x17, [x16, #744]
  4029c8:	add	x16, x16, #0x2e8
  4029cc:	br	x17

00000000004029d0 <vfprintf@plt>:
  4029d0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029d4:	ldr	x17, [x16, #752]
  4029d8:	add	x16, x16, #0x2f0
  4029dc:	br	x17

00000000004029e0 <printf@plt>:
  4029e0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029e4:	ldr	x17, [x16, #760]
  4029e8:	add	x16, x16, #0x2f8
  4029ec:	br	x17

00000000004029f0 <__errno_location@plt>:
  4029f0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  4029f4:	ldr	x17, [x16, #768]
  4029f8:	add	x16, x16, #0x300
  4029fc:	br	x17

0000000000402a00 <getenv@plt>:
  402a00:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a04:	ldr	x17, [x16, #776]
  402a08:	add	x16, x16, #0x308
  402a0c:	br	x17

0000000000402a10 <putchar@plt>:
  402a10:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a14:	ldr	x17, [x16, #784]
  402a18:	add	x16, x16, #0x310
  402a1c:	br	x17

0000000000402a20 <__xstat@plt>:
  402a20:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a24:	ldr	x17, [x16, #792]
  402a28:	add	x16, x16, #0x318
  402a2c:	br	x17

0000000000402a30 <alarm@plt>:
  402a30:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a34:	ldr	x17, [x16, #800]
  402a38:	add	x16, x16, #0x320
  402a3c:	br	x17

0000000000402a40 <lzma_lzma_preset@plt>:
  402a40:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a44:	ldr	x17, [x16, #808]
  402a48:	add	x16, x16, #0x328
  402a4c:	br	x17

0000000000402a50 <lzma_raw_encoder_memusage@plt>:
  402a50:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a54:	ldr	x17, [x16, #816]
  402a58:	add	x16, x16, #0x330
  402a5c:	br	x17

0000000000402a60 <unlink@plt>:
  402a60:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a64:	ldr	x17, [x16, #824]
  402a68:	add	x16, x16, #0x338
  402a6c:	br	x17

0000000000402a70 <lzma_index_block_count@plt>:
  402a70:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a74:	ldr	x17, [x16, #832]
  402a78:	add	x16, x16, #0x340
  402a7c:	br	x17

0000000000402a80 <fchown@plt>:
  402a80:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a84:	ldr	x17, [x16, #840]
  402a88:	add	x16, x16, #0x348
  402a8c:	br	x17

0000000000402a90 <fprintf@plt>:
  402a90:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402a94:	ldr	x17, [x16, #848]
  402a98:	add	x16, x16, #0x350
  402a9c:	br	x17

0000000000402aa0 <setlocale@plt>:
  402aa0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402aa4:	ldr	x17, [x16, #856]
  402aa8:	add	x16, x16, #0x358
  402aac:	br	x17

0000000000402ab0 <ferror@plt>:
  402ab0:	adrp	x16, 41f000 <ferror@plt+0x1c550>
  402ab4:	ldr	x17, [x16, #864]
  402ab8:	add	x16, x16, #0x360
  402abc:	br	x17

Disassembly of section .text:

0000000000402ac0 <.text>:
  402ac0:	mov	x29, #0x0                   	// #0
  402ac4:	mov	x30, #0x0                   	// #0
  402ac8:	mov	x5, x0
  402acc:	ldr	x1, [sp]
  402ad0:	add	x2, sp, #0x8
  402ad4:	mov	x6, sp
  402ad8:	movz	x0, #0x0, lsl #48
  402adc:	movk	x0, #0x0, lsl #32
  402ae0:	movk	x0, #0x40, lsl #16
  402ae4:	movk	x0, #0x5a7c
  402ae8:	movz	x3, #0x0, lsl #48
  402aec:	movk	x3, #0x0, lsl #32
  402af0:	movk	x3, #0x40, lsl #16
  402af4:	movk	x3, #0xb210
  402af8:	movz	x4, #0x0, lsl #48
  402afc:	movk	x4, #0x0, lsl #32
  402b00:	movk	x4, #0x40, lsl #16
  402b04:	movk	x4, #0xb290
  402b08:	bl	402690 <__libc_start_main@plt>
  402b0c:	bl	402780 <abort@plt>
  402b10:	adrp	x0, 41e000 <ferror@plt+0x1b550>
  402b14:	ldr	x0, [x0, #4064]
  402b18:	cbz	x0, 402b20 <ferror@plt+0x70>
  402b1c:	b	402750 <__gmon_start__@plt>
  402b20:	ret
  402b24:	nop
  402b28:	adrp	x0, 41f000 <ferror@plt+0x1c550>
  402b2c:	add	x0, x0, #0x440
  402b30:	adrp	x1, 41f000 <ferror@plt+0x1c550>
  402b34:	add	x1, x1, #0x440
  402b38:	cmp	x1, x0
  402b3c:	b.eq	402b54 <ferror@plt+0xa4>  // b.none
  402b40:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402b44:	ldr	x1, [x1, #688]
  402b48:	cbz	x1, 402b54 <ferror@plt+0xa4>
  402b4c:	mov	x16, x1
  402b50:	br	x16
  402b54:	ret
  402b58:	adrp	x0, 41f000 <ferror@plt+0x1c550>
  402b5c:	add	x0, x0, #0x440
  402b60:	adrp	x1, 41f000 <ferror@plt+0x1c550>
  402b64:	add	x1, x1, #0x440
  402b68:	sub	x1, x1, x0
  402b6c:	lsr	x2, x1, #63
  402b70:	add	x1, x2, x1, asr #3
  402b74:	cmp	xzr, x1, asr #1
  402b78:	asr	x1, x1, #1
  402b7c:	b.eq	402b94 <ferror@plt+0xe4>  // b.none
  402b80:	adrp	x2, 40b000 <ferror@plt+0x8550>
  402b84:	ldr	x2, [x2, #696]
  402b88:	cbz	x2, 402b94 <ferror@plt+0xe4>
  402b8c:	mov	x16, x2
  402b90:	br	x16
  402b94:	ret
  402b98:	stp	x29, x30, [sp, #-32]!
  402b9c:	mov	x29, sp
  402ba0:	str	x19, [sp, #16]
  402ba4:	adrp	x19, 41f000 <ferror@plt+0x1c550>
  402ba8:	ldrb	w0, [x19, #1136]
  402bac:	cbnz	w0, 402bbc <ferror@plt+0x10c>
  402bb0:	bl	402b28 <ferror@plt+0x78>
  402bb4:	mov	w0, #0x1                   	// #1
  402bb8:	strb	w0, [x19, #1136]
  402bbc:	ldr	x19, [sp, #16]
  402bc0:	ldp	x29, x30, [sp], #32
  402bc4:	ret
  402bc8:	b	402b58 <ferror@plt+0xa8>
  402bcc:	stp	x29, x30, [sp, #-80]!
  402bd0:	stp	x24, x23, [sp, #32]
  402bd4:	mov	x23, x0
  402bd8:	stp	x26, x25, [sp, #16]
  402bdc:	stp	x22, x21, [sp, #48]
  402be0:	stp	x20, x19, [sp, #64]
  402be4:	str	xzr, [x23, #16]!
  402be8:	str	xzr, [x23, #8]
  402bec:	strb	wzr, [x23, #16]
  402bf0:	ldr	x22, [x2]
  402bf4:	mov	x19, x0
  402bf8:	mov	w20, w1
  402bfc:	mov	w1, #0x2f                  	// #47
  402c00:	mov	x0, x22
  402c04:	mov	x29, sp
  402c08:	mov	x21, x2
  402c0c:	bl	402730 <strrchr@plt>
  402c10:	cmp	x0, #0x0
  402c14:	csinc	x22, x22, x0, eq  // eq = none
  402c18:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402c1c:	add	x1, x1, #0xa5c
  402c20:	mov	x0, x22
  402c24:	bl	402950 <strstr@plt>
  402c28:	adrp	x25, 41f000 <ferror@plt+0x1c550>
  402c2c:	adrp	x26, 41f000 <ferror@plt+0x1c550>
  402c30:	adrp	x24, 41f000 <ferror@plt+0x1c550>
  402c34:	cbz	x0, 402c48 <ferror@plt+0x198>
  402c38:	mov	w8, #0x1                   	// #1
  402c3c:	str	w8, [x26, #1160]
  402c40:	strb	w8, [x25, #1140]
  402c44:	b	402cd8 <ferror@plt+0x228>
  402c48:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402c4c:	add	x1, x1, #0xa62
  402c50:	mov	x0, x22
  402c54:	bl	402950 <strstr@plt>
  402c58:	cbz	x0, 402c68 <ferror@plt+0x1b8>
  402c5c:	mov	w8, #0x1                   	// #1
  402c60:	str	w8, [x26, #1160]
  402c64:	b	402cd8 <ferror@plt+0x228>
  402c68:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402c6c:	add	x1, x1, #0xa67
  402c70:	mov	x0, x22
  402c74:	bl	402950 <strstr@plt>
  402c78:	cbz	x0, 402c94 <ferror@plt+0x1e4>
  402c7c:	mov	w8, #0x2                   	// #2
  402c80:	mov	w9, #0x1                   	// #1
  402c84:	str	w8, [x24, #1164]
  402c88:	str	w9, [x26, #1160]
  402c8c:	strb	w9, [x25, #1140]
  402c90:	b	402cd8 <ferror@plt+0x228>
  402c94:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402c98:	add	x1, x1, #0xa6d
  402c9c:	mov	x0, x22
  402ca0:	bl	402950 <strstr@plt>
  402ca4:	cbz	x0, 402cbc <ferror@plt+0x20c>
  402ca8:	mov	w8, #0x2                   	// #2
  402cac:	mov	w9, #0x1                   	// #1
  402cb0:	str	w8, [x24, #1164]
  402cb4:	str	w9, [x26, #1160]
  402cb8:	b	402cd8 <ferror@plt+0x228>
  402cbc:	adrp	x1, 40e000 <ferror@plt+0xb550>
  402cc0:	add	x1, x1, #0x29a
  402cc4:	mov	x0, x22
  402cc8:	bl	402950 <strstr@plt>
  402ccc:	cbz	x0, 402cd8 <ferror@plt+0x228>
  402cd0:	mov	w8, #0x2                   	// #2
  402cd4:	str	w8, [x24, #1164]
  402cd8:	ldr	x1, [x21]
  402cdc:	adrp	x2, 40b000 <ferror@plt+0x8550>
  402ce0:	add	x2, x2, #0xa74
  402ce4:	mov	x0, x19
  402ce8:	bl	402dc0 <ferror@plt+0x310>
  402cec:	ldr	x1, [x21]
  402cf0:	adrp	x2, 40b000 <ferror@plt+0x8550>
  402cf4:	add	x2, x2, #0xa80
  402cf8:	mov	x0, x19
  402cfc:	bl	402dc0 <ferror@plt+0x310>
  402d00:	mov	x0, x19
  402d04:	mov	w1, w20
  402d08:	mov	x2, x21
  402d0c:	bl	402f34 <ferror@plt+0x484>
  402d10:	ldrb	w9, [x25, #1140]
  402d14:	ldr	w8, [x26, #1160]
  402d18:	cbnz	w9, 402d38 <ferror@plt+0x288>
  402d1c:	cmp	w8, #0x2
  402d20:	b.eq	402d38 <ferror@plt+0x288>  // b.none
  402d24:	ldr	w9, [x24, #1164]
  402d28:	orr	w10, w9, w8
  402d2c:	cbz	w10, 402d54 <ferror@plt+0x2a4>
  402d30:	cbnz	w8, 402d60 <ferror@plt+0x2b0>
  402d34:	b	402d68 <ferror@plt+0x2b8>
  402d38:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  402d3c:	mov	w10, #0x1                   	// #1
  402d40:	strb	w10, [x9, #1148]
  402d44:	strb	w10, [x25, #1140]
  402d48:	ldr	w9, [x24, #1164]
  402d4c:	orr	w10, w9, w8
  402d50:	cbnz	w10, 402d30 <ferror@plt+0x280>
  402d54:	mov	w9, #0x1                   	// #1
  402d58:	str	w9, [x24, #1164]
  402d5c:	cbz	w8, 402d68 <ferror@plt+0x2b8>
  402d60:	cmp	w9, #0x3
  402d64:	b.ne	402d6c <ferror@plt+0x2bc>  // b.any
  402d68:	bl	403860 <ferror@plt+0xdb0>
  402d6c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  402d70:	ldrsw	x8, [x8, #1112]
  402d74:	add	x9, x21, x8, lsl #3
  402d78:	ldr	x10, [x9]
  402d7c:	cbnz	x10, 402d88 <ferror@plt+0x2d8>
  402d80:	ldr	x10, [x23]
  402d84:	cbz	x10, 402dac <ferror@plt+0x2fc>
  402d88:	sub	w8, w20, w8
  402d8c:	str	x9, [x19]
  402d90:	str	w8, [x19, #8]
  402d94:	ldp	x20, x19, [sp, #64]
  402d98:	ldp	x22, x21, [sp, #48]
  402d9c:	ldp	x24, x23, [sp, #32]
  402da0:	ldp	x26, x25, [sp, #16]
  402da4:	ldp	x29, x30, [sp], #80
  402da8:	ret
  402dac:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  402db0:	add	x8, x8, #0x378
  402db4:	str	x8, [x19]
  402db8:	mov	w8, #0x1                   	// #1
  402dbc:	b	402d90 <ferror@plt+0x2e0>
  402dc0:	stp	x29, x30, [sp, #-64]!
  402dc4:	stp	x20, x19, [sp, #48]
  402dc8:	mov	x19, x0
  402dcc:	mov	x0, x2
  402dd0:	stp	x24, x23, [sp, #16]
  402dd4:	stp	x22, x21, [sp, #32]
  402dd8:	mov	x29, sp
  402ddc:	mov	x22, x2
  402de0:	mov	x21, x1
  402de4:	bl	402a00 <getenv@plt>
  402de8:	cbz	x0, 402e54 <ferror@plt+0x3a4>
  402dec:	bl	408914 <ferror@plt+0x5e64>
  402df0:	ldrb	w23, [x0]
  402df4:	mov	x20, x0
  402df8:	cbz	w23, 402e68 <ferror@plt+0x3b8>
  402dfc:	bl	402850 <__ctype_b_loc@plt>
  402e00:	ldr	x8, [x0]
  402e04:	add	x10, x20, #0x1
  402e08:	mov	w12, #0x1                   	// #1
  402e0c:	mov	w11, #0x7fffffff            	// #2147483647
  402e10:	mov	w14, w23
  402e14:	mov	w9, #0x1                   	// #1
  402e18:	b	402e28 <ferror@plt+0x378>
  402e1c:	ldrb	w14, [x10], #1
  402e20:	mov	w12, w13
  402e24:	cbz	w14, 402e6c <ferror@plt+0x3bc>
  402e28:	and	x13, x14, #0xff
  402e2c:	ldrh	w13, [x8, x13, lsl #1]
  402e30:	ubfx	w14, w13, #13, #1
  402e34:	orr	w13, w12, w14
  402e38:	tbnz	w14, #0, 402e1c <ferror@plt+0x36c>
  402e3c:	tbz	w12, #0, 402e1c <ferror@plt+0x36c>
  402e40:	add	w9, w9, #0x1
  402e44:	cmp	w9, w11
  402e48:	b.eq	402f18 <ferror@plt+0x468>  // b.none
  402e4c:	mov	w13, wzr
  402e50:	b	402e1c <ferror@plt+0x36c>
  402e54:	ldp	x20, x19, [sp, #48]
  402e58:	ldp	x22, x21, [sp, #32]
  402e5c:	ldp	x24, x23, [sp, #16]
  402e60:	ldp	x29, x30, [sp], #64
  402e64:	ret
  402e68:	mov	w9, #0x1                   	// #1
  402e6c:	sbfiz	x24, x9, #3, #32
  402e70:	add	x1, x24, #0x8
  402e74:	mov	x0, xzr
  402e78:	bl	4088c8 <ferror@plt+0x5e18>
  402e7c:	mov	x22, x0
  402e80:	str	x21, [x0]
  402e84:	str	xzr, [x0, x24]
  402e88:	cbz	w23, 402ee0 <ferror@plt+0x430>
  402e8c:	mov	w21, #0x1                   	// #1
  402e90:	bl	402850 <__ctype_b_loc@plt>
  402e94:	mov	x8, x20
  402e98:	mov	w1, #0x1                   	// #1
  402e9c:	b	402eb0 <ferror@plt+0x400>
  402ea0:	strb	wzr, [x8]
  402ea4:	mov	w21, #0x1                   	// #1
  402ea8:	ldrb	w23, [x8, #1]!
  402eac:	cbz	w23, 402ee4 <ferror@plt+0x434>
  402eb0:	ldr	x9, [x0]
  402eb4:	and	x10, x23, #0xff
  402eb8:	ldrh	w9, [x9, x10, lsl #1]
  402ebc:	tbnz	w9, #13, 402ea0 <ferror@plt+0x3f0>
  402ec0:	tbz	w21, #0, 402ed8 <ferror@plt+0x428>
  402ec4:	add	w9, w1, #0x1
  402ec8:	mov	w21, wzr
  402ecc:	str	x8, [x22, w1, sxtw #3]
  402ed0:	mov	w1, w9
  402ed4:	b	402ea8 <ferror@plt+0x3f8>
  402ed8:	mov	w21, wzr
  402edc:	b	402ea8 <ferror@plt+0x3f8>
  402ee0:	mov	w1, #0x1                   	// #1
  402ee4:	mov	x0, x19
  402ee8:	mov	x2, x22
  402eec:	bl	402f34 <ferror@plt+0x484>
  402ef0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  402ef4:	mov	x0, x22
  402ef8:	str	wzr, [x8, #1112]
  402efc:	bl	402860 <free@plt>
  402f00:	mov	x0, x20
  402f04:	ldp	x20, x19, [sp, #48]
  402f08:	ldp	x22, x21, [sp, #32]
  402f0c:	ldp	x24, x23, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #64
  402f14:	b	402860 <free@plt>
  402f18:	adrp	x1, 40b000 <ferror@plt+0x8550>
  402f1c:	add	x1, x1, #0xa87
  402f20:	mov	w2, #0x5                   	// #5
  402f24:	mov	x0, xzr
  402f28:	bl	402960 <dcgettext@plt>
  402f2c:	mov	x1, x22
  402f30:	bl	406fd8 <ferror@plt+0x4528>
  402f34:	sub	sp, sp, #0x70
  402f38:	stp	x28, x27, [sp, #32]
  402f3c:	stp	x24, x23, [sp, #64]
  402f40:	stp	x22, x21, [sp, #80]
  402f44:	adrp	x22, 40b000 <ferror@plt+0x8550>
  402f48:	adrp	x23, 40b000 <ferror@plt+0x8550>
  402f4c:	adrp	x27, 40b000 <ferror@plt+0x8550>
  402f50:	adrp	x28, 40b000 <ferror@plt+0x8550>
  402f54:	stp	x26, x25, [sp, #48]
  402f58:	stp	x20, x19, [sp, #96]
  402f5c:	mov	x19, x2
  402f60:	mov	w20, w1
  402f64:	mov	x25, x0
  402f68:	add	x22, x22, #0x3ec
  402f6c:	add	x23, x23, #0x410
  402f70:	mov	w24, #0x80000000            	// #-2147483648
  402f74:	add	x27, x27, #0x2c0
  402f78:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  402f7c:	add	x28, x28, #0x2ec
  402f80:	stp	x29, x30, [sp, #16]
  402f84:	add	x29, sp, #0x10
  402f88:	b	402f98 <ferror@plt+0x4e8>
  402f8c:	mov	w8, #0x2                   	// #2
  402f90:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  402f94:	str	w8, [x9, #1160]
  402f98:	mov	w0, w20
  402f9c:	mov	x1, x19
  402fa0:	mov	x2, x22
  402fa4:	mov	x3, x23
  402fa8:	mov	x4, xzr
  402fac:	bl	402820 <getopt_long@plt>
  402fb0:	add	w8, w0, #0x1
  402fb4:	cmp	w8, #0x7b
  402fb8:	b.hi	402fd8 <ferror@plt+0x528>  // b.pmore
  402fbc:	adr	x9, 402f8c <ferror@plt+0x4dc>
  402fc0:	ldrh	w10, [x28, x8, lsl #1]
  402fc4:	add	x9, x9, x10, lsl #2
  402fc8:	br	x9
  402fcc:	sub	w0, w0, #0x30
  402fd0:	bl	403728 <ferror@plt+0xc78>
  402fd4:	b	402f98 <ferror@plt+0x4e8>
  402fd8:	add	w8, w0, w24
  402fdc:	cmp	w8, #0x15
  402fe0:	b.hi	40364c <ferror@plt+0xb9c>  // b.pmore
  402fe4:	adr	x9, 402ff4 <ferror@plt+0x544>
  402fe8:	ldrh	w10, [x27, x8, lsl #1]
  402fec:	add	x9, x9, x10, lsl #2
  402ff0:	br	x9
  402ff4:	ldr	x0, [x21, #1104]
  402ff8:	bl	407f50 <ferror@plt+0x54a0>
  402ffc:	mov	x1, x0
  403000:	mov	w0, #0x4                   	// #4
  403004:	bl	403804 <ferror@plt+0xd54>
  403008:	b	402f98 <ferror@plt+0x4e8>
  40300c:	ldr	x26, [x21, #1104]
  403010:	mov	x0, x26
  403014:	bl	402480 <strlen@plt>
  403018:	cbz	x0, 403504 <ferror@plt+0xa54>
  40301c:	sub	x8, x0, #0x1
  403020:	ldrb	w9, [x26, x8]
  403024:	cmp	w9, #0x25
  403028:	b.ne	403504 <ferror@plt+0xa54>  // b.any
  40302c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403030:	mov	w2, #0x1                   	// #1
  403034:	mov	w3, #0x64                  	// #100
  403038:	add	x0, x0, #0xbe9
  40303c:	mov	x1, x26
  403040:	strb	wzr, [x26, x8]
  403044:	mov	w27, #0x1                   	// #1
  403048:	bl	408968 <ferror@plt+0x5eb8>
  40304c:	b	403520 <ferror@plt+0xa70>
  403050:	ldr	x26, [x21, #1104]
  403054:	ldrb	w9, [x26]
  403058:	cbz	w9, 403684 <ferror@plt+0xbd4>
  40305c:	cmp	w9, #0x2c
  403060:	b.eq	403684 <ferror@plt+0xbd4>  // b.none
  403064:	mov	w8, #0x1                   	// #1
  403068:	mov	w24, #0x1                   	// #1
  40306c:	b	40307c <ferror@plt+0x5cc>
  403070:	add	x24, x24, #0x1
  403074:	ldrb	w9, [x26, x8]
  403078:	add	x8, x8, #0x1
  40307c:	and	w9, w9, #0xff
  403080:	cmp	w9, #0x2c
  403084:	b.eq	403070 <ferror@plt+0x5c0>  // b.none
  403088:	cbnz	w9, 403074 <ferror@plt+0x5c4>
  40308c:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  403090:	cmp	x24, x8
  403094:	b.hi	403690 <ferror@plt+0xbe0>  // b.pmore
  403098:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  40309c:	ldr	x0, [x21, #1184]
  4030a0:	str	x25, [sp, #8]
  4030a4:	bl	402860 <free@plt>
  4030a8:	lsl	x8, x24, #3
  4030ac:	add	x1, x8, #0x8
  4030b0:	mov	x0, xzr
  4030b4:	bl	4088c8 <ferror@plt+0x5e18>
  4030b8:	str	x0, [x21, #1184]
  4030bc:	cbz	x24, 40358c <ferror@plt+0xadc>
  4030c0:	mov	x25, xzr
  4030c4:	sub	x21, x24, #0x1
  4030c8:	b	4030f0 <ferror@plt+0x640>
  4030cc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4030d0:	ldr	x8, [x8, #1184]
  4030d4:	add	x9, x8, x25, lsl #3
  4030d8:	ldur	x10, [x9, #-8]
  4030dc:	str	x10, [x9]
  4030e0:	add	x25, x25, #0x1
  4030e4:	cmp	x24, x25
  4030e8:	add	x26, x27, #0x1
  4030ec:	b.eq	403590 <ferror@plt+0xae0>  // b.none
  4030f0:	mov	w1, #0x2c                  	// #44
  4030f4:	mov	x0, x26
  4030f8:	bl	402880 <strchr@plt>
  4030fc:	mov	x27, x0
  403100:	cbz	x0, 403108 <ferror@plt+0x658>
  403104:	strb	wzr, [x27]
  403108:	ldrb	w8, [x26]
  40310c:	cbz	w8, 4030cc <ferror@plt+0x61c>
  403110:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403114:	mov	x3, #0xffffffffffffffff    	// #-1
  403118:	add	x0, x0, #0xd0b
  40311c:	mov	x1, x26
  403120:	mov	x2, xzr
  403124:	bl	408968 <ferror@plt+0x5eb8>
  403128:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40312c:	ldr	x8, [x8, #1184]
  403130:	str	x0, [x8, x25, lsl #3]
  403134:	cbnz	x0, 4030e0 <ferror@plt+0x630>
  403138:	cmp	x21, x25
  40313c:	b.ne	403678 <ferror@plt+0xbc8>  // b.any
  403140:	mov	x9, #0xffffffffffffffff    	// #-1
  403144:	str	x9, [x8, x25, lsl #3]
  403148:	b	4030e0 <ferror@plt+0x630>
  40314c:	bl	405eec <ferror@plt+0x343c>
  403150:	b	402f98 <ferror@plt+0x4e8>
  403154:	mov	w8, #0x1                   	// #1
  403158:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  40315c:	strb	w8, [x9, #1148]
  403160:	b	402f98 <ferror@plt+0x4e8>
  403164:	ldr	x0, [x21, #1104]
  403168:	bl	407f50 <ferror@plt+0x54a0>
  40316c:	mov	x1, x0
  403170:	mov	w0, #0x8                   	// #8
  403174:	bl	403804 <ferror@plt+0xd54>
  403178:	b	402f98 <ferror@plt+0x4e8>
  40317c:	mov	w8, #0xa                   	// #10
  403180:	strb	w8, [x25, #32]
  403184:	ldr	x8, [x25, #16]
  403188:	cbnz	x8, 4036ac <ferror@plt+0xbfc>
  40318c:	ldr	x8, [x21, #1104]
  403190:	cbz	x8, 4034e8 <ferror@plt+0xa38>
  403194:	mov	w9, #0xb                   	// #11
  403198:	movk	w9, #0x8000, lsl #16
  40319c:	cmp	w0, w9
  4031a0:	adrp	x9, 40b000 <ferror@plt+0x8550>
  4031a4:	adrp	x10, 40e000 <ferror@plt+0xb550>
  4031a8:	add	x9, x9, #0xc89
  4031ac:	add	x10, x10, #0x31c
  4031b0:	csel	x1, x10, x9, eq  // eq = none
  4031b4:	mov	x0, x8
  4031b8:	str	x8, [x25, #16]
  4031bc:	bl	4025f0 <fopen@plt>
  4031c0:	str	x0, [x25, #24]
  4031c4:	cbnz	x0, 402f98 <ferror@plt+0x4e8>
  4031c8:	b	4036c4 <ferror@plt+0xc14>
  4031cc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4031d0:	mov	w9, #0x1                   	// #1
  4031d4:	strb	w9, [x8, #1168]
  4031d8:	b	402f98 <ferror@plt+0x4e8>
  4031dc:	ldr	x0, [x21, #1104]
  4031e0:	bl	407f50 <ferror@plt+0x54a0>
  4031e4:	mov	x1, x0
  4031e8:	mov	w0, #0x6                   	// #6
  4031ec:	bl	403804 <ferror@plt+0xd54>
  4031f0:	b	402f98 <ferror@plt+0x4e8>
  4031f4:	mov	w8, #0x1                   	// #1
  4031f8:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  4031fc:	strb	w8, [x9, #1140]
  403200:	b	402f98 <ferror@plt+0x4e8>
  403204:	ldr	x26, [x21, #1104]
  403208:	mov	x0, x26
  40320c:	bl	402480 <strlen@plt>
  403210:	cbz	x0, 40352c <ferror@plt+0xa7c>
  403214:	sub	x8, x0, #0x1
  403218:	ldrb	w9, [x26, x8]
  40321c:	cmp	w9, #0x25
  403220:	b.ne	40352c <ferror@plt+0xa7c>  // b.any
  403224:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403228:	mov	w2, #0x1                   	// #1
  40322c:	mov	w3, #0x64                  	// #100
  403230:	add	x0, x0, #0xbd6
  403234:	mov	x1, x26
  403238:	strb	wzr, [x26, x8]
  40323c:	mov	w27, #0x1                   	// #1
  403240:	bl	408968 <ferror@plt+0x5eb8>
  403244:	b	403548 <ferror@plt+0xa98>
  403248:	mov	w8, #0x1                   	// #1
  40324c:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  403250:	strb	w8, [x9, #1144]
  403254:	b	402f98 <ferror@plt+0x4e8>
  403258:	ldr	x0, [x21, #1104]
  40325c:	bl	407f50 <ferror@plt+0x54a0>
  403260:	mov	x1, x0
  403264:	mov	w0, #0x7                   	// #7
  403268:	bl	403804 <ferror@plt+0xd54>
  40326c:	b	402f98 <ferror@plt+0x4e8>
  403270:	mov	w8, #0x1                   	// #1
  403274:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  403278:	strb	w8, [x9, #1156]
  40327c:	b	402f98 <ferror@plt+0x4e8>
  403280:	ldr	x0, [x21, #1104]
  403284:	bl	407fb0 <ferror@plt+0x5500>
  403288:	mov	x1, x0
  40328c:	mov	x0, #0x1                   	// #1
  403290:	movk	x0, #0x4000, lsl #48
  403294:	bl	403804 <ferror@plt+0xd54>
  403298:	b	402f98 <ferror@plt+0x4e8>
  40329c:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4032a0:	mov	w8, #0x1                   	// #1
  4032a4:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  4032a8:	mov	w0, #0x1                   	// #1
  4032ac:	add	x1, x1, #0xc08
  4032b0:	strb	w8, [x9, #1152]
  4032b4:	bl	402aa0 <setlocale@plt>
  4032b8:	b	402f98 <ferror@plt+0x4e8>
  4032bc:	mov	w8, #0x1                   	// #1
  4032c0:	b	402f90 <ferror@plt+0x4e0>
  4032c4:	ldr	x0, [x21, #1104]
  4032c8:	bl	407f50 <ferror@plt+0x54a0>
  4032cc:	mov	x1, x0
  4032d0:	mov	w0, #0x5                   	// #5
  4032d4:	bl	403804 <ferror@plt+0xd54>
  4032d8:	b	402f98 <ferror@plt+0x4e8>
  4032dc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4032e0:	strb	wzr, [x8, #904]
  4032e4:	b	402f98 <ferror@plt+0x4e8>
  4032e8:	mov	w8, #0x3                   	// #3
  4032ec:	b	402f90 <ferror@plt+0x4e0>
  4032f0:	ldr	x0, [x21, #1104]
  4032f4:	bl	407f50 <ferror@plt+0x54a0>
  4032f8:	mov	x1, x0
  4032fc:	mov	w0, #0x9                   	// #9
  403300:	bl	403804 <ferror@plt+0xd54>
  403304:	b	402f98 <ferror@plt+0x4e8>
  403308:	ldr	x1, [x21, #1104]
  40330c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403310:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  403314:	add	x0, x0, #0xb10
  403318:	mov	x2, xzr
  40331c:	bl	408968 <ferror@plt+0x5eb8>
  403320:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403324:	str	x0, [x8, #1176]
  403328:	b	402f98 <ferror@plt+0x4e8>
  40332c:	ldr	x0, [x21, #1104]
  403330:	bl	407cc8 <ferror@plt+0x5218>
  403334:	mov	x1, x0
  403338:	mov	w0, #0x3                   	// #3
  40333c:	bl	403804 <ferror@plt+0xd54>
  403340:	b	402f98 <ferror@plt+0x4e8>
  403344:	ldr	x0, [x21, #1104]
  403348:	bl	407fb0 <ferror@plt+0x5500>
  40334c:	mov	x1, x0
  403350:	mov	w0, #0x21                  	// #33
  403354:	bl	403804 <ferror@plt+0xd54>
  403358:	b	402f98 <ferror@plt+0x4e8>
  40335c:	bl	404764 <ferror@plt+0x1cb4>
  403360:	b	402f98 <ferror@plt+0x4e8>
  403364:	bl	405f08 <ferror@plt+0x3458>
  403368:	b	402f98 <ferror@plt+0x4e8>
  40336c:	bl	403798 <ferror@plt+0xce8>
  403370:	b	402f98 <ferror@plt+0x4e8>
  403374:	ldr	x1, [x21, #1104]
  403378:	adrp	x0, 40b000 <ferror@plt+0x8550>
  40337c:	mov	x3, #0xffffffffffffffff    	// #-1
  403380:	add	x0, x0, #0xe33
  403384:	mov	x2, xzr
  403388:	bl	408968 <ferror@plt+0x5eb8>
  40338c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403390:	str	x0, [x8, #2144]
  403394:	b	402f98 <ferror@plt+0x4e8>
  403398:	bl	405a6c <ferror@plt+0x2fbc>
  40339c:	b	402f98 <ferror@plt+0x4e8>
  4033a0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4033a4:	str	wzr, [x8, #1160]
  4033a8:	b	402f98 <ferror@plt+0x4e8>
  4033ac:	ldr	x26, [x21, #1104]
  4033b0:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4033b4:	add	x0, x0, #0xa2c
  4033b8:	mov	x1, x26
  4033bc:	bl	402840 <strcmp@plt>
  4033c0:	cbz	w0, 4035ac <ferror@plt+0xafc>
  4033c4:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4033c8:	add	x0, x0, #0xa38
  4033cc:	mov	x1, x26
  4033d0:	bl	402840 <strcmp@plt>
  4033d4:	cbz	w0, 4035bc <ferror@plt+0xb0c>
  4033d8:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4033dc:	add	x0, x0, #0xa44
  4033e0:	mov	x1, x26
  4033e4:	bl	402840 <strcmp@plt>
  4033e8:	cbz	w0, 4035cc <ferror@plt+0xb1c>
  4033ec:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4033f0:	add	x0, x0, #0xa50
  4033f4:	mov	x1, x26
  4033f8:	bl	402840 <strcmp@plt>
  4033fc:	cbnz	w0, 4036f4 <ferror@plt+0xc44>
  403400:	mov	w8, #0x3                   	// #3
  403404:	b	4035d0 <ferror@plt+0xb20>
  403408:	ldr	x1, [x21, #1104]
  40340c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403410:	mov	w3, #0x4000                	// #16384
  403414:	add	x0, x0, #0xb54
  403418:	mov	x2, xzr
  40341c:	bl	408968 <ferror@plt+0x5eb8>
  403420:	bl	405764 <ferror@plt+0x2cb4>
  403424:	b	402f98 <ferror@plt+0x4e8>
  403428:	ldr	x26, [x21, #1104]
  40342c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403430:	add	x0, x0, #0x9f0
  403434:	mov	x1, x26
  403438:	bl	402840 <strcmp@plt>
  40343c:	cbz	w0, 4035b4 <ferror@plt+0xb04>
  403440:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403444:	add	x0, x0, #0x9fc
  403448:	mov	x1, x26
  40344c:	bl	402840 <strcmp@plt>
  403450:	cbz	w0, 4035c4 <ferror@plt+0xb14>
  403454:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403458:	add	x0, x0, #0xa08
  40345c:	mov	x1, x26
  403460:	bl	402840 <strcmp@plt>
  403464:	cbz	w0, 403600 <ferror@plt+0xb50>
  403468:	adrp	x0, 40b000 <ferror@plt+0x8550>
  40346c:	add	x0, x0, #0xa14
  403470:	mov	x1, x26
  403474:	bl	402840 <strcmp@plt>
  403478:	cbz	w0, 403608 <ferror@plt+0xb58>
  40347c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403480:	add	x0, x0, #0xa20
  403484:	mov	x1, x26
  403488:	bl	402840 <strcmp@plt>
  40348c:	cbnz	w0, 4036e8 <ferror@plt+0xc38>
  403490:	mov	w8, #0x4                   	// #4
  403494:	b	40360c <ferror@plt+0xb5c>
  403498:	ldr	x26, [x21, #1104]
  40349c:	mov	x0, x26
  4034a0:	bl	402480 <strlen@plt>
  4034a4:	cbz	x0, 403554 <ferror@plt+0xaa4>
  4034a8:	sub	x8, x0, #0x1
  4034ac:	ldrb	w9, [x26, x8]
  4034b0:	cmp	w9, #0x25
  4034b4:	b.ne	403554 <ferror@plt+0xaa4>  // b.any
  4034b8:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4034bc:	mov	w2, #0x1                   	// #1
  4034c0:	mov	w3, #0x64                  	// #100
  4034c4:	add	x0, x0, #0xbfe
  4034c8:	mov	x1, x26
  4034cc:	strb	wzr, [x26, x8]
  4034d0:	mov	w27, #0x1                   	// #1
  4034d4:	bl	408968 <ferror@plt+0x5eb8>
  4034d8:	b	403570 <ferror@plt+0xac0>
  4034dc:	ldr	x0, [x21, #1104]
  4034e0:	bl	408860 <ferror@plt+0x5db0>
  4034e4:	b	402f98 <ferror@plt+0x4e8>
  4034e8:	adrp	x8, 40b000 <ferror@plt+0x8550>
  4034ec:	add	x8, x8, #0x3e4
  4034f0:	str	x8, [x25, #16]
  4034f4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4034f8:	ldr	x8, [x8, #1128]
  4034fc:	str	x8, [x25, #24]
  403500:	b	402f98 <ferror@plt+0x4e8>
  403504:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403508:	mov	x3, #0xffffffffffffffff    	// #-1
  40350c:	add	x0, x0, #0xb2d
  403510:	mov	x1, x26
  403514:	mov	x2, xzr
  403518:	bl	408968 <ferror@plt+0x5eb8>
  40351c:	mov	w27, wzr
  403520:	mov	w2, #0x1                   	// #1
  403524:	mov	w1, wzr
  403528:	b	403578 <ferror@plt+0xac8>
  40352c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403530:	mov	x3, #0xffffffffffffffff    	// #-1
  403534:	add	x0, x0, #0xb1b
  403538:	mov	x1, x26
  40353c:	mov	x2, xzr
  403540:	bl	408968 <ferror@plt+0x5eb8>
  403544:	mov	w27, wzr
  403548:	mov	w1, #0x1                   	// #1
  40354c:	mov	w2, wzr
  403550:	b	403578 <ferror@plt+0xac8>
  403554:	adrp	x0, 40b000 <ferror@plt+0x8550>
  403558:	mov	x3, #0xffffffffffffffff    	// #-1
  40355c:	add	x0, x0, #0xb41
  403560:	mov	x1, x26
  403564:	mov	x2, xzr
  403568:	bl	408968 <ferror@plt+0x5eb8>
  40356c:	mov	w27, wzr
  403570:	mov	w1, #0x1                   	// #1
  403574:	mov	w2, #0x1                   	// #1
  403578:	mov	w3, w27
  40357c:	bl	4057a8 <ferror@plt+0x2cf8>
  403580:	adrp	x27, 40b000 <ferror@plt+0x8550>
  403584:	add	x27, x27, #0x2c0
  403588:	b	402f98 <ferror@plt+0x4e8>
  40358c:	mov	x8, x0
  403590:	ldr	x25, [sp, #8]
  403594:	adrp	x27, 40b000 <ferror@plt+0x8550>
  403598:	str	xzr, [x8, x24, lsl #3]
  40359c:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  4035a0:	mov	w24, #0x80000000            	// #-2147483648
  4035a4:	add	x27, x27, #0x2c0
  4035a8:	b	402f98 <ferror@plt+0x4e8>
  4035ac:	mov	x8, xzr
  4035b0:	b	4035d0 <ferror@plt+0xb20>
  4035b4:	mov	x8, xzr
  4035b8:	b	40360c <ferror@plt+0xb5c>
  4035bc:	mov	w8, #0x1                   	// #1
  4035c0:	b	4035d0 <ferror@plt+0xb20>
  4035c4:	mov	w8, #0x1                   	// #1
  4035c8:	b	40360c <ferror@plt+0xb5c>
  4035cc:	mov	w8, #0x2                   	// #2
  4035d0:	adrp	x9, 40b000 <ferror@plt+0x8550>
  4035d4:	add	x9, x9, #0xa2c
  4035d8:	mov	w10, #0xc                   	// #12
  4035dc:	madd	x8, x8, x10, x9
  4035e0:	ldr	w26, [x8, #8]
  4035e4:	mov	w0, w26
  4035e8:	bl	402990 <lzma_check_is_supported@plt>
  4035ec:	tst	w0, #0xff
  4035f0:	b.eq	4036f4 <ferror@plt+0xc44>  // b.none
  4035f4:	mov	w0, w26
  4035f8:	bl	403710 <ferror@plt+0xc60>
  4035fc:	b	402f98 <ferror@plt+0x4e8>
  403600:	mov	w8, #0x2                   	// #2
  403604:	b	40360c <ferror@plt+0xb5c>
  403608:	mov	w8, #0x3                   	// #3
  40360c:	adrp	x10, 40b000 <ferror@plt+0x8550>
  403610:	mov	w9, #0xc                   	// #12
  403614:	add	x10, x10, #0x9f0
  403618:	madd	x8, x8, x9, x10
  40361c:	ldr	w8, [x8, #8]
  403620:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  403624:	str	w8, [x9, #1164]
  403628:	b	402f98 <ferror@plt+0x4e8>
  40362c:	ldp	x20, x19, [sp, #96]
  403630:	ldp	x22, x21, [sp, #80]
  403634:	ldp	x24, x23, [sp, #64]
  403638:	ldp	x26, x25, [sp, #48]
  40363c:	ldp	x28, x27, [sp, #32]
  403640:	ldp	x29, x30, [sp, #16]
  403644:	add	sp, sp, #0x70
  403648:	ret
  40364c:	bl	4075b0 <ferror@plt+0x4b00>
  403650:	mov	w0, #0x1                   	// #1
  403654:	mov	w1, #0x1                   	// #1
  403658:	mov	w2, wzr
  40365c:	bl	4090ac <ferror@plt+0x65fc>
  403660:	mov	w0, wzr
  403664:	bl	407654 <ferror@plt+0x4ba4>
  403668:	mov	w0, #0x1                   	// #1
  40366c:	bl	407654 <ferror@plt+0x4ba4>
  403670:	bl	4075e4 <ferror@plt+0x4b34>
  403674:	bl	405824 <ferror@plt+0x2d74>
  403678:	adrp	x1, 40b000 <ferror@plt+0x8550>
  40367c:	add	x1, x1, #0xcdf
  403680:	b	4036b4 <ferror@plt+0xc04>
  403684:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403688:	add	x1, x1, #0xc93
  40368c:	b	403698 <ferror@plt+0xbe8>
  403690:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403694:	add	x1, x1, #0xcb8
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	bl	402960 <dcgettext@plt>
  4036a4:	mov	x1, x26
  4036a8:	bl	406fd8 <ferror@plt+0x4528>
  4036ac:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4036b0:	add	x1, x1, #0xc4c
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	mov	x0, xzr
  4036bc:	bl	402960 <dcgettext@plt>
  4036c0:	bl	406fd8 <ferror@plt+0x4528>
  4036c4:	ldr	x19, [x21, #1104]
  4036c8:	bl	4029f0 <__errno_location@plt>
  4036cc:	ldr	w0, [x0]
  4036d0:	bl	402700 <strerror@plt>
  4036d4:	mov	x2, x0
  4036d8:	adrp	x0, 40b000 <ferror@plt+0x8550>
  4036dc:	add	x0, x0, #0xc8c
  4036e0:	mov	x1, x19
  4036e4:	bl	406fd8 <ferror@plt+0x4528>
  4036e8:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4036ec:	add	x1, x1, #0xc0a
  4036f0:	b	4036fc <ferror@plt+0xc4c>
  4036f4:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4036f8:	add	x1, x1, #0xc27
  4036fc:	mov	w2, #0x5                   	// #5
  403700:	mov	x0, xzr
  403704:	bl	402960 <dcgettext@plt>
  403708:	ldr	x1, [x21, #1104]
  40370c:	bl	406fd8 <ferror@plt+0x4528>
  403710:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403714:	add	x8, x8, #0x4a8
  403718:	mov	w9, #0x1                   	// #1
  40371c:	str	w0, [x8, #4]
  403720:	strb	w9, [x8]
  403724:	ret
  403728:	stp	x29, x30, [sp, #-48]!
  40372c:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  403730:	ldr	w10, [x9, #912]
  403734:	stp	x20, x19, [sp, #32]
  403738:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40373c:	ldr	w8, [x19, #1200]
  403740:	and	w10, w10, #0xffffffe0
  403744:	orr	w10, w10, w0
  403748:	str	x21, [sp, #16]
  40374c:	mov	x29, sp
  403750:	str	w10, [x9, #912]
  403754:	cbz	w8, 403788 <ferror@plt+0xcd8>
  403758:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40375c:	add	x20, x20, #0x4b0
  403760:	sub	w8, w8, #0x1
  403764:	mov	x21, x20
  403768:	str	w8, [x21], #8
  40376c:	add	x8, x21, w8, uxtw #4
  403770:	ldr	x0, [x8, #8]
  403774:	bl	402860 <free@plt>
  403778:	ldr	w8, [x19, #1200]
  40377c:	add	x9, x21, x8, lsl #4
  403780:	str	xzr, [x9, #8]
  403784:	cbnz	w8, 403760 <ferror@plt+0xcb0>
  403788:	ldp	x20, x19, [sp, #32]
  40378c:	ldr	x21, [sp, #16]
  403790:	ldp	x29, x30, [sp], #48
  403794:	ret
  403798:	stp	x29, x30, [sp, #-48]!
  40379c:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  4037a0:	stp	x20, x19, [sp, #32]
  4037a4:	ldr	w10, [x9, #912]
  4037a8:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4037ac:	ldr	w8, [x19, #1200]
  4037b0:	str	x21, [sp, #16]
  4037b4:	orr	w10, w10, #0x80000000
  4037b8:	mov	x29, sp
  4037bc:	str	w10, [x9, #912]
  4037c0:	cbz	w8, 4037f4 <ferror@plt+0xd44>
  4037c4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4037c8:	add	x20, x20, #0x4b0
  4037cc:	sub	w8, w8, #0x1
  4037d0:	mov	x21, x20
  4037d4:	str	w8, [x21], #8
  4037d8:	add	x8, x21, w8, uxtw #4
  4037dc:	ldr	x0, [x8, #8]
  4037e0:	bl	402860 <free@plt>
  4037e4:	ldr	w8, [x19, #1200]
  4037e8:	add	x9, x21, x8, lsl #4
  4037ec:	str	xzr, [x9, #8]
  4037f0:	cbnz	w8, 4037cc <ferror@plt+0xd1c>
  4037f4:	ldp	x20, x19, [sp, #32]
  4037f8:	ldr	x21, [sp, #16]
  4037fc:	ldp	x29, x30, [sp], #48
  403800:	ret
  403804:	stp	x29, x30, [sp, #-16]!
  403808:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40380c:	ldr	w8, [x8, #1200]
  403810:	mov	x29, sp
  403814:	cmp	w8, #0x4
  403818:	b.eq	403848 <ferror@plt+0xd98>  // b.none
  40381c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403820:	add	x9, x9, #0x4a8
  403824:	add	w10, w8, #0x1
  403828:	adrp	x11, 41f000 <ferror@plt+0x1c550>
  40382c:	mov	w12, #0x6                   	// #6
  403830:	add	x8, x9, x8, lsl #4
  403834:	stp	x0, x1, [x8, #16]
  403838:	str	w10, [x9, #8]
  40383c:	str	w12, [x11, #912]
  403840:	ldp	x29, x30, [sp], #16
  403844:	ret
  403848:	adrp	x1, 40b000 <ferror@plt+0x8550>
  40384c:	add	x1, x1, #0xd20
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, xzr
  403858:	bl	402960 <dcgettext@plt>
  40385c:	bl	406fd8 <ferror@plt+0x4528>
  403860:	stp	x29, x30, [sp, #-80]!
  403864:	stp	x24, x23, [sp, #32]
  403868:	stp	x22, x21, [sp, #48]
  40386c:	stp	x20, x19, [sp, #64]
  403870:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403874:	ldrb	w8, [x8, #1192]
  403878:	str	x25, [sp, #16]
  40387c:	mov	x29, sp
  403880:	tbnz	w8, #0, 4038a0 <ferror@plt+0xdf0>
  403884:	mov	w0, #0x4                   	// #4
  403888:	mov	w19, #0x4                   	// #4
  40388c:	bl	402990 <lzma_check_is_supported@plt>
  403890:	tst	w0, #0xff
  403894:	csinc	w8, w19, wzr, ne  // ne = any
  403898:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40389c:	str	w8, [x9, #1196]
  4038a0:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4038a4:	adrp	x23, 41f000 <ferror@plt+0x1c550>
  4038a8:	ldr	w10, [x19, #1200]
  4038ac:	ldr	w8, [x23, #1164]
  4038b0:	mov	x20, #0x1                   	// #1
  4038b4:	movk	x20, #0x4000, lsl #48
  4038b8:	cbnz	w10, 403948 <ferror@plt+0xe98>
  4038bc:	cmp	w8, #0x3
  4038c0:	b.ne	403904 <ferror@plt+0xe54>  // b.any
  4038c4:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4038c8:	add	x1, x1, #0xd42
  4038cc:	mov	w2, #0x5                   	// #5
  4038d0:	mov	x0, xzr
  4038d4:	bl	402960 <dcgettext@plt>
  4038d8:	mov	x1, x0
  4038dc:	mov	w0, #0x2                   	// #2
  4038e0:	bl	406db4 <ferror@plt+0x4304>
  4038e4:	adrp	x1, 40b000 <ferror@plt+0x8550>
  4038e8:	add	x1, x1, #0xd6d
  4038ec:	mov	w2, #0x5                   	// #5
  4038f0:	mov	x0, xzr
  4038f4:	bl	402960 <dcgettext@plt>
  4038f8:	mov	x1, x0
  4038fc:	mov	w0, #0x2                   	// #2
  403900:	bl	406db4 <ferror@plt+0x4304>
  403904:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403908:	ldr	w1, [x8, #912]
  40390c:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403910:	add	x0, x0, #0x508
  403914:	bl	402a40 <lzma_lzma_preset@plt>
  403918:	tst	w0, #0xff
  40391c:	b.ne	403da0 <ferror@plt+0x12f0>  // b.any
  403920:	ldr	w8, [x23, #1164]
  403924:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403928:	mov	w9, #0x21                  	// #33
  40392c:	add	x11, x11, #0x4b0
  403930:	cmp	w8, #0x2
  403934:	mov	w10, #0x1                   	// #1
  403938:	add	x12, x11, #0x58
  40393c:	csel	x9, x20, x9, eq  // eq = none
  403940:	stp	x9, x12, [x11, #8]
  403944:	str	w10, [x11]
  403948:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40394c:	add	x11, x11, #0x4a8
  403950:	mov	w9, w10
  403954:	mov	x12, #0xffffffffffffffff    	// #-1
  403958:	add	x10, x11, w10, uxtw #4
  40395c:	cmp	w8, #0x2
  403960:	str	x12, [x10, #16]
  403964:	b.eq	403994 <ferror@plt+0xee4>  // b.none
  403968:	cmp	w8, #0x1
  40396c:	b.ne	4039ac <ferror@plt+0xefc>  // b.any
  403970:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403974:	add	x8, x8, #0x4b8
  403978:	ldr	x10, [x8]
  40397c:	cmp	x10, x20
  403980:	b.eq	403da4 <ferror@plt+0x12f4>  // b.none
  403984:	subs	x9, x9, #0x1
  403988:	add	x8, x8, #0x10
  40398c:	b.ne	403978 <ferror@plt+0xec8>  // b.any
  403990:	b	4039ac <ferror@plt+0xefc>
  403994:	cmp	w9, #0x1
  403998:	b.ne	403dd4 <ferror@plt+0x1324>  // b.any
  40399c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4039a0:	ldr	x8, [x8, #1208]
  4039a4:	cmp	x8, x20
  4039a8:	b.ne	403dd4 <ferror@plt+0x1324>  // b.any
  4039ac:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4039b0:	add	x1, x1, #0x4b8
  4039b4:	mov	w0, #0x4                   	// #4
  4039b8:	bl	407530 <ferror@plt+0x4a80>
  4039bc:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  4039c0:	ldr	w8, [x21, #1160]
  4039c4:	cbnz	w8, 403a5c <ferror@plt+0xfac>
  4039c8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4039cc:	ldr	x8, [x8, #2144]
  4039d0:	cbz	x8, 403a5c <ferror@plt+0xfac>
  4039d4:	ldr	w8, [x19, #1200]
  4039d8:	cbz	w8, 403a28 <ferror@plt+0xf78>
  4039dc:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4039e0:	mov	x9, xzr
  4039e4:	add	x10, x10, #0x4b8
  4039e8:	b	4039fc <ferror@plt+0xf4c>
  4039ec:	add	x9, x9, #0x1
  4039f0:	cmp	x9, x8
  4039f4:	add	x10, x10, #0x10
  4039f8:	b.cs	403a28 <ferror@plt+0xf78>  // b.hs, b.nlast
  4039fc:	ldr	x11, [x10]
  403a00:	cmp	x11, #0x3
  403a04:	b.eq	4039ec <ferror@plt+0xf3c>  // b.none
  403a08:	cmp	x11, #0x21
  403a0c:	b.eq	4039ec <ferror@plt+0xf3c>  // b.none
  403a10:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403a14:	add	x1, x1, #0xe0b
  403a18:	mov	w2, #0x5                   	// #5
  403a1c:	mov	x0, xzr
  403a20:	bl	402960 <dcgettext@plt>
  403a24:	bl	406fd8 <ferror@plt+0x4528>
  403a28:	bl	40579c <ferror@plt+0x2cec>
  403a2c:	cmp	w0, #0x1
  403a30:	b.ls	403a5c <ferror@plt+0xfac>  // b.plast
  403a34:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403a38:	add	x1, x1, #0xe41
  403a3c:	mov	w2, #0x5                   	// #5
  403a40:	mov	x0, xzr
  403a44:	bl	402960 <dcgettext@plt>
  403a48:	mov	x1, x0
  403a4c:	mov	w0, #0x2                   	// #2
  403a50:	bl	406db4 <ferror@plt+0x4304>
  403a54:	mov	w0, #0x1                   	// #1
  403a58:	bl	405764 <ferror@plt+0x2cb4>
  403a5c:	ldr	w0, [x21, #1160]
  403a60:	bl	405800 <ferror@plt+0x2d50>
  403a64:	ldr	w8, [x21, #1160]
  403a68:	mov	x19, x0
  403a6c:	cbz	w8, 403a8c <ferror@plt+0xfdc>
  403a70:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403a74:	add	x0, x0, #0x4b8
  403a78:	bl	4026e0 <lzma_raw_decoder_memusage@plt>
  403a7c:	mov	x20, x0
  403a80:	cmn	x0, #0x1
  403a84:	b.ne	403b24 <ferror@plt+0x1074>  // b.any
  403a88:	b	403dbc <ferror@plt+0x130c>
  403a8c:	ldr	w8, [x23, #1164]
  403a90:	cmp	w8, #0x1
  403a94:	b.ne	403b0c <ferror@plt+0x105c>  // b.any
  403a98:	bl	40579c <ferror@plt+0x2cec>
  403a9c:	cmp	w0, #0x2
  403aa0:	b.cc	403b0c <ferror@plt+0x105c>  // b.lo, b.ul, b.last
  403aa4:	bl	40579c <ferror@plt+0x2cec>
  403aa8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403aac:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403ab0:	ldr	x10, [x8, #1176]
  403ab4:	ldr	w9, [x9, #1196]
  403ab8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403abc:	add	x8, x8, #0x398
  403ac0:	str	w0, [x8, #4]
  403ac4:	mov	x0, x8
  403ac8:	str	x10, [x8, #8]
  403acc:	str	w9, [x8, #32]
  403ad0:	bl	4025a0 <lzma_stream_encoder_mt_memusage@plt>
  403ad4:	cmn	x0, #0x1
  403ad8:	b.eq	403dbc <ferror@plt+0x130c>  // b.none
  403adc:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403ae0:	mov	x20, x0
  403ae4:	add	x1, x1, #0xe7a
  403ae8:	mov	w2, #0x5                   	// #5
  403aec:	mov	x0, xzr
  403af0:	bl	402960 <dcgettext@plt>
  403af4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403af8:	ldr	w2, [x8, #924]
  403afc:	mov	x1, x0
  403b00:	mov	w0, #0x4                   	// #4
  403b04:	bl	406db4 <ferror@plt+0x4304>
  403b08:	b	403b24 <ferror@plt+0x1074>
  403b0c:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403b10:	add	x0, x0, #0x4b8
  403b14:	bl	402a50 <lzma_raw_encoder_memusage@plt>
  403b18:	mov	x20, x0
  403b1c:	cmn	x0, #0x1
  403b20:	b.eq	403dbc <ferror@plt+0x130c>  // b.none
  403b24:	mov	w0, #0x4                   	// #4
  403b28:	mov	x1, x20
  403b2c:	bl	407144 <ferror@plt+0x4694>
  403b30:	ldr	w8, [x21, #1160]
  403b34:	cbnz	w8, 403b88 <ferror@plt+0x10d8>
  403b38:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403b3c:	add	x0, x0, #0x4b8
  403b40:	bl	4026e0 <lzma_raw_decoder_memusage@plt>
  403b44:	cmn	x0, #0x1
  403b48:	b.eq	403b88 <ferror@plt+0x10d8>  // b.none
  403b4c:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403b50:	mov	x21, x0
  403b54:	add	x1, x1, #0xebd
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	mov	x0, xzr
  403b60:	bl	402960 <dcgettext@plt>
  403b64:	mov	x22, x0
  403b68:	mov	x0, x21
  403b6c:	bl	408bb4 <ferror@plt+0x6104>
  403b70:	mov	w1, wzr
  403b74:	bl	408bc4 <ferror@plt+0x6114>
  403b78:	mov	x2, x0
  403b7c:	mov	w0, #0x4                   	// #4
  403b80:	mov	x1, x22
  403b84:	bl	406db4 <ferror@plt+0x4304>
  403b88:	cmp	x20, x19
  403b8c:	b.ls	403cfc <ferror@plt+0x124c>  // b.plast
  403b90:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403b94:	ldrb	w8, [x8, #904]
  403b98:	cbz	w8, 403cf4 <ferror@plt+0x1244>
  403b9c:	ldr	w8, [x23, #1164]
  403ba0:	cmp	w8, #0x3
  403ba4:	b.eq	403cf4 <ferror@plt+0x1244>  // b.none
  403ba8:	cmp	w8, #0x1
  403bac:	b.ne	403c68 <ferror@plt+0x11b8>  // b.any
  403bb0:	adrp	x22, 41f000 <ferror@plt+0x1c550>
  403bb4:	ldr	w8, [x22, #924]
  403bb8:	subs	w23, w8, #0x2
  403bbc:	b.cc	403c68 <ferror@plt+0x11b8>  // b.lo, b.ul, b.last
  403bc0:	sub	w8, w8, #0x1
  403bc4:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  403bc8:	str	w8, [x22, #924]
  403bcc:	add	x21, x21, #0x398
  403bd0:	mov	x0, x21
  403bd4:	bl	4025a0 <lzma_stream_encoder_mt_memusage@plt>
  403bd8:	cmn	x0, #0x1
  403bdc:	b.eq	403da0 <ferror@plt+0x12f0>  // b.none
  403be0:	mov	x20, x0
  403be4:	cmp	x0, x19
  403be8:	b.ls	403c00 <ferror@plt+0x1150>  // b.plast
  403bec:	str	w23, [x22, #924]
  403bf0:	sub	w23, w23, #0x1
  403bf4:	cmn	w23, #0x1
  403bf8:	b.ne	403bd0 <ferror@plt+0x1120>  // b.any
  403bfc:	b	403cf4 <ferror@plt+0x1244>
  403c00:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403c04:	add	x1, x1, #0xee7
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	mov	x0, xzr
  403c10:	bl	402960 <dcgettext@plt>
  403c14:	mov	x21, x0
  403c18:	bl	40579c <ferror@plt+0x2cec>
  403c1c:	mov	w0, w0
  403c20:	mov	w1, wzr
  403c24:	bl	408bc4 <ferror@plt+0x6114>
  403c28:	ldr	w8, [x22, #924]
  403c2c:	mov	x22, x0
  403c30:	mov	w1, #0x1                   	// #1
  403c34:	mov	x0, x8
  403c38:	bl	408bc4 <ferror@plt+0x6114>
  403c3c:	mov	x23, x0
  403c40:	mov	x0, x19
  403c44:	bl	408bb4 <ferror@plt+0x6104>
  403c48:	mov	w1, #0x2                   	// #2
  403c4c:	bl	408bc4 <ferror@plt+0x6114>
  403c50:	mov	x4, x0
  403c54:	mov	w0, #0x2                   	// #2
  403c58:	mov	x1, x21
  403c5c:	mov	x2, x22
  403c60:	mov	x3, x23
  403c64:	bl	406db4 <ferror@plt+0x4304>
  403c68:	cmp	x20, x19
  403c6c:	b.ls	403cfc <ferror@plt+0x124c>  // b.plast
  403c70:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403c74:	mov	x8, #0x1                   	// #1
  403c78:	add	x22, x22, #0x4b8
  403c7c:	movk	x8, #0x4000, lsl #48
  403c80:	ldr	x9, [x22]
  403c84:	cmp	x9, #0x21
  403c88:	b.eq	403ca8 <ferror@plt+0x11f8>  // b.none
  403c8c:	cmp	x9, x8
  403c90:	b.eq	403ca8 <ferror@plt+0x11f8>  // b.none
  403c94:	cmn	x9, #0x1
  403c98:	b.eq	403cf4 <ferror@plt+0x1244>  // b.none
  403c9c:	ldr	x9, [x22, #16]!
  403ca0:	cmp	x9, #0x21
  403ca4:	b.ne	403c8c <ferror@plt+0x11dc>  // b.any
  403ca8:	ldr	x23, [x22, #8]
  403cac:	ldr	w24, [x23]
  403cb0:	ands	w8, w24, #0xfff00000
  403cb4:	str	w8, [x23]
  403cb8:	b.eq	403cf4 <ferror@plt+0x1244>  // b.none
  403cbc:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403cc0:	sub	w25, w8, #0x100, lsl #12
  403cc4:	add	x21, x21, #0x4b8
  403cc8:	mov	x0, x21
  403ccc:	bl	402a50 <lzma_raw_encoder_memusage@plt>
  403cd0:	cmn	x0, #0x1
  403cd4:	b.eq	403da0 <ferror@plt+0x12f0>  // b.none
  403cd8:	mov	x20, x0
  403cdc:	cmp	x0, x19
  403ce0:	b.ls	403d14 <ferror@plt+0x1264>  // b.plast
  403ce4:	str	w25, [x23]
  403ce8:	sub	w25, w25, #0x100, lsl #12
  403cec:	cmn	w25, #0x100, lsl #12
  403cf0:	b.ne	403cc8 <ferror@plt+0x1218>  // b.any
  403cf4:	mov	x0, x20
  403cf8:	bl	403dec <ferror@plt+0x133c>
  403cfc:	ldp	x20, x19, [sp, #64]
  403d00:	ldp	x22, x21, [sp, #48]
  403d04:	ldp	x24, x23, [sp, #32]
  403d08:	ldr	x25, [sp, #16]
  403d0c:	ldp	x29, x30, [sp], #80
  403d10:	ret
  403d14:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403d18:	add	x1, x1, #0xf43
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	mov	x0, xzr
  403d24:	bl	402960 <dcgettext@plt>
  403d28:	ldr	x8, [x22]
  403d2c:	mov	x20, x0
  403d30:	mov	w9, #0x31                  	// #49
  403d34:	lsr	x0, x24, #20
  403d38:	cmp	x8, #0x21
  403d3c:	mov	w1, wzr
  403d40:	cinc	w21, w9, eq  // eq = none
  403d44:	bl	408bc4 <ferror@plt+0x6114>
  403d48:	ldr	w8, [x23]
  403d4c:	mov	x22, x0
  403d50:	mov	w1, #0x1                   	// #1
  403d54:	lsr	x0, x8, #20
  403d58:	bl	408bc4 <ferror@plt+0x6114>
  403d5c:	mov	x23, x0
  403d60:	mov	x0, x19
  403d64:	bl	408bb4 <ferror@plt+0x6104>
  403d68:	mov	w1, #0x2                   	// #2
  403d6c:	bl	408bc4 <ferror@plt+0x6114>
  403d70:	mov	x1, x20
  403d74:	mov	w2, w21
  403d78:	mov	x3, x22
  403d7c:	mov	x4, x23
  403d80:	ldp	x20, x19, [sp, #64]
  403d84:	ldp	x22, x21, [sp, #48]
  403d88:	ldp	x24, x23, [sp, #32]
  403d8c:	ldr	x25, [sp, #16]
  403d90:	mov	x5, x0
  403d94:	mov	w0, #0x2                   	// #2
  403d98:	ldp	x29, x30, [sp], #80
  403d9c:	b	406db4 <ferror@plt+0x4304>
  403da0:	bl	407058 <ferror@plt+0x45a8>
  403da4:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403da8:	add	x1, x1, #0xde2
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	mov	x0, xzr
  403db4:	bl	402960 <dcgettext@plt>
  403db8:	bl	406fd8 <ferror@plt+0x4528>
  403dbc:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403dc0:	add	x1, x1, #0xe92
  403dc4:	mov	w2, #0x5                   	// #5
  403dc8:	mov	x0, xzr
  403dcc:	bl	402960 <dcgettext@plt>
  403dd0:	bl	406fd8 <ferror@plt+0x4528>
  403dd4:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403dd8:	add	x1, x1, #0xdb2
  403ddc:	mov	w2, #0x5                   	// #5
  403de0:	mov	x0, xzr
  403de4:	bl	402960 <dcgettext@plt>
  403de8:	bl	406fd8 <ferror@plt+0x4528>
  403dec:	stp	x29, x30, [sp, #-32]!
  403df0:	adrp	x1, 40b000 <ferror@plt+0x8550>
  403df4:	str	x19, [sp, #16]
  403df8:	mov	x19, x0
  403dfc:	add	x1, x1, #0xfa8
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	mov	x0, xzr
  403e08:	mov	x29, sp
  403e0c:	bl	402960 <dcgettext@plt>
  403e10:	mov	x1, x0
  403e14:	mov	w0, #0x1                   	// #1
  403e18:	bl	406db4 <ferror@plt+0x4304>
  403e1c:	mov	w0, #0x1                   	// #1
  403e20:	mov	x1, x19
  403e24:	bl	407144 <ferror@plt+0x4694>
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	mov	w1, #0x1                   	// #1
  403e30:	mov	w2, wzr
  403e34:	bl	4090ac <ferror@plt+0x65fc>
  403e38:	sub	sp, sp, #0x80
  403e3c:	stp	x29, x30, [sp, #32]
  403e40:	stp	x28, x27, [sp, #48]
  403e44:	stp	x26, x25, [sp, #64]
  403e48:	stp	x24, x23, [sp, #80]
  403e4c:	stp	x22, x21, [sp, #96]
  403e50:	stp	x20, x19, [sp, #112]
  403e54:	add	x29, sp, #0x20
  403e58:	mov	x19, x0
  403e5c:	bl	405f38 <ferror@plt+0x3488>
  403e60:	mov	x0, x19
  403e64:	bl	404774 <ferror@plt+0x1cc4>
  403e68:	cbz	x0, 403f60 <ferror@plt+0x14b0>
  403e6c:	adrp	x27, 41f000 <ferror@plt+0x1c550>
  403e70:	ldr	w8, [x27, #1160]
  403e74:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403e78:	mov	x19, x0
  403e7c:	add	x20, x20, #0x578
  403e80:	cbz	w8, 403f80 <ferror@plt+0x14d0>
  403e84:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  403e88:	add	x21, x21, #0x4a8
  403e8c:	mov	w2, #0x2000                	// #8192
  403e90:	mov	x0, x19
  403e94:	mov	x1, x21
  403e98:	str	x21, [x20]
  403e9c:	bl	405244 <ferror@plt+0x2794>
  403ea0:	cmn	x0, #0x1
  403ea4:	str	x0, [x20, #8]
  403ea8:	b.eq	404250 <ferror@plt+0x17a0>  // b.none
  403eac:	ldr	w8, [x27, #1160]
  403eb0:	cbz	w8, 403f84 <ferror@plt+0x14d4>
  403eb4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403eb8:	ldrb	w12, [x8, #1156]
  403ebc:	adrp	x11, 41f000 <ferror@plt+0x1c550>
  403ec0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403ec4:	ldrb	w11, [x11, #1168]
  403ec8:	ldr	w8, [x8, #1164]
  403ecc:	mov	w9, #0x10                  	// #16
  403ed0:	mov	w10, #0x2                   	// #2
  403ed4:	cmp	w12, #0x0
  403ed8:	csel	w9, w10, w9, eq  // eq = none
  403edc:	cmp	w11, #0x0
  403ee0:	orr	w10, w9, #0x8
  403ee4:	csel	w22, w10, w9, eq  // eq = none
  403ee8:	cmp	w8, #0x3
  403eec:	b.hi	40406c <ferror@plt+0x15bc>  // b.pmore
  403ef0:	adrp	x9, 40b000 <ferror@plt+0x8550>
  403ef4:	add	x9, x9, #0xd16
  403ef8:	adr	x10, 403f08 <ferror@plt+0x1458>
  403efc:	ldrb	w11, [x9, x8]
  403f00:	add	x10, x10, x11, lsl #2
  403f04:	br	x10
  403f08:	cmp	x0, #0x6
  403f0c:	b.cc	403f34 <ferror@plt+0x1484>  // b.lo, b.ul, b.last
  403f10:	ldr	w8, [x21]
  403f14:	ldrh	w9, [x21, #4]
  403f18:	mov	w10, #0x37fd                	// #14333
  403f1c:	movk	w10, #0x587a, lsl #16
  403f20:	mov	w11, #0x5a                  	// #90
  403f24:	eor	w8, w8, w10
  403f28:	eor	w9, w9, w11
  403f2c:	orr	w8, w8, w9
  403f30:	cbz	w8, 4041cc <ferror@plt+0x171c>
  403f34:	bl	404574 <ferror@plt+0x1ac4>
  403f38:	tbz	w0, #0, 40406c <ferror@plt+0x15bc>
  403f3c:	mov	w0, #0x1                   	// #1
  403f40:	bl	405800 <ferror@plt+0x2d50>
  403f44:	mov	x1, x0
  403f48:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403f4c:	add	x0, x0, #0x578
  403f50:	bl	402800 <lzma_alone_decoder@plt>
  403f54:	mov	w21, w0
  403f58:	cbnz	w0, 404208 <ferror@plt+0x1758>
  403f5c:	b	4041f0 <ferror@plt+0x1740>
  403f60:	ldp	x20, x19, [sp, #112]
  403f64:	ldp	x22, x21, [sp, #96]
  403f68:	ldp	x24, x23, [sp, #80]
  403f6c:	ldp	x26, x25, [sp, #64]
  403f70:	ldp	x28, x27, [sp, #48]
  403f74:	ldp	x29, x30, [sp, #32]
  403f78:	add	sp, sp, #0x80
  403f7c:	ret
  403f80:	stp	xzr, xzr, [x20]
  403f84:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  403f88:	ldr	w8, [x8, #1164]
  403f8c:	cmp	w8, #0x3
  403f90:	b.eq	403fd0 <ferror@plt+0x1520>  // b.none
  403f94:	cmp	w8, #0x2
  403f98:	b.eq	403ff8 <ferror@plt+0x1548>  // b.none
  403f9c:	cmp	w8, #0x1
  403fa0:	b.ne	404014 <ferror@plt+0x1564>  // b.any
  403fa4:	bl	40579c <ferror@plt+0x2cec>
  403fa8:	cmp	w0, #0x2
  403fac:	b.cc	40401c <ferror@plt+0x156c>  // b.lo, b.ul, b.last
  403fb0:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403fb4:	adrp	x1, 41f000 <ferror@plt+0x1c550>
  403fb8:	add	x0, x0, #0x578
  403fbc:	add	x1, x1, #0x398
  403fc0:	bl	402890 <lzma_stream_encoder_mt@plt>
  403fc4:	mov	w21, w0
  403fc8:	cbnz	w0, 404208 <ferror@plt+0x1758>
  403fcc:	b	403fe8 <ferror@plt+0x1538>
  403fd0:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403fd4:	add	x1, x1, #0x4b8
  403fd8:	add	x0, x1, #0xc0
  403fdc:	bl	402640 <lzma_raw_encoder@plt>
  403fe0:	mov	w21, w0
  403fe4:	cbnz	w0, 404208 <ferror@plt+0x1758>
  403fe8:	adrp	x28, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403fec:	ldr	w8, [x28, #2176]
  403ff0:	cbnz	w8, 404250 <ferror@plt+0x17a0>
  403ff4:	b	4040a4 <ferror@plt+0x15f4>
  403ff8:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  403ffc:	add	x0, x0, #0x4c0
  404000:	ldr	x1, [x0], #184
  404004:	bl	4028a0 <lzma_alone_encoder@plt>
  404008:	mov	w21, w0
  40400c:	cbnz	w0, 404208 <ferror@plt+0x1758>
  404010:	b	403fe8 <ferror@plt+0x1538>
  404014:	mov	w21, #0xb                   	// #11
  404018:	b	404208 <ferror@plt+0x1758>
  40401c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404020:	add	x8, x8, #0x4ac
  404024:	mov	x1, x8
  404028:	ldr	w2, [x1], #12
  40402c:	add	x0, x8, #0xcc
  404030:	bl	4029b0 <lzma_stream_encoder@plt>
  404034:	mov	w21, w0
  404038:	cbnz	w0, 404208 <ferror@plt+0x1758>
  40403c:	b	403fe8 <ferror@plt+0x1538>
  404040:	cmp	x0, #0x6
  404044:	b.cc	40406c <ferror@plt+0x15bc>  // b.lo, b.ul, b.last
  404048:	ldr	w8, [x21]
  40404c:	ldrh	w9, [x21, #4]
  404050:	mov	w10, #0x37fd                	// #14333
  404054:	movk	w10, #0x587a, lsl #16
  404058:	mov	w11, #0x5a                  	// #90
  40405c:	eor	w8, w8, w10
  404060:	eor	w9, w9, w11
  404064:	orr	w8, w8, w9
  404068:	cbz	w8, 4041cc <ferror@plt+0x171c>
  40406c:	ldr	w8, [x27, #1160]
  404070:	mov	w21, #0x7                   	// #7
  404074:	cmp	w8, #0x1
  404078:	b.ne	404208 <ferror@plt+0x1758>  // b.any
  40407c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404080:	ldrb	w8, [x8, #1140]
  404084:	cbz	w8, 404208 <ferror@plt+0x1758>
  404088:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40408c:	ldrb	w8, [x8, #1144]
  404090:	cbz	w8, 404208 <ferror@plt+0x1758>
  404094:	mov	w21, #0x1                   	// #1
  404098:	adrp	x28, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40409c:	ldr	w8, [x28, #2176]
  4040a0:	cbnz	w8, 404250 <ferror@plt+0x17a0>
  4040a4:	ldr	w8, [x27, #1160]
  4040a8:	cmp	w8, #0x2
  4040ac:	b.eq	4040bc <ferror@plt+0x160c>  // b.none
  4040b0:	mov	x0, x19
  4040b4:	bl	404ab0 <ferror@plt+0x2000>
  4040b8:	tbnz	w0, #0, 404250 <ferror@plt+0x17a0>
  4040bc:	bl	407a54 <ferror@plt+0x4fa4>
  4040c0:	ldr	x8, [x19, #88]
  4040c4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4040c8:	add	x20, x20, #0x578
  4040cc:	mov	x0, x20
  4040d0:	bic	x1, x8, x8, asr #63
  4040d4:	bl	406078 <ferror@plt+0x35c8>
  4040d8:	cbz	w21, 404164 <ferror@plt+0x16b4>
  4040dc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4040e0:	ldr	x2, [x8, #1408]
  4040e4:	adrp	x20, 41f000 <ferror@plt+0x1c550>
  4040e8:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4040ec:	add	x20, x20, #0x4a8
  4040f0:	add	x21, x21, #0x580
  4040f4:	cbz	x2, 40456c <ferror@plt+0x1abc>
  4040f8:	ldr	w8, [x28, #2176]
  4040fc:	cbnz	w8, 4042a0 <ferror@plt+0x17f0>
  404100:	mov	x0, x19
  404104:	mov	x1, x20
  404108:	bl	40557c <ferror@plt+0x2acc>
  40410c:	tbnz	w0, #0, 4042a0 <ferror@plt+0x17f0>
  404110:	ldp	x8, x9, [x21]
  404114:	add	x8, x9, x8
  404118:	str	x8, [x21, #8]
  40411c:	str	x8, [x21, #32]
  404120:	bl	4060d0 <ferror@plt+0x3620>
  404124:	mov	w2, #0x2000                	// #8192
  404128:	mov	x0, x19
  40412c:	mov	x1, x20
  404130:	bl	405244 <ferror@plt+0x2794>
  404134:	mov	x2, x0
  404138:	cmn	x0, #0x1
  40413c:	str	x0, [x21]
  404140:	b.ne	4040f4 <ferror@plt+0x1644>  // b.any
  404144:	b	4042a0 <ferror@plt+0x17f0>
  404148:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40414c:	add	x1, x1, #0x4b8
  404150:	add	x0, x1, #0xc0
  404154:	bl	402870 <lzma_raw_decoder@plt>
  404158:	mov	w21, w0
  40415c:	cbnz	w0, 404208 <ferror@plt+0x1758>
  404160:	b	403fe8 <ferror@plt+0x1538>
  404164:	ldrb	w8, [x19, #24]
  404168:	ldr	w9, [x27, #1160]
  40416c:	mov	w10, #0x3                   	// #3
  404170:	mov	x11, xzr
  404174:	cmp	w8, #0x0
  404178:	csel	w25, wzr, w10, eq  // eq = none
  40417c:	mov	x22, #0xffffffffffffffff    	// #-1
  404180:	cbnz	w9, 404280 <ferror@plt+0x17d0>
  404184:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404188:	ldr	w8, [x8, #1164]
  40418c:	cmp	w8, #0x1
  404190:	b.ne	404280 <ferror@plt+0x17d0>  // b.any
  404194:	bl	40579c <ferror@plt+0x2cec>
  404198:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40419c:	ldr	x9, [x8, #1176]
  4041a0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4041a4:	ldr	x8, [x8, #1184]
  4041a8:	cmp	x9, #0x0
  4041ac:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4041b0:	csinv	x22, x9, xzr, eq  // eq = none
  4041b4:	cbz	x8, 40427c <ferror@plt+0x17cc>
  4041b8:	ldr	x8, [x8]
  4041bc:	subs	x9, x8, x22
  4041c0:	csel	x22, x22, x8, hi  // hi = pmore
  4041c4:	csel	x11, xzr, x9, cc  // cc = lo, ul, last
  4041c8:	b	404280 <ferror@plt+0x17d0>
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	bl	405800 <ferror@plt+0x2d50>
  4041d4:	mov	x1, x0
  4041d8:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4041dc:	add	x0, x0, #0x578
  4041e0:	mov	w2, w22
  4041e4:	bl	4027e0 <lzma_stream_decoder@plt>
  4041e8:	mov	w21, w0
  4041ec:	cbnz	w0, 404208 <ferror@plt+0x1758>
  4041f0:	mov	x0, x20
  4041f4:	mov	w1, wzr
  4041f8:	stp	xzr, xzr, [x20, #24]
  4041fc:	bl	4024c0 <lzma_code@plt>
  404200:	mov	w21, w0
  404204:	cbz	w0, 403fe8 <ferror@plt+0x1538>
  404208:	ldr	x20, [x19]
  40420c:	mov	w0, w21
  404210:	bl	407078 <ferror@plt+0x45c8>
  404214:	mov	x2, x0
  404218:	adrp	x0, 40b000 <ferror@plt+0x8550>
  40421c:	add	x0, x0, #0xc8c
  404220:	mov	x1, x20
  404224:	bl	406f50 <ferror@plt+0x44a0>
  404228:	cmp	w21, #0x6
  40422c:	b.ne	404250 <ferror@plt+0x17a0>  // b.any
  404230:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404234:	add	x0, x0, #0x578
  404238:	bl	402610 <lzma_memusage@plt>
  40423c:	mov	x1, x0
  404240:	mov	w0, #0x1                   	// #1
  404244:	bl	407144 <ferror@plt+0x4694>
  404248:	mov	w20, wzr
  40424c:	b	404254 <ferror@plt+0x17a4>
  404250:	mov	w20, wzr
  404254:	mov	x0, x19
  404258:	mov	w1, w20
  40425c:	ldp	x20, x19, [sp, #112]
  404260:	ldp	x22, x21, [sp, #96]
  404264:	ldp	x24, x23, [sp, #80]
  404268:	ldp	x26, x25, [sp, #64]
  40426c:	ldp	x28, x27, [sp, #48]
  404270:	ldp	x29, x30, [sp, #32]
  404274:	add	sp, sp, #0x80
  404278:	b	404d48 <ferror@plt+0x2298>
  40427c:	mov	x11, xzr
  404280:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404284:	adrp	x26, 421000 <stdin@@GLIBC_2.17+0x1b98>
  404288:	add	x23, x23, #0x590
  40428c:	add	x26, x26, #0x4a8
  404290:	mov	w8, #0x2000                	// #8192
  404294:	stp	x26, x8, [x23]
  404298:	ldr	w8, [x28, #2176]
  40429c:	cbz	w8, 4042b0 <ferror@plt+0x1800>
  4042a0:	mov	w20, wzr
  4042a4:	mov	w0, w20
  4042a8:	bl	4067c4 <ferror@plt+0x3d14>
  4042ac:	b	404254 <ferror@plt+0x17a4>
  4042b0:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4042b4:	mov	w21, #0x2000                	// #8192
  4042b8:	stp	xzr, x11, [sp, #8]
  4042bc:	b	4042ec <ferror@plt+0x183c>
  4042c0:	ldur	w25, [x29, #-4]
  4042c4:	cmp	w21, #0x3
  4042c8:	mov	x23, x22
  4042cc:	mov	x22, x28
  4042d0:	mov	x28, x24
  4042d4:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4042d8:	mov	w21, #0x2000                	// #8192
  4042dc:	b.ne	4042a0 <ferror@plt+0x17f0>  // b.any
  4042e0:	bl	4060d0 <ferror@plt+0x3620>
  4042e4:	ldr	w8, [x28, #2176]
  4042e8:	cbnz	w8, 4042a0 <ferror@plt+0x17f0>
  4042ec:	cbnz	w25, 404350 <ferror@plt+0x18a0>
  4042f0:	ldr	x8, [x24, #1408]
  4042f4:	cbnz	x8, 404350 <ferror@plt+0x18a0>
  4042f8:	adrp	x1, 41f000 <ferror@plt+0x1c550>
  4042fc:	cmp	x22, #0x2, lsl #12
  404300:	add	x1, x1, #0x4a8
  404304:	csel	x2, x22, x21, cc  // cc = lo, ul, last
  404308:	mov	x0, x19
  40430c:	str	x1, [x20]
  404310:	bl	405244 <ferror@plt+0x2794>
  404314:	cmn	x0, #0x1
  404318:	str	x0, [x20, #8]
  40431c:	b.eq	4042a0 <ferror@plt+0x17f0>  // b.none
  404320:	ldrb	w8, [x19, #24]
  404324:	cbz	w8, 404330 <ferror@plt+0x1880>
  404328:	mov	w25, #0x3                   	// #3
  40432c:	b	404350 <ferror@plt+0x18a0>
  404330:	cmn	x22, #0x1
  404334:	b.eq	404340 <ferror@plt+0x1890>  // b.none
  404338:	subs	x22, x22, x0
  40433c:	b.eq	40434c <ferror@plt+0x189c>  // b.none
  404340:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404344:	ldrb	w25, [x8, #3105]
  404348:	b	404350 <ferror@plt+0x18a0>
  40434c:	mov	w25, #0x4                   	// #4
  404350:	mov	x0, x20
  404354:	mov	w1, w25
  404358:	stur	w25, [x29, #-4]
  40435c:	bl	4024c0 <lzma_code@plt>
  404360:	ldr	x8, [x20, #32]
  404364:	mov	w25, w0
  404368:	cbnz	x8, 404394 <ferror@plt+0x18e4>
  40436c:	ldr	w8, [x27, #1160]
  404370:	cmp	w8, #0x2
  404374:	b.eq	40438c <ferror@plt+0x18dc>  // b.none
  404378:	mov	w2, #0x2000                	// #8192
  40437c:	mov	x0, x19
  404380:	mov	x1, x26
  404384:	bl	40557c <ferror@plt+0x2acc>
  404388:	tbnz	w0, #0, 4042a0 <ferror@plt+0x17f0>
  40438c:	mov	w8, #0x2000                	// #8192
  404390:	stp	x26, x21, [x23]
  404394:	cmp	w25, #0x1
  404398:	b.ne	4043d4 <ferror@plt+0x1924>  // b.any
  40439c:	ldur	w9, [x29, #-4]
  4043a0:	cmp	w9, #0x4
  4043a4:	b.eq	4044c0 <ferror@plt+0x1a10>  // b.none
  4043a8:	cmp	w9, #0x1
  4043ac:	b.ne	4043d8 <ferror@plt+0x1928>  // b.any
  4043b0:	sub	x2, x21, x8
  4043b4:	mov	x0, x19
  4043b8:	mov	x1, x26
  4043bc:	bl	40557c <ferror@plt+0x2acc>
  4043c0:	tbnz	w0, #0, 4042a0 <ferror@plt+0x17f0>
  4043c4:	stp	x26, x21, [x23]
  4043c8:	bl	407b78 <ferror@plt+0x50c8>
  4043cc:	mov	w25, wzr
  4043d0:	b	4042e0 <ferror@plt+0x1830>
  4043d4:	cbz	w25, 4044b8 <ferror@plt+0x1a08>
  4043d8:	orr	w21, w25, #0x1
  4043dc:	mov	w10, #0x2000                	// #8192
  4043e0:	cmp	w21, #0x3
  4043e4:	b.eq	404408 <ferror@plt+0x1958>  // b.none
  4043e8:	ldr	w9, [x27, #1160]
  4043ec:	cmp	w9, #0x2
  4043f0:	b.eq	404408 <ferror@plt+0x1958>  // b.none
  4043f4:	sub	x2, x10, x8
  4043f8:	mov	x0, x19
  4043fc:	mov	x1, x26
  404400:	bl	40557c <ferror@plt+0x2acc>
  404404:	tbnz	w0, #0, 4042a0 <ferror@plt+0x17f0>
  404408:	cmp	w25, #0x1
  40440c:	b.ne	404454 <ferror@plt+0x19a4>  // b.any
  404410:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404414:	ldrb	w8, [x8, #1168]
  404418:	ldr	x1, [x24, #1408]
  40441c:	cbnz	w8, 404564 <ferror@plt+0x1ab4>
  404420:	cbnz	x1, 404450 <ferror@plt+0x19a0>
  404424:	ldrb	w8, [x19, #24]
  404428:	cbnz	w8, 40456c <ferror@plt+0x1abc>
  40442c:	adrp	x1, 41f000 <ferror@plt+0x1c550>
  404430:	mov	w2, #0x1                   	// #1
  404434:	mov	x0, x19
  404438:	add	x1, x1, #0x4a8
  40443c:	bl	405244 <ferror@plt+0x2794>
  404440:	cmn	x0, #0x1
  404444:	str	x0, [x24, #1408]
  404448:	b.eq	4042a0 <ferror@plt+0x17f0>  // b.none
  40444c:	cbz	x0, 40456c <ferror@plt+0x1abc>
  404450:	mov	w25, #0x9                   	// #9
  404454:	mov	x24, x28
  404458:	mov	x28, x22
  40445c:	mov	x22, x23
  404460:	mov	x23, x26
  404464:	ldr	x26, [x19]
  404468:	mov	w0, w25
  40446c:	bl	407078 <ferror@plt+0x45c8>
  404470:	mov	x2, x0
  404474:	adrp	x0, 40b000 <ferror@plt+0x8550>
  404478:	cmp	w21, #0x3
  40447c:	add	x0, x0, #0xc8c
  404480:	mov	x1, x26
  404484:	b.eq	404490 <ferror@plt+0x19e0>  // b.none
  404488:	bl	406f50 <ferror@plt+0x44a0>
  40448c:	b	404494 <ferror@plt+0x19e4>
  404490:	bl	406ec8 <ferror@plt+0x4418>
  404494:	cmp	w25, #0x6
  404498:	mov	x26, x23
  40449c:	b.ne	4042c0 <ferror@plt+0x1810>  // b.any
  4044a0:	mov	x0, x20
  4044a4:	bl	402610 <lzma_memusage@plt>
  4044a8:	mov	x1, x0
  4044ac:	mov	w0, #0x1                   	// #1
  4044b0:	bl	407144 <ferror@plt+0x4694>
  4044b4:	b	4042c0 <ferror@plt+0x1810>
  4044b8:	ldur	w25, [x29, #-4]
  4044bc:	b	4042e0 <ferror@plt+0x1830>
  4044c0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4044c4:	ldr	x8, [x8, #1184]
  4044c8:	cbz	x8, 4044f4 <ferror@plt+0x1a44>
  4044cc:	ldr	x9, [sp, #16]
  4044d0:	cbz	x9, 404504 <ferror@plt+0x1a54>
  4044d4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4044d8:	ldr	x8, [x8, #1176]
  4044dc:	mov	w25, wzr
  4044e0:	cmp	x9, x8
  4044e4:	csel	x22, x8, x9, hi  // hi = pmore
  4044e8:	sub	x9, x9, x22
  4044ec:	str	x9, [sp, #16]
  4044f0:	b	4042e0 <ferror@plt+0x1830>
  4044f4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4044f8:	ldr	x22, [x8, #1176]
  4044fc:	mov	w25, wzr
  404500:	b	4042e0 <ferror@plt+0x1830>
  404504:	ldr	x10, [sp, #8]
  404508:	add	x9, x10, #0x1
  40450c:	ldr	x9, [x8, x9, lsl #3]
  404510:	cmp	x9, #0x0
  404514:	cinc	x10, x10, ne  // ne = any
  404518:	ldr	x21, [x8, x10, lsl #3]
  40451c:	str	x10, [sp, #8]
  404520:	bl	40579c <ferror@plt+0x2cec>
  404524:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404528:	ldr	x8, [x8, #1176]
  40452c:	cmp	w0, #0x1
  404530:	cset	w9, eq  // eq = none
  404534:	mov	w25, wzr
  404538:	cmp	x8, #0x0
  40453c:	cset	w10, ne  // ne = any
  404540:	subs	x11, x21, x8
  404544:	and	w9, w9, w10
  404548:	cset	w10, hi  // hi = pmore
  40454c:	tst	w10, w9
  404550:	csel	x22, x8, x21, ne  // ne = any
  404554:	csel	x8, x11, xzr, ne  // ne = any
  404558:	mov	w21, #0x2000                	// #8192
  40455c:	str	x8, [sp, #16]
  404560:	b	4042e0 <ferror@plt+0x1830>
  404564:	mov	x0, x19
  404568:	bl	40522c <ferror@plt+0x277c>
  40456c:	mov	w20, #0x1                   	// #1
  404570:	b	4042a4 <ferror@plt+0x17f4>
  404574:	sub	sp, sp, #0x30
  404578:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40457c:	ldr	x8, [x8, #1408]
  404580:	stp	x29, x30, [sp, #16]
  404584:	str	x19, [sp, #32]
  404588:	add	x29, sp, #0x10
  40458c:	cmp	x8, #0xd
  404590:	b.cs	4045a8 <ferror@plt+0x1af8>  // b.hs, b.nlast
  404594:	mov	w0, wzr
  404598:	ldr	x19, [sp, #32]
  40459c:	ldp	x29, x30, [sp, #16]
  4045a0:	add	sp, sp, #0x30
  4045a4:	ret
  4045a8:	adrp	x8, 40b000 <ferror@plt+0x8550>
  4045ac:	add	x8, x8, #0xfe8
  4045b0:	ldr	q0, [x8]
  4045b4:	adrp	x2, 41f000 <ferror@plt+0x1c550>
  4045b8:	add	x2, x2, #0x4a8
  4045bc:	mov	x0, sp
  4045c0:	mov	w3, #0x5                   	// #5
  4045c4:	mov	x1, xzr
  4045c8:	str	q0, [sp]
  4045cc:	bl	402770 <lzma_properties_decode@plt>
  4045d0:	cbz	w0, 4045e8 <ferror@plt+0x1b38>
  4045d4:	mov	w0, wzr
  4045d8:	ldr	x19, [sp, #32]
  4045dc:	ldp	x29, x30, [sp, #16]
  4045e0:	add	sp, sp, #0x30
  4045e4:	ret
  4045e8:	ldr	x0, [sp, #8]
  4045ec:	ldr	w19, [x0]
  4045f0:	bl	402860 <free@plt>
  4045f4:	cmn	w19, #0x1
  4045f8:	b.eq	404628 <ferror@plt+0x1b78>  // b.none
  4045fc:	subs	w8, w19, #0x1
  404600:	mov	w0, wzr
  404604:	b.cc	404598 <ferror@plt+0x1ae8>  // b.lo, b.ul, b.last
  404608:	orr	w8, w8, w8, lsr #2
  40460c:	orr	w8, w8, w8, lsr #3
  404610:	orr	w8, w8, w8, lsr #4
  404614:	orr	w8, w8, w8, lsr #8
  404618:	orr	w8, w8, w8, lsr #16
  40461c:	add	w8, w8, #0x1
  404620:	cmp	w8, w19
  404624:	b.ne	404598 <ferror@plt+0x1ae8>  // b.any
  404628:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40462c:	add	x8, x8, #0x4ad
  404630:	ldr	x8, [x8]
  404634:	mov	x9, #0xffffffbfffffffff    	// #-274877906945
  404638:	add	x8, x8, x9
  40463c:	mov	x9, #0xfffffffffffffffd    	// #-3
  404640:	movk	x9, #0xffbf, lsl #32
  404644:	cmp	x8, x9
  404648:	cset	w0, hi  // hi = pmore
  40464c:	ldr	x19, [sp, #32]
  404650:	ldp	x29, x30, [sp, #16]
  404654:	add	sp, sp, #0x30
  404658:	ret
  40465c:	stp	x29, x30, [sp, #-32]!
  404660:	mov	w0, #0x1                   	// #1
  404664:	str	x19, [sp, #16]
  404668:	mov	x29, sp
  40466c:	bl	408fbc <ferror@plt+0x650c>
  404670:	bl	4024d0 <geteuid@plt>
  404674:	cmp	w0, #0x0
  404678:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40467c:	cset	w8, eq  // eq = none
  404680:	add	x0, x0, #0x600
  404684:	strb	w8, [x0], #12
  404688:	bl	402510 <pipe@plt>
  40468c:	cbnz	w0, 404704 <ferror@plt+0x1c54>
  404690:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404694:	ldr	w0, [x19, #1548]
  404698:	mov	w1, #0x3                   	// #3
  40469c:	bl	4028b0 <fcntl@plt>
  4046a0:	cmn	w0, #0x1
  4046a4:	b.eq	404704 <ferror@plt+0x1c54>  // b.none
  4046a8:	ldr	w8, [x19, #1548]
  4046ac:	orr	w2, w0, #0x800
  4046b0:	mov	w1, #0x4                   	// #4
  4046b4:	mov	w0, w8
  4046b8:	bl	4028b0 <fcntl@plt>
  4046bc:	cmn	w0, #0x1
  4046c0:	b.eq	404704 <ferror@plt+0x1c54>  // b.none
  4046c4:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4046c8:	ldr	w0, [x19, #1552]
  4046cc:	mov	w1, #0x3                   	// #3
  4046d0:	bl	4028b0 <fcntl@plt>
  4046d4:	cmn	w0, #0x1
  4046d8:	b.eq	404704 <ferror@plt+0x1c54>  // b.none
  4046dc:	ldr	w8, [x19, #1552]
  4046e0:	orr	w2, w0, #0x800
  4046e4:	mov	w1, #0x4                   	// #4
  4046e8:	mov	w0, w8
  4046ec:	bl	4028b0 <fcntl@plt>
  4046f0:	cmn	w0, #0x1
  4046f4:	b.eq	404704 <ferror@plt+0x1c54>  // b.none
  4046f8:	ldr	x19, [sp, #16]
  4046fc:	ldp	x29, x30, [sp], #32
  404700:	ret
  404704:	adrp	x1, 40b000 <ferror@plt+0x8550>
  404708:	add	x1, x1, #0xff8
  40470c:	mov	w2, #0x5                   	// #5
  404710:	mov	x0, xzr
  404714:	bl	402960 <dcgettext@plt>
  404718:	mov	x19, x0
  40471c:	bl	4029f0 <__errno_location@plt>
  404720:	ldr	w0, [x0]
  404724:	bl	402700 <strerror@plt>
  404728:	mov	x1, x0
  40472c:	mov	x0, x19
  404730:	bl	406fd8 <ferror@plt+0x4528>
  404734:	sub	sp, sp, #0x20
  404738:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40473c:	ldr	w0, [x8, #1552]
  404740:	stp	x29, x30, [sp, #16]
  404744:	add	x29, sp, #0x10
  404748:	sub	x1, x29, #0x4
  40474c:	mov	w2, #0x1                   	// #1
  404750:	sturb	wzr, [x29, #-4]
  404754:	bl	402760 <write@plt>
  404758:	ldp	x29, x30, [sp, #16]
  40475c:	add	sp, sp, #0x20
  404760:	ret
  404764:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404768:	mov	w9, #0x1                   	// #1
  40476c:	strb	w9, [x8, #1537]
  404770:	ret
  404774:	sub	sp, sp, #0xb0
  404778:	stp	x29, x30, [sp, #128]
  40477c:	stp	x22, x21, [sp, #144]
  404780:	stp	x20, x19, [sp, #160]
  404784:	add	x29, sp, #0x80
  404788:	mov	x19, x0
  40478c:	bl	408eec <ferror@plt+0x643c>
  404790:	tbnz	w0, #0, 404a18 <ferror@plt+0x1f68>
  404794:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404798:	add	x20, x20, #0x618
  40479c:	movi	v0.2d, #0xffffffffffffffff
  4047a0:	str	d0, [x20, #16]
  4047a4:	movi	v0.2d, #0x0
  4047a8:	stp	x19, xzr, [x20]
  4047ac:	strh	wzr, [x20, #24]
  4047b0:	stur	wzr, [x20, #26]
  4047b4:	strh	wzr, [x20, #30]
  4047b8:	stp	q0, q0, [x20, #32]
  4047bc:	stp	q0, q0, [x20, #64]
  4047c0:	stp	q0, q0, [x20, #96]
  4047c4:	stp	q0, q0, [x20, #128]
  4047c8:	stp	q0, q0, [x20, #160]
  4047cc:	stp	q0, q0, [x20, #192]
  4047d0:	stp	q0, q0, [x20, #224]
  4047d4:	stp	q0, q0, [x20, #256]
  4047d8:	str	xzr, [x20, #288]
  4047dc:	bl	4083ec <ferror@plt+0x593c>
  4047e0:	ldr	x0, [x20]
  4047e4:	adrp	x8, 40b000 <ferror@plt+0x8550>
  4047e8:	add	x8, x8, #0x3e4
  4047ec:	cmp	x0, x8
  4047f0:	b.eq	404874 <ferror@plt+0x1dc4>  // b.none
  4047f4:	adrp	x19, 41f000 <ferror@plt+0x1c550>
  4047f8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4047fc:	ldrb	w9, [x19, #1144]
  404800:	ldrb	w21, [x8, #1140]
  404804:	mov	w8, #0x8900                	// #35072
  404808:	and	w9, w9, #0x1
  40480c:	orr	w22, w9, w21
  404810:	cmp	w22, #0x0
  404814:	mov	w9, #0x900                 	// #2304
  404818:	csel	w1, w9, w8, ne  // ne = any
  40481c:	bl	402630 <open@plt>
  404820:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404824:	cmn	w0, #0x1
  404828:	str	w0, [x20, #1576]
  40482c:	b.eq	4048c8 <ferror@plt+0x1e18>  // b.none
  404830:	adrp	x2, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404834:	mov	w1, w0
  404838:	add	x2, x2, #0x640
  40483c:	mov	w0, wzr
  404840:	bl	402940 <__fxstat@plt>
  404844:	cbz	w0, 40498c <ferror@plt+0x1edc>
  404848:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40484c:	ldr	x19, [x8, #1560]
  404850:	bl	4029f0 <__errno_location@plt>
  404854:	ldr	w0, [x0]
  404858:	bl	402700 <strerror@plt>
  40485c:	mov	x2, x0
  404860:	adrp	x0, 40b000 <ferror@plt+0x8550>
  404864:	add	x0, x0, #0xc8c
  404868:	mov	x1, x19
  40486c:	bl	406f50 <ferror@plt+0x44a0>
  404870:	b	404a0c <ferror@plt+0x1f5c>
  404874:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404878:	add	x19, x19, #0x604
  40487c:	mov	w1, #0x3                   	// #3
  404880:	mov	w0, wzr
  404884:	str	wzr, [x19, #36]
  404888:	bl	4028b0 <fcntl@plt>
  40488c:	cmn	w0, #0x1
  404890:	str	w0, [x19]
  404894:	b.eq	4049ac <ferror@plt+0x1efc>  // b.none
  404898:	tbnz	w0, #11, 404958 <ferror@plt+0x1ea8>
  40489c:	orr	w2, w0, #0x800
  4048a0:	mov	w1, #0x4                   	// #4
  4048a4:	mov	w0, wzr
  4048a8:	bl	4028b0 <fcntl@plt>
  4048ac:	cmn	w0, #0x1
  4048b0:	b.eq	404958 <ferror@plt+0x1ea8>  // b.none
  4048b4:	mov	w0, wzr
  4048b8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4048bc:	mov	w9, #0x1                   	// #1
  4048c0:	strb	w9, [x8, #1538]
  4048c4:	b	40495c <ferror@plt+0x1eac>
  4048c8:	bl	4029f0 <__errno_location@plt>
  4048cc:	ldr	w19, [x0]
  4048d0:	cbnz	w22, 404930 <ferror@plt+0x1e80>
  4048d4:	cmp	w19, #0x28
  4048d8:	b.ne	404930 <ferror@plt+0x1e80>  // b.any
  4048dc:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4048e0:	ldr	x1, [x21, #1560]
  4048e4:	mov	x20, x0
  4048e8:	mov	x2, sp
  4048ec:	mov	w0, wzr
  4048f0:	bl	4028d0 <__lxstat@plt>
  4048f4:	ldr	w8, [sp, #16]
  4048f8:	mov	w9, #0x28                  	// #40
  4048fc:	str	w9, [x20]
  404900:	cbnz	w0, 404930 <ferror@plt+0x1e80>
  404904:	and	w8, w8, #0xf000
  404908:	cmp	w8, #0xa, lsl #12
  40490c:	b.ne	404930 <ferror@plt+0x1e80>  // b.any
  404910:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404914:	add	x1, x1, #0xd6
  404918:	mov	w2, #0x5                   	// #5
  40491c:	mov	x0, xzr
  404920:	bl	402960 <dcgettext@plt>
  404924:	ldr	x1, [x21, #1560]
  404928:	bl	406ec8 <ferror@plt+0x4418>
  40492c:	b	404a14 <ferror@plt+0x1f64>
  404930:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404934:	ldr	x20, [x8, #1560]
  404938:	mov	w0, w19
  40493c:	bl	402700 <strerror@plt>
  404940:	mov	x2, x0
  404944:	adrp	x0, 40b000 <ferror@plt+0x8550>
  404948:	add	x0, x0, #0xc8c
  40494c:	mov	x1, x20
  404950:	bl	406f50 <ferror@plt+0x44a0>
  404954:	b	404a14 <ferror@plt+0x1f64>
  404958:	mov	w0, wzr
  40495c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404960:	ldr	w8, [x8, #1160]
  404964:	mov	x1, xzr
  404968:	mov	x2, xzr
  40496c:	cmp	w8, #0x3
  404970:	mov	w8, #0x1                   	// #1
  404974:	cinc	w3, w8, ne  // ne = any
  404978:	bl	402790 <posix_fadvise@plt>
  40497c:	bl	408458 <ferror@plt+0x59a8>
  404980:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404984:	add	x0, x0, #0x618
  404988:	b	404a1c <ferror@plt+0x1f6c>
  40498c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404990:	ldr	w9, [x8, #1616]
  404994:	and	w8, w9, #0xf000
  404998:	cmp	w8, #0x4, lsl #12
  40499c:	b.ne	4049e0 <ferror@plt+0x1f30>  // b.any
  4049a0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4049a4:	add	x1, x1, #0xf7
  4049a8:	b	4049f4 <ferror@plt+0x1f44>
  4049ac:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4049b0:	add	x1, x1, #0x9a
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	bl	402960 <dcgettext@plt>
  4049c0:	mov	x19, x0
  4049c4:	bl	4029f0 <__errno_location@plt>
  4049c8:	ldr	w0, [x0]
  4049cc:	bl	402700 <strerror@plt>
  4049d0:	mov	x1, x0
  4049d4:	mov	x0, x19
  4049d8:	bl	406f50 <ferror@plt+0x44a0>
  4049dc:	b	404a14 <ferror@plt+0x1f64>
  4049e0:	cbnz	w21, 404a30 <ferror@plt+0x1f80>
  4049e4:	cmp	w8, #0x8, lsl #12
  4049e8:	b.eq	404a30 <ferror@plt+0x1f80>  // b.none
  4049ec:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4049f0:	add	x1, x1, #0x114
  4049f4:	mov	w2, #0x5                   	// #5
  4049f8:	mov	x0, xzr
  4049fc:	bl	402960 <dcgettext@plt>
  404a00:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404a04:	ldr	x1, [x8, #1560]
  404a08:	bl	406ec8 <ferror@plt+0x4418>
  404a0c:	ldr	w0, [x20, #1576]
  404a10:	bl	402710 <close@plt>
  404a14:	bl	408458 <ferror@plt+0x59a8>
  404a18:	mov	x0, xzr
  404a1c:	ldp	x20, x19, [sp, #160]
  404a20:	ldp	x22, x21, [sp, #144]
  404a24:	ldp	x29, x30, [sp, #128]
  404a28:	add	sp, sp, #0xb0
  404a2c:	ret
  404a30:	ldrb	w10, [x19, #1144]
  404a34:	orr	w10, w10, w21
  404a38:	cbz	w10, 404a70 <ferror@plt+0x1fc0>
  404a3c:	cmp	w8, #0x8, lsl #12
  404a40:	b.eq	404a68 <ferror@plt+0x1fb8>  // b.none
  404a44:	bl	408458 <ferror@plt+0x59a8>
  404a48:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404a4c:	add	x0, x0, #0x618
  404a50:	mov	w1, #0xffffffff            	// #-1
  404a54:	mov	w2, #0x1                   	// #1
  404a58:	bl	40535c <ferror@plt+0x28ac>
  404a5c:	mov	w19, w0
  404a60:	bl	4083ec <ferror@plt+0x593c>
  404a64:	cbnz	w19, 404a0c <ferror@plt+0x1f5c>
  404a68:	ldr	w0, [x20, #1576]
  404a6c:	b	40495c <ferror@plt+0x1eac>
  404a70:	tst	w9, #0xc00
  404a74:	b.eq	404a84 <ferror@plt+0x1fd4>  // b.none
  404a78:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404a7c:	add	x1, x1, #0x135
  404a80:	b	4049f4 <ferror@plt+0x1f44>
  404a84:	tbnz	w9, #9, 404aa4 <ferror@plt+0x1ff4>
  404a88:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404a8c:	ldr	w9, [x9, #1620]
  404a90:	cmp	w9, #0x2
  404a94:	b.cc	404a3c <ferror@plt+0x1f8c>  // b.lo, b.ul, b.last
  404a98:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404a9c:	add	x1, x1, #0x18b
  404aa0:	b	4049f4 <ferror@plt+0x1f44>
  404aa4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404aa8:	add	x1, x1, #0x165
  404aac:	b	4049f4 <ferror@plt+0x1f44>
  404ab0:	stp	x29, x30, [sp, #-48]!
  404ab4:	str	x21, [sp, #16]
  404ab8:	stp	x20, x19, [sp, #32]
  404abc:	mov	x29, sp
  404ac0:	mov	x19, x0
  404ac4:	bl	4083ec <ferror@plt+0x593c>
  404ac8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404acc:	ldrb	w8, [x8, #1140]
  404ad0:	cbz	w8, 404b30 <ferror@plt+0x2080>
  404ad4:	adrp	x8, 40c000 <ferror@plt+0x9550>
  404ad8:	add	x8, x8, #0x1c0
  404adc:	mov	w9, #0x1                   	// #1
  404ae0:	mov	w0, #0x1                   	// #1
  404ae4:	mov	w1, #0x3                   	// #3
  404ae8:	str	x8, [x19, #8]
  404aec:	str	w9, [x19, #20]
  404af0:	bl	4028b0 <fcntl@plt>
  404af4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404af8:	cmn	w0, #0x1
  404afc:	str	w0, [x8, #1544]
  404b00:	b.eq	404bac <ferror@plt+0x20fc>  // b.none
  404b04:	tbnz	w0, #11, 404b88 <ferror@plt+0x20d8>
  404b08:	orr	w2, w0, #0x800
  404b0c:	mov	w0, #0x1                   	// #1
  404b10:	mov	w1, #0x4                   	// #4
  404b14:	mov	w20, #0x1                   	// #1
  404b18:	bl	4028b0 <fcntl@plt>
  404b1c:	cmn	w0, #0x1
  404b20:	b.eq	404b88 <ferror@plt+0x20d8>  // b.none
  404b24:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404b28:	strb	w20, [x8, #1539]
  404b2c:	b	404b88 <ferror@plt+0x20d8>
  404b30:	ldr	w8, [x19, #16]
  404b34:	cbz	w8, 404ad4 <ferror@plt+0x2024>
  404b38:	ldr	x0, [x19]
  404b3c:	bl	40851c <ferror@plt+0x5a6c>
  404b40:	str	x0, [x19, #8]
  404b44:	cbz	x0, 404c4c <ferror@plt+0x219c>
  404b48:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404b4c:	ldrb	w8, [x8, #1144]
  404b50:	cbz	w8, 404b6c <ferror@plt+0x20bc>
  404b54:	bl	402a60 <unlink@plt>
  404b58:	cbz	w0, 404b6c <ferror@plt+0x20bc>
  404b5c:	bl	4029f0 <__errno_location@plt>
  404b60:	ldr	w8, [x0]
  404b64:	cmp	w8, #0x2
  404b68:	b.ne	404c78 <ferror@plt+0x21c8>  // b.any
  404b6c:	ldr	x0, [x19, #8]
  404b70:	mov	w1, #0x9c1                 	// #2497
  404b74:	mov	w2, #0x180                 	// #384
  404b78:	bl	402630 <open@plt>
  404b7c:	cmn	w0, #0x1
  404b80:	str	w0, [x19, #20]
  404b84:	b.eq	404c54 <ferror@plt+0x21a4>  // b.none
  404b88:	ldr	w1, [x19, #20]
  404b8c:	add	x21, x19, #0xa8
  404b90:	mov	w0, wzr
  404b94:	mov	x2, x21
  404b98:	bl	402940 <__fxstat@plt>
  404b9c:	cbz	w0, 404be4 <ferror@plt+0x2134>
  404ba0:	mov	w20, wzr
  404ba4:	stp	xzr, xzr, [x21]
  404ba8:	b	404d30 <ferror@plt+0x2280>
  404bac:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404bb0:	add	x1, x1, #0x1c9
  404bb4:	mov	w2, #0x5                   	// #5
  404bb8:	mov	x0, xzr
  404bbc:	bl	402960 <dcgettext@plt>
  404bc0:	mov	x19, x0
  404bc4:	bl	4029f0 <__errno_location@plt>
  404bc8:	ldr	w0, [x0]
  404bcc:	bl	402700 <strerror@plt>
  404bd0:	mov	x1, x0
  404bd4:	mov	x0, x19
  404bd8:	bl	406f50 <ferror@plt+0x44a0>
  404bdc:	mov	w20, #0x1                   	// #1
  404be0:	b	404d30 <ferror@plt+0x2280>
  404be4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  404be8:	ldr	w8, [x8, #1160]
  404bec:	mov	w20, wzr
  404bf0:	cmp	w8, #0x1
  404bf4:	b.ne	404d30 <ferror@plt+0x2280>  // b.any
  404bf8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404bfc:	ldrb	w8, [x8, #1537]
  404c00:	cbnz	w8, 404d30 <ferror@plt+0x2280>
  404c04:	ldr	w8, [x19, #20]
  404c08:	cmp	w8, #0x1
  404c0c:	b.ne	404d1c <ferror@plt+0x226c>  // b.any
  404c10:	ldr	w8, [x19, #184]
  404c14:	and	w8, w8, #0xf000
  404c18:	cmp	w8, #0x8, lsl #12
  404c1c:	b.ne	404d2c <ferror@plt+0x227c>  // b.any
  404c20:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404c24:	ldrb	w8, [x8, #1545]
  404c28:	tbnz	w8, #2, 404cc4 <ferror@plt+0x2214>
  404c2c:	mov	w0, #0x1                   	// #1
  404c30:	mov	w2, #0x1                   	// #1
  404c34:	mov	x1, xzr
  404c38:	bl	402550 <lseek@plt>
  404c3c:	ldr	x8, [x19, #216]
  404c40:	cmp	x0, x8
  404c44:	b.eq	404d1c <ferror@plt+0x226c>  // b.none
  404c48:	b	404d2c <ferror@plt+0x227c>
  404c4c:	mov	w20, #0x1                   	// #1
  404c50:	b	404d30 <ferror@plt+0x2280>
  404c54:	ldr	x20, [x19, #8]
  404c58:	bl	4029f0 <__errno_location@plt>
  404c5c:	ldr	w0, [x0]
  404c60:	bl	402700 <strerror@plt>
  404c64:	mov	x2, x0
  404c68:	adrp	x0, 40b000 <ferror@plt+0x8550>
  404c6c:	add	x0, x0, #0xc8c
  404c70:	mov	x1, x20
  404c74:	b	404cb0 <ferror@plt+0x2200>
  404c78:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404c7c:	mov	x20, x0
  404c80:	add	x1, x1, #0x206
  404c84:	mov	w2, #0x5                   	// #5
  404c88:	mov	x0, xzr
  404c8c:	bl	402960 <dcgettext@plt>
  404c90:	ldr	w8, [x20]
  404c94:	ldr	x21, [x19, #8]
  404c98:	mov	x20, x0
  404c9c:	mov	w0, w8
  404ca0:	bl	402700 <strerror@plt>
  404ca4:	mov	x2, x0
  404ca8:	mov	x0, x20
  404cac:	mov	x1, x21
  404cb0:	bl	406f50 <ferror@plt+0x44a0>
  404cb4:	ldr	x0, [x19, #8]
  404cb8:	bl	402860 <free@plt>
  404cbc:	mov	w20, #0x1                   	// #1
  404cc0:	b	404d30 <ferror@plt+0x2280>
  404cc4:	mov	w0, #0x1                   	// #1
  404cc8:	mov	w2, #0x2                   	// #2
  404ccc:	mov	x1, xzr
  404cd0:	bl	402550 <lseek@plt>
  404cd4:	cmn	x0, #0x1
  404cd8:	b.eq	404d2c <ferror@plt+0x227c>  // b.none
  404cdc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404ce0:	add	x8, x8, #0x603
  404ce4:	ldur	w9, [x8, #5]
  404ce8:	ldrb	w8, [x8]
  404cec:	mov	w0, #0x1                   	// #1
  404cf0:	mov	w1, #0x4                   	// #4
  404cf4:	and	w9, w9, #0xfffffbff
  404cf8:	orr	w10, w9, #0x800
  404cfc:	cmp	w8, #0x0
  404d00:	csel	w2, w10, w9, ne  // ne = any
  404d04:	mov	w20, #0x1                   	// #1
  404d08:	bl	4028b0 <fcntl@plt>
  404d0c:	cmn	w0, #0x1
  404d10:	b.eq	404d2c <ferror@plt+0x227c>  // b.none
  404d14:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404d18:	strb	w20, [x8, #1539]
  404d1c:	mov	w20, wzr
  404d20:	mov	w8, #0x1                   	// #1
  404d24:	strb	w8, [x19, #25]
  404d28:	b	404d30 <ferror@plt+0x2280>
  404d2c:	mov	w20, wzr
  404d30:	bl	408458 <ferror@plt+0x59a8>
  404d34:	mov	w0, w20
  404d38:	ldp	x20, x19, [sp, #32]
  404d3c:	ldr	x21, [sp, #16]
  404d40:	ldp	x29, x30, [sp], #48
  404d44:	ret
  404d48:	sub	sp, sp, #0x50
  404d4c:	stp	x20, x19, [sp, #64]
  404d50:	mov	x19, x0
  404d54:	stp	x29, x30, [sp, #32]
  404d58:	str	x21, [sp, #48]
  404d5c:	add	x29, sp, #0x20
  404d60:	tbz	w1, #0, 404f38 <ferror@plt+0x2488>
  404d64:	ldrb	w8, [x19, #25]
  404d68:	cbz	w8, 404db4 <ferror@plt+0x2304>
  404d6c:	ldr	x8, [x19, #32]
  404d70:	subs	x1, x8, #0x1
  404d74:	b.lt	404db4 <ferror@plt+0x2304>  // b.tstop
  404d78:	ldr	w0, [x19, #20]
  404d7c:	mov	w2, #0x1                   	// #1
  404d80:	bl	402550 <lseek@plt>
  404d84:	cmn	x0, #0x1
  404d88:	b.eq	404f00 <ferror@plt+0x2450>  // b.none
  404d8c:	mov	x1, sp
  404d90:	mov	w2, #0x1                   	// #1
  404d94:	mov	x0, x19
  404d98:	strb	wzr, [sp]
  404d9c:	bl	405124 <ferror@plt+0x2674>
  404da0:	mov	w20, w0
  404da4:	bl	4083ec <ferror@plt+0x593c>
  404da8:	mov	w21, wzr
  404dac:	tbz	w20, #0, 404db8 <ferror@plt+0x2308>
  404db0:	b	404eec <ferror@plt+0x243c>
  404db4:	bl	4083ec <ferror@plt+0x593c>
  404db8:	ldr	w0, [x19, #20]
  404dbc:	mov	w21, #0x1                   	// #1
  404dc0:	cmn	w0, #0x1
  404dc4:	b.eq	404eec <ferror@plt+0x243c>  // b.none
  404dc8:	cmp	w0, #0x1
  404dcc:	b.eq	404eec <ferror@plt+0x243c>  // b.none
  404dd0:	ldr	w1, [x19, #64]
  404dd4:	mov	w2, #0xffffffff            	// #-1
  404dd8:	bl	402a80 <fchown@plt>
  404ddc:	cbz	w0, 404e24 <ferror@plt+0x2374>
  404de0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404de4:	ldrb	w8, [x8, #1536]
  404de8:	cbz	w8, 404e24 <ferror@plt+0x2374>
  404dec:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404df0:	add	x1, x1, #0x21c
  404df4:	mov	w2, #0x5                   	// #5
  404df8:	mov	x0, xzr
  404dfc:	bl	402960 <dcgettext@plt>
  404e00:	ldr	x20, [x19, #8]
  404e04:	mov	x21, x0
  404e08:	bl	4029f0 <__errno_location@plt>
  404e0c:	ldr	w0, [x0]
  404e10:	bl	402700 <strerror@plt>
  404e14:	mov	x2, x0
  404e18:	mov	x0, x21
  404e1c:	mov	x1, x20
  404e20:	bl	406ec8 <ferror@plt+0x4418>
  404e24:	ldr	w0, [x19, #20]
  404e28:	ldr	w2, [x19, #68]
  404e2c:	mov	w1, #0xffffffff            	// #-1
  404e30:	bl	402a80 <fchown@plt>
  404e34:	cbz	w0, 40510c <ferror@plt+0x265c>
  404e38:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404e3c:	add	x1, x1, #0x23e
  404e40:	mov	w2, #0x5                   	// #5
  404e44:	mov	x0, xzr
  404e48:	bl	402960 <dcgettext@plt>
  404e4c:	ldr	x20, [x19, #8]
  404e50:	mov	x21, x0
  404e54:	bl	4029f0 <__errno_location@plt>
  404e58:	ldr	w0, [x0]
  404e5c:	bl	402700 <strerror@plt>
  404e60:	mov	x2, x0
  404e64:	mov	x0, x21
  404e68:	mov	x1, x20
  404e6c:	bl	406ec8 <ferror@plt+0x4418>
  404e70:	ldr	w8, [x19, #56]
  404e74:	and	w9, w8, w8, lsr #3
  404e78:	and	w1, w8, #0x1c0
  404e7c:	and	w8, w9, #0x7
  404e80:	bfxil	w1, w9, #0, #3
  404e84:	bfi	w1, w8, #3, #3
  404e88:	ldr	w0, [x19, #20]
  404e8c:	bl	4026b0 <fchmod@plt>
  404e90:	cbz	w0, 404ecc <ferror@plt+0x241c>
  404e94:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404e98:	add	x1, x1, #0x260
  404e9c:	mov	w2, #0x5                   	// #5
  404ea0:	mov	x0, xzr
  404ea4:	bl	402960 <dcgettext@plt>
  404ea8:	ldr	x20, [x19, #8]
  404eac:	mov	x21, x0
  404eb0:	bl	4029f0 <__errno_location@plt>
  404eb4:	ldr	w0, [x0]
  404eb8:	bl	402700 <strerror@plt>
  404ebc:	mov	x2, x0
  404ec0:	mov	x0, x21
  404ec4:	mov	x1, x20
  404ec8:	bl	406ec8 <ferror@plt+0x4418>
  404ecc:	ldp	x8, x9, [x19, #112]
  404ed0:	mov	x1, sp
  404ed4:	stp	x8, x9, [sp]
  404ed8:	ldp	x8, x10, [x19, #128]
  404edc:	stp	x8, x10, [sp, #16]
  404ee0:	ldr	w0, [x19, #20]
  404ee4:	bl	402670 <futimens@plt>
  404ee8:	mov	w21, #0x1                   	// #1
  404eec:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404ef0:	ldrb	w8, [x8, #1539]
  404ef4:	cmp	w8, #0x1
  404ef8:	b.eq	404f50 <ferror@plt+0x24a0>  // b.none
  404efc:	b	404f74 <ferror@plt+0x24c4>
  404f00:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404f04:	add	x1, x1, #0x12
  404f08:	mov	w2, #0x5                   	// #5
  404f0c:	mov	x0, xzr
  404f10:	bl	402960 <dcgettext@plt>
  404f14:	ldr	x20, [x19, #8]
  404f18:	mov	x21, x0
  404f1c:	bl	4029f0 <__errno_location@plt>
  404f20:	ldr	w0, [x0]
  404f24:	bl	402700 <strerror@plt>
  404f28:	mov	x2, x0
  404f2c:	mov	x0, x21
  404f30:	mov	x1, x20
  404f34:	bl	406f50 <ferror@plt+0x44a0>
  404f38:	bl	4083ec <ferror@plt+0x593c>
  404f3c:	mov	w21, wzr
  404f40:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404f44:	ldrb	w8, [x8, #1539]
  404f48:	cmp	w8, #0x1
  404f4c:	b.ne	404f74 <ferror@plt+0x24c4>  // b.any
  404f50:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404f54:	add	x8, x8, #0x603
  404f58:	ldur	w2, [x8, #5]
  404f5c:	mov	w0, #0x1                   	// #1
  404f60:	mov	w1, #0x4                   	// #4
  404f64:	strb	wzr, [x8]
  404f68:	bl	4028b0 <fcntl@plt>
  404f6c:	cmn	w0, #0x1
  404f70:	b.eq	404ff4 <ferror@plt+0x2544>  // b.none
  404f74:	ldr	w0, [x19, #20]
  404f78:	cmn	w0, #0x1
  404f7c:	b.eq	405028 <ferror@plt+0x2578>  // b.none
  404f80:	cmp	w0, #0x1
  404f84:	b.eq	405028 <ferror@plt+0x2578>  // b.none
  404f88:	bl	402710 <close@plt>
  404f8c:	cbz	w0, 405090 <ferror@plt+0x25e0>
  404f90:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404f94:	add	x1, x1, #0x2c1
  404f98:	mov	w2, #0x5                   	// #5
  404f9c:	mov	x0, xzr
  404fa0:	bl	402960 <dcgettext@plt>
  404fa4:	ldr	x20, [x19, #8]
  404fa8:	mov	x21, x0
  404fac:	bl	4029f0 <__errno_location@plt>
  404fb0:	ldr	w0, [x0]
  404fb4:	bl	402700 <strerror@plt>
  404fb8:	mov	x2, x0
  404fbc:	mov	x0, x21
  404fc0:	mov	x1, x20
  404fc4:	bl	406f50 <ferror@plt+0x44a0>
  404fc8:	ldr	x0, [x19, #8]
  404fcc:	add	x1, x19, #0xa8
  404fd0:	bl	405684 <ferror@plt+0x2bd4>
  404fd4:	ldr	x0, [x19, #8]
  404fd8:	bl	402860 <free@plt>
  404fdc:	mov	w21, wzr
  404fe0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  404fe4:	ldrb	w8, [x8, #1538]
  404fe8:	cmp	w8, #0x1
  404fec:	b.eq	405038 <ferror@plt+0x2588>  // b.none
  404ff0:	b	4050b8 <ferror@plt+0x2608>
  404ff4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  404ff8:	add	x1, x1, #0x288
  404ffc:	mov	w2, #0x5                   	// #5
  405000:	mov	x0, xzr
  405004:	bl	402960 <dcgettext@plt>
  405008:	mov	x20, x0
  40500c:	bl	4029f0 <__errno_location@plt>
  405010:	ldr	w0, [x0]
  405014:	bl	402700 <strerror@plt>
  405018:	mov	x1, x0
  40501c:	mov	x0, x20
  405020:	bl	406f50 <ferror@plt+0x44a0>
  405024:	mov	w21, wzr
  405028:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40502c:	ldrb	w8, [x8, #1538]
  405030:	cmp	w8, #0x1
  405034:	b.ne	4050b8 <ferror@plt+0x2608>  // b.any
  405038:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40503c:	add	x8, x8, #0x602
  405040:	ldur	w2, [x8, #2]
  405044:	mov	w1, #0x4                   	// #4
  405048:	mov	w0, wzr
  40504c:	strb	wzr, [x8]
  405050:	bl	4028b0 <fcntl@plt>
  405054:	cmn	w0, #0x1
  405058:	b.ne	4050b8 <ferror@plt+0x2608>  // b.any
  40505c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405060:	add	x1, x1, #0x311
  405064:	mov	w2, #0x5                   	// #5
  405068:	mov	x0, xzr
  40506c:	bl	402960 <dcgettext@plt>
  405070:	mov	x20, x0
  405074:	bl	4029f0 <__errno_location@plt>
  405078:	ldr	w0, [x0]
  40507c:	bl	402700 <strerror@plt>
  405080:	mov	x1, x0
  405084:	mov	x0, x20
  405088:	bl	406f50 <ferror@plt+0x44a0>
  40508c:	b	4050b8 <ferror@plt+0x2608>
  405090:	tbnz	w21, #0, 4050a0 <ferror@plt+0x25f0>
  405094:	ldr	x0, [x19, #8]
  405098:	add	x1, x19, #0xa8
  40509c:	bl	405684 <ferror@plt+0x2bd4>
  4050a0:	ldr	x0, [x19, #8]
  4050a4:	bl	402860 <free@plt>
  4050a8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4050ac:	ldrb	w8, [x8, #1538]
  4050b0:	cmp	w8, #0x1
  4050b4:	b.eq	405038 <ferror@plt+0x2588>  // b.none
  4050b8:	ldr	w0, [x19, #16]
  4050bc:	add	w8, w0, #0x1
  4050c0:	cmp	w8, #0x2
  4050c4:	b.cc	4050f4 <ferror@plt+0x2644>  // b.lo, b.ul, b.last
  4050c8:	bl	402710 <close@plt>
  4050cc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4050d0:	ldrb	w8, [x8, #1148]
  4050d4:	eor	w9, w21, #0x1
  4050d8:	cmp	w8, #0x0
  4050dc:	cset	w8, ne  // ne = any
  4050e0:	orr	w8, w9, w8
  4050e4:	tbnz	w8, #0, 4050f4 <ferror@plt+0x2644>
  4050e8:	ldr	x0, [x19], #40
  4050ec:	mov	x1, x19
  4050f0:	bl	405684 <ferror@plt+0x2bd4>
  4050f4:	bl	408458 <ferror@plt+0x59a8>
  4050f8:	ldp	x20, x19, [sp, #64]
  4050fc:	ldr	x21, [sp, #48]
  405100:	ldp	x29, x30, [sp, #32]
  405104:	add	sp, sp, #0x50
  405108:	ret
  40510c:	ldr	w8, [x19, #56]
  405110:	and	w1, w8, #0x1ff
  405114:	ldr	w0, [x19, #20]
  405118:	bl	4026b0 <fchmod@plt>
  40511c:	cbnz	w0, 404e94 <ferror@plt+0x23e4>
  405120:	b	404ecc <ferror@plt+0x241c>
  405124:	stp	x29, x30, [sp, #-64]!
  405128:	str	x23, [sp, #16]
  40512c:	stp	x22, x21, [sp, #32]
  405130:	stp	x20, x19, [sp, #48]
  405134:	mov	x29, sp
  405138:	cbz	x2, 4051cc <ferror@plt+0x271c>
  40513c:	mov	x20, x2
  405140:	mov	x21, x1
  405144:	mov	x19, x0
  405148:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40514c:	b	40515c <ferror@plt+0x26ac>
  405150:	subs	x20, x20, x0
  405154:	add	x21, x21, x0
  405158:	b.eq	4051cc <ferror@plt+0x271c>  // b.none
  40515c:	ldr	w0, [x19, #20]
  405160:	mov	x1, x21
  405164:	mov	x2, x20
  405168:	bl	402760 <write@plt>
  40516c:	cmn	x0, #0x1
  405170:	b.ne	405150 <ferror@plt+0x26a0>  // b.any
  405174:	bl	4029f0 <__errno_location@plt>
  405178:	mov	x22, x0
  40517c:	b	4051a0 <ferror@plt+0x26f0>
  405180:	ldr	w8, [x23, #2176]
  405184:	cbnz	w8, 405214 <ferror@plt+0x2764>
  405188:	ldr	w0, [x19, #20]
  40518c:	mov	x1, x21
  405190:	mov	x2, x20
  405194:	bl	402760 <write@plt>
  405198:	cmn	x0, #0x1
  40519c:	b.ne	405150 <ferror@plt+0x26a0>  // b.any
  4051a0:	ldr	w8, [x22]
  4051a4:	cmp	w8, #0x4
  4051a8:	b.eq	405180 <ferror@plt+0x26d0>  // b.none
  4051ac:	cmp	w8, #0xb
  4051b0:	b.ne	4051d4 <ferror@plt+0x2724>  // b.any
  4051b4:	mov	w1, #0xffffffff            	// #-1
  4051b8:	mov	x0, x19
  4051bc:	mov	w2, wzr
  4051c0:	bl	40535c <ferror@plt+0x28ac>
  4051c4:	cbz	w0, 405188 <ferror@plt+0x26d8>
  4051c8:	b	405214 <ferror@plt+0x2764>
  4051cc:	mov	w0, wzr
  4051d0:	b	405218 <ferror@plt+0x2768>
  4051d4:	cmp	w8, #0x20
  4051d8:	b.eq	405214 <ferror@plt+0x2764>  // b.none
  4051dc:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4051e0:	add	x1, x1, #0x35e
  4051e4:	mov	w2, #0x5                   	// #5
  4051e8:	mov	x0, xzr
  4051ec:	bl	402960 <dcgettext@plt>
  4051f0:	ldr	w8, [x22]
  4051f4:	ldr	x19, [x19, #8]
  4051f8:	mov	x20, x0
  4051fc:	mov	w0, w8
  405200:	bl	402700 <strerror@plt>
  405204:	mov	x2, x0
  405208:	mov	x0, x20
  40520c:	mov	x1, x19
  405210:	bl	406f50 <ferror@plt+0x44a0>
  405214:	mov	w0, #0x1                   	// #1
  405218:	ldp	x20, x19, [sp, #48]
  40521c:	ldp	x22, x21, [sp, #32]
  405220:	ldr	x23, [sp, #16]
  405224:	ldp	x29, x30, [sp], #64
  405228:	ret
  40522c:	cbz	x1, 405240 <ferror@plt+0x2790>
  405230:	ldr	w0, [x0, #16]
  405234:	neg	x1, x1
  405238:	mov	w2, #0x1                   	// #1
  40523c:	b	402550 <lseek@plt>
  405240:	ret
  405244:	stp	x29, x30, [sp, #-64]!
  405248:	stp	x20, x19, [sp, #48]
  40524c:	mov	x19, x2
  405250:	stp	x24, x23, [sp, #16]
  405254:	stp	x22, x21, [sp, #32]
  405258:	mov	x29, sp
  40525c:	cbz	x2, 4052f0 <ferror@plt+0x2840>
  405260:	mov	x22, x1
  405264:	mov	x20, x0
  405268:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40526c:	mov	x21, x19
  405270:	b	405278 <ferror@plt+0x27c8>
  405274:	cbz	x21, 4052f4 <ferror@plt+0x2844>
  405278:	ldr	w0, [x20, #16]
  40527c:	mov	x1, x22
  405280:	mov	x2, x21
  405284:	bl	4028e0 <read@plt>
  405288:	cmn	x0, #0x1
  40528c:	b.eq	4052a0 <ferror@plt+0x27f0>  // b.none
  405290:	cbz	x0, 4052fc <ferror@plt+0x284c>
  405294:	add	x22, x22, x0
  405298:	sub	x21, x21, x0
  40529c:	b	405274 <ferror@plt+0x27c4>
  4052a0:	bl	4029f0 <__errno_location@plt>
  4052a4:	ldr	w8, [x0]
  4052a8:	cmp	w8, #0xb
  4052ac:	b.eq	4052c4 <ferror@plt+0x2814>  // b.none
  4052b0:	cmp	w8, #0x4
  4052b4:	b.ne	405308 <ferror@plt+0x2858>  // b.any
  4052b8:	ldr	w8, [x24, #2176]
  4052bc:	cbz	w8, 405274 <ferror@plt+0x27c4>
  4052c0:	b	405344 <ferror@plt+0x2894>
  4052c4:	bl	407c10 <ferror@plt+0x5160>
  4052c8:	mov	w1, w0
  4052cc:	mov	w2, #0x1                   	// #1
  4052d0:	mov	x0, x20
  4052d4:	bl	40535c <ferror@plt+0x28ac>
  4052d8:	cbz	w0, 405274 <ferror@plt+0x27c4>
  4052dc:	cmp	w0, #0x1
  4052e0:	b.eq	405344 <ferror@plt+0x2894>  // b.none
  4052e4:	cmp	w0, #0x2
  4052e8:	b.eq	4052f4 <ferror@plt+0x2844>  // b.none
  4052ec:	bl	407058 <ferror@plt+0x45a8>
  4052f0:	mov	x21, xzr
  4052f4:	sub	x0, x19, x21
  4052f8:	b	405348 <ferror@plt+0x2898>
  4052fc:	mov	w8, #0x1                   	// #1
  405300:	strb	w8, [x20, #24]
  405304:	b	4052f4 <ferror@plt+0x2844>
  405308:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40530c:	mov	x23, x0
  405310:	add	x1, x1, #0x4d
  405314:	mov	w2, #0x5                   	// #5
  405318:	mov	x0, xzr
  40531c:	bl	402960 <dcgettext@plt>
  405320:	ldr	w8, [x23]
  405324:	ldr	x19, [x20]
  405328:	mov	x20, x0
  40532c:	mov	w0, w8
  405330:	bl	402700 <strerror@plt>
  405334:	mov	x2, x0
  405338:	mov	x0, x20
  40533c:	mov	x1, x19
  405340:	bl	406f50 <ferror@plt+0x44a0>
  405344:	mov	x0, #0xffffffffffffffff    	// #-1
  405348:	ldp	x20, x19, [sp, #48]
  40534c:	ldp	x22, x21, [sp, #32]
  405350:	ldp	x24, x23, [sp, #16]
  405354:	ldp	x29, x30, [sp], #64
  405358:	ret
  40535c:	sub	sp, sp, #0x50
  405360:	tst	w2, #0x1
  405364:	mov	w8, #0x14                  	// #20
  405368:	mov	w9, #0x10                  	// #16
  40536c:	stp	x29, x30, [sp, #16]
  405370:	stp	x22, x21, [sp, #48]
  405374:	stp	x20, x19, [sp, #64]
  405378:	csel	x8, x9, x8, ne  // ne = any
  40537c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405380:	ldr	w9, [x9, #1548]
  405384:	ldr	w8, [x0, x8]
  405388:	mov	w21, w1
  40538c:	mov	w10, #0x4                   	// #4
  405390:	mov	w20, w2
  405394:	mov	x19, x0
  405398:	csinc	w10, w10, wzr, eq  // eq = none
  40539c:	mov	w22, #0x1                   	// #1
  4053a0:	mov	x0, sp
  4053a4:	mov	w1, #0x2                   	// #2
  4053a8:	mov	w2, w21
  4053ac:	str	x23, [sp, #32]
  4053b0:	add	x29, sp, #0x10
  4053b4:	strh	w10, [sp, #4]
  4053b8:	str	w9, [sp, #8]
  4053bc:	str	w8, [sp]
  4053c0:	strh	w22, [sp, #12]
  4053c4:	bl	402650 <poll@plt>
  4053c8:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4053cc:	ldr	w8, [x23, #2176]
  4053d0:	cbnz	w8, 405488 <ferror@plt+0x29d8>
  4053d4:	b	4053f0 <ferror@plt+0x2940>
  4053d8:	mov	x0, sp
  4053dc:	mov	w1, #0x2                   	// #2
  4053e0:	mov	w2, w21
  4053e4:	bl	402650 <poll@plt>
  4053e8:	ldr	w8, [x23, #2176]
  4053ec:	cbnz	w8, 405468 <ferror@plt+0x29b8>
  4053f0:	cmn	w0, #0x1
  4053f4:	b.eq	405408 <ferror@plt+0x2958>  // b.none
  4053f8:	cbz	w0, 405470 <ferror@plt+0x29c0>
  4053fc:	ldrh	w8, [sp, #6]
  405400:	cbz	w8, 4053d8 <ferror@plt+0x2928>
  405404:	b	405484 <ferror@plt+0x29d4>
  405408:	bl	4029f0 <__errno_location@plt>
  40540c:	ldr	w8, [x0]
  405410:	cmp	w8, #0x4
  405414:	b.eq	4053d8 <ferror@plt+0x2928>  // b.none
  405418:	cmp	w8, #0xb
  40541c:	b.eq	4053d8 <ferror@plt+0x2928>  // b.none
  405420:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405424:	mov	x22, x0
  405428:	add	x1, x1, #0x348
  40542c:	mov	w2, #0x5                   	// #5
  405430:	mov	x0, xzr
  405434:	bl	402960 <dcgettext@plt>
  405438:	tst	w20, #0x1
  40543c:	mov	w8, #0x8                   	// #8
  405440:	csel	x8, xzr, x8, ne  // ne = any
  405444:	ldr	x19, [x19, x8]
  405448:	ldr	w8, [x22]
  40544c:	mov	x20, x0
  405450:	mov	w0, w8
  405454:	bl	402700 <strerror@plt>
  405458:	mov	x2, x0
  40545c:	mov	x0, x20
  405460:	mov	x1, x19
  405464:	bl	406f50 <ferror@plt+0x44a0>
  405468:	mov	w22, #0x1                   	// #1
  40546c:	b	405488 <ferror@plt+0x29d8>
  405470:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405474:	mov	w9, #0x1                   	// #1
  405478:	strb	w9, [x8, #3105]
  40547c:	mov	w22, #0x2                   	// #2
  405480:	b	405488 <ferror@plt+0x29d8>
  405484:	mov	w22, wzr
  405488:	mov	w0, w22
  40548c:	ldp	x20, x19, [sp, #64]
  405490:	ldp	x22, x21, [sp, #48]
  405494:	ldr	x23, [sp, #32]
  405498:	ldp	x29, x30, [sp, #16]
  40549c:	add	sp, sp, #0x50
  4054a0:	ret
  4054a4:	stp	x29, x30, [sp, #-48]!
  4054a8:	stp	x22, x21, [sp, #16]
  4054ac:	stp	x20, x19, [sp, #32]
  4054b0:	mov	x19, x0
  4054b4:	ldr	w0, [x0, #16]
  4054b8:	mov	x20, x2
  4054bc:	mov	x21, x1
  4054c0:	mov	x1, x3
  4054c4:	mov	w2, wzr
  4054c8:	mov	x29, sp
  4054cc:	mov	x22, x3
  4054d0:	bl	402550 <lseek@plt>
  4054d4:	cmp	x0, x22
  4054d8:	b.ne	405510 <ferror@plt+0x2a60>  // b.any
  4054dc:	mov	x0, x19
  4054e0:	mov	x1, x21
  4054e4:	mov	x2, x20
  4054e8:	bl	405244 <ferror@plt+0x2794>
  4054ec:	cmn	x0, #0x1
  4054f0:	b.eq	405568 <ferror@plt+0x2ab8>  // b.none
  4054f4:	cmp	x0, x20
  4054f8:	b.ne	40554c <ferror@plt+0x2a9c>  // b.any
  4054fc:	mov	w0, wzr
  405500:	ldp	x20, x19, [sp, #32]
  405504:	ldp	x22, x21, [sp, #16]
  405508:	ldp	x29, x30, [sp], #48
  40550c:	ret
  405510:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405514:	add	x1, x1, #0x60
  405518:	mov	w2, #0x5                   	// #5
  40551c:	mov	x0, xzr
  405520:	bl	402960 <dcgettext@plt>
  405524:	ldr	x19, [x19]
  405528:	mov	x20, x0
  40552c:	bl	4029f0 <__errno_location@plt>
  405530:	ldr	w0, [x0]
  405534:	bl	402700 <strerror@plt>
  405538:	mov	x2, x0
  40553c:	mov	x0, x20
  405540:	mov	x1, x19
  405544:	bl	406f50 <ferror@plt+0x44a0>
  405548:	b	405568 <ferror@plt+0x2ab8>
  40554c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405550:	add	x1, x1, #0x7f
  405554:	mov	w2, #0x5                   	// #5
  405558:	mov	x0, xzr
  40555c:	bl	402960 <dcgettext@plt>
  405560:	ldr	x1, [x19]
  405564:	bl	406f50 <ferror@plt+0x44a0>
  405568:	mov	w0, #0x1                   	// #1
  40556c:	ldp	x20, x19, [sp, #32]
  405570:	ldp	x22, x21, [sp, #16]
  405574:	ldp	x29, x30, [sp], #48
  405578:	ret
  40557c:	stp	x29, x30, [sp, #-48]!
  405580:	stp	x20, x19, [sp, #32]
  405584:	ldrb	w8, [x0, #25]
  405588:	str	x21, [sp, #16]
  40558c:	mov	x20, x2
  405590:	mov	x19, x0
  405594:	mov	x21, x1
  405598:	mov	x29, sp
  40559c:	cbz	w8, 405608 <ferror@plt+0x2b58>
  4055a0:	cbz	x20, 405624 <ferror@plt+0x2b74>
  4055a4:	cmp	x20, #0x2, lsl #12
  4055a8:	b.ne	4055e4 <ferror@plt+0x2b34>  // b.any
  4055ac:	mov	x8, xzr
  4055b0:	ldr	x9, [x21, x8]
  4055b4:	cbnz	x9, 4055e4 <ferror@plt+0x2b34>
  4055b8:	add	x8, x8, #0x8
  4055bc:	cmp	x8, #0x2, lsl #12
  4055c0:	b.ne	4055b0 <ferror@plt+0x2b00>  // b.any
  4055c4:	ldr	x8, [x19, #32]
  4055c8:	mov	w0, wzr
  4055cc:	add	x8, x8, #0x2, lsl #12
  4055d0:	str	x8, [x19, #32]
  4055d4:	ldp	x20, x19, [sp, #32]
  4055d8:	ldr	x21, [sp, #16]
  4055dc:	ldp	x29, x30, [sp], #48
  4055e0:	ret
  4055e4:	ldr	x1, [x19, #32]
  4055e8:	cmp	x1, #0x1
  4055ec:	b.lt	405608 <ferror@plt+0x2b58>  // b.tstop
  4055f0:	ldr	w0, [x19, #20]
  4055f4:	mov	w2, #0x1                   	// #1
  4055f8:	bl	402550 <lseek@plt>
  4055fc:	cmn	x0, #0x1
  405600:	b.eq	405638 <ferror@plt+0x2b88>  // b.none
  405604:	str	xzr, [x19, #32]
  405608:	mov	x0, x19
  40560c:	mov	x1, x21
  405610:	mov	x2, x20
  405614:	ldp	x20, x19, [sp, #32]
  405618:	ldr	x21, [sp, #16]
  40561c:	ldp	x29, x30, [sp], #48
  405620:	b	405124 <ferror@plt+0x2674>
  405624:	mov	w0, wzr
  405628:	ldp	x20, x19, [sp, #32]
  40562c:	ldr	x21, [sp, #16]
  405630:	ldp	x29, x30, [sp], #48
  405634:	ret
  405638:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40563c:	add	x1, x1, #0x12
  405640:	mov	w2, #0x5                   	// #5
  405644:	mov	x0, xzr
  405648:	bl	402960 <dcgettext@plt>
  40564c:	ldr	x19, [x19, #8]
  405650:	mov	x20, x0
  405654:	bl	4029f0 <__errno_location@plt>
  405658:	ldr	w0, [x0]
  40565c:	bl	402700 <strerror@plt>
  405660:	mov	x2, x0
  405664:	mov	x0, x20
  405668:	mov	x1, x19
  40566c:	bl	406f50 <ferror@plt+0x44a0>
  405670:	mov	w0, #0x1                   	// #1
  405674:	ldp	x20, x19, [sp, #32]
  405678:	ldr	x21, [sp, #16]
  40567c:	ldp	x29, x30, [sp], #48
  405680:	ret
  405684:	sub	sp, sp, #0xa0
  405688:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40568c:	ldrb	w8, [x8, #1144]
  405690:	stp	x20, x19, [sp, #144]
  405694:	mov	x19, x0
  405698:	mov	x20, x1
  40569c:	mov	x2, sp
  4056a0:	mov	w0, wzr
  4056a4:	mov	x1, x19
  4056a8:	stp	x29, x30, [sp, #128]
  4056ac:	add	x29, sp, #0x80
  4056b0:	cbz	w8, 4056c0 <ferror@plt+0x2c10>
  4056b4:	bl	402a20 <__xstat@plt>
  4056b8:	cbnz	w0, 405738 <ferror@plt+0x2c88>
  4056bc:	b	4056c8 <ferror@plt+0x2c18>
  4056c0:	bl	4028d0 <__lxstat@plt>
  4056c4:	cbnz	w0, 405738 <ferror@plt+0x2c88>
  4056c8:	ldr	x8, [sp]
  4056cc:	ldr	x9, [x20]
  4056d0:	cmp	x8, x9
  4056d4:	b.ne	405738 <ferror@plt+0x2c88>  // b.any
  4056d8:	ldr	x8, [sp, #8]
  4056dc:	ldr	x9, [x20, #8]
  4056e0:	cmp	x8, x9
  4056e4:	b.ne	405738 <ferror@plt+0x2c88>  // b.any
  4056e8:	mov	x0, x19
  4056ec:	bl	402a60 <unlink@plt>
  4056f0:	cbz	w0, 405728 <ferror@plt+0x2c78>
  4056f4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4056f8:	add	x1, x1, #0x206
  4056fc:	mov	w2, #0x5                   	// #5
  405700:	mov	x0, xzr
  405704:	bl	402960 <dcgettext@plt>
  405708:	mov	x20, x0
  40570c:	bl	4029f0 <__errno_location@plt>
  405710:	ldr	w0, [x0]
  405714:	bl	402700 <strerror@plt>
  405718:	mov	x2, x0
  40571c:	mov	x0, x20
  405720:	mov	x1, x19
  405724:	bl	406f50 <ferror@plt+0x44a0>
  405728:	ldp	x20, x19, [sp, #144]
  40572c:	ldp	x29, x30, [sp, #128]
  405730:	add	sp, sp, #0xa0
  405734:	ret
  405738:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40573c:	add	x1, x1, #0x2e1
  405740:	mov	w2, #0x5                   	// #5
  405744:	mov	x0, xzr
  405748:	bl	402960 <dcgettext@plt>
  40574c:	mov	x1, x19
  405750:	bl	406f50 <ferror@plt+0x44a0>
  405754:	ldp	x20, x19, [sp, #144]
  405758:	ldp	x29, x30, [sp, #128]
  40575c:	add	sp, sp, #0xa0
  405760:	ret
  405764:	stp	x29, x30, [sp, #-16]!
  405768:	mov	x29, sp
  40576c:	cbz	w0, 405780 <ferror@plt+0x2cd0>
  405770:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405774:	str	w0, [x8, #1048]
  405778:	ldp	x29, x30, [sp], #16
  40577c:	ret
  405780:	bl	4028f0 <lzma_cputhreads@plt>
  405784:	cmp	w0, #0x0
  405788:	csinc	w0, w0, wzr, ne  // ne = any
  40578c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405790:	str	w0, [x8, #1048]
  405794:	ldp	x29, x30, [sp], #16
  405798:	ret
  40579c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4057a0:	ldr	w0, [x8, #1048]
  4057a4:	ret
  4057a8:	tbnz	w3, #0, 4057b8 <ferror@plt+0x2d08>
  4057ac:	tbnz	w1, #0, 4057e8 <ferror@plt+0x2d38>
  4057b0:	tbnz	w2, #0, 4057f4 <ferror@plt+0x2d44>
  4057b4:	ret
  4057b8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4057bc:	ldr	x8, [x8, #1856]
  4057c0:	and	x9, x0, #0xffffffff
  4057c4:	mul	x8, x8, x9
  4057c8:	mov	x9, #0xf5c3                	// #62915
  4057cc:	movk	x9, #0x5c28, lsl #16
  4057d0:	movk	x9, #0xc28f, lsl #32
  4057d4:	lsr	x8, x8, #2
  4057d8:	movk	x9, #0x28f5, lsl #48
  4057dc:	umulh	x8, x8, x9
  4057e0:	lsr	x0, x8, #2
  4057e4:	tbz	w1, #0, 4057b0 <ferror@plt+0x2d00>
  4057e8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4057ec:	str	x0, [x8, #1864]
  4057f0:	tbz	w2, #0, 4057b4 <ferror@plt+0x2d04>
  4057f4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4057f8:	str	x0, [x8, #1872]
  4057fc:	ret
  405800:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405804:	add	x8, x8, #0x748
  405808:	add	x9, x8, #0x8
  40580c:	cmp	w0, #0x0
  405810:	csel	x8, x8, x9, eq  // eq = none
  405814:	ldr	x8, [x8]
  405818:	cmp	x8, #0x0
  40581c:	csinv	x0, x8, xzr, ne  // ne = any
  405820:	ret
  405824:	stp	x29, x30, [sp, #-48]!
  405828:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40582c:	ldrb	w8, [x8, #1152]
  405830:	str	x21, [sp, #16]
  405834:	stp	x20, x19, [sp, #32]
  405838:	mov	x29, sp
  40583c:	cbnz	w8, 405898 <ferror@plt+0x2de8>
  405840:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405844:	add	x1, x1, #0x37f
  405848:	mov	w2, #0x5                   	// #5
  40584c:	mov	x0, xzr
  405850:	bl	402960 <dcgettext@plt>
  405854:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405858:	ldr	x20, [x8, #1856]
  40585c:	mov	x19, x0
  405860:	add	x8, x20, #0x1
  405864:	cmp	x8, #0x1
  405868:	b.hi	4058b4 <ferror@plt+0x2e04>  // b.pmore
  40586c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405870:	add	x1, x1, #0x3fe
  405874:	mov	w2, #0x5                   	// #5
  405878:	mov	x0, xzr
  40587c:	bl	402960 <dcgettext@plt>
  405880:	mov	x2, x0
  405884:	adrp	x0, 40c000 <ferror@plt+0x9550>
  405888:	add	x0, x0, #0x3f7
  40588c:	mov	x1, x19
  405890:	bl	4029e0 <printf@plt>
  405894:	b	4058ec <ferror@plt+0x2e3c>
  405898:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40589c:	add	x8, x8, #0x740
  4058a0:	ldp	x1, x2, [x8]
  4058a4:	ldr	x3, [x8, #16]
  4058a8:	adrp	x0, 40c000 <ferror@plt+0x9550>
  4058ac:	add	x0, x0, #0x372
  4058b0:	b	405a08 <ferror@plt+0x2f58>
  4058b4:	mov	x0, x20
  4058b8:	bl	408bb4 <ferror@plt+0x6104>
  4058bc:	mov	w1, wzr
  4058c0:	bl	408bc4 <ferror@plt+0x6114>
  4058c4:	mov	x21, x0
  4058c8:	mov	w1, #0x1                   	// #1
  4058cc:	mov	x0, x20
  4058d0:	bl	408bc4 <ferror@plt+0x6114>
  4058d4:	mov	x3, x0
  4058d8:	adrp	x0, 40c000 <ferror@plt+0x9550>
  4058dc:	add	x0, x0, #0x407
  4058e0:	mov	x1, x19
  4058e4:	mov	x2, x21
  4058e8:	bl	4029e0 <printf@plt>
  4058ec:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4058f0:	add	x1, x1, #0x3a7
  4058f4:	mov	w2, #0x5                   	// #5
  4058f8:	mov	x0, xzr
  4058fc:	bl	402960 <dcgettext@plt>
  405900:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405904:	ldr	x20, [x8, #1864]
  405908:	mov	x19, x0
  40590c:	add	x8, x20, #0x1
  405910:	cmp	x8, #0x1
  405914:	b.hi	405944 <ferror@plt+0x2e94>  // b.pmore
  405918:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40591c:	add	x1, x1, #0x3fe
  405920:	mov	w2, #0x5                   	// #5
  405924:	mov	x0, xzr
  405928:	bl	402960 <dcgettext@plt>
  40592c:	mov	x2, x0
  405930:	adrp	x0, 40c000 <ferror@plt+0x9550>
  405934:	add	x0, x0, #0x3f7
  405938:	mov	x1, x19
  40593c:	bl	4029e0 <printf@plt>
  405940:	b	40597c <ferror@plt+0x2ecc>
  405944:	mov	x0, x20
  405948:	bl	408bb4 <ferror@plt+0x6104>
  40594c:	mov	w1, wzr
  405950:	bl	408bc4 <ferror@plt+0x6114>
  405954:	mov	x21, x0
  405958:	mov	w1, #0x1                   	// #1
  40595c:	mov	x0, x20
  405960:	bl	408bc4 <ferror@plt+0x6114>
  405964:	mov	x3, x0
  405968:	adrp	x0, 40c000 <ferror@plt+0x9550>
  40596c:	add	x0, x0, #0x407
  405970:	mov	x1, x19
  405974:	mov	x2, x21
  405978:	bl	4029e0 <printf@plt>
  40597c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405980:	add	x1, x1, #0x3cf
  405984:	mov	w2, #0x5                   	// #5
  405988:	mov	x0, xzr
  40598c:	bl	402960 <dcgettext@plt>
  405990:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405994:	ldr	x20, [x8, #1872]
  405998:	mov	x19, x0
  40599c:	add	x8, x20, #0x1
  4059a0:	cmp	x8, #0x1
  4059a4:	b.hi	4059d4 <ferror@plt+0x2f24>  // b.pmore
  4059a8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4059ac:	add	x1, x1, #0x3fe
  4059b0:	mov	w2, #0x5                   	// #5
  4059b4:	mov	x0, xzr
  4059b8:	bl	402960 <dcgettext@plt>
  4059bc:	mov	x2, x0
  4059c0:	adrp	x0, 40c000 <ferror@plt+0x9550>
  4059c4:	add	x0, x0, #0x3f7
  4059c8:	mov	x1, x19
  4059cc:	bl	4029e0 <printf@plt>
  4059d0:	b	405a0c <ferror@plt+0x2f5c>
  4059d4:	mov	x0, x20
  4059d8:	bl	408bb4 <ferror@plt+0x6104>
  4059dc:	mov	w1, wzr
  4059e0:	bl	408bc4 <ferror@plt+0x6114>
  4059e4:	mov	x21, x0
  4059e8:	mov	w1, #0x1                   	// #1
  4059ec:	mov	x0, x20
  4059f0:	bl	408bc4 <ferror@plt+0x6114>
  4059f4:	mov	x3, x0
  4059f8:	adrp	x0, 40c000 <ferror@plt+0x9550>
  4059fc:	add	x0, x0, #0x407
  405a00:	mov	x1, x19
  405a04:	mov	x2, x21
  405a08:	bl	4029e0 <printf@plt>
  405a0c:	bl	405f20 <ferror@plt+0x3470>
  405a10:	cmp	w0, #0x0
  405a14:	cset	w2, ne  // ne = any
  405a18:	mov	w1, #0x1                   	// #1
  405a1c:	mov	w0, wzr
  405a20:	bl	4090ac <ferror@plt+0x65fc>
  405a24:	stp	x29, x30, [sp, #-16]!
  405a28:	mov	x29, sp
  405a2c:	bl	402920 <lzma_physmem@plt>
  405a30:	cmp	x0, #0x0
  405a34:	mov	w8, #0x8000000             	// #134217728
  405a38:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405a3c:	add	x9, x9, #0x740
  405a40:	csel	x8, x8, x0, eq  // eq = none
  405a44:	stp	xzr, xzr, [x9, #8]
  405a48:	str	x8, [x9]
  405a4c:	ldp	x29, x30, [sp], #16
  405a50:	ret
  405a54:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405a58:	ldr	w9, [x8, #1884]
  405a5c:	cmp	w9, #0x1
  405a60:	b.eq	405a68 <ferror@plt+0x2fb8>  // b.none
  405a64:	str	w0, [x8, #1884]
  405a68:	ret
  405a6c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405a70:	mov	w9, #0x1                   	// #1
  405a74:	strb	w9, [x8, #1880]
  405a78:	ret
  405a7c:	sub	sp, sp, #0x90
  405a80:	stp	x20, x19, [sp, #128]
  405a84:	mov	w20, w0
  405a88:	mov	x0, x1
  405a8c:	stp	x29, x30, [sp, #48]
  405a90:	str	x27, [sp, #64]
  405a94:	stp	x26, x25, [sp, #80]
  405a98:	stp	x24, x23, [sp, #96]
  405a9c:	stp	x22, x21, [sp, #112]
  405aa0:	add	x29, sp, #0x30
  405aa4:	mov	x19, x1
  405aa8:	bl	40909c <ferror@plt+0x65ec>
  405aac:	bl	40465c <ferror@plt+0x1bac>
  405ab0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405ab4:	add	x1, x1, #0x8ff
  405ab8:	mov	w0, #0x6                   	// #6
  405abc:	bl	402aa0 <setlocale@plt>
  405ac0:	adrp	x21, 40e000 <ferror@plt+0xb550>
  405ac4:	add	x21, x21, #0x291
  405ac8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405acc:	add	x1, x1, #0x419
  405ad0:	mov	x0, x21
  405ad4:	bl	402680 <bindtextdomain@plt>
  405ad8:	mov	x0, x21
  405adc:	bl	402810 <textdomain@plt>
  405ae0:	bl	405e44 <ferror@plt+0x3394>
  405ae4:	bl	405a24 <ferror@plt+0x2f74>
  405ae8:	add	x0, sp, #0x8
  405aec:	mov	w1, w20
  405af0:	mov	x2, x19
  405af4:	bl	402bcc <ferror@plt+0x11c>
  405af8:	adrp	x22, 41f000 <ferror@plt+0x1c550>
  405afc:	ldr	w8, [x22, #1160]
  405b00:	cmp	w8, #0x3
  405b04:	b.eq	405b2c <ferror@plt+0x307c>  // b.none
  405b08:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405b0c:	ldrb	w8, [x8, #1152]
  405b10:	cbz	w8, 405b2c <ferror@plt+0x307c>
  405b14:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405b18:	add	x1, x1, #0x42b
  405b1c:	mov	w2, #0x5                   	// #5
  405b20:	mov	x0, xzr
  405b24:	bl	402960 <dcgettext@plt>
  405b28:	bl	406fd8 <ferror@plt+0x4528>
  405b2c:	ldr	x8, [sp, #24]
  405b30:	ldr	w9, [sp, #16]
  405b34:	cmp	x8, #0x0
  405b38:	csel	w0, w9, wzr, eq  // eq = none
  405b3c:	bl	405f2c <ferror@plt+0x347c>
  405b40:	ldr	w8, [x22, #1160]
  405b44:	cbnz	w8, 405b98 <ferror@plt+0x30e8>
  405b48:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405b4c:	ldrb	w8, [x8, #1140]
  405b50:	cbnz	w8, 405b78 <ferror@plt+0x30c8>
  405b54:	ldr	w8, [sp, #16]
  405b58:	cmp	w8, #0x1
  405b5c:	b.ne	405bbc <ferror@plt+0x310c>  // b.any
  405b60:	ldr	x8, [sp, #8]
  405b64:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405b68:	add	x1, x1, #0x7c6
  405b6c:	ldr	x0, [x8]
  405b70:	bl	402840 <strcmp@plt>
  405b74:	cbnz	w0, 405bbc <ferror@plt+0x310c>
  405b78:	bl	408f74 <ferror@plt+0x64c4>
  405b7c:	tbz	w0, #0, 405b94 <ferror@plt+0x30e4>
  405b80:	bl	4075b0 <ferror@plt+0x4b00>
  405b84:	mov	w0, #0x1                   	// #1
  405b88:	mov	w1, #0x1                   	// #1
  405b8c:	mov	w2, wzr
  405b90:	bl	4090ac <ferror@plt+0x65fc>
  405b94:	ldr	w8, [x22, #1160]
  405b98:	cmp	w8, #0x3
  405b9c:	b.ne	405bbc <ferror@plt+0x310c>  // b.any
  405ba0:	adrp	x24, 409000 <ferror@plt+0x6550>
  405ba4:	add	x24, x24, #0x890
  405ba8:	ldr	w8, [sp, #16]
  405bac:	adrp	x23, 40b000 <ferror@plt+0x8550>
  405bb0:	add	x23, x23, #0x3e4
  405bb4:	cbnz	w8, 405bec <ferror@plt+0x313c>
  405bb8:	b	405c90 <ferror@plt+0x31e0>
  405bbc:	bl	408190 <ferror@plt+0x56e0>
  405bc0:	ldr	w8, [x22, #1160]
  405bc4:	adrp	x9, 403000 <ferror@plt+0x550>
  405bc8:	adrp	x10, 409000 <ferror@plt+0x6550>
  405bcc:	add	x9, x9, #0xe38
  405bd0:	add	x10, x10, #0x890
  405bd4:	cmp	w8, #0x3
  405bd8:	csel	x24, x10, x9, eq  // eq = none
  405bdc:	ldr	w8, [sp, #16]
  405be0:	adrp	x23, 40b000 <ferror@plt+0x8550>
  405be4:	add	x23, x23, #0x3e4
  405be8:	cbz	w8, 405c90 <ferror@plt+0x31e0>
  405bec:	adrp	x19, 40c000 <ferror@plt+0x9550>
  405bf0:	adrp	x20, 40c000 <ferror@plt+0x9550>
  405bf4:	mov	x25, xzr
  405bf8:	adrp	x26, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405bfc:	add	x19, x19, #0x7c6
  405c00:	add	x20, x20, #0x46d
  405c04:	ldr	w8, [x26, #2176]
  405c08:	cbnz	w8, 405c90 <ferror@plt+0x31e0>
  405c0c:	ldr	x8, [sp, #8]
  405c10:	mov	x0, x19
  405c14:	ldr	x21, [x8, x25, lsl #3]
  405c18:	mov	x1, x21
  405c1c:	bl	402840 <strcmp@plt>
  405c20:	cbnz	w0, 405c78 <ferror@plt+0x31c8>
  405c24:	ldr	w8, [x22, #1160]
  405c28:	cbnz	w8, 405c38 <ferror@plt+0x3188>
  405c2c:	bl	408f74 <ferror@plt+0x64c4>
  405c30:	tbz	w0, #0, 405c40 <ferror@plt+0x3190>
  405c34:	b	405c80 <ferror@plt+0x31d0>
  405c38:	bl	408f2c <ferror@plt+0x647c>
  405c3c:	tbnz	w0, #0, 405c80 <ferror@plt+0x31d0>
  405c40:	ldr	x8, [sp, #24]
  405c44:	cmp	x8, x23
  405c48:	b.ne	405c64 <ferror@plt+0x31b4>  // b.any
  405c4c:	mov	w2, #0x5                   	// #5
  405c50:	mov	x0, xzr
  405c54:	mov	x1, x20
  405c58:	bl	402960 <dcgettext@plt>
  405c5c:	bl	406f50 <ferror@plt+0x44a0>
  405c60:	b	405c80 <ferror@plt+0x31d0>
  405c64:	ldr	x8, [sp, #8]
  405c68:	lsl	x9, x25, #3
  405c6c:	str	x23, [x8, x9]
  405c70:	ldr	x8, [sp, #8]
  405c74:	ldr	x21, [x8, x9]
  405c78:	mov	x0, x21
  405c7c:	blr	x24
  405c80:	ldr	w8, [sp, #16]
  405c84:	add	x25, x25, #0x1
  405c88:	cmp	x25, x8
  405c8c:	b.cc	405c04 <ferror@plt+0x3154>  // b.lo, b.ul, b.last
  405c90:	ldr	x8, [sp, #24]
  405c94:	cbz	x8, 405dcc <ferror@plt+0x331c>
  405c98:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405c9c:	adrp	x25, 41f000 <ferror@plt+0x1c550>
  405ca0:	adrp	x26, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405ca4:	ldr	x8, [x21, #1888]
  405ca8:	cbnz	x8, 405cbc <ferror@plt+0x320c>
  405cac:	ldr	x1, [x25, #1056]
  405cb0:	mov	x0, xzr
  405cb4:	bl	4088c8 <ferror@plt+0x5e18>
  405cb8:	str	x0, [x21, #1888]
  405cbc:	ldr	w8, [x26, #2176]
  405cc0:	cbnz	w8, 405db8 <ferror@plt+0x3308>
  405cc4:	mov	x27, xzr
  405cc8:	ldr	x0, [sp, #32]
  405ccc:	bl	4026a0 <fgetc@plt>
  405cd0:	ldr	x20, [sp, #32]
  405cd4:	mov	w19, w0
  405cd8:	mov	x0, x20
  405cdc:	bl	402ab0 <ferror@plt>
  405ce0:	cbnz	w0, 405d04 <ferror@plt+0x3254>
  405ce4:	mov	x0, x20
  405ce8:	bl	4027c0 <feof@plt>
  405cec:	cbnz	w0, 405d6c <ferror@plt+0x32bc>
  405cf0:	ldrb	w8, [sp, #40]
  405cf4:	cmp	w19, w8
  405cf8:	b.ne	405d20 <ferror@plt+0x3270>  // b.any
  405cfc:	cbnz	x27, 405d50 <ferror@plt+0x32a0>
  405d00:	b	405d14 <ferror@plt+0x3264>
  405d04:	bl	4029f0 <__errno_location@plt>
  405d08:	ldr	w8, [x0]
  405d0c:	cmp	w8, #0x4
  405d10:	b.ne	405d7c <ferror@plt+0x32cc>  // b.any
  405d14:	ldr	w8, [x26, #2176]
  405d18:	cbz	w8, 405cc8 <ferror@plt+0x3218>
  405d1c:	b	405db8 <ferror@plt+0x3308>
  405d20:	cbz	w19, 405e18 <ferror@plt+0x3368>
  405d24:	ldr	x0, [x21, #1888]
  405d28:	strb	w19, [x0, x27]
  405d2c:	ldr	x8, [x25, #1056]
  405d30:	add	x27, x27, #0x1
  405d34:	cmp	x27, x8
  405d38:	b.ne	405d14 <ferror@plt+0x3264>  // b.any
  405d3c:	lsl	x1, x27, #1
  405d40:	str	x1, [x25, #1056]
  405d44:	bl	4088c8 <ferror@plt+0x5e18>
  405d48:	str	x0, [x21, #1888]
  405d4c:	b	405d14 <ferror@plt+0x3264>
  405d50:	ldr	x0, [x21, #1888]
  405d54:	strb	wzr, [x0, x27]
  405d58:	cbz	x0, 405db8 <ferror@plt+0x3308>
  405d5c:	blr	x24
  405d60:	ldr	x8, [x21, #1888]
  405d64:	cbz	x8, 405cac <ferror@plt+0x31fc>
  405d68:	b	405cbc <ferror@plt+0x320c>
  405d6c:	cbz	x27, 405db8 <ferror@plt+0x3308>
  405d70:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405d74:	add	x1, x1, #0x4dd
  405d78:	b	405e20 <ferror@plt+0x3370>
  405d7c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405d80:	mov	x19, x0
  405d84:	add	x1, x1, #0x4bd
  405d88:	mov	w2, #0x5                   	// #5
  405d8c:	mov	x0, xzr
  405d90:	bl	402960 <dcgettext@plt>
  405d94:	ldr	w8, [x19]
  405d98:	ldr	x20, [sp, #24]
  405d9c:	mov	x19, x0
  405da0:	mov	w0, w8
  405da4:	bl	402700 <strerror@plt>
  405da8:	mov	x2, x0
  405dac:	mov	x0, x19
  405db0:	mov	x1, x20
  405db4:	bl	406f50 <ferror@plt+0x44a0>
  405db8:	ldr	x8, [sp, #24]
  405dbc:	cmp	x8, x23
  405dc0:	b.eq	405dcc <ferror@plt+0x331c>  // b.none
  405dc4:	ldr	x0, [sp, #32]
  405dc8:	bl	4025e0 <fclose@plt>
  405dcc:	ldr	w8, [x22, #1160]
  405dd0:	cmp	w8, #0x3
  405dd4:	b.ne	405ddc <ferror@plt+0x332c>  // b.any
  405dd8:	bl	4092cc <ferror@plt+0x681c>
  405ddc:	bl	4084c4 <ferror@plt+0x5a14>
  405de0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405de4:	add	x8, x8, #0x758
  405de8:	ldr	w9, [x8, #4]
  405dec:	ldrb	w8, [x8]
  405df0:	cmp	w9, #0x2
  405df4:	cset	w10, eq  // eq = none
  405df8:	tst	w10, w8
  405dfc:	csel	w19, wzr, w9, ne  // ne = any
  405e00:	bl	405f20 <ferror@plt+0x3470>
  405e04:	cmp	w0, #0x0
  405e08:	cset	w2, ne  // ne = any
  405e0c:	mov	w1, #0x1                   	// #1
  405e10:	mov	w0, w19
  405e14:	bl	4090ac <ferror@plt+0x65fc>
  405e18:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405e1c:	add	x1, x1, #0x510
  405e20:	mov	w2, #0x5                   	// #5
  405e24:	mov	x0, xzr
  405e28:	bl	402960 <dcgettext@plt>
  405e2c:	ldr	x1, [sp, #24]
  405e30:	bl	406f50 <ferror@plt+0x44a0>
  405e34:	ldr	x8, [sp, #24]
  405e38:	cmp	x8, x23
  405e3c:	b.ne	405dc4 <ferror@plt+0x3314>  // b.any
  405e40:	b	405dcc <ferror@plt+0x331c>
  405e44:	sub	sp, sp, #0xb0
  405e48:	mov	w0, #0x2                   	// #2
  405e4c:	stp	x29, x30, [sp, #160]
  405e50:	add	x29, sp, #0xa0
  405e54:	bl	402900 <isatty@plt>
  405e58:	cmp	w0, #0x0
  405e5c:	add	x9, sp, #0x8
  405e60:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405e64:	cset	w10, ne  // ne = any
  405e68:	add	x0, x9, #0x8
  405e6c:	strb	w10, [x8, #1912]
  405e70:	bl	402660 <sigemptyset@plt>
  405e74:	adrp	x8, 405000 <ferror@plt+0x2550>
  405e78:	add	x8, x8, #0xebc
  405e7c:	add	x1, sp, #0x8
  405e80:	mov	w0, #0xe                   	// #14
  405e84:	mov	x2, xzr
  405e88:	str	wzr, [sp, #144]
  405e8c:	str	x8, [sp, #8]
  405e90:	bl	402720 <sigaction@plt>
  405e94:	cbnz	w0, 405eb8 <ferror@plt+0x3408>
  405e98:	add	x1, sp, #0x8
  405e9c:	mov	w0, #0xa                   	// #10
  405ea0:	mov	x2, xzr
  405ea4:	bl	402720 <sigaction@plt>
  405ea8:	cbnz	w0, 405eb8 <ferror@plt+0x3408>
  405eac:	ldp	x29, x30, [sp, #160]
  405eb0:	add	sp, sp, #0xb0
  405eb4:	ret
  405eb8:	bl	405ecc <ferror@plt+0x341c>
  405ebc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405ec0:	mov	w9, #0x1                   	// #1
  405ec4:	str	w9, [x8, #1928]
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-16]!
  405ed0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  405ed4:	add	x1, x1, #0x648
  405ed8:	mov	w2, #0x5                   	// #5
  405edc:	mov	x0, xzr
  405ee0:	mov	x29, sp
  405ee4:	bl	402960 <dcgettext@plt>
  405ee8:	bl	406fd8 <ferror@plt+0x4528>
  405eec:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405ef0:	ldr	w9, [x8, #1064]
  405ef4:	cmp	w9, #0x3
  405ef8:	b.hi	405f04 <ferror@plt+0x3454>  // b.pmore
  405efc:	add	w9, w9, #0x1
  405f00:	str	w9, [x8, #1064]
  405f04:	ret
  405f08:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405f0c:	ldr	w9, [x8, #1064]
  405f10:	cbz	w9, 405f1c <ferror@plt+0x346c>
  405f14:	sub	w9, w9, #0x1
  405f18:	str	w9, [x8, #1064]
  405f1c:	ret
  405f20:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405f24:	ldr	w0, [x8, #1064]
  405f28:	ret
  405f2c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405f30:	str	w0, [x8, #1920]
  405f34:	ret
  405f38:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405f3c:	add	x8, x8, #0x784
  405f40:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  405f44:	ldr	w10, [x8]
  405f48:	ldr	w9, [x9, #1064]
  405f4c:	stur	x0, [x8, #12]
  405f50:	add	w10, w10, #0x1
  405f54:	cmp	w9, #0x3
  405f58:	str	w10, [x8]
  405f5c:	b.cc	405f7c <ferror@plt+0x34cc>  // b.lo, b.ul, b.last
  405f60:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405f64:	ldrb	w8, [x8, #1912]
  405f68:	cbnz	w8, 405f88 <ferror@plt+0x34d8>
  405f6c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405f70:	ldr	w8, [x8, #1160]
  405f74:	cmp	w8, #0x3
  405f78:	b.eq	405f88 <ferror@plt+0x34d8>  // b.none
  405f7c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405f80:	strb	wzr, [x8, #1913]
  405f84:	ret
  405f88:	b	405f8c <ferror@plt+0x34dc>
  405f8c:	stp	x29, x30, [sp, #-32]!
  405f90:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405f94:	ldrb	w8, [x8, #1152]
  405f98:	str	x19, [sp, #16]
  405f9c:	mov	x29, sp
  405fa0:	cbnz	w8, 405fcc <ferror@plt+0x351c>
  405fa4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405fa8:	add	x8, x8, #0x780
  405fac:	ldr	w9, [x8]
  405fb0:	cmp	w9, #0x1
  405fb4:	b.ne	405fd8 <ferror@plt+0x3528>  // b.any
  405fb8:	ldr	x8, [x8, #16]
  405fbc:	adrp	x9, 40b000 <ferror@plt+0x8550>
  405fc0:	add	x9, x9, #0x3e4
  405fc4:	cmp	x8, x9
  405fc8:	b.ne	405fd8 <ferror@plt+0x3528>  // b.any
  405fcc:	ldr	x19, [sp, #16]
  405fd0:	ldp	x29, x30, [sp], #32
  405fd4:	ret
  405fd8:	bl	4083ec <ferror@plt+0x593c>
  405fdc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  405fe0:	ldr	w8, [x8, #1160]
  405fe4:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  405fe8:	adrp	x10, 41f000 <ferror@plt+0x1c550>
  405fec:	add	x9, x9, #0x460
  405ff0:	add	x10, x10, #0x448
  405ff4:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3b98>
  405ff8:	cmp	w8, #0x3
  405ffc:	ldrb	w8, [x11, #1916]
  406000:	csel	x9, x9, x10, eq  // eq = none
  406004:	ldr	x19, [x9]
  406008:	cmp	w8, #0x1
  40600c:	b.ne	40601c <ferror@plt+0x356c>  // b.any
  406010:	mov	w0, #0xa                   	// #10
  406014:	mov	x1, x19
  406018:	bl	402530 <fputc@plt>
  40601c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406020:	add	x8, x8, #0x779
  406024:	ldur	w4, [x8, #7]
  406028:	ldur	x2, [x8, #23]
  40602c:	ldur	w3, [x8, #11]
  406030:	mov	w9, #0x1                   	// #1
  406034:	strb	w9, [x8, #3]
  406038:	strb	w9, [x8]
  40603c:	cbz	w4, 40605c <ferror@plt+0x35ac>
  406040:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406044:	add	x1, x1, #0xe21
  406048:	mov	x0, x19
  40604c:	bl	402a90 <fprintf@plt>
  406050:	ldr	x19, [sp, #16]
  406054:	ldp	x29, x30, [sp], #32
  406058:	b	408458 <ferror@plt+0x59a8>
  40605c:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406060:	add	x1, x1, #0xe18
  406064:	mov	x0, x19
  406068:	bl	402a90 <fprintf@plt>
  40606c:	ldr	x19, [sp, #16]
  406070:	ldp	x29, x30, [sp], #32
  406074:	b	408458 <ferror@plt+0x59a8>
  406078:	stp	x29, x30, [sp, #-16]!
  40607c:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  406080:	ldr	w9, [x9, #1064]
  406084:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406088:	add	x8, x8, #0x778
  40608c:	mov	w10, #0x1                   	// #1
  406090:	cmp	w9, #0x3
  406094:	mov	x29, sp
  406098:	stp	x0, x1, [x8, #32]
  40609c:	strb	w10, [x8, #2]
  4060a0:	b.cc	4060c8 <ferror@plt+0x3618>  // b.lo, b.ul, b.last
  4060a4:	ldrb	w8, [x8]
  4060a8:	cbz	w8, 4060c8 <ferror@plt+0x3618>
  4060ac:	mov	w0, wzr
  4060b0:	bl	402a30 <alarm@plt>
  4060b4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4060b8:	mov	w0, #0x1                   	// #1
  4060bc:	str	wzr, [x8, #1928]
  4060c0:	ldp	x29, x30, [sp], #16
  4060c4:	b	402a30 <alarm@plt>
  4060c8:	ldp	x29, x30, [sp], #16
  4060cc:	ret
  4060d0:	sub	sp, sp, #0x80
  4060d4:	stp	x29, x30, [sp, #32]
  4060d8:	stp	x28, x27, [sp, #48]
  4060dc:	stp	x26, x25, [sp, #64]
  4060e0:	stp	x24, x23, [sp, #80]
  4060e4:	stp	x22, x21, [sp, #96]
  4060e8:	stp	x20, x19, [sp, #112]
  4060ec:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4060f0:	ldr	w8, [x8, #1928]
  4060f4:	add	x29, sp, #0x20
  4060f8:	cbnz	w8, 40611c <ferror@plt+0x366c>
  4060fc:	ldp	x20, x19, [sp, #112]
  406100:	ldp	x22, x21, [sp, #96]
  406104:	ldp	x24, x23, [sp, #80]
  406108:	ldp	x26, x25, [sp, #64]
  40610c:	ldp	x28, x27, [sp, #48]
  406110:	ldp	x29, x30, [sp, #32]
  406114:	add	sp, sp, #0x80
  406118:	ret
  40611c:	bl	407af0 <ferror@plt+0x5040>
  406120:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406124:	add	x20, x20, #0x779
  406128:	ldur	x8, [x20, #31]
  40612c:	mov	x19, x0
  406130:	add	x1, sp, #0x10
  406134:	sub	x2, x29, #0x8
  406138:	mov	x0, x8
  40613c:	bl	4026c0 <lzma_get_progress@plt>
  406140:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  406144:	ldr	w8, [x8, #1160]
  406148:	ldur	x9, [x29, #-8]
  40614c:	ldr	x10, [sp, #16]
  406150:	cmp	w8, #0x0
  406154:	csel	x22, x9, x10, eq  // eq = none
  406158:	csel	x21, x10, x9, eq  // eq = none
  40615c:	bl	4083ec <ferror@plt+0x593c>
  406160:	ldrb	w8, [x20]
  406164:	tbnz	w8, #0, 40616c <ferror@plt+0x36bc>
  406168:	bl	405f8c <ferror@plt+0x34dc>
  40616c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406170:	ldr	x8, [x8, #1952]
  406174:	adrp	x20, 40d000 <ferror@plt+0xa550>
  406178:	add	x20, x20, #0xe2d
  40617c:	cbz	x8, 4061c0 <ferror@plt+0x3710>
  406180:	ldr	x9, [sp, #16]
  406184:	cmp	x8, x9
  406188:	b.cc	4061c0 <ferror@plt+0x3710>  // b.lo, b.ul, b.last
  40618c:	adrp	x10, 40c000 <ferror@plt+0x9550>
  406190:	ldr	d0, [x10, #1408]
  406194:	ucvtf	d1, x9
  406198:	ucvtf	d2, x8
  40619c:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4061a0:	fdiv	d1, d1, d2
  4061a4:	add	x20, x20, #0x7be
  4061a8:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4061ac:	fmul	d0, d1, d0
  4061b0:	add	x2, x2, #0xe33
  4061b4:	mov	w1, #0x10                  	// #16
  4061b8:	mov	x0, x20
  4061bc:	bl	402590 <snprintf@plt>
  4061c0:	mov	x0, x22
  4061c4:	mov	x1, x21
  4061c8:	mov	w2, wzr
  4061cc:	bl	40641c <ferror@plt+0x396c>
  4061d0:	cmp	x19, #0xbb8
  4061d4:	b.cs	4061e4 <ferror@plt+0x3734>  // b.hs, b.nlast
  4061d8:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4061dc:	add	x21, x21, #0x8ff
  4061e0:	b	40629c <ferror@plt+0x37ec>
  4061e4:	adrp	x8, 40c000 <ferror@plt+0x9550>
  4061e8:	ldr	d0, [x8, #1416]
  4061ec:	ucvtf	d2, x19
  4061f0:	mov	x8, #0x380000000000        	// #61572651155456
  4061f4:	ucvtf	d1, x21
  4061f8:	fmul	d0, d2, d0
  4061fc:	movk	x8, #0x408f, lsl #48
  406200:	fdiv	d0, d1, d0
  406204:	fmov	d1, x8
  406208:	fcmp	d0, d1
  40620c:	b.le	406258 <ferror@plt+0x37a8>
  406210:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  406214:	mov	x9, #0x380000000000        	// #61572651155456
  406218:	movk	x9, #0x408f, lsl #48
  40621c:	fmov	d1, x8
  406220:	fmul	d0, d0, d1
  406224:	fmov	d1, x9
  406228:	fcmp	d0, d1
  40622c:	b.le	406260 <ferror@plt+0x37b0>
  406230:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  406234:	mov	x9, #0x380000000000        	// #61572651155456
  406238:	movk	x9, #0x408f, lsl #48
  40623c:	fmov	d1, x8
  406240:	fmul	d0, d0, d1
  406244:	fmov	d1, x9
  406248:	fcmp	d0, d1
  40624c:	b.gt	4061d8 <ferror@plt+0x3728>
  406250:	mov	w8, #0x2                   	// #2
  406254:	b	406264 <ferror@plt+0x37b4>
  406258:	mov	x8, xzr
  40625c:	b	406264 <ferror@plt+0x37b4>
  406260:	mov	w8, #0x1                   	// #1
  406264:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406268:	ldr	d1, [x9, #1424]
  40626c:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406270:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406274:	add	x9, x9, #0x5fe
  406278:	fcmp	d0, d1
  40627c:	add	x21, x21, #0x7ce
  406280:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406284:	cset	w3, le
  406288:	add	x4, x9, x8, lsl #3
  40628c:	add	x2, x2, #0xe53
  406290:	mov	w1, #0x10                  	// #16
  406294:	mov	x0, x21
  406298:	bl	402590 <snprintf@plt>
  40629c:	mov	x9, #0xf7cf                	// #63439
  4062a0:	movk	x9, #0xe353, lsl #16
  4062a4:	movk	x9, #0x9ba5, lsl #32
  4062a8:	lsr	x8, x19, #3
  4062ac:	movk	x9, #0x20c4, lsl #48
  4062b0:	umulh	x8, x8, x9
  4062b4:	lsr	x8, x8, #4
  4062b8:	mov	w10, #0x50fe                	// #20734
  4062bc:	sub	w9, w8, #0x1
  4062c0:	movk	w10, #0x225, lsl #16
  4062c4:	cmp	w9, w10
  4062c8:	b.ls	4062d8 <ferror@plt+0x3828>  // b.plast
  4062cc:	adrp	x22, 40c000 <ferror@plt+0x9550>
  4062d0:	add	x22, x22, #0x8ff
  4062d4:	b	406358 <ferror@plt+0x38a8>
  4062d8:	mov	w9, #0x8889                	// #34953
  4062dc:	movk	w9, #0x8888, lsl #16
  4062e0:	umull	x11, w8, w9
  4062e4:	mov	w10, #0x3c                  	// #60
  4062e8:	lsr	x3, x11, #37
  4062ec:	cmp	w8, #0xe10
  4062f0:	msub	w5, w3, w10, w8
  4062f4:	b.cc	406338 <ferror@plt+0x3888>  // b.lo, b.ul, b.last
  4062f8:	mov	w11, #0xb3c5                	// #46021
  4062fc:	movk	w11, #0x91a2, lsl #16
  406300:	umull	x9, w3, w9
  406304:	umull	x8, w8, w11
  406308:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40630c:	lsr	x9, x9, #37
  406310:	lsr	x8, x8, #43
  406314:	add	x22, x22, #0x7a8
  406318:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40631c:	msub	w4, w9, w10, w3
  406320:	add	x2, x2, #0xe5b
  406324:	mov	w1, #0xb                   	// #11
  406328:	mov	x0, x22
  40632c:	mov	w3, w8
  406330:	bl	402590 <snprintf@plt>
  406334:	b	406358 <ferror@plt+0x38a8>
  406338:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40633c:	add	x22, x22, #0x7a8
  406340:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406344:	add	x2, x2, #0xe68
  406348:	mov	w1, #0xb                   	// #11
  40634c:	mov	x0, x22
  406350:	mov	w4, w5
  406354:	bl	402590 <snprintf@plt>
  406358:	ldr	x0, [sp, #16]
  40635c:	mov	x1, x19
  406360:	bl	4064f8 <ferror@plt+0x3a48>
  406364:	adrp	x27, 41f000 <ferror@plt+0x1c550>
  406368:	ldr	x19, [x27, #1096]
  40636c:	mov	x23, x0
  406370:	mov	w1, #0x6                   	// #6
  406374:	mov	x0, x20
  406378:	bl	409260 <ferror@plt+0x67b0>
  40637c:	adrp	x28, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406380:	add	x28, x28, #0x778
  406384:	add	x25, x28, #0x66
  406388:	mov	w24, w0
  40638c:	mov	w1, #0x23                  	// #35
  406390:	mov	x0, x25
  406394:	bl	409260 <ferror@plt+0x67b0>
  406398:	mov	w26, w0
  40639c:	mov	w1, #0x9                   	// #9
  4063a0:	mov	x0, x21
  4063a4:	bl	409260 <ferror@plt+0x67b0>
  4063a8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4063ac:	mov	w6, w0
  4063b0:	add	x1, x1, #0x616
  4063b4:	mov	x0, x19
  4063b8:	mov	w2, w24
  4063bc:	mov	x3, x20
  4063c0:	mov	w4, w26
  4063c4:	mov	x5, x25
  4063c8:	mov	x7, x21
  4063cc:	stp	x22, x23, [sp]
  4063d0:	bl	402a90 <fprintf@plt>
  4063d4:	str	wzr, [x28, #16]
  4063d8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4063dc:	ldr	w8, [x8, #1064]
  4063e0:	cmp	w8, #0x3
  4063e4:	b.cc	40640c <ferror@plt+0x395c>  // b.lo, b.ul, b.last
  4063e8:	ldrb	w8, [x28]
  4063ec:	cbz	w8, 40640c <ferror@plt+0x395c>
  4063f0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4063f4:	mov	w9, #0x1                   	// #1
  4063f8:	mov	w0, #0x1                   	// #1
  4063fc:	strb	w9, [x8, #1915]
  406400:	bl	402a30 <alarm@plt>
  406404:	bl	408458 <ferror@plt+0x59a8>
  406408:	b	4060fc <ferror@plt+0x364c>
  40640c:	ldr	x1, [x27, #1096]
  406410:	mov	w0, #0xa                   	// #10
  406414:	bl	402530 <fputc@plt>
  406418:	b	406404 <ferror@plt+0x3954>
  40641c:	sub	sp, sp, #0x40
  406420:	tst	w2, #0x1
  406424:	mov	w10, #0x2                   	// #2
  406428:	stp	x22, x21, [sp, #32]
  40642c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406430:	csel	w21, wzr, w10, ne  // ne = any
  406434:	stp	x20, x19, [sp, #48]
  406438:	mov	x19, x1
  40643c:	add	x8, x8, #0x7de
  406440:	mov	w9, #0x80                  	// #128
  406444:	mov	w2, #0x4                   	// #4
  406448:	mov	w1, w21
  40644c:	mov	w3, wzr
  406450:	mov	w4, wzr
  406454:	stp	x29, x30, [sp, #16]
  406458:	add	x29, sp, #0x10
  40645c:	mov	x20, x0
  406460:	stp	x9, x8, [sp]
  406464:	bl	408c70 <ferror@plt+0x61c0>
  406468:	mov	x22, x0
  40646c:	mov	w2, #0x4                   	// #4
  406470:	mov	w4, #0x1                   	// #1
  406474:	mov	x0, x19
  406478:	mov	w1, w21
  40647c:	mov	w3, wzr
  406480:	bl	408c70 <ferror@plt+0x61c0>
  406484:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406488:	mov	x4, x0
  40648c:	add	x2, x2, #0xe3b
  406490:	add	x0, sp, #0x8
  406494:	mov	x1, sp
  406498:	mov	x3, x22
  40649c:	bl	408e34 <ferror@plt+0x6384>
  4064a0:	adrp	x8, 40c000 <ferror@plt+0x9550>
  4064a4:	cbz	x19, 4064d0 <ferror@plt+0x3a20>
  4064a8:	ldr	d2, [x8, #1432]
  4064ac:	ldp	x1, x0, [sp]
  4064b0:	ucvtf	d0, x20
  4064b4:	ucvtf	d1, x19
  4064b8:	fdiv	d0, d0, d1
  4064bc:	fcmp	d0, d2
  4064c0:	b.gt	4064d4 <ferror@plt+0x3a24>
  4064c4:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4064c8:	add	x2, x2, #0xe4b
  4064cc:	b	4064e0 <ferror@plt+0x3a30>
  4064d0:	ldp	x1, x0, [sp]
  4064d4:	ldr	d0, [x8, #1432]
  4064d8:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4064dc:	add	x2, x2, #0xe43
  4064e0:	bl	402590 <snprintf@plt>
  4064e4:	ldp	x20, x19, [sp, #48]
  4064e8:	ldp	x22, x21, [sp, #32]
  4064ec:	ldp	x29, x30, [sp, #16]
  4064f0:	add	sp, sp, #0x40
  4064f4:	ret
  4064f8:	stp	x29, x30, [sp, #-32]!
  4064fc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406500:	ldr	x8, [x8, #1952]
  406504:	str	x19, [sp, #16]
  406508:	mov	x29, sp
  40650c:	cbz	x8, 4067ac <ferror@plt+0x3cfc>
  406510:	lsr	x9, x1, #6
  406514:	adrp	x19, 40c000 <ferror@plt+0x9550>
  406518:	cmp	x9, #0x7d
  40651c:	add	x19, x19, #0x8ff
  406520:	b.cc	4065b4 <ferror@plt+0x3b04>  // b.lo, b.ul, b.last
  406524:	cmp	x0, #0x80, lsl #12
  406528:	b.cc	4065b4 <ferror@plt+0x3b04>  // b.lo, b.ul, b.last
  40652c:	subs	x8, x8, x0
  406530:	b.cc	4065b4 <ferror@plt+0x3b04>  // b.lo, b.ul, b.last
  406534:	ucvtf	d0, x8
  406538:	mov	x8, #0x400000000000        	// #70368744177664
  40653c:	movk	x8, #0x408f, lsl #48
  406540:	ucvtf	d1, x1
  406544:	fmov	d2, x8
  406548:	fdiv	d1, d1, d2
  40654c:	fmul	d0, d1, d0
  406550:	ucvtf	d1, x0
  406554:	fdiv	d0, d0, d1
  406558:	fcvtzu	w8, d0
  40655c:	cmp	w8, #0x0
  406560:	csinc	w3, w8, wzr, ne  // ne = any
  406564:	cmp	w3, #0xa
  406568:	b.ls	406598 <ferror@plt+0x3ae8>  // b.plast
  40656c:	cmp	w3, #0x32
  406570:	b.hi	4065c4 <ferror@plt+0x3b14>  // b.pmore
  406574:	add	w8, w3, #0x4
  406578:	mov	w10, #0xcccd                	// #52429
  40657c:	and	w9, w8, #0xff
  406580:	movk	w10, #0xcccc, lsl #16
  406584:	umull	x10, w9, w10
  406588:	lsr	x10, x10, #34
  40658c:	add	w10, w10, w10, lsl #2
  406590:	sub	w9, w10, w9
  406594:	add	w3, w8, w9
  406598:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40659c:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4065a0:	add	x19, x19, #0x7b3
  4065a4:	add	x2, x2, #0xe77
  4065a8:	mov	w1, #0xb                   	// #11
  4065ac:	mov	x0, x19
  4065b0:	bl	402590 <snprintf@plt>
  4065b4:	mov	x0, x19
  4065b8:	ldr	x19, [sp, #16]
  4065bc:	ldp	x29, x30, [sp], #32
  4065c0:	ret
  4065c4:	cmp	w3, #0x24e
  4065c8:	b.hi	406628 <ferror@plt+0x3b78>  // b.pmore
  4065cc:	add	w8, w3, #0x9
  4065d0:	mov	w9, #0xcccd                	// #52429
  4065d4:	movk	w9, #0xcccc, lsl #16
  4065d8:	and	w11, w8, #0xffff
  4065dc:	umull	x9, w11, w9
  4065e0:	mov	w10, #0xa                   	// #10
  4065e4:	neg	w11, w11
  4065e8:	lsr	x9, x9, #35
  4065ec:	madd	w9, w9, w10, w11
  4065f0:	mov	w10, #0x8889                	// #34953
  4065f4:	add	w8, w8, w9
  4065f8:	movk	w10, #0x8888, lsl #16
  4065fc:	and	w9, w8, #0xffff
  406600:	umull	x9, w9, w10
  406604:	lsr	x3, x9, #37
  406608:	mov	w9, #0x3c                  	// #60
  40660c:	msub	w8, w3, w9, w8
  406610:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406614:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406618:	and	w4, w8, #0xffff
  40661c:	add	x19, x19, #0x7b3
  406620:	add	x2, x2, #0xe70
  406624:	b	4066c0 <ferror@plt+0x3c10>
  406628:	cmp	w3, #0xdd4
  40662c:	b.hi	40665c <ferror@plt+0x3bac>  // b.pmore
  406630:	add	w8, w3, #0x3b
  406634:	mov	w9, #0x8889                	// #34953
  406638:	and	w8, w8, #0xffff
  40663c:	movk	w9, #0x8888, lsl #16
  406640:	umull	x8, w8, w9
  406644:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406648:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40664c:	lsr	x3, x8, #37
  406650:	add	x19, x19, #0x7b3
  406654:	add	x2, x2, #0xe81
  406658:	b	406714 <ferror@plt+0x3c64>
  40665c:	mov	w8, #0x8a48                	// #35400
  406660:	cmp	w3, w8
  406664:	b.hi	4066dc <ferror@plt+0x3c2c>  // b.pmore
  406668:	add	w8, w3, #0x257
  40666c:	mov	w9, #0x81b5                	// #33205
  406670:	movk	w9, #0x1b4e, lsl #16
  406674:	mov	w10, #0xb3c5                	// #46021
  406678:	and	w8, w8, #0xffff
  40667c:	movk	w10, #0x91a2, lsl #16
  406680:	umull	x9, w8, w9
  406684:	umull	x8, w8, w10
  406688:	lsr	x9, x9, #38
  40668c:	mov	w11, #0x8889                	// #34953
  406690:	lsr	x3, x8, #43
  406694:	add	w8, w9, w9, lsl #2
  406698:	movk	w11, #0x8888, lsl #16
  40669c:	lsl	w8, w8, #1
  4066a0:	umull	x9, w8, w11
  4066a4:	lsr	x9, x9, #37
  4066a8:	mov	w10, #0x3c                  	// #60
  4066ac:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4066b0:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4066b4:	msub	w4, w9, w10, w8
  4066b8:	add	x19, x19, #0x7b3
  4066bc:	add	x2, x2, #0xe7c
  4066c0:	mov	w1, #0xb                   	// #11
  4066c4:	mov	x0, x19
  4066c8:	bl	402590 <snprintf@plt>
  4066cc:	mov	x0, x19
  4066d0:	ldr	x19, [sp, #16]
  4066d4:	ldp	x29, x30, [sp], #32
  4066d8:	ret
  4066dc:	mov	w8, #0x5180                	// #20864
  4066e0:	movk	w8, #0x1, lsl #16
  4066e4:	sub	w9, w8, #0xe0f
  4066e8:	cmp	w3, w9
  4066ec:	b.cs	406720 <ferror@plt+0x3c70>  // b.hs, b.nlast
  4066f0:	mov	w9, #0xb3c5                	// #46021
  4066f4:	add	w8, w3, #0xe0f
  4066f8:	movk	w9, #0x91a2, lsl #16
  4066fc:	umull	x8, w8, w9
  406700:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406704:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406708:	lsr	x3, x8, #43
  40670c:	add	x19, x19, #0x7b3
  406710:	add	x2, x2, #0xe8d
  406714:	mov	w1, #0xb                   	// #11
  406718:	mov	x0, x19
  40671c:	b	4065b0 <ferror@plt+0x3b00>
  406720:	mov	w9, #0x20f0                	// #8432
  406724:	movk	w9, #0xd, lsl #16
  406728:	cmp	w3, w9
  40672c:	b.hi	40677c <ferror@plt+0x3ccc>  // b.pmore
  406730:	mov	w10, #0xb3c5                	// #46021
  406734:	add	w9, w3, #0xe0f
  406738:	movk	w10, #0x91a2, lsl #16
  40673c:	mov	w11, #0xaaab                	// #43691
  406740:	umull	x10, w9, w10
  406744:	movk	w11, #0xaaaa, lsl #16
  406748:	udiv	w3, w9, w8
  40674c:	ubfx	x8, x10, #43, #8
  406750:	umull	x9, w8, w11
  406754:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406758:	lsr	x9, x9, #36
  40675c:	mov	w10, #0x18                  	// #24
  406760:	add	x19, x19, #0x7b3
  406764:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406768:	msub	w4, w9, w10, w8
  40676c:	add	x2, x2, #0xe88
  406770:	mov	w1, #0xb                   	// #11
  406774:	mov	x0, x19
  406778:	b	4066c8 <ferror@plt+0x3c18>
  40677c:	mov	w9, #0xa80                 	// #2688
  406780:	movk	w9, #0x525, lsl #16
  406784:	cmp	w3, w9
  406788:	b.hi	4067ac <ferror@plt+0x3cfc>  // b.pmore
  40678c:	add	w9, w8, w3
  406790:	sub	w9, w9, #0x1
  406794:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406798:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40679c:	udiv	w3, w9, w8
  4067a0:	add	x19, x19, #0x7b3
  4067a4:	add	x2, x2, #0xe92
  4067a8:	b	4065a8 <ferror@plt+0x3af8>
  4067ac:	adrp	x19, 40c000 <ferror@plt+0x9550>
  4067b0:	add	x19, x19, #0x8ff
  4067b4:	mov	x0, x19
  4067b8:	ldr	x19, [sp, #16]
  4067bc:	ldp	x29, x30, [sp], #32
  4067c0:	ret
  4067c4:	stp	x29, x30, [sp, #-16]!
  4067c8:	and	w0, w0, #0x1
  4067cc:	mov	x29, sp
  4067d0:	bl	4067e4 <ferror@plt+0x3d34>
  4067d4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4067d8:	strb	wzr, [x8, #1914]
  4067dc:	ldp	x29, x30, [sp], #16
  4067e0:	ret
  4067e4:	sub	sp, sp, #0x70
  4067e8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4067ec:	ldr	w8, [x8, #1064]
  4067f0:	stp	x29, x30, [sp, #32]
  4067f4:	stp	x26, x25, [sp, #48]
  4067f8:	stp	x24, x23, [sp, #64]
  4067fc:	cmp	w8, #0x3
  406800:	stp	x22, x21, [sp, #80]
  406804:	stp	x20, x19, [sp, #96]
  406808:	add	x29, sp, #0x20
  40680c:	b.cc	406d98 <ferror@plt+0x42e8>  // b.lo, b.ul, b.last
  406810:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406814:	ldrb	w8, [x8, #1914]
  406818:	cbz	w8, 406d98 <ferror@plt+0x42e8>
  40681c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406820:	mov	w20, w0
  406824:	ldr	x0, [x8, #1944]
  406828:	add	x1, sp, #0x10
  40682c:	sub	x2, x29, #0x8
  406830:	bl	4026c0 <lzma_get_progress@plt>
  406834:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  406838:	ldr	w8, [x8, #1160]
  40683c:	ldur	x9, [x29, #-8]
  406840:	ldr	x10, [sp, #16]
  406844:	cmp	w8, #0x0
  406848:	csel	x23, x9, x10, eq  // eq = none
  40684c:	csel	x22, x10, x9, eq  // eq = none
  406850:	tbnz	w20, #0, 406868 <ferror@plt+0x3db8>
  406854:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406858:	ldrb	w8, [x8, #1915]
  40685c:	tbnz	w8, #0, 406868 <ferror@plt+0x3db8>
  406860:	cbz	x23, 406d98 <ferror@plt+0x42e8>
  406864:	cbz	x22, 406d98 <ferror@plt+0x42e8>
  406868:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40686c:	add	x21, x21, #0x778
  406870:	strb	wzr, [x21, #3]
  406874:	bl	407af0 <ferror@plt+0x5040>
  406878:	mov	x19, x0
  40687c:	bl	4083ec <ferror@plt+0x593c>
  406880:	ldrb	w8, [x21]
  406884:	cbnz	w8, 406954 <ferror@plt+0x3ea4>
  406888:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  40688c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406890:	ldr	x0, [x21, #1096]
  406894:	ldr	x2, [x8, #1936]
  406898:	adrp	x1, 40d000 <ferror@plt+0xa550>
  40689c:	add	x1, x1, #0xeba
  4068a0:	bl	402a90 <fprintf@plt>
  4068a4:	tbnz	w20, #0, 40691c <ferror@plt+0x3e6c>
  4068a8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4068ac:	ldr	x8, [x8, #1952]
  4068b0:	adrp	x20, 40d000 <ferror@plt+0xa550>
  4068b4:	add	x20, x20, #0xe2d
  4068b8:	cbz	x8, 4068fc <ferror@plt+0x3e4c>
  4068bc:	ldr	x9, [sp, #16]
  4068c0:	cmp	x8, x9
  4068c4:	b.cc	4068fc <ferror@plt+0x3e4c>  // b.lo, b.ul, b.last
  4068c8:	adrp	x10, 40c000 <ferror@plt+0x9550>
  4068cc:	ldr	d0, [x10, #1408]
  4068d0:	ucvtf	d1, x9
  4068d4:	ucvtf	d2, x8
  4068d8:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4068dc:	fdiv	d1, d1, d2
  4068e0:	add	x20, x20, #0x7be
  4068e4:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4068e8:	fmul	d0, d1, d0
  4068ec:	add	x2, x2, #0xe33
  4068f0:	mov	w1, #0x10                  	// #16
  4068f4:	mov	x0, x20
  4068f8:	bl	402590 <snprintf@plt>
  4068fc:	ldrb	w8, [x20]
  406900:	cmp	w8, #0x2d
  406904:	b.eq	40691c <ferror@plt+0x3e6c>  // b.none
  406908:	ldr	x0, [x21, #1096]
  40690c:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406910:	add	x1, x1, #0xebf
  406914:	mov	x2, x20
  406918:	bl	402a90 <fprintf@plt>
  40691c:	ldr	x20, [x21, #1096]
  406920:	mov	w2, #0x1                   	// #1
  406924:	mov	x0, x23
  406928:	mov	x1, x22
  40692c:	bl	40641c <ferror@plt+0x396c>
  406930:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406934:	add	x0, x0, #0x7de
  406938:	mov	x1, x20
  40693c:	bl	402490 <fputs@plt>
  406940:	cmp	x19, #0xbb8
  406944:	b.cs	406964 <ferror@plt+0x3eb4>  // b.hs, b.nlast
  406948:	adrp	x20, 40c000 <ferror@plt+0x9550>
  40694c:	add	x20, x20, #0x8ff
  406950:	b	406b10 <ferror@plt+0x4060>
  406954:	tbz	w20, #0, 4069d8 <ferror@plt+0x3f28>
  406958:	adrp	x21, 40d000 <ferror@plt+0xa550>
  40695c:	add	x21, x21, #0xe97
  406960:	b	406a2c <ferror@plt+0x3f7c>
  406964:	adrp	x8, 40c000 <ferror@plt+0x9550>
  406968:	ldr	d0, [x8, #1416]
  40696c:	ucvtf	d2, x19
  406970:	mov	x8, #0x380000000000        	// #61572651155456
  406974:	ucvtf	d1, x22
  406978:	fmul	d0, d2, d0
  40697c:	movk	x8, #0x408f, lsl #48
  406980:	fdiv	d0, d1, d0
  406984:	fmov	d1, x8
  406988:	fcmp	d0, d1
  40698c:	b.le	406ac4 <ferror@plt+0x4014>
  406990:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  406994:	mov	x9, #0x380000000000        	// #61572651155456
  406998:	movk	x9, #0x408f, lsl #48
  40699c:	fmov	d1, x8
  4069a0:	fmul	d0, d0, d1
  4069a4:	fmov	d1, x9
  4069a8:	fcmp	d0, d1
  4069ac:	b.le	406ad4 <ferror@plt+0x4024>
  4069b0:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  4069b4:	mov	x9, #0x380000000000        	// #61572651155456
  4069b8:	movk	x9, #0x408f, lsl #48
  4069bc:	fmov	d1, x8
  4069c0:	fmul	d0, d0, d1
  4069c4:	fmov	d1, x9
  4069c8:	fcmp	d0, d1
  4069cc:	b.gt	406948 <ferror@plt+0x3e98>
  4069d0:	mov	w8, #0x2                   	// #2
  4069d4:	b	406ad8 <ferror@plt+0x4028>
  4069d8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4069dc:	ldr	x8, [x8, #1952]
  4069e0:	adrp	x21, 40d000 <ferror@plt+0xa550>
  4069e4:	add	x21, x21, #0xe2d
  4069e8:	cbz	x8, 406a2c <ferror@plt+0x3f7c>
  4069ec:	ldr	x9, [sp, #16]
  4069f0:	cmp	x8, x9
  4069f4:	b.cc	406a2c <ferror@plt+0x3f7c>  // b.lo, b.ul, b.last
  4069f8:	adrp	x10, 40c000 <ferror@plt+0x9550>
  4069fc:	ldr	d0, [x10, #1408]
  406a00:	ucvtf	d1, x9
  406a04:	ucvtf	d2, x8
  406a08:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406a0c:	fdiv	d1, d1, d2
  406a10:	add	x21, x21, #0x7be
  406a14:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406a18:	fmul	d0, d1, d0
  406a1c:	add	x2, x2, #0xe33
  406a20:	mov	w1, #0x10                  	// #16
  406a24:	mov	x0, x21
  406a28:	bl	402590 <snprintf@plt>
  406a2c:	mov	w2, #0x1                   	// #1
  406a30:	mov	x0, x23
  406a34:	mov	x1, x22
  406a38:	bl	40641c <ferror@plt+0x396c>
  406a3c:	cmp	x19, #0xbb8
  406a40:	b.cs	406a50 <ferror@plt+0x3fa0>  // b.hs, b.nlast
  406a44:	adrp	x22, 40c000 <ferror@plt+0x9550>
  406a48:	add	x22, x22, #0x8ff
  406a4c:	b	406c50 <ferror@plt+0x41a0>
  406a50:	adrp	x8, 40c000 <ferror@plt+0x9550>
  406a54:	ldr	d0, [x8, #1416]
  406a58:	ucvtf	d2, x19
  406a5c:	mov	x8, #0x380000000000        	// #61572651155456
  406a60:	ucvtf	d1, x22
  406a64:	fmul	d0, d2, d0
  406a68:	movk	x8, #0x408f, lsl #48
  406a6c:	fdiv	d0, d1, d0
  406a70:	fmov	d1, x8
  406a74:	fcmp	d0, d1
  406a78:	b.le	406acc <ferror@plt+0x401c>
  406a7c:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  406a80:	mov	x9, #0x380000000000        	// #61572651155456
  406a84:	movk	x9, #0x408f, lsl #48
  406a88:	fmov	d1, x8
  406a8c:	fmul	d0, d0, d1
  406a90:	fmov	d1, x9
  406a94:	fcmp	d0, d1
  406a98:	b.le	406c14 <ferror@plt+0x4164>
  406a9c:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  406aa0:	mov	x9, #0x380000000000        	// #61572651155456
  406aa4:	movk	x9, #0x408f, lsl #48
  406aa8:	fmov	d1, x8
  406aac:	fmul	d0, d0, d1
  406ab0:	fmov	d1, x9
  406ab4:	fcmp	d0, d1
  406ab8:	b.gt	406a44 <ferror@plt+0x3f94>
  406abc:	mov	w8, #0x2                   	// #2
  406ac0:	b	406c18 <ferror@plt+0x4168>
  406ac4:	mov	x8, xzr
  406ac8:	b	406ad8 <ferror@plt+0x4028>
  406acc:	mov	x8, xzr
  406ad0:	b	406c18 <ferror@plt+0x4168>
  406ad4:	mov	w8, #0x1                   	// #1
  406ad8:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406adc:	ldr	d1, [x9, #1424]
  406ae0:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406ae4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406ae8:	add	x9, x9, #0x5fe
  406aec:	fcmp	d0, d1
  406af0:	add	x20, x20, #0x7ce
  406af4:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406af8:	cset	w3, le
  406afc:	add	x4, x9, x8, lsl #3
  406b00:	add	x2, x2, #0xe53
  406b04:	mov	w1, #0x10                  	// #16
  406b08:	mov	x0, x20
  406b0c:	bl	402590 <snprintf@plt>
  406b10:	ldrb	w8, [x20]
  406b14:	cbz	w8, 406b2c <ferror@plt+0x407c>
  406b18:	ldr	x0, [x21, #1096]
  406b1c:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406b20:	add	x1, x1, #0xec4
  406b24:	mov	x2, x20
  406b28:	bl	402a90 <fprintf@plt>
  406b2c:	mov	x9, #0xf7cf                	// #63439
  406b30:	movk	x9, #0xe353, lsl #16
  406b34:	movk	x9, #0x9ba5, lsl #32
  406b38:	lsr	x8, x19, #3
  406b3c:	movk	x9, #0x20c4, lsl #48
  406b40:	umulh	x8, x8, x9
  406b44:	lsr	x8, x8, #4
  406b48:	mov	w10, #0x50fe                	// #20734
  406b4c:	sub	w9, w8, #0x1
  406b50:	movk	w10, #0x225, lsl #16
  406b54:	cmp	w9, w10
  406b58:	b.ls	406b68 <ferror@plt+0x40b8>  // b.plast
  406b5c:	adrp	x19, 40c000 <ferror@plt+0x9550>
  406b60:	add	x19, x19, #0x8ff
  406b64:	b	406be8 <ferror@plt+0x4138>
  406b68:	mov	w9, #0x8889                	// #34953
  406b6c:	movk	w9, #0x8888, lsl #16
  406b70:	umull	x11, w8, w9
  406b74:	mov	w10, #0x3c                  	// #60
  406b78:	lsr	x3, x11, #37
  406b7c:	cmp	w8, #0xe10
  406b80:	msub	w5, w3, w10, w8
  406b84:	b.cc	406bc8 <ferror@plt+0x4118>  // b.lo, b.ul, b.last
  406b88:	mov	w11, #0xb3c5                	// #46021
  406b8c:	movk	w11, #0x91a2, lsl #16
  406b90:	umull	x9, w3, w9
  406b94:	umull	x8, w8, w11
  406b98:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406b9c:	lsr	x9, x9, #37
  406ba0:	lsr	x8, x8, #43
  406ba4:	add	x19, x19, #0x7a8
  406ba8:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406bac:	msub	w4, w9, w10, w3
  406bb0:	add	x2, x2, #0xe5b
  406bb4:	mov	w1, #0xb                   	// #11
  406bb8:	mov	x0, x19
  406bbc:	mov	w3, w8
  406bc0:	bl	402590 <snprintf@plt>
  406bc4:	b	406be8 <ferror@plt+0x4138>
  406bc8:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406bcc:	add	x19, x19, #0x7a8
  406bd0:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406bd4:	add	x2, x2, #0xe68
  406bd8:	mov	w1, #0xb                   	// #11
  406bdc:	mov	x0, x19
  406be0:	mov	w4, w5
  406be4:	bl	402590 <snprintf@plt>
  406be8:	ldrb	w8, [x19]
  406bec:	cbz	w8, 406c04 <ferror@plt+0x4154>
  406bf0:	ldr	x0, [x21, #1096]
  406bf4:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406bf8:	add	x1, x1, #0xec4
  406bfc:	mov	x2, x19
  406c00:	bl	402a90 <fprintf@plt>
  406c04:	ldr	x1, [x21, #1096]
  406c08:	mov	w0, #0xa                   	// #10
  406c0c:	bl	402530 <fputc@plt>
  406c10:	b	406d94 <ferror@plt+0x42e4>
  406c14:	mov	w8, #0x1                   	// #1
  406c18:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406c1c:	ldr	d1, [x9, #1424]
  406c20:	adrp	x9, 40c000 <ferror@plt+0x9550>
  406c24:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406c28:	add	x9, x9, #0x5fe
  406c2c:	fcmp	d0, d1
  406c30:	add	x22, x22, #0x7ce
  406c34:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406c38:	cset	w3, le
  406c3c:	add	x4, x9, x8, lsl #3
  406c40:	add	x2, x2, #0xe53
  406c44:	mov	w1, #0x10                  	// #16
  406c48:	mov	x0, x22
  406c4c:	bl	402590 <snprintf@plt>
  406c50:	mov	x9, #0xf7cf                	// #63439
  406c54:	movk	x9, #0xe353, lsl #16
  406c58:	movk	x9, #0x9ba5, lsl #32
  406c5c:	lsr	x8, x19, #3
  406c60:	movk	x9, #0x20c4, lsl #48
  406c64:	umulh	x8, x8, x9
  406c68:	lsr	x8, x8, #4
  406c6c:	mov	w10, #0x50fe                	// #20734
  406c70:	sub	w9, w8, #0x1
  406c74:	movk	w10, #0x225, lsl #16
  406c78:	cmp	w9, w10
  406c7c:	b.ls	406c8c <ferror@plt+0x41dc>  // b.plast
  406c80:	adrp	x23, 40c000 <ferror@plt+0x9550>
  406c84:	add	x23, x23, #0x8ff
  406c88:	b	406d0c <ferror@plt+0x425c>
  406c8c:	mov	w9, #0x8889                	// #34953
  406c90:	movk	w9, #0x8888, lsl #16
  406c94:	umull	x11, w8, w9
  406c98:	mov	w10, #0x3c                  	// #60
  406c9c:	lsr	x3, x11, #37
  406ca0:	cmp	w8, #0xe10
  406ca4:	msub	w5, w3, w10, w8
  406ca8:	b.cc	406cec <ferror@plt+0x423c>  // b.lo, b.ul, b.last
  406cac:	mov	w11, #0xb3c5                	// #46021
  406cb0:	movk	w11, #0x91a2, lsl #16
  406cb4:	umull	x9, w3, w9
  406cb8:	umull	x8, w8, w11
  406cbc:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406cc0:	lsr	x9, x9, #37
  406cc4:	lsr	x8, x8, #43
  406cc8:	add	x23, x23, #0x7a8
  406ccc:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406cd0:	msub	w4, w9, w10, w3
  406cd4:	add	x2, x2, #0xe5b
  406cd8:	mov	w1, #0xb                   	// #11
  406cdc:	mov	x0, x23
  406ce0:	mov	w3, w8
  406ce4:	bl	402590 <snprintf@plt>
  406ce8:	b	406d0c <ferror@plt+0x425c>
  406cec:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406cf0:	add	x23, x23, #0x7a8
  406cf4:	adrp	x2, 40d000 <ferror@plt+0xa550>
  406cf8:	add	x2, x2, #0xe68
  406cfc:	mov	w1, #0xb                   	// #11
  406d00:	mov	x0, x23
  406d04:	mov	w4, w5
  406d08:	bl	402590 <snprintf@plt>
  406d0c:	tbz	w20, #0, 406d1c <ferror@plt+0x426c>
  406d10:	adrp	x19, 40c000 <ferror@plt+0x9550>
  406d14:	add	x19, x19, #0x8ff
  406d18:	b	406d2c <ferror@plt+0x427c>
  406d1c:	ldr	x0, [sp, #16]
  406d20:	mov	x1, x19
  406d24:	bl	4064f8 <ferror@plt+0x3a48>
  406d28:	mov	x19, x0
  406d2c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  406d30:	ldr	x20, [x8, #1096]
  406d34:	mov	w1, #0x6                   	// #6
  406d38:	mov	x0, x21
  406d3c:	bl	409260 <ferror@plt+0x67b0>
  406d40:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3b98>
  406d44:	add	x25, x25, #0x7de
  406d48:	mov	w24, w0
  406d4c:	mov	w1, #0x23                  	// #35
  406d50:	mov	x0, x25
  406d54:	bl	409260 <ferror@plt+0x67b0>
  406d58:	mov	w26, w0
  406d5c:	mov	w1, #0x9                   	// #9
  406d60:	mov	x0, x22
  406d64:	bl	409260 <ferror@plt+0x67b0>
  406d68:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406d6c:	mov	w6, w0
  406d70:	add	x1, x1, #0xe9d
  406d74:	mov	x0, x20
  406d78:	mov	w2, w24
  406d7c:	mov	x3, x21
  406d80:	mov	w4, w26
  406d84:	mov	x5, x25
  406d88:	mov	x7, x22
  406d8c:	stp	x23, x19, [sp]
  406d90:	bl	402a90 <fprintf@plt>
  406d94:	bl	408458 <ferror@plt+0x59a8>
  406d98:	ldp	x20, x19, [sp, #96]
  406d9c:	ldp	x22, x21, [sp, #80]
  406da0:	ldp	x24, x23, [sp, #64]
  406da4:	ldp	x26, x25, [sp, #48]
  406da8:	ldp	x29, x30, [sp, #32]
  406dac:	add	sp, sp, #0x70
  406db0:	ret
  406db4:	sub	sp, sp, #0x100
  406db8:	stp	x29, x30, [sp, #240]
  406dbc:	add	x29, sp, #0xf0
  406dc0:	mov	x8, #0xffffffffffffffd0    	// #-48
  406dc4:	mov	x9, sp
  406dc8:	sub	x10, x29, #0x70
  406dcc:	movk	x8, #0xff80, lsl #32
  406dd0:	add	x11, x29, #0x10
  406dd4:	add	x9, x9, #0x80
  406dd8:	add	x10, x10, #0x30
  406ddc:	stp	x9, x8, [x29, #-16]
  406de0:	stp	x11, x10, [x29, #-32]
  406de4:	stp	x2, x3, [x29, #-112]
  406de8:	stp	x4, x5, [x29, #-96]
  406dec:	stp	x6, x7, [x29, #-80]
  406df0:	stp	q1, q2, [sp, #16]
  406df4:	str	q0, [sp]
  406df8:	ldp	q0, q1, [x29, #-32]
  406dfc:	sub	x2, x29, #0x40
  406e00:	stp	q3, q4, [sp, #48]
  406e04:	stp	q5, q6, [sp, #80]
  406e08:	str	q7, [sp, #112]
  406e0c:	stp	q0, q1, [x29, #-64]
  406e10:	bl	406e20 <ferror@plt+0x4370>
  406e14:	ldp	x29, x30, [sp, #240]
  406e18:	add	sp, sp, #0x100
  406e1c:	ret
  406e20:	sub	sp, sp, #0x50
  406e24:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  406e28:	ldr	w8, [x8, #1064]
  406e2c:	stp	x29, x30, [sp, #32]
  406e30:	stp	x22, x21, [sp, #48]
  406e34:	stp	x20, x19, [sp, #64]
  406e38:	cmp	w8, w0
  406e3c:	add	x29, sp, #0x20
  406e40:	b.cs	406e58 <ferror@plt+0x43a8>  // b.hs, b.nlast
  406e44:	ldp	x20, x19, [sp, #64]
  406e48:	ldp	x22, x21, [sp, #48]
  406e4c:	ldp	x29, x30, [sp, #32]
  406e50:	add	sp, sp, #0x50
  406e54:	ret
  406e58:	mov	x20, x2
  406e5c:	mov	x19, x1
  406e60:	bl	4083ec <ferror@plt+0x593c>
  406e64:	mov	w0, wzr
  406e68:	bl	4067e4 <ferror@plt+0x3d34>
  406e6c:	adrp	x22, 41f000 <ferror@plt+0x1c550>
  406e70:	ldr	x21, [x22, #1096]
  406e74:	adrp	x1, 40d000 <ferror@plt+0xa550>
  406e78:	add	x1, x1, #0xeba
  406e7c:	mov	w2, #0x5                   	// #5
  406e80:	mov	x0, xzr
  406e84:	bl	402960 <dcgettext@plt>
  406e88:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  406e8c:	ldr	x2, [x8, #1088]
  406e90:	mov	x1, x0
  406e94:	mov	x0, x21
  406e98:	bl	402a90 <fprintf@plt>
  406e9c:	ldp	q1, q0, [x20]
  406ea0:	ldr	x0, [x22, #1096]
  406ea4:	mov	x2, sp
  406ea8:	mov	x1, x19
  406eac:	stp	q1, q0, [sp]
  406eb0:	bl	4029d0 <vfprintf@plt>
  406eb4:	ldr	x1, [x22, #1096]
  406eb8:	mov	w0, #0xa                   	// #10
  406ebc:	bl	402530 <fputc@plt>
  406ec0:	bl	408458 <ferror@plt+0x59a8>
  406ec4:	b	406e44 <ferror@plt+0x4394>
  406ec8:	sub	sp, sp, #0x120
  406ecc:	stp	x29, x30, [sp, #256]
  406ed0:	add	x29, sp, #0x100
  406ed4:	mov	x9, #0xffffffffffffffc8    	// #-56
  406ed8:	mov	x10, sp
  406edc:	sub	x11, x29, #0x78
  406ee0:	movk	x9, #0xff80, lsl #32
  406ee4:	add	x12, x29, #0x20
  406ee8:	add	x10, x10, #0x80
  406eec:	add	x11, x11, #0x38
  406ef0:	stp	x10, x9, [x29, #-16]
  406ef4:	stp	x12, x11, [x29, #-32]
  406ef8:	stp	x1, x2, [x29, #-120]
  406efc:	stp	x3, x4, [x29, #-104]
  406f00:	stp	x5, x6, [x29, #-88]
  406f04:	stur	x7, [x29, #-72]
  406f08:	stp	q0, q1, [sp]
  406f0c:	ldp	q0, q1, [x29, #-32]
  406f10:	mov	x8, x0
  406f14:	sub	x2, x29, #0x40
  406f18:	mov	w0, #0x2                   	// #2
  406f1c:	mov	x1, x8
  406f20:	str	x28, [sp, #272]
  406f24:	stp	q2, q3, [sp, #32]
  406f28:	stp	q4, q5, [sp, #64]
  406f2c:	stp	q6, q7, [sp, #96]
  406f30:	stp	q0, q1, [x29, #-64]
  406f34:	bl	406e20 <ferror@plt+0x4370>
  406f38:	mov	w0, #0x2                   	// #2
  406f3c:	bl	405a54 <ferror@plt+0x2fa4>
  406f40:	ldr	x28, [sp, #272]
  406f44:	ldp	x29, x30, [sp, #256]
  406f48:	add	sp, sp, #0x120
  406f4c:	ret
  406f50:	sub	sp, sp, #0x120
  406f54:	stp	x29, x30, [sp, #256]
  406f58:	add	x29, sp, #0x100
  406f5c:	mov	x9, #0xffffffffffffffc8    	// #-56
  406f60:	mov	x10, sp
  406f64:	sub	x11, x29, #0x78
  406f68:	movk	x9, #0xff80, lsl #32
  406f6c:	add	x12, x29, #0x20
  406f70:	add	x10, x10, #0x80
  406f74:	add	x11, x11, #0x38
  406f78:	stp	x10, x9, [x29, #-16]
  406f7c:	stp	x12, x11, [x29, #-32]
  406f80:	stp	x1, x2, [x29, #-120]
  406f84:	stp	x3, x4, [x29, #-104]
  406f88:	stp	x5, x6, [x29, #-88]
  406f8c:	stur	x7, [x29, #-72]
  406f90:	stp	q0, q1, [sp]
  406f94:	ldp	q0, q1, [x29, #-32]
  406f98:	mov	x8, x0
  406f9c:	sub	x2, x29, #0x40
  406fa0:	mov	w0, #0x1                   	// #1
  406fa4:	mov	x1, x8
  406fa8:	str	x28, [sp, #272]
  406fac:	stp	q2, q3, [sp, #32]
  406fb0:	stp	q4, q5, [sp, #64]
  406fb4:	stp	q6, q7, [sp, #96]
  406fb8:	stp	q0, q1, [x29, #-64]
  406fbc:	bl	406e20 <ferror@plt+0x4370>
  406fc0:	mov	w0, #0x1                   	// #1
  406fc4:	bl	405a54 <ferror@plt+0x2fa4>
  406fc8:	ldr	x28, [sp, #272]
  406fcc:	ldp	x29, x30, [sp, #256]
  406fd0:	add	sp, sp, #0x120
  406fd4:	ret
  406fd8:	sub	sp, sp, #0x120
  406fdc:	stp	x29, x30, [sp, #256]
  406fe0:	add	x29, sp, #0x100
  406fe4:	mov	x9, #0xffffffffffffffc8    	// #-56
  406fe8:	mov	x10, sp
  406fec:	sub	x11, x29, #0x78
  406ff0:	movk	x9, #0xff80, lsl #32
  406ff4:	add	x12, x29, #0x20
  406ff8:	add	x10, x10, #0x80
  406ffc:	add	x11, x11, #0x38
  407000:	stp	x10, x9, [x29, #-16]
  407004:	stp	x12, x11, [x29, #-32]
  407008:	stp	x1, x2, [x29, #-120]
  40700c:	stp	x3, x4, [x29, #-104]
  407010:	stp	x5, x6, [x29, #-88]
  407014:	stur	x7, [x29, #-72]
  407018:	stp	q0, q1, [sp]
  40701c:	ldp	q0, q1, [x29, #-32]
  407020:	mov	x8, x0
  407024:	sub	x2, x29, #0x40
  407028:	mov	w0, #0x1                   	// #1
  40702c:	mov	x1, x8
  407030:	str	x28, [sp, #272]
  407034:	stp	q2, q3, [sp, #32]
  407038:	stp	q4, q5, [sp, #64]
  40703c:	stp	q6, q7, [sp, #96]
  407040:	stp	q0, q1, [x29, #-64]
  407044:	bl	406e20 <ferror@plt+0x4370>
  407048:	mov	w0, #0x1                   	// #1
  40704c:	mov	w1, #0x1                   	// #1
  407050:	mov	w2, wzr
  407054:	bl	4090ac <ferror@plt+0x65fc>
  407058:	stp	x29, x30, [sp, #-16]!
  40705c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407060:	add	x1, x1, #0x633
  407064:	mov	w2, #0x5                   	// #5
  407068:	mov	x0, xzr
  40706c:	mov	x29, sp
  407070:	bl	402960 <dcgettext@plt>
  407074:	bl	406fd8 <ferror@plt+0x4528>
  407078:	sub	w8, w0, #0x2
  40707c:	cmp	w8, #0x8
  407080:	b.hi	4070c4 <ferror@plt+0x4614>  // b.pmore
  407084:	adrp	x9, 40c000 <ferror@plt+0x9550>
  407088:	add	x9, x9, #0x5a0
  40708c:	adr	x10, 40709c <ferror@plt+0x45ec>
  407090:	ldrb	w11, [x9, x8]
  407094:	add	x10, x10, x11, lsl #2
  407098:	br	x10
  40709c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4070a0:	add	x1, x1, #0x669
  4070a4:	mov	w2, #0x5                   	// #5
  4070a8:	mov	x0, xzr
  4070ac:	b	402960 <dcgettext@plt>
  4070b0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4070b4:	add	x1, x1, #0x69a
  4070b8:	mov	w2, #0x5                   	// #5
  4070bc:	mov	x0, xzr
  4070c0:	b	402960 <dcgettext@plt>
  4070c4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4070c8:	add	x1, x1, #0x633
  4070cc:	mov	w2, #0x5                   	// #5
  4070d0:	mov	x0, xzr
  4070d4:	b	402960 <dcgettext@plt>
  4070d8:	mov	w0, #0xc                   	// #12
  4070dc:	b	402700 <strerror@plt>
  4070e0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4070e4:	add	x1, x1, #0x6dc
  4070e8:	mov	w2, #0x5                   	// #5
  4070ec:	mov	x0, xzr
  4070f0:	b	402960 <dcgettext@plt>
  4070f4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4070f8:	add	x1, x1, #0x6f7
  4070fc:	mov	w2, #0x5                   	// #5
  407100:	mov	x0, xzr
  407104:	b	402960 <dcgettext@plt>
  407108:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40710c:	add	x1, x1, #0x712
  407110:	mov	w2, #0x5                   	// #5
  407114:	mov	x0, xzr
  407118:	b	402960 <dcgettext@plt>
  40711c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407120:	add	x1, x1, #0x726
  407124:	mov	w2, #0x5                   	// #5
  407128:	mov	x0, xzr
  40712c:	b	402960 <dcgettext@plt>
  407130:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407134:	add	x1, x1, #0x741
  407138:	mov	w2, #0x5                   	// #5
  40713c:	mov	x0, xzr
  407140:	b	402960 <dcgettext@plt>
  407144:	sub	sp, sp, #0xb0
  407148:	stp	x29, x30, [sp, #128]
  40714c:	stp	x20, x19, [sp, #160]
  407150:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407154:	ldr	w8, [x8, #1064]
  407158:	str	x21, [sp, #144]
  40715c:	add	x29, sp, #0x80
  407160:	cmp	w8, w0
  407164:	b.cc	407248 <ferror@plt+0x4798>  // b.lo, b.ul, b.last
  407168:	mov	w19, w0
  40716c:	mov	x0, x1
  407170:	bl	408bb4 <ferror@plt+0x6104>
  407174:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407178:	ldr	w8, [x8, #1160]
  40717c:	mov	x20, x0
  407180:	mov	w0, w8
  407184:	bl	405800 <ferror@plt+0x2d50>
  407188:	cmn	x0, #0x1
  40718c:	b.eq	4071a4 <ferror@plt+0x46f4>  // b.none
  407190:	cmp	x0, #0x100, lsl #12
  407194:	b.cs	4071e8 <ferror@plt+0x4738>  // b.hs, b.nlast
  407198:	adrp	x21, 40c000 <ferror@plt+0x9550>
  40719c:	add	x21, x21, #0x790
  4071a0:	b	4071f4 <ferror@plt+0x4744>
  4071a4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4071a8:	add	x1, x1, #0x759
  4071ac:	mov	w2, #0x5                   	// #5
  4071b0:	mov	x0, xzr
  4071b4:	bl	402960 <dcgettext@plt>
  4071b8:	mov	x21, x0
  4071bc:	mov	x0, x20
  4071c0:	mov	w1, wzr
  4071c4:	bl	408bc4 <ferror@plt+0x6114>
  4071c8:	mov	x2, x0
  4071cc:	mov	w0, w19
  4071d0:	mov	x1, x21
  4071d4:	ldp	x20, x19, [sp, #160]
  4071d8:	ldr	x21, [sp, #144]
  4071dc:	ldp	x29, x30, [sp, #128]
  4071e0:	add	sp, sp, #0xb0
  4071e4:	b	406db4 <ferror@plt+0x4304>
  4071e8:	bl	408bb4 <ferror@plt+0x6104>
  4071ec:	adrp	x21, 40b000 <ferror@plt+0x8550>
  4071f0:	add	x21, x21, #0xfa1
  4071f4:	mov	w1, #0x1                   	// #1
  4071f8:	bl	408bc4 <ferror@plt+0x6114>
  4071fc:	mov	x3, x0
  407200:	mov	x0, sp
  407204:	mov	w1, #0x80                  	// #128
  407208:	mov	x2, x21
  40720c:	bl	402590 <snprintf@plt>
  407210:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407214:	add	x1, x1, #0x795
  407218:	mov	w2, #0x5                   	// #5
  40721c:	mov	x0, xzr
  407220:	bl	402960 <dcgettext@plt>
  407224:	mov	x21, x0
  407228:	mov	x0, x20
  40722c:	mov	w1, wzr
  407230:	bl	408bc4 <ferror@plt+0x6114>
  407234:	mov	x2, x0
  407238:	mov	x3, sp
  40723c:	mov	w0, w19
  407240:	mov	x1, x21
  407244:	bl	406db4 <ferror@plt+0x4304>
  407248:	ldp	x20, x19, [sp, #160]
  40724c:	ldr	x21, [sp, #144]
  407250:	ldp	x29, x30, [sp, #128]
  407254:	add	sp, sp, #0xb0
  407258:	ret
  40725c:	sub	sp, sp, #0x80
  407260:	stp	x29, x30, [sp, #32]
  407264:	add	x29, sp, #0x20
  407268:	mov	w8, #0x200                 	// #512
  40726c:	stp	x28, x27, [sp, #48]
  407270:	stp	x26, x25, [sp, #64]
  407274:	stp	x24, x23, [sp, #80]
  407278:	stp	x22, x21, [sp, #96]
  40727c:	stp	x20, x19, [sp, #112]
  407280:	stur	x0, [x29, #-8]
  407284:	str	x8, [sp, #16]
  407288:	ldr	x8, [x1]
  40728c:	cmn	x8, #0x1
  407290:	b.eq	407510 <ferror@plt+0x4a60>  // b.none
  407294:	adrp	x26, 40c000 <ferror@plt+0x9550>
  407298:	adrp	x23, 40c000 <ferror@plt+0x9550>
  40729c:	adrp	x20, 40e000 <ferror@plt+0xb550>
  4072a0:	adrp	x28, 40c000 <ferror@plt+0x9550>
  4072a4:	mov	w19, w2
  4072a8:	mov	x22, xzr
  4072ac:	add	x27, x1, #0x8
  4072b0:	add	x26, x26, #0x7c4
  4072b4:	add	x23, x23, #0x7c5
  4072b8:	add	x20, x20, #0x8a2
  4072bc:	add	x28, x28, #0x5c8
  4072c0:	b	4072ec <ferror@plt+0x483c>
  4072c4:	adrp	x2, 40c000 <ferror@plt+0x9550>
  4072c8:	sub	x0, x29, #0x8
  4072cc:	add	x1, sp, #0x10
  4072d0:	add	x2, x2, #0x7cf
  4072d4:	bl	408e34 <ferror@plt+0x6384>
  4072d8:	ldr	x8, [x27, #8]
  4072dc:	add	x27, x27, #0x10
  4072e0:	sub	x22, x22, #0x1
  4072e4:	cmn	x8, #0x1
  4072e8:	b.eq	407510 <ferror@plt+0x4a60>  // b.none
  4072ec:	cmp	x22, #0x0
  4072f0:	csel	x3, x23, x26, eq  // eq = none
  4072f4:	sub	x0, x29, #0x8
  4072f8:	add	x1, sp, #0x10
  4072fc:	mov	x2, x20
  407300:	bl	408e34 <ferror@plt+0x6384>
  407304:	ldur	x8, [x27, #-8]
  407308:	cmp	x8, #0x20
  40730c:	b.gt	407360 <ferror@plt+0x48b0>
  407310:	sub	x9, x8, #0x4
  407314:	cmp	x9, #0x6
  407318:	b.cs	4073f0 <ferror@plt+0x4940>  // b.hs, b.nlast
  40731c:	ldr	x21, [x27]
  407320:	add	x8, x8, x8, lsl #3
  407324:	add	x8, x8, x28
  407328:	sub	x3, x8, #0x24
  40732c:	sub	x0, x29, #0x8
  407330:	add	x1, sp, #0x10
  407334:	mov	x2, x20
  407338:	bl	408e34 <ferror@plt+0x6384>
  40733c:	cbz	x21, 4072d8 <ferror@plt+0x4828>
  407340:	ldr	w3, [x21]
  407344:	cbz	w3, 4072d8 <ferror@plt+0x4828>
  407348:	adrp	x2, 40c000 <ferror@plt+0x9550>
  40734c:	sub	x0, x29, #0x8
  407350:	add	x1, sp, #0x10
  407354:	add	x2, x2, #0x82c
  407358:	bl	408e34 <ferror@plt+0x6384>
  40735c:	b	4072d8 <ferror@plt+0x4828>
  407360:	mov	x9, #0x1                   	// #1
  407364:	movk	x9, #0x4000, lsl #48
  407368:	cmp	x8, x9
  40736c:	b.eq	407378 <ferror@plt+0x48c8>  // b.none
  407370:	cmp	x8, #0x21
  407374:	b.ne	4072c4 <ferror@plt+0x4814>  // b.any
  407378:	ldr	x24, [x27]
  40737c:	tbz	w19, #0, 407418 <ferror@plt+0x4968>
  407380:	ldr	w10, [x24, #32]
  407384:	ldr	w9, [x24, #40]
  407388:	adrp	x11, 40c000 <ferror@plt+0x9550>
  40738c:	adrp	x12, 40c000 <ferror@plt+0x9550>
  407390:	cmp	w10, #0x2
  407394:	add	x11, x11, #0x7cf
  407398:	add	x12, x12, #0x7c8
  40739c:	csel	x11, x12, x11, eq  // eq = none
  4073a0:	cmp	w10, #0x1
  4073a4:	adrp	x10, 40b000 <ferror@plt+0x8550>
  4073a8:	sub	w9, w9, #0x3
  4073ac:	add	x10, x10, #0xb64
  4073b0:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4073b4:	csel	x25, x10, x11, eq  // eq = none
  4073b8:	cmp	w9, #0x11
  4073bc:	add	x0, x0, #0x768
  4073c0:	b.hi	4074e0 <ferror@plt+0x4a30>  // b.pmore
  4073c4:	adrp	x12, 40c000 <ferror@plt+0x9550>
  4073c8:	add	x12, x12, #0x5a9
  4073cc:	adr	x10, 4073e4 <ferror@plt+0x4934>
  4073d0:	ldrb	w11, [x12, x9]
  4073d4:	add	x10, x10, x11, lsl #2
  4073d8:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4073dc:	add	x21, x21, #0x7d7
  4073e0:	br	x10
  4073e4:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4073e8:	add	x21, x21, #0x7db
  4073ec:	b	407428 <ferror@plt+0x4978>
  4073f0:	cmp	x8, #0x3
  4073f4:	b.ne	4072c4 <ferror@plt+0x4814>  // b.any
  4073f8:	ldr	x8, [x27]
  4073fc:	adrp	x2, 40c000 <ferror@plt+0x9550>
  407400:	sub	x0, x29, #0x8
  407404:	add	x1, sp, #0x10
  407408:	ldr	w3, [x8, #4]
  40740c:	add	x2, x2, #0x836
  407410:	bl	408e34 <ferror@plt+0x6384>
  407414:	b	4072d8 <ferror@plt+0x4828>
  407418:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40741c:	mov	x25, xzr
  407420:	mov	x21, xzr
  407424:	add	x0, x0, #0x768
  407428:	ldr	w3, [x24]
  40742c:	cmp	x8, #0x21
  407430:	mov	w8, #0x31                  	// #49
  407434:	cinc	w28, w8, eq  // eq = none
  407438:	tst	w3, #0xfffff
  40743c:	b.eq	407458 <ferror@plt+0x49a8>  // b.none
  407440:	tst	w3, #0x3ff
  407444:	b.eq	40746c <ferror@plt+0x49bc>  // b.none
  407448:	adrp	x2, 40e000 <ferror@plt+0xb550>
  40744c:	mov	w1, #0x10                  	// #16
  407450:	add	x2, x2, #0x65e
  407454:	b	40747c <ferror@plt+0x49cc>
  407458:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40745c:	lsr	w3, w3, #20
  407460:	mov	w1, #0x10                  	// #16
  407464:	add	x2, x2, #0xec9
  407468:	b	40747c <ferror@plt+0x49cc>
  40746c:	adrp	x2, 40d000 <ferror@plt+0xa550>
  407470:	lsr	w3, w3, #10
  407474:	mov	w1, #0x10                  	// #16
  407478:	add	x2, x2, #0xecf
  40747c:	bl	402590 <snprintf@plt>
  407480:	adrp	x4, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407484:	adrp	x2, 40c000 <ferror@plt+0x9550>
  407488:	add	x4, x4, #0x768
  40748c:	sub	x0, x29, #0x8
  407490:	add	x1, sp, #0x10
  407494:	add	x2, x2, #0x7eb
  407498:	mov	w3, w28
  40749c:	bl	408e34 <ferror@plt+0x6384>
  4074a0:	adrp	x28, 40c000 <ferror@plt+0x9550>
  4074a4:	add	x28, x28, #0x5c8
  4074a8:	tbz	w19, #0, 4072d8 <ferror@plt+0x4828>
  4074ac:	ldp	w3, w4, [x24, #20]
  4074b0:	ldr	w5, [x24, #28]
  4074b4:	ldr	w7, [x24, #36]
  4074b8:	ldr	w8, [x24, #44]
  4074bc:	adrp	x2, 40c000 <ferror@plt+0x9550>
  4074c0:	sub	x0, x29, #0x8
  4074c4:	add	x1, sp, #0x10
  4074c8:	add	x2, x2, #0x7fa
  4074cc:	mov	x6, x25
  4074d0:	str	w8, [sp, #8]
  4074d4:	str	x21, [sp]
  4074d8:	bl	408e34 <ferror@plt+0x6384>
  4074dc:	b	4072d8 <ferror@plt+0x4828>
  4074e0:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4074e4:	add	x21, x21, #0x7cf
  4074e8:	b	407428 <ferror@plt+0x4978>
  4074ec:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4074f0:	add	x21, x21, #0x7df
  4074f4:	b	407428 <ferror@plt+0x4978>
  4074f8:	adrp	x21, 40c000 <ferror@plt+0x9550>
  4074fc:	add	x21, x21, #0x7e3
  407500:	b	407428 <ferror@plt+0x4978>
  407504:	adrp	x21, 40c000 <ferror@plt+0x9550>
  407508:	add	x21, x21, #0x7e7
  40750c:	b	407428 <ferror@plt+0x4978>
  407510:	ldp	x20, x19, [sp, #112]
  407514:	ldp	x22, x21, [sp, #96]
  407518:	ldp	x24, x23, [sp, #80]
  40751c:	ldp	x26, x25, [sp, #64]
  407520:	ldp	x28, x27, [sp, #48]
  407524:	ldp	x29, x30, [sp, #32]
  407528:	add	sp, sp, #0x80
  40752c:	ret
  407530:	stp	x29, x30, [sp, #-32]!
  407534:	stp	x28, x19, [sp, #16]
  407538:	mov	x29, sp
  40753c:	sub	sp, sp, #0x200
  407540:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407544:	ldr	w8, [x8, #1064]
  407548:	cmp	w8, w0
  40754c:	b.cs	407560 <ferror@plt+0x4ab0>  // b.hs, b.nlast
  407550:	add	sp, sp, #0x200
  407554:	ldp	x28, x19, [sp, #16]
  407558:	ldp	x29, x30, [sp], #32
  40755c:	ret
  407560:	mov	x0, sp
  407564:	mov	w2, #0x1                   	// #1
  407568:	bl	40725c <ferror@plt+0x47ac>
  40756c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407570:	ldr	x19, [x8, #1096]
  407574:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407578:	add	x1, x1, #0x844
  40757c:	mov	w2, #0x5                   	// #5
  407580:	mov	x0, xzr
  407584:	bl	402960 <dcgettext@plt>
  407588:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40758c:	ldr	x2, [x8, #1088]
  407590:	mov	x1, x0
  407594:	mov	x3, sp
  407598:	mov	x0, x19
  40759c:	bl	402a90 <fprintf@plt>
  4075a0:	add	sp, sp, #0x200
  4075a4:	ldp	x28, x19, [sp, #16]
  4075a8:	ldp	x29, x30, [sp], #32
  4075ac:	ret
  4075b0:	stp	x29, x30, [sp, #-16]!
  4075b4:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4075b8:	add	x1, x1, #0x85a
  4075bc:	mov	w2, #0x5                   	// #5
  4075c0:	mov	x0, xzr
  4075c4:	mov	x29, sp
  4075c8:	bl	402960 <dcgettext@plt>
  4075cc:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4075d0:	ldr	x2, [x8, #1088]
  4075d4:	mov	x1, x0
  4075d8:	mov	w0, #0x2                   	// #2
  4075dc:	ldp	x29, x30, [sp], #16
  4075e0:	b	406db4 <ferror@plt+0x4304>
  4075e4:	stp	x29, x30, [sp, #-16]!
  4075e8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4075ec:	ldrb	w8, [x8, #1152]
  4075f0:	mov	x29, sp
  4075f4:	cbnz	w8, 40761c <ferror@plt+0x4b6c>
  4075f8:	adrp	x0, 40d000 <ferror@plt+0xa550>
  4075fc:	add	x0, x0, #0xed5
  407600:	bl	4027d0 <puts@plt>
  407604:	bl	402740 <lzma_version_string@plt>
  407608:	mov	x1, x0
  40760c:	adrp	x0, 40c000 <ferror@plt+0x9550>
  407610:	add	x0, x0, #0x8a2
  407614:	bl	4029e0 <printf@plt>
  407618:	b	407638 <ferror@plt+0x4b88>
  40761c:	bl	4025b0 <lzma_version_number@plt>
  407620:	mov	w2, w0
  407624:	adrp	x0, 40c000 <ferror@plt+0x9550>
  407628:	mov	w1, #0x3eca                	// #16074
  40762c:	add	x0, x0, #0x880
  407630:	movk	w1, #0x2fb, lsl #16
  407634:	bl	4029e0 <printf@plt>
  407638:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40763c:	ldr	w8, [x8, #1064]
  407640:	mov	w1, #0x1                   	// #1
  407644:	mov	w0, wzr
  407648:	cmp	w8, #0x0
  40764c:	cset	w2, ne  // ne = any
  407650:	bl	4090ac <ferror@plt+0x65fc>
  407654:	stp	x29, x30, [sp, #-32]!
  407658:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40765c:	str	x19, [sp, #16]
  407660:	mov	w19, w0
  407664:	add	x1, x1, #0x8ae
  407668:	mov	w2, #0x5                   	// #5
  40766c:	mov	x0, xzr
  407670:	mov	x29, sp
  407674:	bl	402960 <dcgettext@plt>
  407678:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40767c:	ldr	x1, [x8, #1088]
  407680:	bl	4029e0 <printf@plt>
  407684:	tbz	w19, #0, 407914 <ferror@plt+0x4e64>
  407688:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40768c:	add	x1, x1, #0x900
  407690:	mov	w2, #0x5                   	// #5
  407694:	mov	x0, xzr
  407698:	bl	402960 <dcgettext@plt>
  40769c:	bl	4027d0 <puts@plt>
  4076a0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4076a4:	add	x1, x1, #0x94a
  4076a8:	mov	w2, #0x5                   	// #5
  4076ac:	mov	x0, xzr
  4076b0:	bl	402960 <dcgettext@plt>
  4076b4:	bl	4027d0 <puts@plt>
  4076b8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4076bc:	add	x1, x1, #0x95c
  4076c0:	mov	w2, #0x5                   	// #5
  4076c4:	mov	x0, xzr
  4076c8:	bl	402960 <dcgettext@plt>
  4076cc:	bl	4027d0 <puts@plt>
  4076d0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4076d4:	add	x1, x1, #0xa1a
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	mov	x0, xzr
  4076e0:	bl	402960 <dcgettext@plt>
  4076e4:	bl	4027d0 <puts@plt>
  4076e8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4076ec:	add	x1, x1, #0xa32
  4076f0:	mov	w2, #0x5                   	// #5
  4076f4:	mov	x0, xzr
  4076f8:	bl	402960 <dcgettext@plt>
  4076fc:	bl	4027d0 <puts@plt>
  407700:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407704:	add	x1, x1, #0xb00
  407708:	mov	w2, #0x5                   	// #5
  40770c:	mov	x0, xzr
  407710:	bl	402960 <dcgettext@plt>
  407714:	bl	4027d0 <puts@plt>
  407718:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40771c:	add	x1, x1, #0xb80
  407720:	mov	w2, #0x5                   	// #5
  407724:	mov	x0, xzr
  407728:	bl	402960 <dcgettext@plt>
  40772c:	bl	4027d0 <puts@plt>
  407730:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407734:	add	x1, x1, #0xd2f
  407738:	mov	w2, #0x5                   	// #5
  40773c:	mov	x0, xzr
  407740:	bl	402960 <dcgettext@plt>
  407744:	bl	4027d0 <puts@plt>
  407748:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40774c:	add	x1, x1, #0xd5d
  407750:	mov	w2, #0x5                   	// #5
  407754:	mov	x0, xzr
  407758:	bl	402960 <dcgettext@plt>
  40775c:	bl	4027d0 <puts@plt>
  407760:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407764:	add	x1, x1, #0xe6d
  407768:	mov	w2, #0x5                   	// #5
  40776c:	mov	x0, xzr
  407770:	bl	402960 <dcgettext@plt>
  407774:	bl	4027d0 <puts@plt>
  407778:	adrp	x1, 40c000 <ferror@plt+0x9550>
  40777c:	add	x1, x1, #0xeb7
  407780:	mov	w2, #0x5                   	// #5
  407784:	mov	x0, xzr
  407788:	bl	402960 <dcgettext@plt>
  40778c:	bl	4027d0 <puts@plt>
  407790:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407794:	add	x1, x1, #0xf54
  407798:	mov	w2, #0x5                   	// #5
  40779c:	mov	x0, xzr
  4077a0:	bl	402960 <dcgettext@plt>
  4077a4:	bl	4027d0 <puts@plt>
  4077a8:	adrp	x1, 40c000 <ferror@plt+0x9550>
  4077ac:	add	x1, x1, #0xfea
  4077b0:	mov	w2, #0x5                   	// #5
  4077b4:	mov	x0, xzr
  4077b8:	bl	402960 <dcgettext@plt>
  4077bc:	bl	4027d0 <puts@plt>
  4077c0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4077c4:	add	x1, x1, #0x7e
  4077c8:	mov	w2, #0x5                   	// #5
  4077cc:	mov	x0, xzr
  4077d0:	bl	402960 <dcgettext@plt>
  4077d4:	bl	4027d0 <puts@plt>
  4077d8:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4077dc:	add	x1, x1, #0x131
  4077e0:	mov	w2, #0x5                   	// #5
  4077e4:	mov	x0, xzr
  4077e8:	bl	402960 <dcgettext@plt>
  4077ec:	bl	4027d0 <puts@plt>
  4077f0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4077f4:	add	x1, x1, #0x1cb
  4077f8:	mov	w2, #0x5                   	// #5
  4077fc:	mov	x0, xzr
  407800:	bl	402960 <dcgettext@plt>
  407804:	bl	4027d0 <puts@plt>
  407808:	adrp	x1, 40d000 <ferror@plt+0xa550>
  40780c:	add	x1, x1, #0x2c7
  407810:	mov	w2, #0x5                   	// #5
  407814:	mov	x0, xzr
  407818:	bl	402960 <dcgettext@plt>
  40781c:	bl	4027d0 <puts@plt>
  407820:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407824:	add	x1, x1, #0x3bb
  407828:	mov	w2, #0x5                   	// #5
  40782c:	mov	x0, xzr
  407830:	bl	402960 <dcgettext@plt>
  407834:	bl	4027d0 <puts@plt>
  407838:	adrp	x1, 40d000 <ferror@plt+0xa550>
  40783c:	add	x1, x1, #0x458
  407840:	mov	w2, #0x5                   	// #5
  407844:	mov	x0, xzr
  407848:	bl	402960 <dcgettext@plt>
  40784c:	bl	4027d0 <puts@plt>
  407850:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407854:	add	x1, x1, #0x49f
  407858:	mov	w2, #0x5                   	// #5
  40785c:	mov	x0, xzr
  407860:	bl	402960 <dcgettext@plt>
  407864:	bl	4027d0 <puts@plt>
  407868:	adrp	x1, 40d000 <ferror@plt+0xa550>
  40786c:	add	x1, x1, #0x7d7
  407870:	mov	w2, #0x5                   	// #5
  407874:	mov	x0, xzr
  407878:	bl	402960 <dcgettext@plt>
  40787c:	bl	4027d0 <puts@plt>
  407880:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407884:	add	x1, x1, #0x9a0
  407888:	mov	w2, #0x5                   	// #5
  40788c:	mov	x0, xzr
  407890:	bl	402960 <dcgettext@plt>
  407894:	bl	4027d0 <puts@plt>
  407898:	adrp	x1, 40d000 <ferror@plt+0xa550>
  40789c:	add	x1, x1, #0xa72
  4078a0:	mov	w2, #0x5                   	// #5
  4078a4:	mov	x0, xzr
  4078a8:	bl	402960 <dcgettext@plt>
  4078ac:	bl	4027d0 <puts@plt>
  4078b0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4078b4:	add	x1, x1, #0xa84
  4078b8:	mov	w2, #0x5                   	// #5
  4078bc:	mov	x0, xzr
  4078c0:	bl	402960 <dcgettext@plt>
  4078c4:	bl	4027d0 <puts@plt>
  4078c8:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4078cc:	add	x1, x1, #0xb18
  4078d0:	mov	w2, #0x5                   	// #5
  4078d4:	mov	x0, xzr
  4078d8:	bl	402960 <dcgettext@plt>
  4078dc:	bl	4027d0 <puts@plt>
  4078e0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4078e4:	add	x1, x1, #0xb57
  4078e8:	mov	w2, #0x5                   	// #5
  4078ec:	mov	x0, xzr
  4078f0:	bl	402960 <dcgettext@plt>
  4078f4:	bl	4027d0 <puts@plt>
  4078f8:	mov	w0, #0xa                   	// #10
  4078fc:	bl	402a10 <putchar@plt>
  407900:	adrp	x19, 40d000 <ferror@plt+0xa550>
  407904:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407908:	add	x19, x19, #0xc23
  40790c:	add	x1, x1, #0xba0
  407910:	b	40799c <ferror@plt+0x4eec>
  407914:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407918:	add	x1, x1, #0x95c
  40791c:	mov	w2, #0x5                   	// #5
  407920:	mov	x0, xzr
  407924:	bl	402960 <dcgettext@plt>
  407928:	bl	4027d0 <puts@plt>
  40792c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407930:	add	x1, x1, #0xa32
  407934:	mov	w2, #0x5                   	// #5
  407938:	mov	x0, xzr
  40793c:	bl	402960 <dcgettext@plt>
  407940:	bl	4027d0 <puts@plt>
  407944:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407948:	add	x1, x1, #0xeb7
  40794c:	mov	w2, #0x5                   	// #5
  407950:	mov	x0, xzr
  407954:	bl	402960 <dcgettext@plt>
  407958:	bl	4027d0 <puts@plt>
  40795c:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407960:	add	x1, x1, #0xf54
  407964:	mov	w2, #0x5                   	// #5
  407968:	mov	x0, xzr
  40796c:	bl	402960 <dcgettext@plt>
  407970:	bl	4027d0 <puts@plt>
  407974:	adrp	x1, 40c000 <ferror@plt+0x9550>
  407978:	add	x1, x1, #0xfea
  40797c:	mov	w2, #0x5                   	// #5
  407980:	mov	x0, xzr
  407984:	bl	402960 <dcgettext@plt>
  407988:	bl	4027d0 <puts@plt>
  40798c:	adrp	x19, 40d000 <ferror@plt+0xa550>
  407990:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407994:	add	x19, x19, #0xca5
  407998:	add	x1, x1, #0xa84
  40799c:	mov	w2, #0x5                   	// #5
  4079a0:	mov	x0, xzr
  4079a4:	bl	402960 <dcgettext@plt>
  4079a8:	bl	4027d0 <puts@plt>
  4079ac:	mov	w2, #0x5                   	// #5
  4079b0:	mov	x0, xzr
  4079b4:	mov	x1, x19
  4079b8:	bl	402960 <dcgettext@plt>
  4079bc:	bl	4027d0 <puts@plt>
  4079c0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4079c4:	add	x1, x1, #0xd2a
  4079c8:	mov	w2, #0x5                   	// #5
  4079cc:	mov	x0, xzr
  4079d0:	bl	402960 <dcgettext@plt>
  4079d4:	bl	4027d0 <puts@plt>
  4079d8:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4079dc:	add	x1, x1, #0xd64
  4079e0:	mov	w2, #0x5                   	// #5
  4079e4:	mov	x0, xzr
  4079e8:	bl	402960 <dcgettext@plt>
  4079ec:	bl	4027d0 <puts@plt>
  4079f0:	adrp	x1, 40d000 <ferror@plt+0xa550>
  4079f4:	add	x1, x1, #0xd9c
  4079f8:	mov	w2, #0x5                   	// #5
  4079fc:	mov	x0, xzr
  407a00:	bl	402960 <dcgettext@plt>
  407a04:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407a08:	add	x1, x1, #0xdca
  407a0c:	bl	4029e0 <printf@plt>
  407a10:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407a14:	add	x1, x1, #0xde3
  407a18:	mov	w2, #0x5                   	// #5
  407a1c:	mov	x0, xzr
  407a20:	bl	402960 <dcgettext@plt>
  407a24:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407a28:	adrp	x2, 40d000 <ferror@plt+0xa550>
  407a2c:	add	x1, x1, #0xdf7
  407a30:	add	x2, x2, #0xe00
  407a34:	bl	4029e0 <printf@plt>
  407a38:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407a3c:	ldr	w8, [x8, #1064]
  407a40:	mov	w1, #0x1                   	// #1
  407a44:	mov	w0, wzr
  407a48:	cmp	w8, #0x0
  407a4c:	cset	w2, ne  // ne = any
  407a50:	bl	4090ac <ferror@plt+0x65fc>
  407a54:	sub	sp, sp, #0x30
  407a58:	stp	x20, x19, [sp, #32]
  407a5c:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407a60:	ldrb	w8, [x19, #2152]
  407a64:	mov	x1, sp
  407a68:	stp	x29, x30, [sp, #16]
  407a6c:	add	x29, sp, #0x10
  407a70:	mvn	w8, w8
  407a74:	and	w0, w8, #0x1
  407a78:	bl	402540 <clock_gettime@plt>
  407a7c:	cbz	w0, 407a98 <ferror@plt+0x4fe8>
  407a80:	mov	w20, #0x1                   	// #1
  407a84:	mov	x1, sp
  407a88:	mov	w0, wzr
  407a8c:	strb	w20, [x19, #2152]
  407a90:	bl	402540 <clock_gettime@plt>
  407a94:	cbnz	w0, 407a84 <ferror@plt+0x4fd4>
  407a98:	ldp	x9, x8, [sp]
  407a9c:	mov	x11, #0x34db                	// #13531
  407aa0:	movk	x11, #0xd7b6, lsl #16
  407aa4:	movk	x11, #0xde82, lsl #32
  407aa8:	movk	x11, #0x431b, lsl #48
  407aac:	smulh	x8, x8, x11
  407ab0:	asr	x11, x8, #18
  407ab4:	add	x8, x11, x8, lsr #63
  407ab8:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407abc:	ldr	x11, [x11, #2144]
  407ac0:	mov	w10, #0x3e8                 	// #1000
  407ac4:	ldp	x20, x19, [sp, #32]
  407ac8:	ldp	x29, x30, [sp, #16]
  407acc:	madd	x8, x9, x10, x8
  407ad0:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407ad4:	add	x9, x9, #0x870
  407ad8:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407adc:	add	x11, x11, x8
  407ae0:	stp	x8, x11, [x9]
  407ae4:	strb	wzr, [x10, #3105]
  407ae8:	add	sp, sp, #0x30
  407aec:	ret
  407af0:	sub	sp, sp, #0x30
  407af4:	stp	x20, x19, [sp, #32]
  407af8:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407afc:	ldrb	w8, [x19, #2152]
  407b00:	mov	x1, sp
  407b04:	stp	x29, x30, [sp, #16]
  407b08:	add	x29, sp, #0x10
  407b0c:	mvn	w8, w8
  407b10:	and	w0, w8, #0x1
  407b14:	bl	402540 <clock_gettime@plt>
  407b18:	cbz	w0, 407b34 <ferror@plt+0x5084>
  407b1c:	mov	w20, #0x1                   	// #1
  407b20:	mov	x1, sp
  407b24:	mov	w0, wzr
  407b28:	strb	w20, [x19, #2152]
  407b2c:	bl	402540 <clock_gettime@plt>
  407b30:	cbnz	w0, 407b20 <ferror@plt+0x5070>
  407b34:	ldp	x8, x9, [sp]
  407b38:	mov	x11, #0x34db                	// #13531
  407b3c:	movk	x11, #0xd7b6, lsl #16
  407b40:	movk	x11, #0xde82, lsl #32
  407b44:	movk	x11, #0x431b, lsl #48
  407b48:	adrp	x12, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407b4c:	smulh	x9, x9, x11
  407b50:	ldr	x11, [x12, #2160]
  407b54:	asr	x12, x9, #18
  407b58:	ldp	x20, x19, [sp, #32]
  407b5c:	ldp	x29, x30, [sp, #16]
  407b60:	mov	w10, #0x3e8                 	// #1000
  407b64:	add	x9, x12, x9, lsr #63
  407b68:	madd	x8, x8, x10, x9
  407b6c:	sub	x0, x8, x11
  407b70:	add	sp, sp, #0x30
  407b74:	ret
  407b78:	sub	sp, sp, #0x30
  407b7c:	stp	x20, x19, [sp, #32]
  407b80:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407b84:	ldrb	w8, [x19, #2152]
  407b88:	mov	x1, sp
  407b8c:	stp	x29, x30, [sp, #16]
  407b90:	add	x29, sp, #0x10
  407b94:	mvn	w8, w8
  407b98:	and	w0, w8, #0x1
  407b9c:	bl	402540 <clock_gettime@plt>
  407ba0:	cbz	w0, 407bbc <ferror@plt+0x510c>
  407ba4:	mov	w20, #0x1                   	// #1
  407ba8:	mov	x1, sp
  407bac:	mov	w0, wzr
  407bb0:	strb	w20, [x19, #2152]
  407bb4:	bl	402540 <clock_gettime@plt>
  407bb8:	cbnz	w0, 407ba8 <ferror@plt+0x50f8>
  407bbc:	ldp	x9, x10, [sp]
  407bc0:	mov	x11, #0x34db                	// #13531
  407bc4:	movk	x11, #0xd7b6, lsl #16
  407bc8:	movk	x11, #0xde82, lsl #32
  407bcc:	movk	x11, #0x431b, lsl #48
  407bd0:	adrp	x12, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407bd4:	ldr	x12, [x12, #2144]
  407bd8:	smulh	x10, x10, x11
  407bdc:	asr	x11, x10, #18
  407be0:	mov	w8, #0x3e8                 	// #1000
  407be4:	add	x10, x11, x10, lsr #63
  407be8:	ldp	x20, x19, [sp, #32]
  407bec:	ldp	x29, x30, [sp, #16]
  407bf0:	madd	x8, x9, x8, x10
  407bf4:	adrp	x13, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407bf8:	adrp	x14, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407bfc:	add	x8, x8, x12
  407c00:	str	x8, [x13, #2168]
  407c04:	strb	wzr, [x14, #3105]
  407c08:	add	sp, sp, #0x30
  407c0c:	ret
  407c10:	sub	sp, sp, #0x30
  407c14:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407c18:	ldr	x8, [x8, #2144]
  407c1c:	mov	w0, #0xffffffff            	// #-1
  407c20:	stp	x29, x30, [sp, #16]
  407c24:	stp	x20, x19, [sp, #32]
  407c28:	add	x29, sp, #0x10
  407c2c:	cbz	x8, 407cb8 <ferror@plt+0x5208>
  407c30:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  407c34:	ldr	w8, [x8, #1160]
  407c38:	cbnz	w8, 407cb8 <ferror@plt+0x5208>
  407c3c:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407c40:	ldrb	w8, [x19, #2152]
  407c44:	mov	x1, sp
  407c48:	mvn	w8, w8
  407c4c:	and	w0, w8, #0x1
  407c50:	bl	402540 <clock_gettime@plt>
  407c54:	cbz	w0, 407c70 <ferror@plt+0x51c0>
  407c58:	mov	w20, #0x1                   	// #1
  407c5c:	mov	x1, sp
  407c60:	mov	w0, wzr
  407c64:	strb	w20, [x19, #2152]
  407c68:	bl	402540 <clock_gettime@plt>
  407c6c:	cbnz	w0, 407c5c <ferror@plt+0x51ac>
  407c70:	ldp	x8, x9, [sp]
  407c74:	mov	x10, #0x34db                	// #13531
  407c78:	movk	x10, #0xd7b6, lsl #16
  407c7c:	movk	x10, #0xde82, lsl #32
  407c80:	movk	x10, #0x431b, lsl #48
  407c84:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3b98>
  407c88:	ldr	x11, [x11, #2168]
  407c8c:	smulh	x9, x9, x10
  407c90:	asr	x10, x9, #18
  407c94:	add	x9, x10, x9, lsr #63
  407c98:	mov	w10, #0x3e8                 	// #1000
  407c9c:	madd	x8, x8, x10, x9
  407ca0:	mov	w9, #0x7fffffff            	// #2147483647
  407ca4:	subs	x10, x11, x8
  407ca8:	cmp	x10, x9
  407cac:	csel	w9, w10, w9, cc  // cc = lo, ul, last
  407cb0:	cmp	x11, x8
  407cb4:	csel	w0, w9, wzr, hi  // hi = pmore
  407cb8:	ldp	x20, x19, [sp, #32]
  407cbc:	ldp	x29, x30, [sp, #16]
  407cc0:	add	sp, sp, #0x30
  407cc4:	ret
  407cc8:	stp	x29, x30, [sp, #-32]!
  407ccc:	stp	x20, x19, [sp, #16]
  407cd0:	mov	x19, x0
  407cd4:	mov	w1, #0x28                  	// #40
  407cd8:	mov	x0, xzr
  407cdc:	mov	x29, sp
  407ce0:	bl	4088c8 <ferror@plt+0x5e18>
  407ce4:	adrp	x8, 40d000 <ferror@plt+0xa550>
  407ce8:	ldr	d0, [x8, #3824]
  407cec:	mov	x20, x0
  407cf0:	movi	v1.2d, #0x0
  407cf4:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407cf8:	adrp	x2, 407000 <ferror@plt+0x4550>
  407cfc:	stur	q1, [x0, #8]
  407d00:	str	d0, [x0]
  407d04:	stur	q1, [x0, #24]
  407d08:	add	x1, x1, #0xf08
  407d0c:	add	x2, x2, #0xf40
  407d10:	mov	x0, x19
  407d14:	mov	x3, x20
  407d18:	bl	407d2c <ferror@plt+0x527c>
  407d1c:	mov	x0, x20
  407d20:	ldp	x20, x19, [sp, #16]
  407d24:	ldp	x29, x30, [sp], #32
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-96]!
  407d30:	stp	x28, x27, [sp, #16]
  407d34:	stp	x26, x25, [sp, #32]
  407d38:	stp	x24, x23, [sp, #48]
  407d3c:	stp	x22, x21, [sp, #64]
  407d40:	stp	x20, x19, [sp, #80]
  407d44:	mov	x29, sp
  407d48:	cbz	x0, 407eb0 <ferror@plt+0x5400>
  407d4c:	ldrb	w8, [x0]
  407d50:	mov	x19, x0
  407d54:	cbz	w8, 407eb0 <ferror@plt+0x5400>
  407d58:	mov	x0, x19
  407d5c:	mov	x20, x3
  407d60:	mov	x21, x2
  407d64:	mov	x22, x1
  407d68:	bl	408914 <ferror@plt+0x5e64>
  407d6c:	mov	x23, x0
  407d70:	mov	x26, x0
  407d74:	b	407d80 <ferror@plt+0x52d0>
  407d78:	mov	x24, x26
  407d7c:	add	x26, x24, #0x1
  407d80:	ldrb	w8, [x26]
  407d84:	cmp	w8, #0x2c
  407d88:	b.eq	407d78 <ferror@plt+0x52c8>  // b.none
  407d8c:	cbz	w8, 407ecc <ferror@plt+0x541c>
  407d90:	mov	w1, #0x2c                  	// #44
  407d94:	mov	x0, x26
  407d98:	bl	402880 <strchr@plt>
  407d9c:	mov	x24, x0
  407da0:	cbz	x0, 407da8 <ferror@plt+0x52f8>
  407da4:	strb	wzr, [x24]
  407da8:	mov	w1, #0x3d                  	// #61
  407dac:	mov	x0, x26
  407db0:	bl	402880 <strchr@plt>
  407db4:	cbz	x0, 407f24 <ferror@plt+0x5474>
  407db8:	mov	x25, x0
  407dbc:	ldrb	w8, [x25, #1]!
  407dc0:	strb	wzr, [x0]
  407dc4:	cbz	w8, 407f24 <ferror@plt+0x5474>
  407dc8:	ldr	x1, [x22]
  407dcc:	cbz	x1, 407eec <ferror@plt+0x543c>
  407dd0:	mov	x0, x26
  407dd4:	bl	402840 <strcmp@plt>
  407dd8:	cbz	w0, 407e48 <ferror@plt+0x5398>
  407ddc:	mov	w27, wzr
  407de0:	add	w27, w27, #0x1
  407de4:	lsl	x8, x27, #5
  407de8:	ldr	x1, [x22, x8]
  407dec:	cbz	x1, 407eec <ferror@plt+0x543c>
  407df0:	mov	x0, x26
  407df4:	bl	402840 <strcmp@plt>
  407df8:	cbnz	w0, 407de0 <ferror@plt+0x5330>
  407dfc:	mov	w8, w27
  407e00:	add	x9, x22, x8, lsl #5
  407e04:	ldr	x28, [x9, #8]
  407e08:	cbz	x28, 407e5c <ferror@plt+0x53ac>
  407e0c:	ldr	x0, [x28]
  407e10:	cbz	x0, 407f08 <ferror@plt+0x5458>
  407e14:	mov	x1, x25
  407e18:	bl	402840 <strcmp@plt>
  407e1c:	cbz	w0, 407e84 <ferror@plt+0x53d4>
  407e20:	mov	w26, wzr
  407e24:	add	w26, w26, #0x1
  407e28:	lsl	x8, x26, #4
  407e2c:	ldr	x0, [x28, x8]
  407e30:	cbz	x0, 407f08 <ferror@plt+0x5458>
  407e34:	mov	x1, x25
  407e38:	bl	402840 <strcmp@plt>
  407e3c:	cbnz	w0, 407e24 <ferror@plt+0x5374>
  407e40:	mov	w8, w26
  407e44:	b	407e88 <ferror@plt+0x53d8>
  407e48:	mov	x8, xzr
  407e4c:	mov	w27, wzr
  407e50:	add	x9, x22, x8, lsl #5
  407e54:	ldr	x28, [x9, #8]
  407e58:	cbnz	x28, 407e0c <ferror@plt+0x535c>
  407e5c:	ldr	x2, [x9, #16]
  407e60:	cmn	x2, #0x1
  407e64:	b.eq	407ea8 <ferror@plt+0x53f8>  // b.none
  407e68:	add	x8, x22, x8, lsl #5
  407e6c:	ldr	x3, [x8, #24]
  407e70:	mov	x0, x26
  407e74:	mov	x1, x25
  407e78:	bl	408968 <ferror@plt+0x5eb8>
  407e7c:	mov	x2, x0
  407e80:	b	407e90 <ferror@plt+0x53e0>
  407e84:	mov	x8, xzr
  407e88:	add	x8, x28, x8, lsl #4
  407e8c:	ldr	x2, [x8, #8]
  407e90:	mov	x0, x20
  407e94:	mov	w1, w27
  407e98:	mov	x3, x25
  407e9c:	blr	x21
  407ea0:	cbnz	x24, 407d7c <ferror@plt+0x52cc>
  407ea4:	b	407ecc <ferror@plt+0x541c>
  407ea8:	mov	x2, xzr
  407eac:	b	407e90 <ferror@plt+0x53e0>
  407eb0:	ldp	x20, x19, [sp, #80]
  407eb4:	ldp	x22, x21, [sp, #64]
  407eb8:	ldp	x24, x23, [sp, #48]
  407ebc:	ldp	x26, x25, [sp, #32]
  407ec0:	ldp	x28, x27, [sp, #16]
  407ec4:	ldp	x29, x30, [sp], #96
  407ec8:	ret
  407ecc:	mov	x0, x23
  407ed0:	ldp	x20, x19, [sp, #80]
  407ed4:	ldp	x22, x21, [sp, #64]
  407ed8:	ldp	x24, x23, [sp, #48]
  407edc:	ldp	x26, x25, [sp, #32]
  407ee0:	ldp	x28, x27, [sp, #16]
  407ee4:	ldp	x29, x30, [sp], #96
  407ee8:	b	402860 <free@plt>
  407eec:	adrp	x1, 40e000 <ferror@plt+0xb550>
  407ef0:	add	x1, x1, #0x220
  407ef4:	mov	w2, #0x5                   	// #5
  407ef8:	mov	x0, xzr
  407efc:	bl	402960 <dcgettext@plt>
  407f00:	mov	x1, x26
  407f04:	bl	406fd8 <ferror@plt+0x4528>
  407f08:	adrp	x1, 40e000 <ferror@plt+0xb550>
  407f0c:	add	x1, x1, #0x238
  407f10:	mov	w2, #0x5                   	// #5
  407f14:	mov	x0, xzr
  407f18:	bl	402960 <dcgettext@plt>
  407f1c:	mov	x1, x25
  407f20:	bl	406fd8 <ferror@plt+0x4528>
  407f24:	adrp	x1, 40e000 <ferror@plt+0xb550>
  407f28:	add	x1, x1, #0x1e3
  407f2c:	mov	w2, #0x5                   	// #5
  407f30:	mov	x0, xzr
  407f34:	bl	402960 <dcgettext@plt>
  407f38:	mov	x1, x19
  407f3c:	bl	406fd8 <ferror@plt+0x4528>
  407f40:	cbz	w1, 407f48 <ferror@plt+0x5498>
  407f44:	ret
  407f48:	str	w2, [x0, #4]
  407f4c:	ret
  407f50:	stp	x29, x30, [sp, #-32]!
  407f54:	stp	x20, x19, [sp, #16]
  407f58:	mov	x19, x0
  407f5c:	mov	w1, #0x4                   	// #4
  407f60:	mov	x0, xzr
  407f64:	mov	x29, sp
  407f68:	bl	4088c8 <ferror@plt+0x5e18>
  407f6c:	mov	x20, x0
  407f70:	adrp	x1, 40d000 <ferror@plt+0xa550>
  407f74:	adrp	x2, 407000 <ferror@plt+0x4550>
  407f78:	str	wzr, [x0]
  407f7c:	add	x1, x1, #0xf48
  407f80:	add	x2, x2, #0xfa0
  407f84:	mov	x0, x19
  407f88:	mov	x3, x20
  407f8c:	bl	407d2c <ferror@plt+0x527c>
  407f90:	mov	x0, x20
  407f94:	ldp	x20, x19, [sp, #16]
  407f98:	ldp	x29, x30, [sp], #32
  407f9c:	ret
  407fa0:	cbz	w1, 407fa8 <ferror@plt+0x54f8>
  407fa4:	ret
  407fa8:	str	w2, [x0]
  407fac:	ret
  407fb0:	stp	x29, x30, [sp, #-32]!
  407fb4:	stp	x20, x19, [sp, #16]
  407fb8:	mov	x20, x0
  407fbc:	mov	w1, #0x70                  	// #112
  407fc0:	mov	x0, xzr
  407fc4:	mov	x29, sp
  407fc8:	bl	4088c8 <ferror@plt+0x5e18>
  407fcc:	mov	w1, #0x6                   	// #6
  407fd0:	mov	x19, x0
  407fd4:	bl	402a40 <lzma_lzma_preset@plt>
  407fd8:	tst	w0, #0xff
  407fdc:	b.ne	40802c <ferror@plt+0x557c>  // b.any
  407fe0:	adrp	x1, 40e000 <ferror@plt+0xb550>
  407fe4:	adrp	x2, 408000 <ferror@plt+0x5550>
  407fe8:	add	x1, x1, #0x18
  407fec:	add	x2, x2, #0x64
  407ff0:	mov	x0, x20
  407ff4:	mov	x3, x19
  407ff8:	bl	407d2c <ferror@plt+0x527c>
  407ffc:	ldp	w8, w9, [x19, #20]
  408000:	add	w8, w9, w8
  408004:	cmp	w8, #0x5
  408008:	b.cs	408030 <ferror@plt+0x5580>  // b.hs, b.nlast
  40800c:	ldp	w9, w8, [x19, #36]
  408010:	and	w20, w8, #0xf
  408014:	cmp	w9, w20
  408018:	b.cc	408048 <ferror@plt+0x5598>  // b.lo, b.ul, b.last
  40801c:	mov	x0, x19
  408020:	ldp	x20, x19, [sp, #16]
  408024:	ldp	x29, x30, [sp], #32
  408028:	ret
  40802c:	bl	407058 <ferror@plt+0x45a8>
  408030:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408034:	add	x1, x1, #0x188
  408038:	mov	w2, #0x5                   	// #5
  40803c:	mov	x0, xzr
  408040:	bl	402960 <dcgettext@plt>
  408044:	bl	406fd8 <ferror@plt+0x4528>
  408048:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40804c:	add	x1, x1, #0x1af
  408050:	mov	w2, #0x5                   	// #5
  408054:	mov	x0, xzr
  408058:	bl	402960 <dcgettext@plt>
  40805c:	mov	w1, w20
  408060:	bl	406fd8 <ferror@plt+0x4528>
  408064:	stp	x29, x30, [sp, #-32]!
  408068:	cmp	w1, #0x8
  40806c:	str	x19, [sp, #16]
  408070:	mov	x29, sp
  408074:	b.hi	4080d0 <ferror@plt+0x5620>  // b.pmore
  408078:	adrp	x9, 40d000 <ferror@plt+0xa550>
  40807c:	mov	w8, w1
  408080:	add	x9, x9, #0xef8
  408084:	adr	x10, 408094 <ferror@plt+0x55e4>
  408088:	ldrb	w11, [x9, x8]
  40808c:	add	x10, x10, x11, lsl #2
  408090:	br	x10
  408094:	ldrb	w8, [x3]
  408098:	mov	x19, x3
  40809c:	sub	w1, w8, #0x30
  4080a0:	cmp	w1, #0xa
  4080a4:	b.cs	40815c <ferror@plt+0x56ac>  // b.hs, b.nlast
  4080a8:	ldrb	w8, [x19, #1]
  4080ac:	cbz	w8, 4080c4 <ferror@plt+0x5614>
  4080b0:	cmp	w8, #0x65
  4080b4:	b.ne	40815c <ferror@plt+0x56ac>  // b.any
  4080b8:	ldrb	w8, [x19, #2]
  4080bc:	cbnz	w8, 40815c <ferror@plt+0x56ac>
  4080c0:	orr	w1, w1, #0x80000000
  4080c4:	bl	402a40 <lzma_lzma_preset@plt>
  4080c8:	tst	w0, #0xff
  4080cc:	b.ne	40815c <ferror@plt+0x56ac>  // b.any
  4080d0:	ldr	x19, [sp, #16]
  4080d4:	ldp	x29, x30, [sp], #32
  4080d8:	ret
  4080dc:	str	w2, [x0, #28]
  4080e0:	ldr	x19, [sp, #16]
  4080e4:	ldp	x29, x30, [sp], #32
  4080e8:	ret
  4080ec:	str	w2, [x0, #20]
  4080f0:	ldr	x19, [sp, #16]
  4080f4:	ldp	x29, x30, [sp], #32
  4080f8:	ret
  4080fc:	str	w2, [x0, #24]
  408100:	ldr	x19, [sp, #16]
  408104:	ldp	x29, x30, [sp], #32
  408108:	ret
  40810c:	str	w2, [x0, #40]
  408110:	ldr	x19, [sp, #16]
  408114:	ldp	x29, x30, [sp], #32
  408118:	ret
  40811c:	str	w2, [x0]
  408120:	ldr	x19, [sp, #16]
  408124:	ldp	x29, x30, [sp], #32
  408128:	ret
  40812c:	str	w2, [x0, #32]
  408130:	ldr	x19, [sp, #16]
  408134:	ldp	x29, x30, [sp], #32
  408138:	ret
  40813c:	str	w2, [x0, #36]
  408140:	ldr	x19, [sp, #16]
  408144:	ldp	x29, x30, [sp], #32
  408148:	ret
  40814c:	str	w2, [x0, #44]
  408150:	ldr	x19, [sp, #16]
  408154:	ldp	x29, x30, [sp], #32
  408158:	ret
  40815c:	mov	x0, x19
  408160:	bl	408164 <ferror@plt+0x56b4>
  408164:	stp	x29, x30, [sp, #-32]!
  408168:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40816c:	str	x19, [sp, #16]
  408170:	mov	x19, x0
  408174:	add	x1, x1, #0x251
  408178:	mov	w2, #0x5                   	// #5
  40817c:	mov	x0, xzr
  408180:	mov	x29, sp
  408184:	bl	402960 <dcgettext@plt>
  408188:	mov	x1, x19
  40818c:	bl	406fd8 <ferror@plt+0x4528>
  408190:	sub	sp, sp, #0x170
  408194:	stp	x20, x19, [sp, #352]
  408198:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40819c:	add	x19, x19, #0x898
  4081a0:	mov	x0, x19
  4081a4:	stp	x29, x30, [sp, #304]
  4081a8:	str	x28, [sp, #320]
  4081ac:	stp	x22, x21, [sp, #336]
  4081b0:	add	x29, sp, #0x130
  4081b4:	add	x21, sp, #0x98
  4081b8:	bl	402660 <sigemptyset@plt>
  4081bc:	mov	w1, #0x2                   	// #2
  4081c0:	mov	x0, x19
  4081c4:	bl	4029c0 <sigaddset@plt>
  4081c8:	mov	w1, #0xf                   	// #15
  4081cc:	mov	x0, x19
  4081d0:	bl	4029c0 <sigaddset@plt>
  4081d4:	mov	w1, #0x1                   	// #1
  4081d8:	mov	x0, x19
  4081dc:	bl	4029c0 <sigaddset@plt>
  4081e0:	mov	w1, #0xd                   	// #13
  4081e4:	mov	x0, x19
  4081e8:	bl	4029c0 <sigaddset@plt>
  4081ec:	mov	w1, #0x18                  	// #24
  4081f0:	mov	x0, x19
  4081f4:	bl	4029c0 <sigaddset@plt>
  4081f8:	mov	w1, #0x19                  	// #25
  4081fc:	mov	x0, x19
  408200:	bl	4029c0 <sigaddset@plt>
  408204:	adrp	x8, 40c000 <ferror@plt+0x9550>
  408208:	ldr	w1, [x8, #1468]
  40820c:	cbz	w1, 408234 <ferror@plt+0x5784>
  408210:	adrp	x8, 40c000 <ferror@plt+0x9550>
  408214:	add	x8, x8, #0x5bc
  408218:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40821c:	add	x22, x8, #0x4
  408220:	add	x20, x20, #0x898
  408224:	mov	x0, x20
  408228:	bl	4029c0 <sigaddset@plt>
  40822c:	ldr	w1, [x22], #4
  408230:	cbnz	w1, 408224 <ferror@plt+0x5774>
  408234:	ldp	q0, q1, [x19, #64]
  408238:	adrp	x8, 408000 <ferror@plt+0x5550>
  40823c:	add	x8, x8, #0x3d4
  408240:	mov	x2, sp
  408244:	stur	q0, [x21, #72]
  408248:	ldp	q2, q0, [x19, #96]
  40824c:	stur	q1, [x21, #88]
  408250:	mov	w0, #0x2                   	// #2
  408254:	mov	x1, xzr
  408258:	stur	q2, [x21, #104]
  40825c:	ldp	q1, q2, [x19]
  408260:	stur	q0, [x21, #120]
  408264:	stur	q1, [x21, #8]
  408268:	ldp	q0, q1, [x19, #32]
  40826c:	stur	q2, [x21, #24]
  408270:	stur	q0, [x21, #40]
  408274:	stur	q1, [x21, #56]
  408278:	str	wzr, [sp, #288]
  40827c:	str	x8, [sp, #152]
  408280:	bl	402720 <sigaction@plt>
  408284:	cbnz	w0, 408294 <ferror@plt+0x57e4>
  408288:	ldr	x8, [sp]
  40828c:	cmp	x8, #0x1
  408290:	b.eq	4082a8 <ferror@plt+0x57f8>  // b.none
  408294:	add	x1, sp, #0x98
  408298:	mov	w0, #0x2                   	// #2
  40829c:	mov	x2, xzr
  4082a0:	bl	402720 <sigaction@plt>
  4082a4:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  4082a8:	mov	x2, sp
  4082ac:	mov	w0, #0xf                   	// #15
  4082b0:	mov	x1, xzr
  4082b4:	bl	402720 <sigaction@plt>
  4082b8:	cbnz	w0, 4082c8 <ferror@plt+0x5818>
  4082bc:	ldr	x8, [sp]
  4082c0:	cmp	x8, #0x1
  4082c4:	b.eq	4082dc <ferror@plt+0x582c>  // b.none
  4082c8:	add	x1, sp, #0x98
  4082cc:	mov	w0, #0xf                   	// #15
  4082d0:	mov	x2, xzr
  4082d4:	bl	402720 <sigaction@plt>
  4082d8:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  4082dc:	mov	x2, sp
  4082e0:	mov	w0, #0x1                   	// #1
  4082e4:	mov	x1, xzr
  4082e8:	bl	402720 <sigaction@plt>
  4082ec:	cbnz	w0, 4082fc <ferror@plt+0x584c>
  4082f0:	ldr	x8, [sp]
  4082f4:	cmp	x8, #0x1
  4082f8:	b.eq	408310 <ferror@plt+0x5860>  // b.none
  4082fc:	add	x1, sp, #0x98
  408300:	mov	w0, #0x1                   	// #1
  408304:	mov	x2, xzr
  408308:	bl	402720 <sigaction@plt>
  40830c:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  408310:	mov	x2, sp
  408314:	mov	w0, #0xd                   	// #13
  408318:	mov	x1, xzr
  40831c:	bl	402720 <sigaction@plt>
  408320:	cbnz	w0, 408330 <ferror@plt+0x5880>
  408324:	ldr	x8, [sp]
  408328:	cmp	x8, #0x1
  40832c:	b.eq	408344 <ferror@plt+0x5894>  // b.none
  408330:	add	x1, sp, #0x98
  408334:	mov	w0, #0xd                   	// #13
  408338:	mov	x2, xzr
  40833c:	bl	402720 <sigaction@plt>
  408340:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  408344:	mov	x2, sp
  408348:	mov	w0, #0x18                  	// #24
  40834c:	mov	x1, xzr
  408350:	bl	402720 <sigaction@plt>
  408354:	cbnz	w0, 408364 <ferror@plt+0x58b4>
  408358:	ldr	x8, [sp]
  40835c:	cmp	x8, #0x1
  408360:	b.eq	408378 <ferror@plt+0x58c8>  // b.none
  408364:	add	x1, sp, #0x98
  408368:	mov	w0, #0x18                  	// #24
  40836c:	mov	x2, xzr
  408370:	bl	402720 <sigaction@plt>
  408374:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  408378:	mov	x2, sp
  40837c:	mov	w0, #0x19                  	// #25
  408380:	mov	x1, xzr
  408384:	bl	402720 <sigaction@plt>
  408388:	cbnz	w0, 408398 <ferror@plt+0x58e8>
  40838c:	ldr	x8, [sp]
  408390:	cmp	x8, #0x1
  408394:	b.eq	4083ac <ferror@plt+0x58fc>  // b.none
  408398:	add	x1, sp, #0x98
  40839c:	mov	w0, #0x19                  	// #25
  4083a0:	mov	x2, xzr
  4083a4:	bl	402720 <sigaction@plt>
  4083a8:	cbnz	w0, 4083d0 <ferror@plt+0x5920>
  4083ac:	ldp	x20, x19, [sp, #352]
  4083b0:	ldp	x22, x21, [sp, #336]
  4083b4:	ldr	x28, [sp, #320]
  4083b8:	ldp	x29, x30, [sp, #304]
  4083bc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4083c0:	mov	w9, #0x1                   	// #1
  4083c4:	strb	w9, [x8, #2184]
  4083c8:	add	sp, sp, #0x170
  4083cc:	ret
  4083d0:	bl	405ecc <ferror@plt+0x341c>
  4083d4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4083d8:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4083dc:	mov	w10, #0x1                   	// #1
  4083e0:	str	w0, [x8, #2180]
  4083e4:	str	w10, [x9, #2176]
  4083e8:	b	404734 <ferror@plt+0x1c84>
  4083ec:	stp	x29, x30, [sp, #-32]!
  4083f0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4083f4:	ldrb	w8, [x8, #2184]
  4083f8:	stp	x20, x19, [sp, #16]
  4083fc:	mov	x29, sp
  408400:	cmp	w8, #0x1
  408404:	b.ne	40841c <ferror@plt+0x596c>  // b.any
  408408:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40840c:	ldr	x9, [x8, #2192]
  408410:	add	x10, x9, #0x1
  408414:	str	x10, [x8, #2192]
  408418:	cbz	x9, 408428 <ferror@plt+0x5978>
  40841c:	ldp	x20, x19, [sp, #16]
  408420:	ldp	x29, x30, [sp], #32
  408424:	ret
  408428:	bl	4029f0 <__errno_location@plt>
  40842c:	ldr	w20, [x0]
  408430:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408434:	mov	x19, x0
  408438:	add	x1, x1, #0x898
  40843c:	mov	w0, wzr
  408440:	mov	x2, xzr
  408444:	bl	402440 <pthread_sigmask@plt>
  408448:	str	w20, [x19]
  40844c:	ldp	x20, x19, [sp, #16]
  408450:	ldp	x29, x30, [sp], #32
  408454:	ret
  408458:	stp	x29, x30, [sp, #-32]!
  40845c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408460:	ldrb	w8, [x8, #2184]
  408464:	stp	x20, x19, [sp, #16]
  408468:	mov	x29, sp
  40846c:	cmp	w8, #0x1
  408470:	b.ne	408488 <ferror@plt+0x59d8>  // b.any
  408474:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408478:	ldr	x9, [x8, #2192]
  40847c:	subs	x9, x9, #0x1
  408480:	str	x9, [x8, #2192]
  408484:	b.eq	408494 <ferror@plt+0x59e4>  // b.none
  408488:	ldp	x20, x19, [sp, #16]
  40848c:	ldp	x29, x30, [sp], #32
  408490:	ret
  408494:	bl	4029f0 <__errno_location@plt>
  408498:	ldr	w20, [x0]
  40849c:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4084a0:	mov	x19, x0
  4084a4:	add	x1, x1, #0x898
  4084a8:	mov	w0, #0x1                   	// #1
  4084ac:	mov	x2, xzr
  4084b0:	bl	402440 <pthread_sigmask@plt>
  4084b4:	str	w20, [x19]
  4084b8:	ldp	x20, x19, [sp, #16]
  4084bc:	ldp	x29, x30, [sp], #32
  4084c0:	ret
  4084c4:	sub	sp, sp, #0xc0
  4084c8:	stp	x29, x30, [sp, #160]
  4084cc:	stp	x20, x19, [sp, #176]
  4084d0:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4084d4:	ldr	w19, [x20, #2180]
  4084d8:	add	x29, sp, #0xa0
  4084dc:	cbz	w19, 40850c <ferror@plt+0x5a5c>
  4084e0:	add	x8, sp, #0x8
  4084e4:	add	x0, x8, #0x8
  4084e8:	str	xzr, [sp, #8]
  4084ec:	bl	402580 <sigfillset@plt>
  4084f0:	add	x1, sp, #0x8
  4084f4:	mov	w0, w19
  4084f8:	mov	x2, xzr
  4084fc:	str	wzr, [sp, #144]
  408500:	bl	402720 <sigaction@plt>
  408504:	ldr	w0, [x20, #2180]
  408508:	bl	4024b0 <raise@plt>
  40850c:	ldp	x20, x19, [sp, #176]
  408510:	ldp	x29, x30, [sp, #160]
  408514:	add	sp, sp, #0xc0
  408518:	ret
  40851c:	stp	x29, x30, [sp, #-80]!
  408520:	stp	x26, x25, [sp, #16]
  408524:	stp	x24, x23, [sp, #32]
  408528:	stp	x22, x21, [sp, #48]
  40852c:	stp	x20, x19, [sp, #64]
  408530:	mov	x29, sp
  408534:	mov	x19, x0
  408538:	bl	402480 <strlen@plt>
  40853c:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  408540:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  408544:	ldr	w8, [x8, #1160]
  408548:	ldr	w22, [x9, #1164]
  40854c:	mov	x20, x0
  408550:	cbz	w8, 408588 <ferror@plt+0x5ad8>
  408554:	cmp	w22, #0x3
  408558:	b.ne	4085e8 <ferror@plt+0x5b38>  // b.any
  40855c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408560:	ldr	x22, [x8, #2328]
  408564:	cbnz	x22, 408698 <ferror@plt+0x5be8>
  408568:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40856c:	add	x1, x1, #0x2a4
  408570:	mov	w2, #0x5                   	// #5
  408574:	mov	x0, xzr
  408578:	bl	402960 <dcgettext@plt>
  40857c:	mov	x1, x19
  408580:	bl	406f50 <ferror@plt+0x44a0>
  408584:	b	40883c <ferror@plt+0x5d8c>
  408588:	adrp	x9, 40e000 <ferror@plt+0xb550>
  40858c:	sub	w8, w22, #0x1
  408590:	add	x9, x9, #0x350
  408594:	cmp	w8, #0x2
  408598:	add	x23, x9, x8, lsl #5
  40859c:	b.ne	4086dc <ferror@plt+0x5c2c>  // b.any
  4085a0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4085a4:	ldr	x21, [x8, #2328]
  4085a8:	cbz	x21, 40874c <ferror@plt+0x5c9c>
  4085ac:	mov	x0, x21
  4085b0:	bl	402480 <strlen@plt>
  4085b4:	subs	x22, x20, x0
  4085b8:	b.ls	40879c <ferror@plt+0x5cec>  // b.plast
  4085bc:	add	x8, x22, x19
  4085c0:	ldurb	w8, [x8, #-1]
  4085c4:	cmp	w8, #0x2f
  4085c8:	b.eq	40879c <ferror@plt+0x5cec>  // b.none
  4085cc:	add	x8, x19, x20
  4085d0:	sub	x1, x8, x0
  4085d4:	mov	x0, x21
  4085d8:	bl	402840 <strcmp@plt>
  4085dc:	cbz	x22, 40879c <ferror@plt+0x5cec>
  4085e0:	cbz	w0, 408728 <ferror@plt+0x5c78>
  4085e4:	b	40879c <ferror@plt+0x5cec>
  4085e8:	subs	x23, x20, #0x3
  4085ec:	b.ls	40868c <ferror@plt+0x5bdc>  // b.plast
  4085f0:	sub	x21, x20, #0x4
  4085f4:	ldrb	w8, [x19, x21]
  4085f8:	add	x22, x19, x20
  4085fc:	cmp	w8, #0x2f
  408600:	b.eq	408618 <ferror@plt+0x5b68>  // b.none
  408604:	adrp	x0, 40e000 <ferror@plt+0xb550>
  408608:	sub	x1, x22, #0x3
  40860c:	add	x0, x0, #0x290
  408610:	bl	402840 <strcmp@plt>
  408614:	cbz	w0, 4087d4 <ferror@plt+0x5d24>
  408618:	cmp	x20, #0x4
  40861c:	b.ls	40868c <ferror@plt+0x5bdc>  // b.plast
  408620:	sub	x23, x20, #0x5
  408624:	ldrb	w24, [x19, x23]
  408628:	cmp	w24, #0x2f
  40862c:	b.eq	408644 <ferror@plt+0x5b94>  // b.none
  408630:	adrp	x0, 40e000 <ferror@plt+0xb550>
  408634:	sub	x1, x22, #0x4
  408638:	add	x0, x0, #0x294
  40863c:	bl	402840 <strcmp@plt>
  408640:	cbz	w0, 4087e0 <ferror@plt+0x5d30>
  408644:	cmp	x20, #0x6
  408648:	b.cc	408670 <ferror@plt+0x5bc0>  // b.lo, b.ul, b.last
  40864c:	add	x8, x20, x19
  408650:	ldurb	w8, [x8, #-6]
  408654:	cmp	w8, #0x2f
  408658:	b.eq	408670 <ferror@plt+0x5bc0>  // b.none
  40865c:	adrp	x0, 40e000 <ferror@plt+0xb550>
  408660:	sub	x1, x22, #0x5
  408664:	add	x0, x0, #0x299
  408668:	bl	402840 <strcmp@plt>
  40866c:	cbz	w0, 408858 <ferror@plt+0x5da8>
  408670:	cmp	w24, #0x2f
  408674:	b.eq	40868c <ferror@plt+0x5bdc>  // b.none
  408678:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40867c:	sub	x1, x22, #0x4
  408680:	add	x0, x0, #0x29f
  408684:	bl	402840 <strcmp@plt>
  408688:	cbz	w0, 4087e8 <ferror@plt+0x5d38>
  40868c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408690:	ldr	x22, [x8, #2328]
  408694:	cbz	x22, 4086b8 <ferror@plt+0x5c08>
  408698:	mov	x0, x22
  40869c:	bl	402480 <strlen@plt>
  4086a0:	subs	x21, x20, x0
  4086a4:	b.ls	4086b8 <ferror@plt+0x5c08>  // b.plast
  4086a8:	add	x8, x21, x19
  4086ac:	ldurb	w8, [x8, #-1]
  4086b0:	cmp	w8, #0x2f
  4086b4:	b.ne	408774 <ferror@plt+0x5cc4>  // b.any
  4086b8:	adrp	x1, 40e000 <ferror@plt+0xb550>
  4086bc:	add	x1, x1, #0x31e
  4086c0:	mov	w2, #0x5                   	// #5
  4086c4:	mov	x0, xzr
  4086c8:	bl	402960 <dcgettext@plt>
  4086cc:	mov	x1, x19
  4086d0:	bl	406ec8 <ferror@plt+0x4418>
  4086d4:	mov	x22, xzr
  4086d8:	b	40883c <ferror@plt+0x5d8c>
  4086dc:	ldr	x21, [x23]
  4086e0:	add	x24, x19, x20
  4086e4:	add	x25, x23, #0x8
  4086e8:	b	4086f4 <ferror@plt+0x5c44>
  4086ec:	ldr	x21, [x25], #8
  4086f0:	cbz	x21, 4085a0 <ferror@plt+0x5af0>
  4086f4:	mov	x0, x21
  4086f8:	bl	402480 <strlen@plt>
  4086fc:	subs	x26, x20, x0
  408700:	b.ls	4086ec <ferror@plt+0x5c3c>  // b.plast
  408704:	add	x8, x26, x19
  408708:	ldurb	w8, [x8, #-1]
  40870c:	cmp	w8, #0x2f
  408710:	b.eq	4086ec <ferror@plt+0x5c3c>  // b.none
  408714:	sub	x1, x24, x0
  408718:	mov	x0, x21
  40871c:	bl	402840 <strcmp@plt>
  408720:	cbz	x26, 4086ec <ferror@plt+0x5c3c>
  408724:	cbnz	w0, 4086ec <ferror@plt+0x5c3c>
  408728:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40872c:	add	x1, x1, #0x2ee
  408730:	mov	w2, #0x5                   	// #5
  408734:	mov	x0, xzr
  408738:	bl	402960 <dcgettext@plt>
  40873c:	mov	x1, x19
  408740:	mov	x2, x21
  408744:	bl	406ec8 <ferror@plt+0x4418>
  408748:	b	4086d4 <ferror@plt+0x5c24>
  40874c:	cmp	w22, #0x3
  408750:	b.ne	408798 <ferror@plt+0x5ce8>  // b.any
  408754:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408758:	add	x1, x1, #0x2a4
  40875c:	mov	w2, #0x5                   	// #5
  408760:	mov	x0, xzr
  408764:	bl	402960 <dcgettext@plt>
  408768:	mov	x1, x19
  40876c:	bl	406f50 <ferror@plt+0x44a0>
  408770:	b	4086d4 <ferror@plt+0x5c24>
  408774:	add	x8, x19, x20
  408778:	sub	x1, x8, x0
  40877c:	mov	x0, x22
  408780:	bl	402840 <strcmp@plt>
  408784:	cbz	x21, 4086b8 <ferror@plt+0x5c08>
  408788:	cbnz	w0, 4086b8 <ferror@plt+0x5c08>
  40878c:	adrp	x20, 40c000 <ferror@plt+0x9550>
  408790:	add	x20, x20, #0x8ff
  408794:	b	4087fc <ferror@plt+0x5d4c>
  408798:	ldr	x21, [x23]
  40879c:	mov	x0, x21
  4087a0:	bl	402480 <strlen@plt>
  4087a4:	add	x24, x0, x20
  4087a8:	mov	x23, x0
  4087ac:	add	x1, x24, #0x1
  4087b0:	mov	x0, xzr
  4087b4:	bl	4088c8 <ferror@plt+0x5e18>
  4087b8:	mov	x1, x19
  4087bc:	mov	x2, x20
  4087c0:	mov	x22, x0
  4087c4:	bl	402410 <memcpy@plt>
  4087c8:	add	x0, x22, x20
  4087cc:	mov	x1, x21
  4087d0:	b	408830 <ferror@plt+0x5d80>
  4087d4:	mov	x8, xzr
  4087d8:	mov	x21, x23
  4087dc:	b	4087ec <ferror@plt+0x5d3c>
  4087e0:	mov	w8, #0x1                   	// #1
  4087e4:	b	4087ec <ferror@plt+0x5d3c>
  4087e8:	mov	w8, #0x3                   	// #3
  4087ec:	adrp	x9, 40e000 <ferror@plt+0xb550>
  4087f0:	add	x9, x9, #0x3b0
  4087f4:	add	x8, x9, x8, lsl #4
  4087f8:	ldr	x20, [x8, #8]
  4087fc:	mov	x0, x20
  408800:	bl	402480 <strlen@plt>
  408804:	add	x24, x0, x21
  408808:	mov	x23, x0
  40880c:	add	x1, x24, #0x1
  408810:	mov	x0, xzr
  408814:	bl	4088c8 <ferror@plt+0x5e18>
  408818:	mov	x1, x19
  40881c:	mov	x2, x21
  408820:	mov	x22, x0
  408824:	bl	402410 <memcpy@plt>
  408828:	add	x0, x22, x21
  40882c:	mov	x1, x20
  408830:	mov	x2, x23
  408834:	bl	402410 <memcpy@plt>
  408838:	strb	wzr, [x22, x24]
  40883c:	mov	x0, x22
  408840:	ldp	x20, x19, [sp, #64]
  408844:	ldp	x22, x21, [sp, #48]
  408848:	ldp	x24, x23, [sp, #32]
  40884c:	ldp	x26, x25, [sp, #16]
  408850:	ldp	x29, x30, [sp], #80
  408854:	ret
  408858:	mov	w8, #0x2                   	// #2
  40885c:	b	4087d8 <ferror@plt+0x5d28>
  408860:	stp	x29, x30, [sp, #-32]!
  408864:	stp	x20, x19, [sp, #16]
  408868:	ldrb	w8, [x0]
  40886c:	mov	x19, x0
  408870:	mov	x29, sp
  408874:	cbz	w8, 4088ac <ferror@plt+0x5dfc>
  408878:	mov	w1, #0x2f                  	// #47
  40887c:	mov	x0, x19
  408880:	bl	402880 <strchr@plt>
  408884:	cbnz	x0, 4088ac <ferror@plt+0x5dfc>
  408888:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40888c:	ldr	x0, [x20, #2328]
  408890:	bl	402860 <free@plt>
  408894:	mov	x0, x19
  408898:	bl	408914 <ferror@plt+0x5e64>
  40889c:	str	x0, [x20, #2328]
  4088a0:	ldp	x20, x19, [sp, #16]
  4088a4:	ldp	x29, x30, [sp], #32
  4088a8:	ret
  4088ac:	adrp	x1, 40e000 <ferror@plt+0xb550>
  4088b0:	add	x1, x1, #0x274
  4088b4:	mov	w2, #0x5                   	// #5
  4088b8:	mov	x0, xzr
  4088bc:	bl	402960 <dcgettext@plt>
  4088c0:	mov	x1, x19
  4088c4:	bl	406fd8 <ferror@plt+0x4528>
  4088c8:	stp	x29, x30, [sp, #-32]!
  4088cc:	stp	x20, x19, [sp, #16]
  4088d0:	mov	x29, sp
  4088d4:	mov	x19, x0
  4088d8:	bl	4026f0 <realloc@plt>
  4088dc:	cbz	x0, 4088ec <ferror@plt+0x5e3c>
  4088e0:	ldp	x20, x19, [sp, #16]
  4088e4:	ldp	x29, x30, [sp], #32
  4088e8:	ret
  4088ec:	bl	4029f0 <__errno_location@plt>
  4088f0:	ldr	w20, [x0]
  4088f4:	mov	x0, x19
  4088f8:	bl	402860 <free@plt>
  4088fc:	mov	w0, w20
  408900:	bl	402700 <strerror@plt>
  408904:	mov	x1, x0
  408908:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40890c:	add	x0, x0, #0x8a2
  408910:	bl	406fd8 <ferror@plt+0x4528>
  408914:	stp	x29, x30, [sp, #-32]!
  408918:	stp	x20, x19, [sp, #16]
  40891c:	mov	x29, sp
  408920:	mov	x19, x0
  408924:	bl	402480 <strlen@plt>
  408928:	add	x20, x0, #0x1
  40892c:	mov	x0, x20
  408930:	bl	402600 <malloc@plt>
  408934:	cbz	x0, 40894c <ferror@plt+0x5e9c>
  408938:	mov	x1, x19
  40893c:	mov	x2, x20
  408940:	ldp	x20, x19, [sp, #16]
  408944:	ldp	x29, x30, [sp], #32
  408948:	b	402410 <memcpy@plt>
  40894c:	bl	4029f0 <__errno_location@plt>
  408950:	ldr	w0, [x0]
  408954:	bl	402700 <strerror@plt>
  408958:	mov	x1, x0
  40895c:	adrp	x0, 40e000 <ferror@plt+0xb550>
  408960:	add	x0, x0, #0x8a2
  408964:	bl	406fd8 <ferror@plt+0x4528>
  408968:	stp	x29, x30, [sp, #-80]!
  40896c:	stp	x24, x23, [sp, #32]
  408970:	stp	x22, x21, [sp, #48]
  408974:	stp	x20, x19, [sp, #64]
  408978:	mov	x19, x3
  40897c:	mov	x20, x2
  408980:	mov	x24, x1
  408984:	mov	x21, x0
  408988:	str	x25, [sp, #16]
  40898c:	mov	x29, sp
  408990:	b	408998 <ferror@plt+0x5ee8>
  408994:	add	x24, x24, #0x1
  408998:	ldrb	w22, [x24]
  40899c:	cmp	w22, #0x20
  4089a0:	b.eq	408994 <ferror@plt+0x5ee4>  // b.none
  4089a4:	cmp	w22, #0x9
  4089a8:	b.eq	408994 <ferror@plt+0x5ee4>  // b.none
  4089ac:	adrp	x1, 40e000 <ferror@plt+0xb550>
  4089b0:	add	x1, x1, #0x3f8
  4089b4:	mov	x0, x24
  4089b8:	bl	402840 <strcmp@plt>
  4089bc:	cbz	w0, 408a74 <ferror@plt+0x5fc4>
  4089c0:	sub	w8, w22, #0x30
  4089c4:	cmp	w8, #0x9
  4089c8:	b.hi	408b98 <ferror@plt+0x60e8>  // b.pmore
  4089cc:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  4089d0:	mov	x22, xzr
  4089d4:	movk	x8, #0x1999, lsl #48
  4089d8:	mov	w9, #0xffffffd0            	// #-48
  4089dc:	cmp	x22, x8
  4089e0:	b.hi	408b74 <ferror@plt+0x60c4>  // b.pmore
  4089e4:	mov	x11, x24
  4089e8:	ldrb	w10, [x11], #1
  4089ec:	add	x12, x22, x22, lsl #2
  4089f0:	lsl	x12, x12, #1
  4089f4:	add	x13, x10, x9
  4089f8:	orr	x10, x13, #0xffffffff00000000
  4089fc:	eor	x10, x10, #0xffffffff
  408a00:	cmp	x10, x12
  408a04:	csel	x23, x24, x11, cc  // cc = lo, ul, last
  408a08:	b.cc	408b74 <ferror@plt+0x60c4>  // b.lo, b.ul, b.last
  408a0c:	ldrb	w10, [x23]
  408a10:	add	x22, x12, w13, uxtw
  408a14:	mov	x24, x11
  408a18:	sub	w14, w10, #0x30
  408a1c:	cmp	w14, #0xa
  408a20:	b.cc	4089dc <ferror@plt+0x5f2c>  // b.lo, b.ul, b.last
  408a24:	sub	w8, w10, #0x47
  408a28:	cmp	w8, #0x26
  408a2c:	b.hi	408a90 <ferror@plt+0x5fe0>  // b.pmore
  408a30:	mov	w9, #0x1                   	// #1
  408a34:	lsl	x9, x9, x8
  408a38:	tst	x9, #0x100000001
  408a3c:	b.ne	408aa8 <ferror@plt+0x5ff8>  // b.any
  408a40:	mov	w9, #0x1                   	// #1
  408a44:	lsl	x9, x9, x8
  408a48:	tst	x9, #0x1000000010
  408a4c:	b.ne	408a7c <ferror@plt+0x5fcc>  // b.any
  408a50:	mov	w9, #0x1                   	// #1
  408a54:	lsl	x8, x9, x8
  408a58:	tst	x8, #0x4000000040
  408a5c:	b.eq	408a90 <ferror@plt+0x5fe0>  // b.none
  408a60:	mov	w25, #0x100000              	// #1048576
  408a64:	mov	x24, x23
  408a68:	ldrb	w8, [x24, #1]!
  408a6c:	cbnz	w8, 408ab8 <ferror@plt+0x6008>
  408a70:	b	408b34 <ferror@plt+0x6084>
  408a74:	mov	x22, x19
  408a78:	b	408b58 <ferror@plt+0x60a8>
  408a7c:	mov	w25, #0x400                 	// #1024
  408a80:	mov	x24, x23
  408a84:	ldrb	w8, [x24, #1]!
  408a88:	cbnz	w8, 408ab8 <ferror@plt+0x6008>
  408a8c:	b	408b34 <ferror@plt+0x6084>
  408a90:	cbz	w10, 408b48 <ferror@plt+0x6098>
  408a94:	mov	x25, xzr
  408a98:	mov	x24, x23
  408a9c:	ldrb	w8, [x24, #1]!
  408aa0:	cbnz	w8, 408ab8 <ferror@plt+0x6008>
  408aa4:	b	408b34 <ferror@plt+0x6084>
  408aa8:	mov	w25, #0x40000000            	// #1073741824
  408aac:	mov	x24, x23
  408ab0:	ldrb	w8, [x24, #1]!
  408ab4:	cbz	w8, 408b34 <ferror@plt+0x6084>
  408ab8:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408abc:	add	x1, x1, #0x42c
  408ac0:	mov	x0, x24
  408ac4:	bl	402840 <strcmp@plt>
  408ac8:	cbz	w0, 408b34 <ferror@plt+0x6084>
  408acc:	adrp	x1, 40d000 <ferror@plt+0xa550>
  408ad0:	add	x1, x1, #0xed2
  408ad4:	mov	x0, x24
  408ad8:	bl	402840 <strcmp@plt>
  408adc:	cbz	w0, 408b34 <ferror@plt+0x6084>
  408ae0:	adrp	x1, 40c000 <ferror@plt+0x9550>
  408ae4:	add	x1, x1, #0x793
  408ae8:	mov	x0, x24
  408aec:	bl	402840 <strcmp@plt>
  408af0:	cbz	x25, 408af8 <ferror@plt+0x6048>
  408af4:	cbz	w0, 408b38 <ferror@plt+0x6088>
  408af8:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408afc:	add	x1, x1, #0x42e
  408b00:	mov	w2, #0x5                   	// #5
  408b04:	mov	x0, xzr
  408b08:	bl	402960 <dcgettext@plt>
  408b0c:	mov	x1, x0
  408b10:	mov	w0, #0x1                   	// #1
  408b14:	mov	x2, x23
  408b18:	bl	406db4 <ferror@plt+0x4304>
  408b1c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408b20:	add	x1, x1, #0x44c
  408b24:	mov	w2, #0x5                   	// #5
  408b28:	mov	x0, xzr
  408b2c:	bl	402960 <dcgettext@plt>
  408b30:	bl	406fd8 <ferror@plt+0x4528>
  408b34:	cbz	x25, 408af8 <ferror@plt+0x6048>
  408b38:	umulh	x8, x25, x22
  408b3c:	cmp	xzr, x8
  408b40:	b.ne	408b74 <ferror@plt+0x60c4>  // b.any
  408b44:	mul	x22, x25, x22
  408b48:	cmp	x22, x20
  408b4c:	b.cc	408b74 <ferror@plt+0x60c4>  // b.lo, b.ul, b.last
  408b50:	cmp	x22, x19
  408b54:	b.hi	408b74 <ferror@plt+0x60c4>  // b.pmore
  408b58:	mov	x0, x22
  408b5c:	ldp	x20, x19, [sp, #64]
  408b60:	ldp	x22, x21, [sp, #48]
  408b64:	ldp	x24, x23, [sp, #32]
  408b68:	ldr	x25, [sp, #16]
  408b6c:	ldp	x29, x30, [sp], #80
  408b70:	ret
  408b74:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408b78:	add	x1, x1, #0x48d
  408b7c:	mov	w2, #0x5                   	// #5
  408b80:	mov	x0, xzr
  408b84:	bl	402960 <dcgettext@plt>
  408b88:	mov	x1, x21
  408b8c:	mov	x2, x20
  408b90:	mov	x3, x19
  408b94:	bl	406fd8 <ferror@plt+0x4528>
  408b98:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408b9c:	add	x1, x1, #0x3fc
  408ba0:	mov	w2, #0x5                   	// #5
  408ba4:	mov	x0, xzr
  408ba8:	bl	402960 <dcgettext@plt>
  408bac:	mov	x1, x24
  408bb0:	bl	406fd8 <ferror@plt+0x4528>
  408bb4:	lsr	x8, x0, #20
  408bb8:	tst	x0, #0xfffff
  408bbc:	cinc	x0, x8, ne  // ne = any
  408bc0:	ret
  408bc4:	stp	x29, x30, [sp, #-64]!
  408bc8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408bcc:	ldr	w8, [x8, #2336]
  408bd0:	stp	x22, x21, [sp, #32]
  408bd4:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408bd8:	stp	x20, x19, [sp, #48]
  408bdc:	mov	x19, x0
  408be0:	mov	w21, w1
  408be4:	add	x22, x22, #0x920
  408be8:	str	x23, [sp, #16]
  408bec:	mov	x29, sp
  408bf0:	cbnz	w8, 408c28 <ferror@plt+0x6178>
  408bf4:	add	x20, x22, x21, lsl #7
  408bf8:	strb	wzr, [x20, #4]!
  408bfc:	adrp	x2, 40e000 <ferror@plt+0xb550>
  408c00:	add	x2, x2, #0x4cb
  408c04:	mov	w1, #0x80                  	// #128
  408c08:	mov	w3, #0x1                   	// #1
  408c0c:	mov	x0, x20
  408c10:	mov	w23, #0x1                   	// #1
  408c14:	bl	402590 <snprintf@plt>
  408c18:	ldrb	w8, [x20]
  408c1c:	cmp	w8, #0x31
  408c20:	cinc	w8, w23, ne  // ne = any
  408c24:	str	w8, [x22]
  408c28:	add	x9, x22, x21, lsl #7
  408c2c:	adrp	x10, 40e000 <ferror@plt+0xb550>
  408c30:	adrp	x11, 40e000 <ferror@plt+0xb550>
  408c34:	add	x10, x10, #0x652
  408c38:	add	x11, x11, #0x4c6
  408c3c:	cmp	w8, #0x1
  408c40:	add	x20, x9, #0x4
  408c44:	csel	x2, x11, x10, eq  // eq = none
  408c48:	mov	w1, #0x80                  	// #128
  408c4c:	mov	x0, x20
  408c50:	mov	x3, x19
  408c54:	bl	402590 <snprintf@plt>
  408c58:	mov	x0, x20
  408c5c:	ldp	x20, x19, [sp, #48]
  408c60:	ldp	x22, x21, [sp, #32]
  408c64:	ldr	x23, [sp, #16]
  408c68:	ldp	x29, x30, [sp], #64
  408c6c:	ret
  408c70:	sub	sp, sp, #0x70
  408c74:	stp	x24, x23, [sp, #64]
  408c78:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408c7c:	ldr	w8, [x24, #2336]
  408c80:	stp	x26, x25, [sp, #48]
  408c84:	adrp	x26, 423000 <stdin@@GLIBC_2.17+0x3b98>
  408c88:	stp	x22, x21, [sp, #80]
  408c8c:	stp	x20, x19, [sp, #96]
  408c90:	mov	w20, w3
  408c94:	mov	w22, w2
  408c98:	mov	w23, w1
  408c9c:	mov	x19, x0
  408ca0:	mov	w25, w4
  408ca4:	add	x26, x26, #0x920
  408ca8:	stp	x29, x30, [sp, #16]
  408cac:	str	x27, [sp, #32]
  408cb0:	add	x29, sp, #0x10
  408cb4:	cbnz	w8, 408cec <ferror@plt+0x623c>
  408cb8:	add	x21, x26, x25, lsl #7
  408cbc:	strb	wzr, [x21, #4]!
  408cc0:	adrp	x2, 40e000 <ferror@plt+0xb550>
  408cc4:	add	x2, x2, #0x4cb
  408cc8:	mov	w1, #0x80                  	// #128
  408ccc:	mov	w3, #0x1                   	// #1
  408cd0:	mov	x0, x21
  408cd4:	mov	w27, #0x1                   	// #1
  408cd8:	bl	402590 <snprintf@plt>
  408cdc:	ldrb	w8, [x21]
  408ce0:	cmp	w8, #0x31
  408ce4:	cinc	w8, w27, ne  // ne = any
  408ce8:	str	w8, [x26]
  408cec:	add	x9, x26, x25, lsl #7
  408cf0:	cmp	w23, #0x0
  408cf4:	lsr	x25, x19, #4
  408cf8:	add	x21, x9, #0x4
  408cfc:	cset	w9, eq  // eq = none
  408d00:	cmp	x25, #0x271
  408d04:	cset	w11, cc  // cc = lo, ul, last
  408d08:	mov	w10, #0x80                  	// #128
  408d0c:	and	w9, w11, w9
  408d10:	str	x21, [x29, #24]
  408d14:	str	x10, [sp, #8]
  408d18:	tbnz	w9, #0, 408d88 <ferror@plt+0x62d8>
  408d1c:	cbz	w22, 408d88 <ferror@plt+0x62d8>
  408d20:	adrp	x9, 40e000 <ferror@plt+0xb550>
  408d24:	ldr	d1, [x9, #1008]
  408d28:	ucvtf	d0, x19
  408d2c:	mov	w26, #0x1                   	// #1
  408d30:	mov	x9, #0x3f50000000000000    	// #4562146422526312448
  408d34:	b	408d3c <ferror@plt+0x628c>
  408d38:	add	w26, w26, #0x1
  408d3c:	fmov	d2, x9
  408d40:	cmp	w26, w23
  408d44:	fmul	d0, d0, d2
  408d48:	b.cc	408d38 <ferror@plt+0x6288>  // b.lo, b.ul, b.last
  408d4c:	cmp	w26, w22
  408d50:	b.cs	408d5c <ferror@plt+0x62ac>  // b.hs, b.nlast
  408d54:	fcmp	d0, d1
  408d58:	b.gt	408d38 <ferror@plt+0x6288>
  408d5c:	adrp	x9, 40e000 <ferror@plt+0xb550>
  408d60:	adrp	x10, 40e000 <ferror@plt+0xb550>
  408d64:	add	x9, x9, #0x4d5
  408d68:	add	x10, x10, #0x4cf
  408d6c:	cmp	w8, #0x1
  408d70:	csel	x2, x10, x9, eq  // eq = none
  408d74:	add	x0, x29, #0x18
  408d78:	add	x1, sp, #0x8
  408d7c:	bl	408e34 <ferror@plt+0x6384>
  408d80:	mov	w8, w26
  408d84:	b	408db8 <ferror@plt+0x6308>
  408d88:	cmp	w8, #0x1
  408d8c:	b.ne	408d9c <ferror@plt+0x62ec>  // b.any
  408d90:	adrp	x2, 40e000 <ferror@plt+0xb550>
  408d94:	add	x2, x2, #0x4cb
  408d98:	b	408da4 <ferror@plt+0x62f4>
  408d9c:	adrp	x2, 40e000 <ferror@plt+0xb550>
  408da0:	add	x2, x2, #0x65e
  408da4:	add	x0, x29, #0x18
  408da8:	add	x1, sp, #0x8
  408dac:	mov	w3, w19
  408db0:	bl	408e34 <ferror@plt+0x6384>
  408db4:	mov	x8, xzr
  408db8:	adrp	x9, 40e000 <ferror@plt+0xb550>
  408dbc:	add	x9, x9, #0x565
  408dc0:	adrp	x2, 40e000 <ferror@plt+0xb550>
  408dc4:	add	x3, x9, x8, lsl #2
  408dc8:	add	x2, x2, #0xaca
  408dcc:	add	x0, x29, #0x18
  408dd0:	add	x1, sp, #0x8
  408dd4:	bl	408e34 <ferror@plt+0x6384>
  408dd8:	cmp	x25, #0x271
  408ddc:	b.cc	408e10 <ferror@plt+0x6360>  // b.lo, b.ul, b.last
  408de0:	tbz	w20, #0, 408e10 <ferror@plt+0x6360>
  408de4:	ldr	w8, [x24, #2336]
  408de8:	ldr	x0, [x29, #24]
  408dec:	ldr	x1, [sp, #8]
  408df0:	adrp	x9, 40e000 <ferror@plt+0xb550>
  408df4:	adrp	x10, 40e000 <ferror@plt+0xb550>
  408df8:	add	x9, x9, #0x4e4
  408dfc:	add	x10, x10, #0x4da
  408e00:	cmp	w8, #0x1
  408e04:	csel	x2, x10, x9, eq  // eq = none
  408e08:	mov	x3, x19
  408e0c:	bl	402590 <snprintf@plt>
  408e10:	mov	x0, x21
  408e14:	ldp	x20, x19, [sp, #96]
  408e18:	ldp	x22, x21, [sp, #80]
  408e1c:	ldp	x24, x23, [sp, #64]
  408e20:	ldp	x26, x25, [sp, #48]
  408e24:	ldr	x27, [sp, #32]
  408e28:	ldp	x29, x30, [sp, #16]
  408e2c:	add	sp, sp, #0x70
  408e30:	ret
  408e34:	sub	sp, sp, #0x120
  408e38:	stp	x29, x30, [sp, #240]
  408e3c:	add	x29, sp, #0xf0
  408e40:	mov	x8, #0xffffffffffffffd8    	// #-40
  408e44:	mov	x9, sp
  408e48:	sub	x10, x29, #0x68
  408e4c:	movk	x8, #0xff80, lsl #32
  408e50:	add	x11, x29, #0x30
  408e54:	add	x9, x9, #0x80
  408e58:	add	x10, x10, #0x28
  408e5c:	stp	x20, x19, [sp, #272]
  408e60:	stp	x3, x4, [x29, #-104]
  408e64:	stp	x5, x6, [x29, #-88]
  408e68:	stur	x7, [x29, #-72]
  408e6c:	stp	q1, q2, [sp, #16]
  408e70:	stp	q3, q4, [sp, #48]
  408e74:	str	q0, [sp]
  408e78:	stp	q5, q6, [sp, #80]
  408e7c:	str	q7, [sp, #112]
  408e80:	stp	x9, x8, [x29, #-16]
  408e84:	stp	x11, x10, [x29, #-32]
  408e88:	mov	x19, x1
  408e8c:	mov	x20, x0
  408e90:	ldr	x0, [x0]
  408e94:	ldp	q0, q1, [x29, #-32]
  408e98:	ldr	x1, [x1]
  408e9c:	sub	x3, x29, #0x40
  408ea0:	str	x28, [sp, #256]
  408ea4:	stp	q0, q1, [x29, #-64]
  408ea8:	bl	402970 <vsnprintf@plt>
  408eac:	tbnz	w0, #31, 408ed0 <ferror@plt+0x6420>
  408eb0:	ldr	x8, [x19]
  408eb4:	mov	w9, w0
  408eb8:	subs	x8, x8, x9
  408ebc:	b.ls	408ed0 <ferror@plt+0x6420>  // b.plast
  408ec0:	ldr	x10, [x20]
  408ec4:	add	x9, x10, x9
  408ec8:	str	x9, [x20]
  408ecc:	b	408ed4 <ferror@plt+0x6424>
  408ed0:	mov	x8, xzr
  408ed4:	str	x8, [x19]
  408ed8:	ldp	x20, x19, [sp, #272]
  408edc:	ldr	x28, [sp, #256]
  408ee0:	ldp	x29, x30, [sp, #240]
  408ee4:	add	sp, sp, #0x120
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-16]!
  408ef0:	ldrb	w8, [x0]
  408ef4:	mov	x29, sp
  408ef8:	cbz	w8, 408f08 <ferror@plt+0x6458>
  408efc:	mov	w0, wzr
  408f00:	ldp	x29, x30, [sp], #16
  408f04:	ret
  408f08:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408f0c:	add	x1, x1, #0x4ed
  408f10:	mov	w2, #0x5                   	// #5
  408f14:	mov	x0, xzr
  408f18:	bl	402960 <dcgettext@plt>
  408f1c:	bl	406f50 <ferror@plt+0x44a0>
  408f20:	mov	w0, #0x1                   	// #1
  408f24:	ldp	x29, x30, [sp], #16
  408f28:	ret
  408f2c:	stp	x29, x30, [sp, #-32]!
  408f30:	mov	w0, wzr
  408f34:	str	x19, [sp, #16]
  408f38:	mov	x29, sp
  408f3c:	bl	402900 <isatty@plt>
  408f40:	mov	w19, w0
  408f44:	cbz	w0, 408f60 <ferror@plt+0x64b0>
  408f48:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408f4c:	add	x1, x1, #0x506
  408f50:	mov	w2, #0x5                   	// #5
  408f54:	mov	x0, xzr
  408f58:	bl	402960 <dcgettext@plt>
  408f5c:	bl	406f50 <ferror@plt+0x44a0>
  408f60:	cmp	w19, #0x0
  408f64:	ldr	x19, [sp, #16]
  408f68:	cset	w0, ne  // ne = any
  408f6c:	ldp	x29, x30, [sp], #32
  408f70:	ret
  408f74:	stp	x29, x30, [sp, #-32]!
  408f78:	mov	w0, #0x1                   	// #1
  408f7c:	str	x19, [sp, #16]
  408f80:	mov	x29, sp
  408f84:	bl	402900 <isatty@plt>
  408f88:	mov	w19, w0
  408f8c:	cbz	w0, 408fa8 <ferror@plt+0x64f8>
  408f90:	adrp	x1, 40e000 <ferror@plt+0xb550>
  408f94:	add	x1, x1, #0x535
  408f98:	mov	w2, #0x5                   	// #5
  408f9c:	mov	x0, xzr
  408fa0:	bl	402960 <dcgettext@plt>
  408fa4:	bl	406f50 <ferror@plt+0x44a0>
  408fa8:	cmp	w19, #0x0
  408fac:	ldr	x19, [sp, #16]
  408fb0:	cset	w0, ne  // ne = any
  408fb4:	ldp	x29, x30, [sp], #32
  408fb8:	ret
  408fbc:	stp	x29, x30, [sp, #-32]!
  408fc0:	str	x19, [sp, #16]
  408fc4:	mov	w19, w0
  408fc8:	mov	w1, #0x1                   	// #1
  408fcc:	mov	w0, wzr
  408fd0:	mov	x29, sp
  408fd4:	bl	4028b0 <fcntl@plt>
  408fd8:	cmn	w0, #0x1
  408fdc:	b.ne	409004 <ferror@plt+0x6554>  // b.any
  408fe0:	bl	4029f0 <__errno_location@plt>
  408fe4:	ldr	w8, [x0]
  408fe8:	cmp	w8, #0x9
  408fec:	b.ne	409004 <ferror@plt+0x6554>  // b.any
  408ff0:	adrp	x0, 40e000 <ferror@plt+0xb550>
  408ff4:	add	x0, x0, #0x579
  408ff8:	mov	w1, #0x101                 	// #257
  408ffc:	bl	402630 <open@plt>
  409000:	cbnz	w0, 409088 <ferror@plt+0x65d8>
  409004:	mov	w0, #0x1                   	// #1
  409008:	mov	w1, #0x1                   	// #1
  40900c:	bl	4028b0 <fcntl@plt>
  409010:	cmn	w0, #0x1
  409014:	b.ne	409040 <ferror@plt+0x6590>  // b.any
  409018:	bl	4029f0 <__errno_location@plt>
  40901c:	ldr	w8, [x0]
  409020:	cmp	w8, #0x9
  409024:	b.ne	409040 <ferror@plt+0x6590>  // b.any
  409028:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40902c:	add	x0, x0, #0x579
  409030:	mov	w1, #0x100                 	// #256
  409034:	bl	402630 <open@plt>
  409038:	cmp	w0, #0x1
  40903c:	b.ne	409088 <ferror@plt+0x65d8>  // b.any
  409040:	mov	w0, #0x2                   	// #2
  409044:	mov	w1, #0x1                   	// #1
  409048:	bl	4028b0 <fcntl@plt>
  40904c:	cmn	w0, #0x1
  409050:	b.ne	40907c <ferror@plt+0x65cc>  // b.any
  409054:	bl	4029f0 <__errno_location@plt>
  409058:	ldr	w8, [x0]
  40905c:	cmp	w8, #0x9
  409060:	b.ne	40907c <ferror@plt+0x65cc>  // b.any
  409064:	adrp	x0, 40e000 <ferror@plt+0xb550>
  409068:	add	x0, x0, #0x579
  40906c:	mov	w1, #0x100                 	// #256
  409070:	bl	402630 <open@plt>
  409074:	cmp	w0, #0x2
  409078:	b.ne	409088 <ferror@plt+0x65d8>  // b.any
  40907c:	ldr	x19, [sp, #16]
  409080:	ldp	x29, x30, [sp], #32
  409084:	ret
  409088:	cmn	w0, #0x1
  40908c:	b.eq	409094 <ferror@plt+0x65e4>  // b.none
  409090:	bl	402710 <close@plt>
  409094:	mov	w0, w19
  409098:	bl	4024a0 <exit@plt>
  40909c:	ldr	x8, [x0]
  4090a0:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  4090a4:	str	x8, [x9, #1088]
  4090a8:	ret
  4090ac:	stp	x29, x30, [sp, #-64]!
  4090b0:	stp	x20, x19, [sp, #48]
  4090b4:	mov	w20, w0
  4090b8:	cmp	w0, w1
  4090bc:	stp	x24, x23, [sp, #16]
  4090c0:	stp	x22, x21, [sp, #32]
  4090c4:	mov	x29, sp
  4090c8:	b.ne	4090d4 <ferror@plt+0x6624>  // b.any
  4090cc:	mov	w0, w20
  4090d0:	bl	4024a0 <exit@plt>
  4090d4:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4090d8:	ldr	x22, [x8, #1120]
  4090dc:	mov	w19, w1
  4090e0:	mov	w21, w2
  4090e4:	mov	x0, x22
  4090e8:	bl	402ab0 <ferror@plt>
  4090ec:	mov	w24, w0
  4090f0:	mov	x0, x22
  4090f4:	bl	4025e0 <fclose@plt>
  4090f8:	orr	w8, w0, w24
  4090fc:	cbnz	w8, 40912c <ferror@plt+0x667c>
  409100:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  409104:	ldr	x21, [x8, #1096]
  409108:	mov	x0, x21
  40910c:	bl	402ab0 <ferror@plt>
  409110:	mov	w22, w0
  409114:	mov	x0, x21
  409118:	bl	4025e0 <fclose@plt>
  40911c:	orr	w8, w0, w22
  409120:	cmp	w8, #0x0
  409124:	csel	w19, w20, w19, eq  // eq = none
  409128:	b	409130 <ferror@plt+0x6680>
  40912c:	cbnz	w21, 409138 <ferror@plt+0x6688>
  409130:	mov	w0, w19
  409134:	bl	4024a0 <exit@plt>
  409138:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40913c:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  409140:	ldr	x21, [x8, #1096]
  409144:	ldr	x20, [x9, #1088]
  409148:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40914c:	mov	w23, w0
  409150:	add	x1, x1, #0x58f
  409154:	mov	w2, #0x5                   	// #5
  409158:	mov	x0, xzr
  40915c:	bl	402960 <dcgettext@plt>
  409160:	mov	x22, x0
  409164:	cbnz	w23, 409180 <ferror@plt+0x66d0>
  409168:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40916c:	add	x1, x1, #0x5b1
  409170:	mov	w2, #0x5                   	// #5
  409174:	mov	x0, xzr
  409178:	bl	402960 <dcgettext@plt>
  40917c:	b	40918c <ferror@plt+0x66dc>
  409180:	bl	4029f0 <__errno_location@plt>
  409184:	ldr	w0, [x0]
  409188:	bl	402700 <strerror@plt>
  40918c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409190:	mov	x4, x0
  409194:	add	x1, x1, #0x583
  409198:	mov	x0, x21
  40919c:	mov	x2, x20
  4091a0:	mov	x3, x22
  4091a4:	bl	402a90 <fprintf@plt>
  4091a8:	mov	w0, w19
  4091ac:	bl	4024a0 <exit@plt>
  4091b0:	sub	sp, sp, #0x50
  4091b4:	stp	x29, x30, [sp, #16]
  4091b8:	str	x23, [sp, #32]
  4091bc:	stp	x22, x21, [sp, #48]
  4091c0:	stp	x20, x19, [sp, #64]
  4091c4:	add	x29, sp, #0x10
  4091c8:	mov	x21, x1
  4091cc:	mov	x19, x0
  4091d0:	bl	402480 <strlen@plt>
  4091d4:	mov	x20, x0
  4091d8:	cbz	x21, 4091e0 <ferror@plt+0x6730>
  4091dc:	str	x20, [x21]
  4091e0:	mov	x22, xzr
  4091e4:	str	xzr, [x29, #24]
  4091e8:	cbz	x20, 409230 <ferror@plt+0x6780>
  4091ec:	mov	x23, xzr
  4091f0:	add	x1, x19, x23
  4091f4:	sub	x2, x20, x23
  4091f8:	sub	x0, x29, #0x4
  4091fc:	add	x3, x29, #0x18
  409200:	bl	402400 <mbrtowc@plt>
  409204:	sub	x8, x0, #0x1
  409208:	cmp	x8, x20
  40920c:	b.cs	409244 <ferror@plt+0x6794>  // b.hs, b.nlast
  409210:	mov	x21, x0
  409214:	ldur	w0, [x29, #-4]
  409218:	bl	402620 <wcwidth@plt>
  40921c:	tbnz	w0, #31, 409244 <ferror@plt+0x6794>
  409220:	add	x23, x21, x23
  409224:	cmp	x20, x23
  409228:	add	x22, x22, w0, uxtw
  40922c:	b.hi	4091f0 <ferror@plt+0x6740>  // b.pmore
  409230:	add	x0, x29, #0x18
  409234:	bl	4027a0 <mbsinit@plt>
  409238:	cmp	w0, #0x0
  40923c:	csinv	x0, x22, xzr, ne  // ne = any
  409240:	b	409248 <ferror@plt+0x6798>
  409244:	mov	x0, #0xffffffffffffffff    	// #-1
  409248:	ldp	x20, x19, [sp, #64]
  40924c:	ldp	x22, x21, [sp, #48]
  409250:	ldr	x23, [sp, #32]
  409254:	ldp	x29, x30, [sp, #16]
  409258:	add	sp, sp, #0x50
  40925c:	ret
  409260:	stp	x29, x30, [sp, #-32]!
  409264:	mov	x29, sp
  409268:	str	x19, [sp, #16]
  40926c:	mov	w19, w1
  409270:	add	x1, x29, #0x18
  409274:	bl	4091b0 <ferror@plt+0x6700>
  409278:	cmn	x0, #0x1
  40927c:	b.eq	409290 <ferror@plt+0x67e0>  // b.none
  409280:	sxtw	x8, w19
  409284:	cmp	x0, x8
  409288:	b.ls	40929c <ferror@plt+0x67ec>  // b.plast
  40928c:	mov	w0, wzr
  409290:	ldr	x19, [sp, #16]
  409294:	ldp	x29, x30, [sp], #32
  409298:	ret
  40929c:	b.cs	4092bc <ferror@plt+0x680c>  // b.hs, b.nlast
  4092a0:	ldr	x9, [x29, #24]
  4092a4:	sub	x8, x8, x0
  4092a8:	add	x0, x8, x9
  4092ac:	str	x0, [x29, #24]
  4092b0:	ldr	x19, [sp, #16]
  4092b4:	ldp	x29, x30, [sp], #32
  4092b8:	ret
  4092bc:	ldr	x0, [x29, #24]
  4092c0:	ldr	x19, [sp, #16]
  4092c4:	ldp	x29, x30, [sp], #32
  4092c8:	ret
  4092cc:	stp	x29, x30, [sp, #-96]!
  4092d0:	stp	x28, x27, [sp, #16]
  4092d4:	stp	x26, x25, [sp, #32]
  4092d8:	stp	x24, x23, [sp, #48]
  4092dc:	stp	x22, x21, [sp, #64]
  4092e0:	stp	x20, x19, [sp, #80]
  4092e4:	mov	x29, sp
  4092e8:	sub	sp, sp, #0x470
  4092ec:	adrp	x22, 41f000 <ferror@plt+0x1c550>
  4092f0:	ldrb	w8, [x22, #1152]
  4092f4:	cbz	w8, 4093dc <ferror@plt+0x692c>
  4092f8:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4092fc:	ldr	w9, [x9, #2864]
  409300:	adrp	x19, 40e000 <ferror@plt+0xb550>
  409304:	adrp	x24, 40c000 <ferror@plt+0x9550>
  409308:	adrp	x25, 40e000 <ferror@plt+0xb550>
  40930c:	cmp	w9, #0x0
  409310:	adrp	x20, 40e000 <ferror@plt+0xb550>
  409314:	mov	x23, xzr
  409318:	mov	w8, wzr
  40931c:	add	x10, sp, #0x10
  409320:	mov	w11, #0x400                 	// #1024
  409324:	add	x19, x19, #0xaf0
  409328:	add	x24, x24, #0x8ff
  40932c:	add	x25, x25, #0x668
  409330:	csinc	w26, w9, wzr, ne  // ne = any
  409334:	add	x20, x20, #0x66a
  409338:	stur	x10, [x29, #-96]
  40933c:	stur	x11, [x29, #-8]
  409340:	b	40936c <ferror@plt+0x68bc>
  409344:	sub	x0, x29, #0x60
  409348:	sub	x1, x29, #0x8
  40934c:	mov	x2, x20
  409350:	mov	x3, x21
  409354:	bl	408e34 <ferror@plt+0x6384>
  409358:	mov	w8, #0x1                   	// #1
  40935c:	add	x23, x23, #0x1
  409360:	cmp	x23, #0x10
  409364:	add	x19, x19, #0xc
  409368:	b.eq	4093a0 <ferror@plt+0x68f0>  // b.none
  40936c:	lsr	w9, w26, w23
  409370:	tbz	w9, #0, 40935c <ferror@plt+0x68ac>
  409374:	ldrb	w9, [x22, #1152]
  409378:	tst	w8, #0x1
  40937c:	csel	x21, x25, x24, ne  // ne = any
  409380:	mov	x4, x19
  409384:	cbnz	w9, 409344 <ferror@plt+0x6894>
  409388:	mov	w2, #0x5                   	// #5
  40938c:	mov	x0, xzr
  409390:	mov	x1, x19
  409394:	bl	402960 <dcgettext@plt>
  409398:	mov	x4, x0
  40939c:	b	409344 <ferror@plt+0x6894>
  4093a0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4093a4:	add	x8, x8, #0xb40
  4093a8:	ldp	x19, x20, [x8, #16]
  4093ac:	ldp	x22, x21, [x8]
  4093b0:	cbz	x20, 4093d0 <ferror@plt+0x6920>
  4093b4:	adrp	x8, 40c000 <ferror@plt+0x9550>
  4093b8:	ldr	d1, [x8, #1432]
  4093bc:	ucvtf	d0, x19
  4093c0:	ucvtf	d2, x20
  4093c4:	fdiv	d0, d0, d2
  4093c8:	fcmp	d0, d1
  4093cc:	b.le	4094b8 <ferror@plt+0x6a08>
  4093d0:	adrp	x23, 40e000 <ferror@plt+0xb550>
  4093d4:	add	x23, x23, #0x66f
  4093d8:	b	4094d4 <ferror@plt+0x6a24>
  4093dc:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4093e0:	ldr	x8, [x24, #2872]
  4093e4:	cmp	x8, #0x2
  4093e8:	b.cc	409564 <ferror@plt+0x6ab4>  // b.lo, b.ul, b.last
  4093ec:	bl	405f20 <ferror@plt+0x3470>
  4093f0:	cmp	w0, #0x2
  4093f4:	b.hi	409584 <ferror@plt+0x6ad4>  // b.pmore
  4093f8:	movi	v0.16b, #0x2d
  4093fc:	sub	x0, x29, #0x60
  409400:	stur	q0, [x29, #-33]
  409404:	stp	q0, q0, [x29, #-64]
  409408:	stp	q0, q0, [x29, #-96]
  40940c:	sturb	wzr, [x29, #-17]
  409410:	bl	4027d0 <puts@plt>
  409414:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409418:	ldr	w9, [x9, #2864]
  40941c:	adrp	x19, 40e000 <ferror@plt+0xb550>
  409420:	adrp	x25, 40c000 <ferror@plt+0x9550>
  409424:	adrp	x26, 40e000 <ferror@plt+0xb550>
  409428:	cmp	w9, #0x0
  40942c:	adrp	x20, 40e000 <ferror@plt+0xb550>
  409430:	mov	x23, xzr
  409434:	mov	w8, wzr
  409438:	add	x10, sp, #0x10
  40943c:	mov	w11, #0x400                 	// #1024
  409440:	add	x19, x19, #0xaf0
  409444:	add	x25, x25, #0x8ff
  409448:	add	x26, x26, #0x668
  40944c:	csinc	w27, w9, wzr, ne  // ne = any
  409450:	add	x20, x20, #0x66a
  409454:	stp	x11, x10, [x29, #-16]
  409458:	b	409484 <ferror@plt+0x69d4>
  40945c:	sub	x0, x29, #0x8
  409460:	sub	x1, x29, #0x10
  409464:	mov	x2, x20
  409468:	mov	x3, x21
  40946c:	bl	408e34 <ferror@plt+0x6384>
  409470:	mov	w8, #0x1                   	// #1
  409474:	add	x23, x23, #0x1
  409478:	cmp	x23, #0x10
  40947c:	add	x19, x19, #0xc
  409480:	b.eq	409768 <ferror@plt+0x6cb8>  // b.none
  409484:	lsr	w9, w27, w23
  409488:	tbz	w9, #0, 409474 <ferror@plt+0x69c4>
  40948c:	ldrb	w9, [x22, #1152]
  409490:	tst	w8, #0x1
  409494:	csel	x21, x26, x25, ne  // ne = any
  409498:	mov	x4, x19
  40949c:	cbnz	w9, 40945c <ferror@plt+0x69ac>
  4094a0:	mov	w2, #0x5                   	// #5
  4094a4:	mov	x0, xzr
  4094a8:	mov	x1, x19
  4094ac:	bl	402960 <dcgettext@plt>
  4094b0:	mov	x4, x0
  4094b4:	b	40945c <ferror@plt+0x69ac>
  4094b8:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4094bc:	add	x23, x23, #0xb70
  4094c0:	adrp	x2, 40d000 <ferror@plt+0xa550>
  4094c4:	add	x2, x2, #0xe4e
  4094c8:	mov	w1, #0x10                  	// #16
  4094cc:	mov	x0, x23
  4094d0:	bl	402590 <snprintf@plt>
  4094d4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4094d8:	add	x8, x8, #0xb38
  4094dc:	ldr	x7, [x8, #40]
  4094e0:	ldr	x8, [x8]
  4094e4:	adrp	x0, 40e000 <ferror@plt+0xb550>
  4094e8:	add	x0, x0, #0x631
  4094ec:	add	x6, sp, #0x10
  4094f0:	mov	x1, x22
  4094f4:	mov	x2, x21
  4094f8:	mov	x3, x19
  4094fc:	mov	x4, x20
  409500:	mov	x5, x23
  409504:	str	x8, [sp]
  409508:	bl	4029e0 <printf@plt>
  40950c:	bl	405f20 <ferror@plt+0x3470>
  409510:	cmp	w0, #0x4
  409514:	b.cc	409554 <ferror@plt+0x6aa4>  // b.lo, b.ul, b.last
  409518:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  40951c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409520:	add	x9, x9, #0x430
  409524:	ldr	x1, [x8, #2920]
  409528:	ldrb	w8, [x9]
  40952c:	ldr	w3, [x9, #8]
  409530:	adrp	x10, 40e000 <ferror@plt+0xb550>
  409534:	adrp	x9, 40e000 <ferror@plt+0xb550>
  409538:	add	x10, x10, #0x661
  40953c:	add	x9, x9, #0x665
  409540:	cmp	w8, #0x0
  409544:	adrp	x0, 40e000 <ferror@plt+0xb550>
  409548:	csel	x2, x9, x10, eq  // eq = none
  40954c:	add	x0, x0, #0x656
  409550:	bl	4029e0 <printf@plt>
  409554:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  409558:	ldr	x1, [x8, #1120]
  40955c:	mov	w0, #0xa                   	// #10
  409560:	bl	402500 <putc@plt>
  409564:	add	sp, sp, #0x470
  409568:	ldp	x20, x19, [sp, #80]
  40956c:	ldp	x22, x21, [sp, #64]
  409570:	ldp	x24, x23, [sp, #48]
  409574:	ldp	x26, x25, [sp, #32]
  409578:	ldp	x28, x27, [sp, #16]
  40957c:	ldp	x29, x30, [sp], #96
  409580:	ret
  409584:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  409588:	ldr	x1, [x8, #1120]
  40958c:	mov	w0, #0xa                   	// #10
  409590:	bl	402500 <putc@plt>
  409594:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409598:	add	x1, x1, #0x6a6
  40959c:	mov	w2, #0x5                   	// #5
  4095a0:	mov	x0, xzr
  4095a4:	bl	402960 <dcgettext@plt>
  4095a8:	bl	4027d0 <puts@plt>
  4095ac:	adrp	x1, 40e000 <ferror@plt+0xb550>
  4095b0:	add	x1, x1, #0x6ae
  4095b4:	mov	w2, #0x5                   	// #5
  4095b8:	mov	x0, xzr
  4095bc:	bl	402960 <dcgettext@plt>
  4095c0:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4095c4:	add	x20, x20, #0xb30
  4095c8:	ldr	x8, [x20, #8]
  4095cc:	mov	x19, x0
  4095d0:	mov	w1, wzr
  4095d4:	mov	x0, x8
  4095d8:	bl	408bc4 <ferror@plt+0x6114>
  4095dc:	mov	x1, x0
  4095e0:	mov	x0, x19
  4095e4:	bl	4029e0 <printf@plt>
  4095e8:	ldp	x0, x1, [x20, #16]
  4095ec:	ldp	x2, x3, [x20, #32]
  4095f0:	ldr	w4, [x20]
  4095f4:	ldr	x5, [x20, #48]
  4095f8:	bl	40ac5c <ferror@plt+0x81ac>
  4095fc:	bl	405f20 <ferror@plt+0x3470>
  409600:	cmp	w0, #0x4
  409604:	b.cc	409564 <ferror@plt+0x6ab4>  // b.lo, b.ul, b.last
  409608:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40960c:	add	x1, x1, #0x6c8
  409610:	mov	w2, #0x5                   	// #5
  409614:	mov	x0, xzr
  409618:	bl	402960 <dcgettext@plt>
  40961c:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409620:	add	x19, x19, #0xb68
  409624:	ldr	x8, [x19], #24
  409628:	mov	x20, x0
  40962c:	mov	x0, x8
  409630:	bl	408bb4 <ferror@plt+0x6104>
  409634:	mov	w1, wzr
  409638:	bl	408bc4 <ferror@plt+0x6114>
  40963c:	mov	x1, x0
  409640:	mov	x0, x20
  409644:	bl	4029e0 <printf@plt>
  409648:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40964c:	add	x1, x1, #0x6e6
  409650:	mov	w2, #0x5                   	// #5
  409654:	mov	x0, xzr
  409658:	bl	402960 <dcgettext@plt>
  40965c:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  409660:	add	x21, x21, #0x430
  409664:	ldrb	w8, [x21]
  409668:	adrp	x9, 40e000 <ferror@plt+0xb550>
  40966c:	adrp	x10, 40e000 <ferror@plt+0xb550>
  409670:	add	x9, x9, #0x700
  409674:	add	x10, x10, #0x704
  409678:	cmp	w8, #0x0
  40967c:	mov	x20, x0
  409680:	csel	x1, x10, x9, eq  // eq = none
  409684:	mov	w2, #0x5                   	// #5
  409688:	mov	x0, xzr
  40968c:	bl	402960 <dcgettext@plt>
  409690:	mov	x1, x0
  409694:	mov	x0, x20
  409698:	bl	4029e0 <printf@plt>
  40969c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  4096a0:	add	x1, x1, #0x707
  4096a4:	mov	w2, #0x5                   	// #5
  4096a8:	mov	x0, xzr
  4096ac:	bl	402960 <dcgettext@plt>
  4096b0:	ldr	w8, [x21, #8]
  4096b4:	mov	w9, #0xca6b                	// #51819
  4096b8:	movk	w9, #0x6b5f, lsl #16
  4096bc:	mov	w10, #0x6980                	// #27008
  4096c0:	mul	x9, x8, x9
  4096c4:	movk	w10, #0xff67, lsl #16
  4096c8:	mov	w11, #0x1759                	// #5977
  4096cc:	lsr	x3, x9, #54
  4096d0:	movk	w11, #0xd1b7, lsl #16
  4096d4:	madd	w8, w3, w10, w8
  4096d8:	umull	x10, w8, w11
  4096dc:	mov	w12, #0xffffd8f0            	// #-10000
  4096e0:	mov	w13, #0xcccd                	// #52429
  4096e4:	lsr	x4, x10, #45
  4096e8:	movk	w13, #0xcccc, lsl #16
  4096ec:	madd	w8, w4, w12, w8
  4096f0:	umull	x11, w8, w13
  4096f4:	mov	w9, #0xfffffff6            	// #-10
  4096f8:	lsr	x5, x11, #35
  4096fc:	adrp	x10, 40c000 <ferror@plt+0x9550>
  409700:	madd	w8, w5, w9, w8
  409704:	adrp	x9, 40e000 <ferror@plt+0xb550>
  409708:	add	x10, x10, #0x8ff
  40970c:	add	x9, x9, #0x7e3
  409710:	cmp	w8, #0x1
  409714:	csel	x9, x9, x10, eq  // eq = none
  409718:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40971c:	add	x10, x10, #0x7dd
  409720:	cmp	w8, #0x0
  409724:	adrp	x2, 40e000 <ferror@plt+0xb550>
  409728:	mov	x20, x0
  40972c:	csel	x6, x10, x9, eq  // eq = none
  409730:	add	x2, x2, #0x7e8
  409734:	mov	w1, #0x20                  	// #32
  409738:	mov	x0, x19
  40973c:	bl	402590 <snprintf@plt>
  409740:	mov	x0, x20
  409744:	mov	x1, x19
  409748:	add	sp, sp, #0x470
  40974c:	ldp	x20, x19, [sp, #80]
  409750:	ldp	x22, x21, [sp, #64]
  409754:	ldp	x24, x23, [sp, #48]
  409758:	ldp	x26, x25, [sp, #32]
  40975c:	ldp	x28, x27, [sp, #16]
  409760:	ldp	x29, x30, [sp], #96
  409764:	b	4029e0 <printf@plt>
  409768:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40976c:	add	x22, x22, #0xb40
  409770:	ldr	x0, [x22]
  409774:	mov	w1, wzr
  409778:	bl	408bc4 <ferror@plt+0x6114>
  40977c:	ldr	x8, [x22, #8]
  409780:	mov	x19, x0
  409784:	mov	w1, #0x1                   	// #1
  409788:	mov	x0, x8
  40978c:	bl	408bc4 <ferror@plt+0x6114>
  409790:	ldr	x8, [x22, #16]
  409794:	mov	x20, x0
  409798:	mov	w2, #0x4                   	// #4
  40979c:	mov	w4, #0x2                   	// #2
  4097a0:	mov	x0, x8
  4097a4:	mov	w1, wzr
  4097a8:	mov	w3, wzr
  4097ac:	bl	408c70 <ferror@plt+0x61c0>
  4097b0:	ldr	x8, [x22, #24]
  4097b4:	mov	x21, x0
  4097b8:	mov	w2, #0x4                   	// #4
  4097bc:	mov	w4, #0x3                   	// #3
  4097c0:	mov	x0, x8
  4097c4:	mov	w1, wzr
  4097c8:	mov	w3, wzr
  4097cc:	bl	408c70 <ferror@plt+0x61c0>
  4097d0:	ldr	x8, [x22, #24]
  4097d4:	mov	x22, x0
  4097d8:	cbz	x8, 409800 <ferror@plt+0x6d50>
  4097dc:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  4097e0:	ldr	d0, [x9, #2896]
  4097e4:	adrp	x9, 40c000 <ferror@plt+0x9550>
  4097e8:	ldr	d1, [x9, #1432]
  4097ec:	ucvtf	d2, x8
  4097f0:	ucvtf	d0, d0
  4097f4:	fdiv	d0, d0, d2
  4097f8:	fcmp	d0, d1
  4097fc:	b.le	40980c <ferror@plt+0x6d5c>
  409800:	adrp	x23, 40e000 <ferror@plt+0xb550>
  409804:	add	x23, x23, #0x66f
  409808:	b	409828 <ferror@plt+0x6d78>
  40980c:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409810:	add	x23, x23, #0xb70
  409814:	adrp	x2, 40d000 <ferror@plt+0xa550>
  409818:	add	x2, x2, #0xe4e
  40981c:	mov	w1, #0x10                  	// #16
  409820:	mov	x0, x23
  409824:	bl	402590 <snprintf@plt>
  409828:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40982c:	add	x0, x0, #0x673
  409830:	add	x6, sp, #0x10
  409834:	mov	x1, x19
  409838:	mov	x2, x20
  40983c:	mov	x3, x21
  409840:	mov	x4, x22
  409844:	mov	x5, x23
  409848:	bl	4029e0 <printf@plt>
  40984c:	ldr	x3, [x24, #2872]
  409850:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409854:	adrp	x2, 40e000 <ferror@plt+0xb550>
  409858:	add	x1, x1, #0x693
  40985c:	add	x2, x2, #0x69c
  409860:	mov	w4, #0x5                   	// #5
  409864:	mov	x0, xzr
  409868:	bl	4028c0 <dcngettext@plt>
  40986c:	ldr	x8, [x24, #2872]
  409870:	mov	x19, x0
  409874:	mov	w1, wzr
  409878:	mov	x0, x8
  40987c:	bl	408bc4 <ferror@plt+0x6114>
  409880:	mov	x1, x0
  409884:	mov	x0, x19
  409888:	bl	4029e0 <printf@plt>
  40988c:	b	409564 <ferror@plt+0x6ab4>
  409890:	str	d8, [sp, #-112]!
  409894:	stp	x29, x30, [sp, #16]
  409898:	stp	x28, x27, [sp, #32]
  40989c:	stp	x26, x25, [sp, #48]
  4098a0:	stp	x24, x23, [sp, #64]
  4098a4:	stp	x22, x21, [sp, #80]
  4098a8:	stp	x20, x19, [sp, #96]
  4098ac:	mov	x29, sp
  4098b0:	sub	sp, sp, #0x2, lsl #12
  4098b4:	sub	sp, sp, #0x400
  4098b8:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4098bc:	ldr	w8, [x8, #1164]
  4098c0:	cmp	w8, #0x2
  4098c4:	b.cs	40ac3c <ferror@plt+0x818c>  // b.hs, b.nlast
  4098c8:	mov	x19, x0
  4098cc:	bl	405f38 <ferror@plt+0x3488>
  4098d0:	adrp	x8, 40b000 <ferror@plt+0x8550>
  4098d4:	add	x8, x8, #0x3e4
  4098d8:	cmp	x19, x8
  4098dc:	b.eq	409934 <ferror@plt+0x6e84>  // b.none
  4098e0:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  4098e4:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  4098e8:	mov	w10, #0x1                   	// #1
  4098ec:	mov	x0, x19
  4098f0:	strb	wzr, [x8, #1140]
  4098f4:	strb	w10, [x9, #1144]
  4098f8:	bl	404774 <ferror@plt+0x1cc4>
  4098fc:	cbz	x0, 409d14 <ferror@plt+0x7264>
  409900:	adrp	x8, 40e000 <ferror@plt+0xb550>
  409904:	add	x8, x8, #0xad0
  409908:	ldp	q0, q1, [x8]
  40990c:	mov	x19, x0
  409910:	stp	q0, q1, [sp, #80]
  409914:	ldr	x23, [x0, #88]
  409918:	cmp	x23, #0x0
  40991c:	b.le	409970 <ferror@plt+0x6ec0>
  409920:	cmp	x23, #0x17
  409924:	b.gt	409990 <ferror@plt+0x6ee0>
  409928:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40992c:	add	x1, x1, #0x805
  409930:	b	409978 <ferror@plt+0x6ec8>
  409934:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409938:	add	x1, x1, #0x5fd
  40993c:	mov	w2, #0x5                   	// #5
  409940:	mov	x0, xzr
  409944:	bl	402960 <dcgettext@plt>
  409948:	add	sp, sp, #0x2, lsl #12
  40994c:	add	sp, sp, #0x400
  409950:	ldp	x20, x19, [sp, #96]
  409954:	ldp	x22, x21, [sp, #80]
  409958:	ldp	x24, x23, [sp, #64]
  40995c:	ldp	x26, x25, [sp, #48]
  409960:	ldp	x28, x27, [sp, #32]
  409964:	ldp	x29, x30, [sp, #16]
  409968:	ldr	d8, [sp], #112
  40996c:	b	406f50 <ferror@plt+0x44a0>
  409970:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409974:	add	x1, x1, #0x7f3
  409978:	mov	w2, #0x5                   	// #5
  40997c:	mov	x0, xzr
  409980:	bl	402960 <dcgettext@plt>
  409984:	ldr	x1, [x19]
  409988:	bl	406f50 <ferror@plt+0x44a0>
  40998c:	b	409d08 <ferror@plt+0x7258>
  409990:	ldr	x21, [sp, #88]
  409994:	add	x27, sp, #0xb0
  409998:	mov	x24, xzr
  40999c:	mov	x25, xzr
  4099a0:	movi	v0.2d, #0x0
  4099a4:	orr	x28, x27, #0x4
  4099a8:	mov	w20, #0x2000                	// #8192
  4099ac:	str	xzr, [sp, #8496]
  4099b0:	str	xzr, [x29, #8]
  4099b4:	str	q0, [sp, #8480]
  4099b8:	str	q0, [sp, #8464]
  4099bc:	str	q0, [sp, #8448]
  4099c0:	str	q0, [sp, #8432]
  4099c4:	str	q0, [sp, #8416]
  4099c8:	str	q0, [sp, #8400]
  4099cc:	str	q0, [sp, #8384]
  4099d0:	str	q0, [sp, #8368]
  4099d4:	cmp	x23, #0x17
  4099d8:	b.le	409c58 <ferror@plt+0x71a8>
  4099dc:	mov	x22, xzr
  4099e0:	sub	x23, x23, #0xc
  4099e4:	b	4099f8 <ferror@plt+0x6f48>
  4099e8:	mov	x22, x11
  4099ec:	cmp	x8, #0x10
  4099f0:	mov	x23, x9
  4099f4:	b.lt	409c58 <ferror@plt+0x71a8>  // b.tstop
  4099f8:	add	x1, sp, #0xb0
  4099fc:	mov	w2, #0xc                   	// #12
  409a00:	mov	x0, x19
  409a04:	mov	x3, x23
  409a08:	bl	4054a4 <ferror@plt+0x29f4>
  409a0c:	tbnz	w0, #0, 409c80 <ferror@plt+0x71d0>
  409a10:	ldr	w8, [sp, #184]
  409a14:	cbnz	w8, 409a58 <ferror@plt+0x6fa8>
  409a18:	mov	x10, xzr
  409a1c:	sub	x8, x23, #0x8
  409a20:	add	x11, x22, #0xc
  409a24:	sub	x9, x23, #0xc
  409a28:	cmn	x10, #0x8
  409a2c:	b.eq	4099e8 <ferror@plt+0x6f38>  // b.none
  409a30:	ldr	w12, [x28, x10]
  409a34:	add	x22, x22, #0x4
  409a38:	sub	x10, x10, #0x4
  409a3c:	cbz	w12, 409a28 <ferror@plt+0x6f78>
  409a40:	add	x9, x23, x10
  409a44:	add	x8, x9, #0x4
  409a48:	cmp	x8, #0x10
  409a4c:	mov	x23, x9
  409a50:	b.ge	4099f8 <ferror@plt+0x6f48>  // b.tcont
  409a54:	b	409c58 <ferror@plt+0x71a8>
  409a58:	add	x0, sp, #0x78
  409a5c:	add	x1, sp, #0xb0
  409a60:	bl	4029a0 <lzma_stream_footer_decode@plt>
  409a64:	cbnz	w0, 409da0 <ferror@plt+0x72f0>
  409a68:	ldr	w8, [sp, #120]
  409a6c:	cbnz	w8, 409dac <ferror@plt+0x72fc>
  409a70:	ldr	x26, [sp, #128]
  409a74:	add	x8, x26, #0xc
  409a78:	cmp	x23, x8
  409a7c:	b.cc	409c58 <ferror@plt+0x71a8>  // b.lo, b.ul, b.last
  409a80:	mov	w0, #0x3                   	// #3
  409a84:	str	x24, [sp, #64]
  409a88:	bl	405800 <ferror@plt+0x2d50>
  409a8c:	mov	x8, x25
  409a90:	mov	x25, x0
  409a94:	str	x8, [sp, #72]
  409a98:	cbz	x8, 409ab4 <ferror@plt+0x7004>
  409a9c:	mov	x0, x8
  409aa0:	bl	402980 <lzma_index_memused@plt>
  409aa4:	subs	x25, x25, x0
  409aa8:	b.cc	40ac54 <ferror@plt+0x81a4>  // b.lo, b.ul, b.last
  409aac:	mov	x24, x0
  409ab0:	b	409ab8 <ferror@plt+0x7008>
  409ab4:	mov	x24, xzr
  409ab8:	add	x0, sp, #0x2, lsl #12
  409abc:	add	x0, x0, #0xb0
  409ac0:	add	x1, x29, #0x8
  409ac4:	mov	x2, x25
  409ac8:	bl	402570 <lzma_index_decoder@plt>
  409acc:	cbnz	w0, 409dbc <ferror@plt+0x730c>
  409ad0:	sub	x23, x23, x26
  409ad4:	cmp	x26, #0x2, lsl #12
  409ad8:	csel	x2, x26, x20, cc  // cc = lo, ul, last
  409adc:	add	x1, sp, #0xb0
  409ae0:	mov	x0, x19
  409ae4:	mov	x3, x23
  409ae8:	str	x2, [sp, #8376]
  409aec:	bl	4054a4 <ferror@plt+0x29f4>
  409af0:	tbnz	w0, #0, 409c88 <ferror@plt+0x71d8>
  409af4:	ldr	x8, [sp, #8376]
  409af8:	add	x0, sp, #0x2, lsl #12
  409afc:	add	x0, x0, #0xb0
  409b00:	mov	w1, wzr
  409b04:	add	x23, x8, x23
  409b08:	sub	x26, x26, x8
  409b0c:	str	x27, [sp, #8368]
  409b10:	bl	4024c0 <lzma_code@plt>
  409b14:	cbz	w0, 409ad4 <ferror@plt+0x7024>
  409b18:	mov	w25, w0
  409b1c:	cmp	w0, #0xa
  409b20:	b.eq	409c94 <ferror@plt+0x71e4>  // b.none
  409b24:	cmp	w25, #0x1
  409b28:	b.ne	409c98 <ferror@plt+0x71e8>  // b.any
  409b2c:	ldr	x8, [sp, #8376]
  409b30:	orr	x8, x8, x26
  409b34:	cbnz	x8, 409c94 <ferror@plt+0x71e4>
  409b38:	ldr	x8, [sp, #128]
  409b3c:	ldr	x0, [x29, #8]
  409b40:	sub	x8, x23, x8
  409b44:	sub	x23, x8, #0xc
  409b48:	bl	4023f0 <lzma_index_total_size@plt>
  409b4c:	subs	x23, x23, x0
  409b50:	b.cc	409de4 <ferror@plt+0x7334>  // b.lo, b.ul, b.last
  409b54:	add	x1, sp, #0xb0
  409b58:	mov	w2, #0xc                   	// #12
  409b5c:	mov	x0, x19
  409b60:	mov	x3, x23
  409b64:	bl	4054a4 <ferror@plt+0x29f4>
  409b68:	ldr	x25, [sp, #72]
  409b6c:	tbnz	w0, #0, 409c80 <ferror@plt+0x71d0>
  409b70:	add	x0, sp, #0x2, lsl #12
  409b74:	add	x0, x0, #0x2c8
  409b78:	add	x1, sp, #0xb0
  409b7c:	bl	4025d0 <lzma_stream_header_decode@plt>
  409b80:	cbnz	w0, 409da0 <ferror@plt+0x72f0>
  409b84:	add	x0, sp, #0x2, lsl #12
  409b88:	add	x0, x0, #0x2c8
  409b8c:	add	x1, sp, #0x78
  409b90:	bl	402420 <lzma_stream_flags_compare@plt>
  409b94:	cbnz	w0, 409da0 <ferror@plt+0x72f0>
  409b98:	ldr	x0, [x29, #8]
  409b9c:	add	x1, sp, #0x78
  409ba0:	bl	4024e0 <lzma_index_stream_flags@plt>
  409ba4:	cbnz	w0, 40ac54 <ferror@plt+0x81a4>
  409ba8:	ldr	x0, [x29, #8]
  409bac:	mov	x1, x22
  409bb0:	bl	402450 <lzma_index_stream_padding@plt>
  409bb4:	ldr	x24, [sp, #64]
  409bb8:	cbnz	w0, 40ac54 <ferror@plt+0x81a4>
  409bbc:	cbz	x25, 409bd4 <ferror@plt+0x7124>
  409bc0:	ldr	x0, [x29, #8]
  409bc4:	mov	x1, x25
  409bc8:	mov	x2, xzr
  409bcc:	bl	4024f0 <lzma_index_cat@plt>
  409bd0:	cbnz	w0, 409da0 <ferror@plt+0x72f0>
  409bd4:	ldr	x25, [x29, #8]
  409bd8:	add	x21, x24, x22
  409bdc:	cmp	x23, #0x0
  409be0:	mov	x24, x21
  409be4:	str	xzr, [x29, #8]
  409be8:	b.gt	4099d4 <ferror@plt+0x6f24>
  409bec:	add	x0, sp, #0x2, lsl #12
  409bf0:	add	x0, x0, #0xb0
  409bf4:	str	x21, [sp, #88]
  409bf8:	bl	402830 <lzma_end@plt>
  409bfc:	adrp	x24, 41f000 <ferror@plt+0x1c550>
  409c00:	ldrb	w8, [x24, #1152]
  409c04:	str	x25, [sp, #80]
  409c08:	cbz	w8, 409e64 <ferror@plt+0x73b4>
  409c0c:	mov	x0, x25
  409c10:	bl	402910 <lzma_index_checks@plt>
  409c14:	cmp	w0, #0x0
  409c18:	adrp	x22, 40e000 <ferror@plt+0xb550>
  409c1c:	adrp	x26, 40c000 <ferror@plt+0x9550>
  409c20:	adrp	x27, 40e000 <ferror@plt+0xb550>
  409c24:	adrp	x20, 40e000 <ferror@plt+0xb550>
  409c28:	mov	x25, xzr
  409c2c:	mov	w8, wzr
  409c30:	add	x9, sp, #0xb0
  409c34:	mov	w10, #0x400                 	// #1024
  409c38:	add	x22, x22, #0xaf0
  409c3c:	add	x26, x26, #0x8ff
  409c40:	add	x27, x27, #0x668
  409c44:	csinc	w28, w0, wzr, ne  // ne = any
  409c48:	add	x20, x20, #0x66a
  409c4c:	str	x9, [sp, #8368]
  409c50:	str	x10, [sp, #8904]
  409c54:	b	409d6c <ferror@plt+0x72bc>
  409c58:	str	x21, [sp, #88]
  409c5c:	ldr	x21, [x19]
  409c60:	mov	w0, #0x9                   	// #9
  409c64:	bl	407078 <ferror@plt+0x45c8>
  409c68:	mov	x2, x0
  409c6c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  409c70:	add	x0, x0, #0xc8c
  409c74:	mov	x1, x21
  409c78:	bl	406f50 <ferror@plt+0x44a0>
  409c7c:	b	409ce4 <ferror@plt+0x7234>
  409c80:	str	x21, [sp, #88]
  409c84:	b	409ce4 <ferror@plt+0x7234>
  409c88:	ldr	x25, [sp, #72]
  409c8c:	str	x21, [sp, #88]
  409c90:	b	409ce4 <ferror@plt+0x7234>
  409c94:	mov	w25, #0x9                   	// #9
  409c98:	str	x21, [sp, #88]
  409c9c:	ldr	x21, [x19]
  409ca0:	mov	w0, w25
  409ca4:	bl	407078 <ferror@plt+0x45c8>
  409ca8:	mov	x2, x0
  409cac:	adrp	x0, 40b000 <ferror@plt+0x8550>
  409cb0:	add	x0, x0, #0xc8c
  409cb4:	mov	x1, x21
  409cb8:	bl	406f50 <ferror@plt+0x44a0>
  409cbc:	cmp	w25, #0x6
  409cc0:	ldr	x25, [sp, #72]
  409cc4:	b.ne	409ce4 <ferror@plt+0x7234>  // b.any
  409cc8:	add	x0, sp, #0x2, lsl #12
  409ccc:	add	x0, x0, #0xb0
  409cd0:	bl	402610 <lzma_memusage@plt>
  409cd4:	adds	x8, x0, x24
  409cd8:	csinv	x1, x8, xzr, cc  // cc = lo, ul, last
  409cdc:	mov	w0, #0x1                   	// #1
  409ce0:	bl	407144 <ferror@plt+0x4694>
  409ce4:	add	x0, sp, #0x2, lsl #12
  409ce8:	add	x0, x0, #0xb0
  409cec:	bl	402830 <lzma_end@plt>
  409cf0:	mov	x0, x25
  409cf4:	mov	x1, xzr
  409cf8:	bl	4027b0 <lzma_index_end@plt>
  409cfc:	ldr	x0, [x29, #8]
  409d00:	mov	x1, xzr
  409d04:	bl	4027b0 <lzma_index_end@plt>
  409d08:	mov	x0, x19
  409d0c:	mov	w1, wzr
  409d10:	bl	404d48 <ferror@plt+0x2298>
  409d14:	add	sp, sp, #0x2, lsl #12
  409d18:	add	sp, sp, #0x400
  409d1c:	ldp	x20, x19, [sp, #96]
  409d20:	ldp	x22, x21, [sp, #80]
  409d24:	ldp	x24, x23, [sp, #64]
  409d28:	ldp	x26, x25, [sp, #48]
  409d2c:	ldp	x28, x27, [sp, #32]
  409d30:	ldp	x29, x30, [sp, #16]
  409d34:	ldr	d8, [sp], #112
  409d38:	ret
  409d3c:	add	x0, sp, #0x2, lsl #12
  409d40:	add	x1, sp, #0x2, lsl #12
  409d44:	add	x0, x0, #0xb0
  409d48:	add	x1, x1, #0x2c8
  409d4c:	mov	x2, x20
  409d50:	mov	x3, x23
  409d54:	bl	408e34 <ferror@plt+0x6384>
  409d58:	mov	w8, #0x1                   	// #1
  409d5c:	add	x25, x25, #0x1
  409d60:	cmp	x25, #0x10
  409d64:	add	x22, x22, #0xc
  409d68:	b.eq	409df4 <ferror@plt+0x7344>  // b.none
  409d6c:	lsr	w9, w28, w25
  409d70:	tbz	w9, #0, 409d5c <ferror@plt+0x72ac>
  409d74:	ldrb	w9, [x24, #1152]
  409d78:	tst	w8, #0x1
  409d7c:	csel	x23, x27, x26, ne  // ne = any
  409d80:	mov	x4, x22
  409d84:	cbnz	w9, 409d3c <ferror@plt+0x728c>
  409d88:	mov	w2, #0x5                   	// #5
  409d8c:	mov	x0, xzr
  409d90:	mov	x1, x22
  409d94:	bl	402960 <dcgettext@plt>
  409d98:	mov	x4, x0
  409d9c:	b	409d3c <ferror@plt+0x728c>
  409da0:	str	x21, [sp, #88]
  409da4:	ldr	x21, [x19]
  409da8:	b	409c64 <ferror@plt+0x71b4>
  409dac:	str	x21, [sp, #88]
  409db0:	ldr	x21, [x19]
  409db4:	mov	w0, #0x8                   	// #8
  409db8:	b	409c64 <ferror@plt+0x71b4>
  409dbc:	str	x21, [sp, #88]
  409dc0:	ldr	x21, [x19]
  409dc4:	bl	407078 <ferror@plt+0x45c8>
  409dc8:	mov	x2, x0
  409dcc:	adrp	x0, 40b000 <ferror@plt+0x8550>
  409dd0:	add	x0, x0, #0xc8c
  409dd4:	mov	x1, x21
  409dd8:	bl	406f50 <ferror@plt+0x44a0>
  409ddc:	ldr	x25, [sp, #72]
  409de0:	b	409ce4 <ferror@plt+0x7234>
  409de4:	str	x21, [sp, #88]
  409de8:	ldr	x21, [x19]
  409dec:	mov	w0, #0x9                   	// #9
  409df0:	b	409dc4 <ferror@plt+0x7314>
  409df4:	ldr	x1, [x19]
  409df8:	adrp	x0, 40e000 <ferror@plt+0xb550>
  409dfc:	add	x0, x0, #0x82a
  409e00:	bl	4029e0 <printf@plt>
  409e04:	ldr	x20, [sp, #80]
  409e08:	mov	x0, x20
  409e0c:	bl	402470 <lzma_index_stream_count@plt>
  409e10:	mov	x22, x0
  409e14:	mov	x0, x20
  409e18:	bl	402a70 <lzma_index_block_count@plt>
  409e1c:	mov	x23, x0
  409e20:	mov	x0, x20
  409e24:	bl	4025c0 <lzma_index_file_size@plt>
  409e28:	mov	x24, x0
  409e2c:	mov	x0, x20
  409e30:	bl	402930 <lzma_index_uncompressed_size@plt>
  409e34:	mov	x25, x0
  409e38:	cbz	x0, 409e58 <ferror@plt+0x73a8>
  409e3c:	adrp	x8, 40c000 <ferror@plt+0x9550>
  409e40:	ldr	d1, [x8, #1432]
  409e44:	ucvtf	d0, x24
  409e48:	ucvtf	d2, x25
  409e4c:	fdiv	d0, d0, d2
  409e50:	fcmp	d0, d1
  409e54:	b.le	409f50 <ferror@plt+0x74a0>
  409e58:	adrp	x26, 40e000 <ferror@plt+0xb550>
  409e5c:	add	x26, x26, #0x66f
  409e60:	b	409f6c <ferror@plt+0x74bc>
  409e64:	str	x25, [sp, #72]
  409e68:	bl	405f20 <ferror@plt+0x3470>
  409e6c:	cmp	w0, #0x2
  409e70:	b.hi	40a02c <ferror@plt+0x757c>  // b.pmore
  409e74:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409e78:	ldrb	w9, [x8, #2856]
  409e7c:	tbnz	w9, #0, 409ea0 <ferror@plt+0x73f0>
  409e80:	adrp	x1, 40e000 <ferror@plt+0xb550>
  409e84:	mov	w9, #0x1                   	// #1
  409e88:	add	x1, x1, #0x8de
  409e8c:	mov	w2, #0x5                   	// #5
  409e90:	mov	x0, xzr
  409e94:	strb	w9, [x8, #2856]
  409e98:	bl	402960 <dcgettext@plt>
  409e9c:	bl	4027d0 <puts@plt>
  409ea0:	ldr	x0, [sp, #72]
  409ea4:	bl	402910 <lzma_index_checks@plt>
  409ea8:	cmp	w0, #0x0
  409eac:	adrp	x21, 40e000 <ferror@plt+0xb550>
  409eb0:	adrp	x25, 40c000 <ferror@plt+0x9550>
  409eb4:	adrp	x26, 40e000 <ferror@plt+0xb550>
  409eb8:	adrp	x22, 40e000 <ferror@plt+0xb550>
  409ebc:	mov	x20, xzr
  409ec0:	mov	w8, wzr
  409ec4:	add	x9, sp, #0xb0
  409ec8:	mov	w10, #0x400                 	// #1024
  409ecc:	add	x21, x21, #0xaf0
  409ed0:	add	x25, x25, #0x8ff
  409ed4:	add	x26, x26, #0x668
  409ed8:	csinc	w27, w0, wzr, ne  // ne = any
  409edc:	add	x22, x22, #0x66a
  409ee0:	str	x9, [sp, #8368]
  409ee4:	str	x10, [sp, #8904]
  409ee8:	b	409f1c <ferror@plt+0x746c>
  409eec:	add	x0, sp, #0x2, lsl #12
  409ef0:	add	x1, sp, #0x2, lsl #12
  409ef4:	add	x0, x0, #0xb0
  409ef8:	add	x1, x1, #0x2c8
  409efc:	mov	x2, x22
  409f00:	mov	x3, x23
  409f04:	bl	408e34 <ferror@plt+0x6384>
  409f08:	mov	w8, #0x1                   	// #1
  409f0c:	add	x20, x20, #0x1
  409f10:	cmp	x20, #0x10
  409f14:	add	x21, x21, #0xc
  409f18:	b.eq	40a0cc <ferror@plt+0x761c>  // b.none
  409f1c:	lsr	w9, w27, w20
  409f20:	tbz	w9, #0, 409f0c <ferror@plt+0x745c>
  409f24:	ldrb	w9, [x24, #1152]
  409f28:	tst	w8, #0x1
  409f2c:	csel	x23, x26, x25, ne  // ne = any
  409f30:	mov	x4, x21
  409f34:	cbnz	w9, 409eec <ferror@plt+0x743c>
  409f38:	mov	w2, #0x5                   	// #5
  409f3c:	mov	x0, xzr
  409f40:	mov	x1, x21
  409f44:	bl	402960 <dcgettext@plt>
  409f48:	mov	x4, x0
  409f4c:	b	409eec <ferror@plt+0x743c>
  409f50:	adrp	x26, 423000 <stdin@@GLIBC_2.17+0x3b98>
  409f54:	add	x26, x26, #0xb70
  409f58:	adrp	x2, 40d000 <ferror@plt+0xa550>
  409f5c:	add	x2, x2, #0xe4e
  409f60:	mov	w1, #0x10                  	// #16
  409f64:	mov	x0, x26
  409f68:	bl	402590 <snprintf@plt>
  409f6c:	adrp	x0, 40e000 <ferror@plt+0xb550>
  409f70:	add	x0, x0, #0x833
  409f74:	add	x6, sp, #0xb0
  409f78:	mov	x1, x22
  409f7c:	mov	x2, x23
  409f80:	mov	x3, x24
  409f84:	mov	x4, x25
  409f88:	mov	x5, x26
  409f8c:	mov	x7, x21
  409f90:	bl	4029e0 <printf@plt>
  409f94:	bl	405f20 <ferror@plt+0x3470>
  409f98:	cmp	w0, #0x3
  409f9c:	b.cc	409fec <ferror@plt+0x753c>  // b.lo, b.ul, b.last
  409fa0:	add	x0, sp, #0x2, lsl #12
  409fa4:	add	x0, x0, #0x2c8
  409fa8:	mov	x1, x20
  409fac:	bl	402460 <lzma_index_iter_init@plt>
  409fb0:	add	x0, sp, #0x2, lsl #12
  409fb4:	add	x0, x0, #0x2c8
  409fb8:	mov	w1, #0x1                   	// #1
  409fbc:	bl	402430 <lzma_index_iter_next@plt>
  409fc0:	tst	w0, #0xff
  409fc4:	b.eq	40a178 <ferror@plt+0x76c8>  // b.none
  409fc8:	add	x0, sp, #0x2, lsl #12
  409fcc:	add	x0, x0, #0x2c8
  409fd0:	bl	402560 <lzma_index_iter_rewind@plt>
  409fd4:	add	x0, sp, #0x2, lsl #12
  409fd8:	add	x0, x0, #0x2c8
  409fdc:	mov	w1, #0x2                   	// #2
  409fe0:	bl	402430 <lzma_index_iter_next@plt>
  409fe4:	tst	w0, #0xff
  409fe8:	b.eq	40a24c <ferror@plt+0x779c>  // b.none
  409fec:	bl	405f20 <ferror@plt+0x3470>
  409ff0:	cmp	w0, #0x4
  409ff4:	b.cc	40a87c <ferror@plt+0x7dcc>  // b.lo, b.ul, b.last
  409ff8:	ldrb	w8, [sp, #104]
  409ffc:	ldr	x1, [sp, #96]
  40a000:	ldr	w3, [sp, #108]
  40a004:	adrp	x9, 40e000 <ferror@plt+0xb550>
  40a008:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a00c:	add	x9, x9, #0x661
  40a010:	add	x10, x10, #0x665
  40a014:	cmp	w8, #0x0
  40a018:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a01c:	csel	x2, x10, x9, eq  // eq = none
  40a020:	add	x0, x0, #0x8ba
  40a024:	bl	4029e0 <printf@plt>
  40a028:	b	40a87c <ferror@plt+0x7dcc>
  40a02c:	ldr	x20, [sp, #72]
  40a030:	mov	x0, x20
  40a034:	bl	402470 <lzma_index_stream_count@plt>
  40a038:	mov	x22, x0
  40a03c:	mov	x0, x20
  40a040:	bl	402a70 <lzma_index_block_count@plt>
  40a044:	mov	x23, x0
  40a048:	mov	x0, x20
  40a04c:	bl	4025c0 <lzma_index_file_size@plt>
  40a050:	mov	x24, x0
  40a054:	mov	x0, x20
  40a058:	bl	402930 <lzma_index_uncompressed_size@plt>
  40a05c:	mov	x25, x0
  40a060:	mov	x0, x20
  40a064:	bl	402910 <lzma_index_checks@plt>
  40a068:	mov	w4, w0
  40a06c:	mov	x0, x22
  40a070:	mov	x1, x23
  40a074:	mov	x2, x24
  40a078:	mov	x3, x25
  40a07c:	mov	x5, x21
  40a080:	bl	40ac5c <ferror@plt+0x81ac>
  40a084:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a088:	add	x1, x1, #0x940
  40a08c:	mov	w2, #0x5                   	// #5
  40a090:	mov	x0, xzr
  40a094:	bl	402960 <dcgettext@plt>
  40a098:	bl	4027d0 <puts@plt>
  40a09c:	add	x0, sp, #0x2, lsl #12
  40a0a0:	add	x0, x0, #0xb0
  40a0a4:	mov	x1, x20
  40a0a8:	bl	402460 <lzma_index_iter_init@plt>
  40a0ac:	add	x0, sp, #0x2, lsl #12
  40a0b0:	add	x0, x0, #0xb0
  40a0b4:	mov	w1, #0x1                   	// #1
  40a0b8:	bl	402430 <lzma_index_iter_next@plt>
  40a0bc:	tst	w0, #0xff
  40a0c0:	b.eq	40a3a4 <ferror@plt+0x78f4>  // b.none
  40a0c4:	mov	w20, wzr
  40a0c8:	b	40a5d0 <ferror@plt+0x7b20>
  40a0cc:	ldr	x20, [sp, #72]
  40a0d0:	mov	x0, x20
  40a0d4:	bl	402470 <lzma_index_stream_count@plt>
  40a0d8:	mov	w1, wzr
  40a0dc:	bl	408bc4 <ferror@plt+0x6114>
  40a0e0:	mov	x24, x0
  40a0e4:	mov	x0, x20
  40a0e8:	bl	402a70 <lzma_index_block_count@plt>
  40a0ec:	mov	w1, #0x1                   	// #1
  40a0f0:	bl	408bc4 <ferror@plt+0x6114>
  40a0f4:	mov	x23, x0
  40a0f8:	mov	x0, x20
  40a0fc:	bl	4025c0 <lzma_index_file_size@plt>
  40a100:	mov	w2, #0x4                   	// #4
  40a104:	mov	w4, #0x2                   	// #2
  40a108:	mov	w1, wzr
  40a10c:	mov	w3, wzr
  40a110:	bl	408c70 <ferror@plt+0x61c0>
  40a114:	mov	x27, x0
  40a118:	mov	x0, x20
  40a11c:	bl	402930 <lzma_index_uncompressed_size@plt>
  40a120:	mov	w2, #0x4                   	// #4
  40a124:	mov	w4, #0x3                   	// #3
  40a128:	mov	w1, wzr
  40a12c:	mov	w3, wzr
  40a130:	bl	408c70 <ferror@plt+0x61c0>
  40a134:	mov	x28, x0
  40a138:	mov	x0, x20
  40a13c:	bl	402930 <lzma_index_uncompressed_size@plt>
  40a140:	cbz	x0, 40a16c <ferror@plt+0x76bc>
  40a144:	mov	x25, x0
  40a148:	ldr	x0, [sp, #72]
  40a14c:	bl	4025c0 <lzma_index_file_size@plt>
  40a150:	adrp	x8, 40c000 <ferror@plt+0x9550>
  40a154:	ldr	d1, [x8, #1432]
  40a158:	ucvtf	d0, x0
  40a15c:	ucvtf	d2, x25
  40a160:	fdiv	d0, d0, d2
  40a164:	fcmp	d0, d1
  40a168:	b.le	40a7b8 <ferror@plt+0x7d08>
  40a16c:	adrp	x20, 40e000 <ferror@plt+0xb550>
  40a170:	add	x20, x20, #0x66f
  40a174:	b	40a7d4 <ferror@plt+0x7d24>
  40a178:	adrp	x8, 40c000 <ferror@plt+0x9550>
  40a17c:	ldr	d8, [x8, #1432]
  40a180:	adrp	x22, 40e000 <ferror@plt+0xb550>
  40a184:	adrp	x20, 40e000 <ferror@plt+0xb550>
  40a188:	add	x22, x22, #0x66f
  40a18c:	mov	w21, #0xc                   	// #12
  40a190:	add	x20, x20, #0x853
  40a194:	b	40a1f0 <ferror@plt+0x7740>
  40a198:	mov	x7, x22
  40a19c:	ldr	x8, [sp, #8904]
  40a1a0:	ldr	x9, [sp, #8984]
  40a1a4:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a1a8:	add	x10, x10, #0xaf0
  40a1ac:	ldr	w8, [x8, #16]
  40a1b0:	mov	x0, x20
  40a1b4:	mov	x1, x23
  40a1b8:	mov	x2, x24
  40a1bc:	madd	x8, x8, x21, x10
  40a1c0:	mov	x3, x28
  40a1c4:	mov	x4, x27
  40a1c8:	mov	x5, x25
  40a1cc:	mov	x6, x26
  40a1d0:	stp	x8, x9, [sp]
  40a1d4:	bl	4029e0 <printf@plt>
  40a1d8:	add	x0, sp, #0x2, lsl #12
  40a1dc:	add	x0, x0, #0x2c8
  40a1e0:	mov	w1, #0x1                   	// #1
  40a1e4:	bl	402430 <lzma_index_iter_next@plt>
  40a1e8:	tst	w0, #0xff
  40a1ec:	b.ne	409fc8 <ferror@plt+0x7518>  // b.any
  40a1f0:	ldr	x23, [sp, #8936]
  40a1f4:	ldr	x24, [sp, #8944]
  40a1f8:	ldr	x25, [sp, #8968]
  40a1fc:	ldr	x26, [sp, #8976]
  40a200:	ldr	x28, [sp, #8952]
  40a204:	ldr	x27, [sp, #8960]
  40a208:	cbz	x26, 40a198 <ferror@plt+0x76e8>
  40a20c:	ucvtf	d0, x25
  40a210:	ucvtf	d1, x26
  40a214:	fdiv	d0, d0, d1
  40a218:	fcmp	d0, d8
  40a21c:	mov	x7, x22
  40a220:	b.gt	40a19c <ferror@plt+0x76ec>
  40a224:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a228:	add	x21, x21, #0xb70
  40a22c:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40a230:	mov	w1, #0x10                  	// #16
  40a234:	mov	x0, x21
  40a238:	add	x2, x2, #0xe4e
  40a23c:	bl	402590 <snprintf@plt>
  40a240:	mov	x7, x21
  40a244:	mov	w21, #0xc                   	// #12
  40a248:	b	40a19c <ferror@plt+0x76ec>
  40a24c:	adrp	x9, 40c000 <ferror@plt+0x9550>
  40a250:	ldr	d8, [x9, #1432]
  40a254:	add	x8, sp, #0x2, lsl #12
  40a258:	add	x8, x8, #0xb0
  40a25c:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a260:	orr	x10, x8, #0x4
  40a264:	add	x24, x8, #0x18
  40a268:	add	x23, x23, #0xb70
  40a26c:	str	x10, [sp, #72]
  40a270:	b	40a29c <ferror@plt+0x77ec>
  40a274:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40a278:	ldr	x1, [x8, #1120]
  40a27c:	mov	w0, #0xa                   	// #10
  40a280:	bl	402500 <putc@plt>
  40a284:	add	x0, sp, #0x2, lsl #12
  40a288:	add	x0, x0, #0x2c8
  40a28c:	mov	w1, #0x2                   	// #2
  40a290:	bl	402430 <lzma_index_iter_next@plt>
  40a294:	tst	w0, #0xff
  40a298:	b.ne	409fec <ferror@plt+0x753c>  // b.any
  40a29c:	bl	405f20 <ferror@plt+0x3470>
  40a2a0:	cmp	w0, #0x4
  40a2a4:	b.cc	40a2c8 <ferror@plt+0x7818>  // b.lo, b.ul, b.last
  40a2a8:	add	x1, sp, #0x2, lsl #12
  40a2ac:	add	x2, sp, #0x2, lsl #12
  40a2b0:	add	x1, x1, #0x2c8
  40a2b4:	add	x2, x2, #0xb0
  40a2b8:	add	x3, sp, #0x50
  40a2bc:	mov	x0, x19
  40a2c0:	bl	40aeec <ferror@plt+0x843c>
  40a2c4:	tbnz	w0, #0, 40a944 <ferror@plt+0x7e94>
  40a2c8:	ldr	x27, [sp, #8936]
  40a2cc:	ldr	x28, [sp, #9024]
  40a2d0:	ldr	x26, [sp, #9032]
  40a2d4:	ldr	x21, [sp, #9040]
  40a2d8:	ldr	x25, [sp, #9048]
  40a2dc:	ldr	x22, [sp, #9072]
  40a2e0:	ldr	x20, [sp, #9088]
  40a2e4:	cbz	x22, 40a320 <ferror@plt+0x7870>
  40a2e8:	ucvtf	d0, x20
  40a2ec:	ucvtf	d1, x22
  40a2f0:	fdiv	d0, d0, d1
  40a2f4:	adrp	x8, 40e000 <ferror@plt+0xb550>
  40a2f8:	fcmp	d0, d8
  40a2fc:	add	x8, x8, #0x66f
  40a300:	b.gt	40a328 <ferror@plt+0x7878>
  40a304:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40a308:	mov	w1, #0x10                  	// #16
  40a30c:	mov	x0, x23
  40a310:	add	x2, x2, #0xe4e
  40a314:	bl	402590 <snprintf@plt>
  40a318:	mov	x8, x23
  40a31c:	b	40a328 <ferror@plt+0x7878>
  40a320:	adrp	x8, 40e000 <ferror@plt+0xb550>
  40a324:	add	x8, x8, #0x66f
  40a328:	ldr	x9, [sp, #8904]
  40a32c:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a330:	add	x10, x10, #0xaf0
  40a334:	mov	w11, #0xc                   	// #12
  40a338:	ldr	w9, [x9, #16]
  40a33c:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a340:	add	x0, x0, #0x87d
  40a344:	mov	x1, x27
  40a348:	madd	x9, x9, x11, x10
  40a34c:	mov	x2, x25
  40a350:	mov	x3, x28
  40a354:	mov	x4, x26
  40a358:	mov	x5, x21
  40a35c:	mov	x6, x20
  40a360:	mov	x7, x22
  40a364:	stp	x8, x9, [sp]
  40a368:	bl	4029e0 <printf@plt>
  40a36c:	bl	405f20 <ferror@plt+0x3470>
  40a370:	cmp	w0, #0x4
  40a374:	b.cc	40a274 <ferror@plt+0x77c4>  // b.lo, b.ul, b.last
  40a378:	ldr	w2, [sp, #8368]
  40a37c:	ldr	x4, [sp, #8376]
  40a380:	ldr	x5, [sp, #8384]
  40a384:	ldr	x3, [sp, #72]
  40a388:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a38c:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a390:	add	x0, x0, #0x8a5
  40a394:	add	x1, x1, #0xba0
  40a398:	mov	x6, x24
  40a39c:	bl	4029e0 <printf@plt>
  40a3a0:	b	40a274 <ferror@plt+0x77c4>
  40a3a4:	adrp	x8, 40c000 <ferror@plt+0x9550>
  40a3a8:	ldr	d8, [x8, #1432]
  40a3ac:	mov	w20, wzr
  40a3b0:	b	40a4a8 <ferror@plt+0x79f8>
  40a3b4:	adrp	x27, 40e000 <ferror@plt+0xb550>
  40a3b8:	add	x27, x27, #0x66f
  40a3bc:	ldr	x8, [sp, #8368]
  40a3c0:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a3c4:	mov	w9, #0xc                   	// #12
  40a3c8:	add	x10, x10, #0xaf0
  40a3cc:	ldr	w8, [x8, #16]
  40a3d0:	mov	w2, #0x5                   	// #5
  40a3d4:	mov	x0, xzr
  40a3d8:	madd	x1, x8, x9, x10
  40a3dc:	bl	402960 <dcgettext@plt>
  40a3e0:	ldr	x8, [sp, #8448]
  40a3e4:	mov	x21, x0
  40a3e8:	mov	w1, #0x2                   	// #2
  40a3ec:	mov	x0, x8
  40a3f0:	bl	408bc4 <ferror@plt+0x6114>
  40a3f4:	mov	x23, x0
  40a3f8:	mov	w1, #0xf                   	// #15
  40a3fc:	mov	x0, x22
  40a400:	bl	409260 <ferror@plt+0x67b0>
  40a404:	mov	w24, w0
  40a408:	mov	w1, #0xf                   	// #15
  40a40c:	mov	x0, x25
  40a410:	bl	409260 <ferror@plt+0x67b0>
  40a414:	mov	w28, w0
  40a418:	mov	w1, #0x5                   	// #5
  40a41c:	mov	x0, x27
  40a420:	bl	409260 <ferror@plt+0x67b0>
  40a424:	mov	w26, w0
  40a428:	mov	w1, #0xa                   	// #10
  40a42c:	mov	x0, x21
  40a430:	bl	409260 <ferror@plt+0x67b0>
  40a434:	mov	w20, w0
  40a438:	mov	w1, #0x7                   	// #7
  40a43c:	mov	x0, x23
  40a440:	bl	409260 <ferror@plt+0x67b0>
  40a444:	str	w0, [sp, #8]
  40a448:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a44c:	add	x0, x0, #0x9d0
  40a450:	mov	w1, w24
  40a454:	mov	x2, x22
  40a458:	mov	w3, w28
  40a45c:	mov	x4, x25
  40a460:	mov	w5, w26
  40a464:	mov	x6, x27
  40a468:	mov	w7, w20
  40a46c:	str	x23, [sp, #16]
  40a470:	str	x21, [sp]
  40a474:	bl	4029e0 <printf@plt>
  40a478:	ldr	x8, [sp, #8368]
  40a47c:	ldr	w0, [x8, #16]
  40a480:	bl	4026d0 <lzma_check_size@plt>
  40a484:	ldr	w20, [sp, #64]
  40a488:	mov	w1, #0x1                   	// #1
  40a48c:	cmp	w0, w20
  40a490:	csel	w20, w0, w20, hi  // hi = pmore
  40a494:	add	x0, sp, #0x2, lsl #12
  40a498:	add	x0, x0, #0xb0
  40a49c:	bl	402430 <lzma_index_iter_next@plt>
  40a4a0:	tst	w0, #0xff
  40a4a4:	b.ne	40a5cc <ferror@plt+0x7b1c>  // b.any
  40a4a8:	ldr	x0, [sp, #8400]
  40a4ac:	mov	w1, wzr
  40a4b0:	bl	408bc4 <ferror@plt+0x6114>
  40a4b4:	ldr	x8, [sp, #8408]
  40a4b8:	mov	x25, x0
  40a4bc:	mov	w1, #0x1                   	// #1
  40a4c0:	mov	x0, x8
  40a4c4:	bl	408bc4 <ferror@plt+0x6114>
  40a4c8:	ldr	x8, [sp, #8416]
  40a4cc:	mov	x26, x0
  40a4d0:	mov	w1, #0x2                   	// #2
  40a4d4:	mov	x0, x8
  40a4d8:	bl	408bc4 <ferror@plt+0x6114>
  40a4dc:	ldr	x8, [sp, #8424]
  40a4e0:	mov	x27, x0
  40a4e4:	mov	w1, #0x3                   	// #3
  40a4e8:	mov	x0, x8
  40a4ec:	bl	408bc4 <ferror@plt+0x6114>
  40a4f0:	mov	x28, x0
  40a4f4:	mov	w1, #0x6                   	// #6
  40a4f8:	mov	x0, x25
  40a4fc:	bl	409260 <ferror@plt+0x67b0>
  40a500:	mov	w24, w0
  40a504:	mov	w1, #0x9                   	// #9
  40a508:	mov	x0, x26
  40a50c:	bl	409260 <ferror@plt+0x67b0>
  40a510:	mov	w23, w0
  40a514:	mov	w1, #0xf                   	// #15
  40a518:	mov	x0, x27
  40a51c:	bl	409260 <ferror@plt+0x67b0>
  40a520:	mov	w21, w0
  40a524:	mov	w1, #0xf                   	// #15
  40a528:	mov	x0, x28
  40a52c:	bl	409260 <ferror@plt+0x67b0>
  40a530:	mov	w7, w0
  40a534:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a538:	add	x0, x0, #0x9bb
  40a53c:	mov	w1, w24
  40a540:	mov	x2, x25
  40a544:	mov	w3, w23
  40a548:	mov	x4, x26
  40a54c:	mov	w5, w21
  40a550:	mov	x6, x27
  40a554:	str	x28, [sp]
  40a558:	bl	4029e0 <printf@plt>
  40a55c:	ldr	x0, [sp, #8432]
  40a560:	mov	w1, wzr
  40a564:	bl	408bc4 <ferror@plt+0x6114>
  40a568:	ldr	x8, [sp, #8440]
  40a56c:	mov	x22, x0
  40a570:	mov	w1, #0x1                   	// #1
  40a574:	mov	x0, x8
  40a578:	bl	408bc4 <ferror@plt+0x6114>
  40a57c:	ldr	x8, [sp, #8440]
  40a580:	mov	x25, x0
  40a584:	str	w20, [sp, #64]
  40a588:	cbz	x8, 40a3b4 <ferror@plt+0x7904>
  40a58c:	ldr	d0, [sp, #8432]
  40a590:	ucvtf	d1, x8
  40a594:	adrp	x27, 40e000 <ferror@plt+0xb550>
  40a598:	add	x27, x27, #0x66f
  40a59c:	ucvtf	d0, d0
  40a5a0:	fdiv	d0, d0, d1
  40a5a4:	fcmp	d0, d8
  40a5a8:	b.gt	40a3bc <ferror@plt+0x790c>
  40a5ac:	adrp	x27, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a5b0:	add	x27, x27, #0xb70
  40a5b4:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40a5b8:	mov	w1, #0x10                  	// #16
  40a5bc:	mov	x0, x27
  40a5c0:	add	x2, x2, #0xe4e
  40a5c4:	bl	402590 <snprintf@plt>
  40a5c8:	b	40a3bc <ferror@plt+0x790c>
  40a5cc:	lsl	w20, w20, #1
  40a5d0:	bl	405f20 <ferror@plt+0x3470>
  40a5d4:	mov	w21, w0
  40a5d8:	ldr	x0, [sp, #72]
  40a5dc:	bl	402a70 <lzma_index_block_count@plt>
  40a5e0:	cbz	x0, 40a670 <ferror@plt+0x7bc0>
  40a5e4:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a5e8:	cmp	w20, #0x8
  40a5ec:	mov	w8, #0x8                   	// #8
  40a5f0:	add	x1, x1, #0x9e8
  40a5f4:	mov	w2, #0x5                   	// #5
  40a5f8:	mov	x0, xzr
  40a5fc:	csel	w20, w20, w8, hi  // hi = pmore
  40a600:	bl	402960 <dcgettext@plt>
  40a604:	bl	4029e0 <printf@plt>
  40a608:	cmp	w21, #0x4
  40a60c:	b.cc	40a634 <ferror@plt+0x7b84>  // b.lo, b.ul, b.last
  40a610:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a614:	add	x1, x1, #0xa55
  40a618:	mov	w2, #0x5                   	// #5
  40a61c:	mov	x0, xzr
  40a620:	bl	402960 <dcgettext@plt>
  40a624:	adrp	x2, 40c000 <ferror@plt+0x9550>
  40a628:	sub	w1, w20, #0x8
  40a62c:	add	x2, x2, #0x8ff
  40a630:	bl	4029e0 <printf@plt>
  40a634:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40a638:	ldr	x1, [x8, #1120]
  40a63c:	mov	w0, #0xa                   	// #10
  40a640:	bl	402500 <putc@plt>
  40a644:	ldr	x1, [sp, #72]
  40a648:	add	x0, sp, #0x2, lsl #12
  40a64c:	add	x0, x0, #0xb0
  40a650:	bl	402460 <lzma_index_iter_init@plt>
  40a654:	add	x0, sp, #0x2, lsl #12
  40a658:	add	x0, x0, #0xb0
  40a65c:	mov	w1, #0x2                   	// #2
  40a660:	bl	402430 <lzma_index_iter_next@plt>
  40a664:	tst	w0, #0xff
  40a668:	str	w20, [sp, #72]
  40a66c:	b.eq	40a94c <ferror@plt+0x7e9c>  // b.none
  40a670:	cmp	w21, #0x4
  40a674:	b.cc	40a87c <ferror@plt+0x7dcc>  // b.lo, b.ul, b.last
  40a678:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a67c:	add	x1, x1, #0x6c8
  40a680:	mov	w2, #0x5                   	// #5
  40a684:	mov	x0, xzr
  40a688:	bl	402960 <dcgettext@plt>
  40a68c:	ldr	x8, [sp, #96]
  40a690:	mov	x20, x0
  40a694:	mov	x0, x8
  40a698:	bl	408bb4 <ferror@plt+0x6104>
  40a69c:	mov	w1, wzr
  40a6a0:	bl	408bc4 <ferror@plt+0x6114>
  40a6a4:	mov	x1, x0
  40a6a8:	mov	x0, x20
  40a6ac:	bl	4029e0 <printf@plt>
  40a6b0:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a6b4:	add	x1, x1, #0x6e6
  40a6b8:	mov	w2, #0x5                   	// #5
  40a6bc:	mov	x0, xzr
  40a6c0:	bl	402960 <dcgettext@plt>
  40a6c4:	ldrb	w8, [sp, #104]
  40a6c8:	adrp	x9, 40e000 <ferror@plt+0xb550>
  40a6cc:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a6d0:	add	x9, x9, #0x700
  40a6d4:	add	x10, x10, #0x704
  40a6d8:	cmp	w8, #0x0
  40a6dc:	mov	x20, x0
  40a6e0:	csel	x1, x10, x9, eq  // eq = none
  40a6e4:	mov	w2, #0x5                   	// #5
  40a6e8:	mov	x0, xzr
  40a6ec:	bl	402960 <dcgettext@plt>
  40a6f0:	mov	x1, x0
  40a6f4:	mov	x0, x20
  40a6f8:	bl	4029e0 <printf@plt>
  40a6fc:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40a700:	add	x1, x1, #0x707
  40a704:	mov	w2, #0x5                   	// #5
  40a708:	mov	x0, xzr
  40a70c:	bl	402960 <dcgettext@plt>
  40a710:	ldr	w8, [sp, #108]
  40a714:	mov	w9, #0xca6b                	// #51819
  40a718:	movk	w9, #0x6b5f, lsl #16
  40a71c:	mov	w10, #0x6980                	// #27008
  40a720:	mul	x9, x8, x9
  40a724:	movk	w10, #0xff67, lsl #16
  40a728:	mov	w11, #0x1759                	// #5977
  40a72c:	lsr	x3, x9, #54
  40a730:	movk	w11, #0xd1b7, lsl #16
  40a734:	madd	w8, w3, w10, w8
  40a738:	umull	x10, w8, w11
  40a73c:	mov	w12, #0xffffd8f0            	// #-10000
  40a740:	mov	w13, #0xcccd                	// #52429
  40a744:	lsr	x4, x10, #45
  40a748:	movk	w13, #0xcccc, lsl #16
  40a74c:	madd	w8, w4, w12, w8
  40a750:	umull	x11, w8, w13
  40a754:	mov	w9, #0xfffffff6            	// #-10
  40a758:	lsr	x5, x11, #35
  40a75c:	adrp	x10, 40c000 <ferror@plt+0x9550>
  40a760:	madd	w8, w5, w9, w8
  40a764:	adrp	x9, 40e000 <ferror@plt+0xb550>
  40a768:	add	x10, x10, #0x8ff
  40a76c:	add	x9, x9, #0x7e3
  40a770:	cmp	w8, #0x1
  40a774:	csel	x9, x9, x10, eq  // eq = none
  40a778:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40a77c:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a780:	add	x10, x10, #0x7dd
  40a784:	cmp	w8, #0x0
  40a788:	add	x21, x21, #0xb80
  40a78c:	adrp	x2, 40e000 <ferror@plt+0xb550>
  40a790:	mov	x20, x0
  40a794:	csel	x6, x10, x9, eq  // eq = none
  40a798:	add	x2, x2, #0x7e8
  40a79c:	mov	w1, #0x20                  	// #32
  40a7a0:	mov	x0, x21
  40a7a4:	bl	402590 <snprintf@plt>
  40a7a8:	mov	x0, x20
  40a7ac:	mov	x1, x21
  40a7b0:	bl	4029e0 <printf@plt>
  40a7b4:	b	40a87c <ferror@plt+0x7dcc>
  40a7b8:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a7bc:	add	x20, x20, #0xb70
  40a7c0:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40a7c4:	add	x2, x2, #0xe4e
  40a7c8:	mov	w1, #0x10                  	// #16
  40a7cc:	mov	x0, x20
  40a7d0:	bl	402590 <snprintf@plt>
  40a7d4:	ldr	x8, [x19]
  40a7d8:	mov	w1, #0x5                   	// #5
  40a7dc:	mov	x0, x24
  40a7e0:	str	x8, [sp, #64]
  40a7e4:	bl	409260 <ferror@plt+0x67b0>
  40a7e8:	str	w0, [sp, #72]
  40a7ec:	mov	w1, #0x7                   	// #7
  40a7f0:	mov	x0, x23
  40a7f4:	bl	409260 <ferror@plt+0x67b0>
  40a7f8:	str	w0, [sp, #56]
  40a7fc:	mov	w1, #0xb                   	// #11
  40a800:	mov	x0, x27
  40a804:	bl	409260 <ferror@plt+0x67b0>
  40a808:	mov	w22, w0
  40a80c:	mov	w1, #0xb                   	// #11
  40a810:	mov	x0, x28
  40a814:	bl	409260 <ferror@plt+0x67b0>
  40a818:	mov	w26, w0
  40a81c:	mov	w1, #0x5                   	// #5
  40a820:	mov	x0, x20
  40a824:	bl	409260 <ferror@plt+0x67b0>
  40a828:	mov	w21, w0
  40a82c:	add	x0, sp, #0xb0
  40a830:	mov	w1, #0x7                   	// #7
  40a834:	add	x25, sp, #0xb0
  40a838:	bl	409260 <ferror@plt+0x67b0>
  40a83c:	ldr	x8, [sp, #64]
  40a840:	ldr	w1, [sp, #72]
  40a844:	ldr	w3, [sp, #56]
  40a848:	str	w0, [sp, #24]
  40a84c:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40a850:	add	x0, x0, #0x91f
  40a854:	mov	x2, x24
  40a858:	mov	x4, x23
  40a85c:	mov	w5, w22
  40a860:	mov	x6, x27
  40a864:	mov	w7, w26
  40a868:	stp	x25, x8, [sp, #32]
  40a86c:	str	x20, [sp, #16]
  40a870:	str	w21, [sp, #8]
  40a874:	str	x28, [sp]
  40a878:	bl	4029e0 <printf@plt>
  40a87c:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a880:	add	x21, x21, #0xb30
  40a884:	ldr	x8, [x21, #8]
  40a888:	ldr	x20, [sp, #80]
  40a88c:	add	x8, x8, #0x1
  40a890:	mov	x0, x20
  40a894:	str	x8, [x21, #8]
  40a898:	bl	402470 <lzma_index_stream_count@plt>
  40a89c:	ldr	x8, [x21, #16]
  40a8a0:	add	x8, x8, x0
  40a8a4:	mov	x0, x20
  40a8a8:	str	x8, [x21, #16]
  40a8ac:	bl	402a70 <lzma_index_block_count@plt>
  40a8b0:	ldr	x8, [x21, #24]
  40a8b4:	add	x8, x8, x0
  40a8b8:	mov	x0, x20
  40a8bc:	str	x8, [x21, #24]
  40a8c0:	bl	4025c0 <lzma_index_file_size@plt>
  40a8c4:	ldr	x8, [x21, #32]
  40a8c8:	add	x8, x8, x0
  40a8cc:	mov	x0, x20
  40a8d0:	str	x8, [x21, #32]
  40a8d4:	bl	402930 <lzma_index_uncompressed_size@plt>
  40a8d8:	ldr	x8, [sp, #88]
  40a8dc:	ldp	x9, x10, [x21, #40]
  40a8e0:	add	x9, x9, x0
  40a8e4:	add	x8, x10, x8
  40a8e8:	mov	x0, x20
  40a8ec:	stp	x9, x8, [x21, #40]
  40a8f0:	bl	402910 <lzma_index_checks@plt>
  40a8f4:	ldr	w9, [x21]
  40a8f8:	ldr	x10, [x21, #56]
  40a8fc:	ldr	x8, [sp, #96]
  40a900:	orr	w9, w9, w0
  40a904:	str	w9, [x21]
  40a908:	cmp	x10, x8
  40a90c:	b.cs	40a918 <ferror@plt+0x7e68>  // b.hs, b.nlast
  40a910:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40a914:	str	x8, [x9, #2920]
  40a918:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40a91c:	ldr	w10, [x8, #1080]
  40a920:	ldr	w9, [sp, #108]
  40a924:	cmp	w10, w9
  40a928:	b.cs	40a930 <ferror@plt+0x7e80>  // b.hs, b.nlast
  40a92c:	str	w9, [x8, #1080]
  40a930:	adrp	x9, 41f000 <ferror@plt+0x1c550>
  40a934:	ldrb	w8, [sp, #104]
  40a938:	ldrb	w10, [x9, #1072]
  40a93c:	and	w8, w10, w8
  40a940:	strb	w8, [x9, #1072]
  40a944:	ldr	x0, [sp, #80]
  40a948:	b	409d00 <ferror@plt+0x7250>
  40a94c:	adrp	x10, 40c000 <ferror@plt+0x9550>
  40a950:	ldr	d8, [x10, #1432]
  40a954:	cmp	w21, #0x3
  40a958:	mov	w8, #0xb                   	// #11
  40a95c:	add	x9, sp, #0xb0
  40a960:	csinc	w25, w8, wzr, hi  // hi = pmore
  40a964:	orr	x8, x9, #0x4
  40a968:	str	x8, [sp, #64]
  40a96c:	add	x8, x9, #0x18
  40a970:	str	x8, [sp, #56]
  40a974:	b	40a9a0 <ferror@plt+0x7ef0>
  40a978:	adrp	x8, 41f000 <ferror@plt+0x1c550>
  40a97c:	ldr	x1, [x8, #1120]
  40a980:	mov	w0, #0xa                   	// #10
  40a984:	bl	402500 <putc@plt>
  40a988:	add	x0, sp, #0x2, lsl #12
  40a98c:	add	x0, x0, #0xb0
  40a990:	mov	w1, #0x2                   	// #2
  40a994:	bl	402430 <lzma_index_iter_next@plt>
  40a998:	tst	w0, #0xff
  40a99c:	b.ne	40a670 <ferror@plt+0x7bc0>  // b.any
  40a9a0:	cmp	w21, #0x4
  40a9a4:	b.cc	40a9c4 <ferror@plt+0x7f14>  // b.lo, b.ul, b.last
  40a9a8:	add	x1, sp, #0x2, lsl #12
  40a9ac:	add	x1, x1, #0xb0
  40a9b0:	add	x2, sp, #0xb0
  40a9b4:	add	x3, sp, #0x50
  40a9b8:	mov	x0, x19
  40a9bc:	bl	40aeec <ferror@plt+0x843c>
  40a9c0:	tbnz	w0, #0, 40a944 <ferror@plt+0x7e94>
  40a9c4:	ldr	x0, [sp, #8400]
  40a9c8:	mov	w1, wzr
  40a9cc:	bl	408bc4 <ferror@plt+0x6114>
  40a9d0:	ldr	x8, [sp, #8512]
  40a9d4:	mov	x24, x0
  40a9d8:	mov	w1, #0x1                   	// #1
  40a9dc:	mov	x0, x8
  40a9e0:	bl	408bc4 <ferror@plt+0x6114>
  40a9e4:	ldr	x8, [sp, #8496]
  40a9e8:	mov	x27, x0
  40a9ec:	mov	w1, #0x2                   	// #2
  40a9f0:	mov	x0, x8
  40a9f4:	bl	408bc4 <ferror@plt+0x6114>
  40a9f8:	ldr	x8, [sp, #8504]
  40a9fc:	mov	x28, x0
  40aa00:	mov	w1, #0x3                   	// #3
  40aa04:	mov	x0, x8
  40aa08:	bl	408bc4 <ferror@plt+0x6114>
  40aa0c:	mov	x22, x0
  40aa10:	mov	w1, #0x6                   	// #6
  40aa14:	mov	x0, x24
  40aa18:	bl	409260 <ferror@plt+0x67b0>
  40aa1c:	mov	w23, w0
  40aa20:	mov	w1, #0x9                   	// #9
  40aa24:	mov	x0, x27
  40aa28:	bl	409260 <ferror@plt+0x67b0>
  40aa2c:	mov	w26, w0
  40aa30:	mov	w1, #0xf                   	// #15
  40aa34:	mov	x0, x28
  40aa38:	bl	409260 <ferror@plt+0x67b0>
  40aa3c:	mov	w20, w0
  40aa40:	mov	w1, #0xf                   	// #15
  40aa44:	mov	x0, x22
  40aa48:	bl	409260 <ferror@plt+0x67b0>
  40aa4c:	mov	w7, w0
  40aa50:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40aa54:	add	x0, x0, #0x9bb
  40aa58:	mov	w1, w23
  40aa5c:	mov	x2, x24
  40aa60:	mov	w3, w26
  40aa64:	mov	x4, x27
  40aa68:	mov	w5, w20
  40aa6c:	mov	x6, x28
  40aa70:	str	x22, [sp]
  40aa74:	bl	4029e0 <printf@plt>
  40aa78:	ldr	x0, [sp, #8552]
  40aa7c:	mov	w1, wzr
  40aa80:	bl	408bc4 <ferror@plt+0x6114>
  40aa84:	ldr	x8, [sp, #8536]
  40aa88:	mov	x24, x0
  40aa8c:	mov	w1, #0x1                   	// #1
  40aa90:	mov	x0, x8
  40aa94:	bl	408bc4 <ferror@plt+0x6114>
  40aa98:	ldr	x8, [sp, #8536]
  40aa9c:	mov	x27, x0
  40aaa0:	cbz	x8, 40aae4 <ferror@plt+0x8034>
  40aaa4:	ldr	d0, [sp, #8552]
  40aaa8:	ucvtf	d1, x8
  40aaac:	adrp	x28, 40e000 <ferror@plt+0xb550>
  40aab0:	add	x28, x28, #0x66f
  40aab4:	ucvtf	d0, d0
  40aab8:	fdiv	d0, d0, d1
  40aabc:	fcmp	d0, d8
  40aac0:	b.gt	40aaec <ferror@plt+0x803c>
  40aac4:	adrp	x28, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40aac8:	add	x28, x28, #0xb70
  40aacc:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40aad0:	mov	w1, #0x10                  	// #16
  40aad4:	mov	x0, x28
  40aad8:	add	x2, x2, #0xe4e
  40aadc:	bl	402590 <snprintf@plt>
  40aae0:	b	40aaec <ferror@plt+0x803c>
  40aae4:	adrp	x28, 40e000 <ferror@plt+0xb550>
  40aae8:	add	x28, x28, #0x66f
  40aaec:	ldr	x8, [sp, #8368]
  40aaf0:	adrp	x10, 40e000 <ferror@plt+0xb550>
  40aaf4:	mov	w9, #0xc                   	// #12
  40aaf8:	add	x10, x10, #0xaf0
  40aafc:	ldr	w8, [x8, #16]
  40ab00:	mov	w2, #0x5                   	// #5
  40ab04:	mov	x0, xzr
  40ab08:	madd	x1, x8, x9, x10
  40ab0c:	bl	402960 <dcgettext@plt>
  40ab10:	mov	x20, x0
  40ab14:	mov	w1, #0xf                   	// #15
  40ab18:	mov	x0, x24
  40ab1c:	bl	409260 <ferror@plt+0x67b0>
  40ab20:	mov	w22, w0
  40ab24:	mov	w1, #0xf                   	// #15
  40ab28:	mov	x0, x27
  40ab2c:	bl	409260 <ferror@plt+0x67b0>
  40ab30:	mov	w23, w0
  40ab34:	mov	w1, #0x5                   	// #5
  40ab38:	mov	x0, x28
  40ab3c:	bl	409260 <ferror@plt+0x67b0>
  40ab40:	mov	w26, w0
  40ab44:	mov	x0, x20
  40ab48:	mov	w1, w25
  40ab4c:	bl	409260 <ferror@plt+0x67b0>
  40ab50:	mov	w7, w0
  40ab54:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40ab58:	add	x0, x0, #0xa9b
  40ab5c:	mov	w1, w22
  40ab60:	mov	x2, x24
  40ab64:	mov	w3, w23
  40ab68:	mov	x4, x27
  40ab6c:	mov	w5, w26
  40ab70:	mov	x6, x28
  40ab74:	str	x20, [sp]
  40ab78:	bl	4029e0 <printf@plt>
  40ab7c:	cmp	w21, #0x4
  40ab80:	b.cc	40a978 <ferror@plt+0x7ec8>  // b.lo, b.ul, b.last
  40ab84:	ldr	x8, [sp, #8368]
  40ab88:	ldr	x9, [sp, #8544]
  40ab8c:	ldr	w20, [sp, #176]
  40ab90:	ldr	w0, [x8, #16]
  40ab94:	sub	x22, x9, x20
  40ab98:	bl	4026d0 <lzma_check_size@plt>
  40ab9c:	sub	x22, x22, w0, uxtw
  40aba0:	mov	x0, x20
  40aba4:	mov	w1, wzr
  40aba8:	bl	408bc4 <ferror@plt+0x6114>
  40abac:	mov	x20, x0
  40abb0:	mov	w1, #0x1                   	// #1
  40abb4:	mov	x0, x22
  40abb8:	bl	408bc4 <ferror@plt+0x6114>
  40abbc:	ldr	x8, [sp, #192]
  40abc0:	mov	x22, x0
  40abc4:	mov	x0, x8
  40abc8:	bl	408bb4 <ferror@plt+0x6104>
  40abcc:	mov	w1, #0x2                   	// #2
  40abd0:	bl	408bc4 <ferror@plt+0x6114>
  40abd4:	mov	x23, x0
  40abd8:	mov	w1, #0x6                   	// #6
  40abdc:	mov	x0, x20
  40abe0:	bl	409260 <ferror@plt+0x67b0>
  40abe4:	mov	w24, w0
  40abe8:	mov	w1, #0xf                   	// #15
  40abec:	mov	x0, x22
  40abf0:	bl	409260 <ferror@plt+0x67b0>
  40abf4:	mov	w26, w0
  40abf8:	mov	w1, #0x7                   	// #7
  40abfc:	mov	x0, x23
  40ac00:	bl	409260 <ferror@plt+0x67b0>
  40ac04:	ldp	x8, x5, [sp, #56]
  40ac08:	ldr	w1, [sp, #72]
  40ac0c:	str	w0, [sp]
  40ac10:	adrp	x0, 40e000 <ferror@plt+0xb550>
  40ac14:	adrp	x2, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40ac18:	add	x0, x0, #0xaae
  40ac1c:	add	x2, x2, #0xba0
  40ac20:	mov	w3, w24
  40ac24:	mov	x4, x20
  40ac28:	mov	w6, w26
  40ac2c:	mov	x7, x22
  40ac30:	stp	x23, x8, [sp, #8]
  40ac34:	bl	4029e0 <printf@plt>
  40ac38:	b	40a978 <ferror@plt+0x7ec8>
  40ac3c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ac40:	add	x1, x1, #0x5bf
  40ac44:	mov	w2, #0x5                   	// #5
  40ac48:	mov	x0, xzr
  40ac4c:	bl	402960 <dcgettext@plt>
  40ac50:	bl	406fd8 <ferror@plt+0x4528>
  40ac54:	str	x21, [sp, #88]
  40ac58:	bl	407058 <ferror@plt+0x45a8>
  40ac5c:	stp	x29, x30, [sp, #-96]!
  40ac60:	stp	x28, x27, [sp, #16]
  40ac64:	stp	x26, x25, [sp, #32]
  40ac68:	stp	x24, x23, [sp, #48]
  40ac6c:	stp	x22, x21, [sp, #64]
  40ac70:	stp	x20, x19, [sp, #80]
  40ac74:	mov	x29, sp
  40ac78:	sub	sp, sp, #0x430
  40ac7c:	cmp	w4, #0x0
  40ac80:	adrp	x24, 40e000 <ferror@plt+0xb550>
  40ac84:	adrp	x28, 40c000 <ferror@plt+0x9550>
  40ac88:	adrp	x19, 40d000 <ferror@plt+0xa550>
  40ac8c:	adrp	x25, 40e000 <ferror@plt+0xb550>
  40ac90:	mov	x20, x3
  40ac94:	mov	x23, x0
  40ac98:	mov	x27, xzr
  40ac9c:	mov	w8, wzr
  40aca0:	add	x9, sp, #0x18
  40aca4:	mov	w10, #0x400                 	// #1024
  40aca8:	add	x24, x24, #0xaf0
  40acac:	add	x28, x28, #0x8ff
  40acb0:	add	x19, x19, #0xec1
  40acb4:	adrp	x21, 41f000 <ferror@plt+0x1c550>
  40acb8:	csinc	w22, w4, wzr, ne  // ne = any
  40acbc:	add	x25, x25, #0x66a
  40acc0:	stp	x2, x5, [sp, #8]
  40acc4:	str	x1, [sp]
  40acc8:	stp	x10, x9, [x29, #-24]
  40accc:	b	40acf8 <ferror@plt+0x8248>
  40acd0:	sub	x0, x29, #0x10
  40acd4:	sub	x1, x29, #0x18
  40acd8:	mov	x2, x25
  40acdc:	mov	x3, x26
  40ace0:	bl	408e34 <ferror@plt+0x6384>
  40ace4:	mov	w8, #0x1                   	// #1
  40ace8:	add	x27, x27, #0x1
  40acec:	cmp	x27, #0x10
  40acf0:	add	x24, x24, #0xc
  40acf4:	b.eq	40ad2c <ferror@plt+0x827c>  // b.none
  40acf8:	lsr	w9, w22, w27
  40acfc:	tbz	w9, #0, 40ace8 <ferror@plt+0x8238>
  40ad00:	ldrb	w9, [x21, #1152]
  40ad04:	tst	w8, #0x1
  40ad08:	csel	x26, x19, x28, ne  // ne = any
  40ad0c:	mov	x4, x24
  40ad10:	cbnz	w9, 40acd0 <ferror@plt+0x8220>
  40ad14:	mov	w2, #0x5                   	// #5
  40ad18:	mov	x0, xzr
  40ad1c:	mov	x1, x24
  40ad20:	bl	402960 <dcgettext@plt>
  40ad24:	mov	x4, x0
  40ad28:	b	40acd0 <ferror@plt+0x8220>
  40ad2c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ad30:	add	x1, x1, #0x727
  40ad34:	mov	w2, #0x5                   	// #5
  40ad38:	mov	x0, xzr
  40ad3c:	bl	402960 <dcgettext@plt>
  40ad40:	mov	x24, x0
  40ad44:	mov	x0, x23
  40ad48:	mov	w1, wzr
  40ad4c:	bl	408bc4 <ferror@plt+0x6114>
  40ad50:	mov	x1, x0
  40ad54:	mov	x0, x24
  40ad58:	bl	4029e0 <printf@plt>
  40ad5c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ad60:	add	x1, x1, #0x741
  40ad64:	mov	w2, #0x5                   	// #5
  40ad68:	mov	x0, xzr
  40ad6c:	bl	402960 <dcgettext@plt>
  40ad70:	mov	x23, x0
  40ad74:	ldr	x0, [sp]
  40ad78:	mov	w1, wzr
  40ad7c:	bl	408bc4 <ferror@plt+0x6114>
  40ad80:	mov	x1, x0
  40ad84:	mov	x0, x23
  40ad88:	bl	4029e0 <printf@plt>
  40ad8c:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ad90:	add	x1, x1, #0x75b
  40ad94:	mov	w2, #0x5                   	// #5
  40ad98:	mov	x0, xzr
  40ad9c:	bl	402960 <dcgettext@plt>
  40ada0:	ldr	x19, [sp, #8]
  40ada4:	mov	x22, x0
  40ada8:	mov	w2, #0x4                   	// #4
  40adac:	mov	w3, #0x1                   	// #1
  40adb0:	mov	x0, x19
  40adb4:	mov	w1, wzr
  40adb8:	mov	w4, wzr
  40adbc:	bl	408c70 <ferror@plt+0x61c0>
  40adc0:	mov	x1, x0
  40adc4:	mov	x0, x22
  40adc8:	bl	4029e0 <printf@plt>
  40adcc:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40add0:	add	x1, x1, #0x775
  40add4:	mov	w2, #0x5                   	// #5
  40add8:	mov	x0, xzr
  40addc:	bl	402960 <dcgettext@plt>
  40ade0:	mov	x22, x0
  40ade4:	mov	w2, #0x4                   	// #4
  40ade8:	mov	w3, #0x1                   	// #1
  40adec:	mov	x0, x20
  40adf0:	mov	w1, wzr
  40adf4:	mov	w4, wzr
  40adf8:	bl	408c70 <ferror@plt+0x61c0>
  40adfc:	mov	x1, x0
  40ae00:	mov	x0, x22
  40ae04:	bl	4029e0 <printf@plt>
  40ae08:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ae0c:	add	x1, x1, #0x78f
  40ae10:	mov	w2, #0x5                   	// #5
  40ae14:	mov	x0, xzr
  40ae18:	bl	402960 <dcgettext@plt>
  40ae1c:	mov	x22, x0
  40ae20:	cbz	x20, 40ae40 <ferror@plt+0x8390>
  40ae24:	adrp	x8, 40c000 <ferror@plt+0x9550>
  40ae28:	ldr	d1, [x8, #1432]
  40ae2c:	ucvtf	d0, x19
  40ae30:	ucvtf	d2, x20
  40ae34:	fdiv	d0, d0, d2
  40ae38:	fcmp	d0, d1
  40ae3c:	b.le	40ae4c <ferror@plt+0x839c>
  40ae40:	adrp	x20, 40e000 <ferror@plt+0xb550>
  40ae44:	add	x20, x20, #0x66f
  40ae48:	b	40ae68 <ferror@plt+0x83b8>
  40ae4c:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40ae50:	add	x20, x20, #0xb70
  40ae54:	adrp	x2, 40d000 <ferror@plt+0xa550>
  40ae58:	add	x2, x2, #0xe4e
  40ae5c:	mov	w1, #0x10                  	// #16
  40ae60:	mov	x0, x20
  40ae64:	bl	402590 <snprintf@plt>
  40ae68:	mov	x0, x22
  40ae6c:	mov	x1, x20
  40ae70:	bl	4029e0 <printf@plt>
  40ae74:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ae78:	add	x1, x1, #0x7a9
  40ae7c:	mov	w2, #0x5                   	// #5
  40ae80:	mov	x0, xzr
  40ae84:	bl	402960 <dcgettext@plt>
  40ae88:	add	x1, sp, #0x18
  40ae8c:	bl	4029e0 <printf@plt>
  40ae90:	adrp	x1, 40e000 <ferror@plt+0xb550>
  40ae94:	add	x1, x1, #0x7c3
  40ae98:	mov	w2, #0x5                   	// #5
  40ae9c:	mov	x0, xzr
  40aea0:	bl	402960 <dcgettext@plt>
  40aea4:	mov	x20, x0
  40aea8:	ldr	x0, [sp, #16]
  40aeac:	mov	w2, #0x4                   	// #4
  40aeb0:	mov	w3, #0x1                   	// #1
  40aeb4:	mov	w1, wzr
  40aeb8:	mov	w4, wzr
  40aebc:	bl	408c70 <ferror@plt+0x61c0>
  40aec0:	mov	x1, x0
  40aec4:	mov	x0, x20
  40aec8:	bl	4029e0 <printf@plt>
  40aecc:	add	sp, sp, #0x430
  40aed0:	ldp	x20, x19, [sp, #80]
  40aed4:	ldp	x22, x21, [sp, #64]
  40aed8:	ldp	x24, x23, [sp, #48]
  40aedc:	ldp	x26, x25, [sp, #32]
  40aee0:	ldp	x28, x27, [sp, #16]
  40aee4:	ldp	x29, x30, [sp], #96
  40aee8:	ret
  40aeec:	stp	x29, x30, [sp, #-64]!
  40aef0:	stp	x28, x23, [sp, #16]
  40aef4:	stp	x22, x21, [sp, #32]
  40aef8:	stp	x20, x19, [sp, #48]
  40aefc:	mov	x29, sp
  40af00:	sub	sp, sp, #0x2, lsl #12
  40af04:	sub	sp, sp, #0x120
  40af08:	ldr	x8, [x1]
  40af0c:	ldr	x23, [x1, #184]
  40af10:	mov	x19, x0
  40af14:	mov	x22, x3
  40af18:	ldr	w8, [x8, #16]
  40af1c:	mov	x21, x2
  40af20:	mov	x20, x1
  40af24:	mov	w0, w8
  40af28:	bl	4026d0 <lzma_check_size@plt>
  40af2c:	sub	x8, x23, w0, uxtw
  40af30:	ldr	x3, [x20, #128]
  40af34:	cmp	x8, #0x400
  40af38:	mov	w9, #0x400                 	// #1024
  40af3c:	csel	x23, x8, x9, cc  // cc = lo, ul, last
  40af40:	add	x1, sp, #0x120
  40af44:	mov	x0, x19
  40af48:	mov	x2, x23
  40af4c:	bl	4054a4 <ferror@plt+0x29f4>
  40af50:	tbnz	w0, #0, 40b17c <ferror@plt+0x86cc>
  40af54:	ldrb	w8, [sp, #288]
  40af58:	cbz	w8, 40b15c <ferror@plt+0x86ac>
  40af5c:	ldr	x9, [x20]
  40af60:	lsl	w8, w8, #2
  40af64:	add	w8, w8, #0x4
  40af68:	add	x10, sp, #0xd0
  40af6c:	ldr	w9, [x9, #16]
  40af70:	cmp	w8, w23
  40af74:	str	x10, [sp, #32]
  40af78:	stp	wzr, w8, [sp]
  40af7c:	str	w9, [sp, #8]
  40af80:	b.hi	40b15c <ferror@plt+0x86ac>  // b.pmore
  40af84:	mov	x0, sp
  40af88:	add	x2, sp, #0x120
  40af8c:	mov	x1, xzr
  40af90:	bl	4027f0 <lzma_block_header_decode@plt>
  40af94:	cbz	w0, 40afac <ferror@plt+0x84fc>
  40af98:	cmp	w0, #0x8
  40af9c:	b.eq	40b160 <ferror@plt+0x86b0>  // b.none
  40afa0:	cmp	w0, #0x9
  40afa4:	b.eq	40b15c <ferror@plt+0x86ac>  // b.none
  40afa8:	bl	407058 <ferror@plt+0x45a8>
  40afac:	ldr	x8, [sp, #16]
  40afb0:	mov	w9, #0x63                  	// #99
  40afb4:	mov	w10, #0x2d                  	// #45
  40afb8:	mov	x0, sp
  40afbc:	cmn	x8, #0x1
  40afc0:	csel	w8, w10, w9, eq  // eq = none
  40afc4:	strb	w8, [x21, #4]
  40afc8:	ldr	x8, [sp, #24]
  40afcc:	cset	w9, ne  // ne = any
  40afd0:	strb	wzr, [x21, #6]
  40afd4:	cmn	x8, #0x1
  40afd8:	mov	w8, #0x75                  	// #117
  40afdc:	csel	w8, w10, w8, eq  // eq = none
  40afe0:	strb	w8, [x21, #5]
  40afe4:	ldrb	w8, [x22, #24]
  40afe8:	cset	w10, ne  // ne = any
  40afec:	and	w9, w9, w10
  40aff0:	and	w8, w8, w9
  40aff4:	strb	w8, [x22, #24]
  40aff8:	ldr	x1, [x20, #176]
  40affc:	bl	402520 <lzma_block_compressed_size@plt>
  40b000:	cmp	w0, #0x9
  40b004:	b.eq	40b134 <ferror@plt+0x8684>  // b.none
  40b008:	cbnz	w0, 40afa8 <ferror@plt+0x84f8>
  40b00c:	ldr	x8, [sp, #24]
  40b010:	cmn	x8, #0x1
  40b014:	b.eq	40b024 <ferror@plt+0x8574>  // b.none
  40b018:	ldr	x9, [x20, #168]
  40b01c:	cmp	x8, x9
  40b020:	b.ne	40b134 <ferror@plt+0x8684>  // b.any
  40b024:	ldr	w8, [sp, #4]
  40b028:	add	x0, sp, #0xd0
  40b02c:	add	x23, sp, #0xd0
  40b030:	str	w8, [x21]
  40b034:	ldr	x8, [sp, #16]
  40b038:	str	x8, [x21, #8]
  40b03c:	bl	4026e0 <lzma_raw_decoder_memusage@plt>
  40b040:	str	x0, [x21, #16]
  40b044:	ldr	x8, [x22, #16]
  40b048:	cmp	x8, x0
  40b04c:	b.cs	40b054 <ferror@plt+0x85a4>  // b.hs, b.nlast
  40b050:	str	x0, [x22, #16]
  40b054:	add	x8, x23, #0x10
  40b058:	ldr	x9, [x8], #16
  40b05c:	cmn	x9, #0x1
  40b060:	b.ne	40b058 <ferror@plt+0x85a8>  // b.any
  40b064:	ldur	x8, [x8, #-32]
  40b068:	cmp	x8, #0x21
  40b06c:	b.ne	40b090 <ferror@plt+0x85e0>  // b.any
  40b070:	ldr	x8, [x20, #168]
  40b074:	cbnz	x8, 40b090 <ferror@plt+0x85e0>
  40b078:	ldr	w9, [x22, #28]
  40b07c:	mov	w8, #0xf096                	// #61590
  40b080:	movk	w8, #0x2fa, lsl #16
  40b084:	cmp	w9, w8
  40b088:	b.cs	40b090 <ferror@plt+0x85e0>  // b.hs, b.nlast
  40b08c:	str	w8, [x22, #28]
  40b090:	add	x0, x21, #0x18
  40b094:	add	x1, sp, #0xd0
  40b098:	mov	w2, wzr
  40b09c:	add	x21, sp, #0xd0
  40b0a0:	bl	40725c <ferror@plt+0x47ac>
  40b0a4:	ldr	x8, [sp, #208]
  40b0a8:	cmn	x8, #0x1
  40b0ac:	b.eq	40b0c8 <ferror@plt+0x8618>  // b.none
  40b0b0:	add	x21, x21, #0x10
  40b0b4:	ldur	x0, [x21, #-8]
  40b0b8:	bl	402860 <free@plt>
  40b0bc:	ldr	x8, [x21], #16
  40b0c0:	cmn	x8, #0x1
  40b0c4:	b.ne	40b0b4 <ferror@plt+0x8604>  // b.any
  40b0c8:	ldr	x8, [x20]
  40b0cc:	ldr	w0, [x8, #16]
  40b0d0:	cbz	w0, 40b19c <ferror@plt+0x86ec>
  40b0d4:	bl	4026d0 <lzma_check_size@plt>
  40b0d8:	ldr	x8, [x20, #128]
  40b0dc:	ldr	x9, [x20, #184]
  40b0e0:	mov	w20, w0
  40b0e4:	add	x1, sp, #0x120
  40b0e8:	sub	x8, x8, x20
  40b0ec:	add	x3, x8, x9
  40b0f0:	mov	x0, x19
  40b0f4:	mov	x2, x20
  40b0f8:	bl	4054a4 <ferror@plt+0x29f4>
  40b0fc:	tbnz	w0, #0, 40b17c <ferror@plt+0x86cc>
  40b100:	cbz	w20, 40b204 <ferror@plt+0x8754>
  40b104:	cmp	w20, #0x4
  40b108:	b.eq	40b1b0 <ferror@plt+0x8700>  // b.none
  40b10c:	cmp	w20, #0x8
  40b110:	b.ne	40b1d0 <ferror@plt+0x8720>  // b.any
  40b114:	ldr	x3, [sp, #288]
  40b118:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40b11c:	adrp	x2, 40e000 <ferror@plt+0xb550>
  40b120:	add	x0, x0, #0xba0
  40b124:	add	x2, x2, #0x8d2
  40b128:	mov	w1, #0x81                  	// #129
  40b12c:	bl	402590 <snprintf@plt>
  40b130:	b	40b204 <ferror@plt+0x8754>
  40b134:	ldr	x8, [sp, #208]
  40b138:	cmn	x8, #0x1
  40b13c:	b.eq	40b15c <ferror@plt+0x86ac>  // b.none
  40b140:	add	x8, sp, #0xd0
  40b144:	add	x20, x8, #0x10
  40b148:	ldur	x0, [x20, #-8]
  40b14c:	bl	402860 <free@plt>
  40b150:	ldr	x8, [x20], #16
  40b154:	cmn	x8, #0x1
  40b158:	b.ne	40b148 <ferror@plt+0x8698>  // b.any
  40b15c:	mov	w0, #0x9                   	// #9
  40b160:	ldr	x19, [x19]
  40b164:	bl	407078 <ferror@plt+0x45c8>
  40b168:	mov	x2, x0
  40b16c:	adrp	x0, 40b000 <ferror@plt+0x8550>
  40b170:	add	x0, x0, #0xc8c
  40b174:	mov	x1, x19
  40b178:	bl	406f50 <ferror@plt+0x44a0>
  40b17c:	mov	w0, #0x1                   	// #1
  40b180:	add	sp, sp, #0x2, lsl #12
  40b184:	add	sp, sp, #0x120
  40b188:	ldp	x20, x19, [sp, #48]
  40b18c:	ldp	x22, x21, [sp, #32]
  40b190:	ldp	x28, x23, [sp, #16]
  40b194:	ldp	x29, x30, [sp], #64
  40b198:	ret
  40b19c:	mov	w9, #0x2d2d                	// #11565
  40b1a0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40b1a4:	movk	w9, #0x2d, lsl #16
  40b1a8:	str	w9, [x8, #2976]
  40b1ac:	b	40b180 <ferror@plt+0x86d0>
  40b1b0:	ldr	w3, [sp, #288]
  40b1b4:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40b1b8:	adrp	x2, 40e000 <ferror@plt+0xb550>
  40b1bc:	add	x0, x0, #0xba0
  40b1c0:	add	x2, x2, #0x8cd
  40b1c4:	mov	w1, #0x81                  	// #129
  40b1c8:	bl	402590 <snprintf@plt>
  40b1cc:	b	40b204 <ferror@plt+0x8754>
  40b1d0:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3b98>
  40b1d4:	adrp	x21, 40e000 <ferror@plt+0xb550>
  40b1d8:	add	x22, sp, #0x120
  40b1dc:	add	x19, x19, #0xba0
  40b1e0:	add	x21, x21, #0x8d9
  40b1e4:	ldrb	w3, [x22], #1
  40b1e8:	mov	w1, #0x3                   	// #3
  40b1ec:	mov	x0, x19
  40b1f0:	mov	x2, x21
  40b1f4:	bl	402590 <snprintf@plt>
  40b1f8:	subs	x20, x20, #0x1
  40b1fc:	add	x19, x19, #0x2
  40b200:	b.ne	40b1e4 <ferror@plt+0x8734>  // b.any
  40b204:	mov	w0, wzr
  40b208:	b	40b180 <ferror@plt+0x86d0>
  40b20c:	nop
  40b210:	stp	x29, x30, [sp, #-64]!
  40b214:	mov	x29, sp
  40b218:	stp	x19, x20, [sp, #16]
  40b21c:	adrp	x20, 41e000 <ferror@plt+0x1b550>
  40b220:	add	x20, x20, #0xdd0
  40b224:	stp	x21, x22, [sp, #32]
  40b228:	adrp	x21, 41e000 <ferror@plt+0x1b550>
  40b22c:	add	x21, x21, #0xdc8
  40b230:	sub	x20, x20, x21
  40b234:	mov	w22, w0
  40b238:	stp	x23, x24, [sp, #48]
  40b23c:	mov	x23, x1
  40b240:	mov	x24, x2
  40b244:	bl	4023b0 <lzma_index_total_size@plt-0x40>
  40b248:	cmp	xzr, x20, asr #3
  40b24c:	b.eq	40b278 <ferror@plt+0x87c8>  // b.none
  40b250:	asr	x20, x20, #3
  40b254:	mov	x19, #0x0                   	// #0
  40b258:	ldr	x3, [x21, x19, lsl #3]
  40b25c:	mov	x2, x24
  40b260:	add	x19, x19, #0x1
  40b264:	mov	x1, x23
  40b268:	mov	w0, w22
  40b26c:	blr	x3
  40b270:	cmp	x20, x19
  40b274:	b.ne	40b258 <ferror@plt+0x87a8>  // b.any
  40b278:	ldp	x19, x20, [sp, #16]
  40b27c:	ldp	x21, x22, [sp, #32]
  40b280:	ldp	x23, x24, [sp, #48]
  40b284:	ldp	x29, x30, [sp], #64
  40b288:	ret
  40b28c:	nop
  40b290:	ret

Disassembly of section .fini:

000000000040b294 <.fini>:
  40b294:	stp	x29, x30, [sp, #-16]!
  40b298:	mov	x29, sp
  40b29c:	ldp	x29, x30, [sp], #16
  40b2a0:	ret
