Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: UnidadeControle.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UnidadeControle.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UnidadeControle"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : UnidadeControle
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/UnidadeControle.vhd" in Library work.
Entity <unidadecontrole> compiled.
Entity <unidadecontrole> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UnidadeControle> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UnidadeControle> in library <work> (Architecture <behavioral>).
Entity <UnidadeControle> analyzed. Unit <UnidadeControle> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UnidadeControle>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/UnidadeControle.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 48                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clkDiv                    (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clkDiv>.
    Found 32-bit up counter for signal <cont>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <UnidadeControle> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0011
 s3    | 0010
 s4    | 0110
 s5    | 0111
 s6    | 0101
 s7    | 0100
 s8    | 1100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UnidadeControle> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UnidadeControle, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UnidadeControle.ngr
Top Level Output File Name         : UnidadeControle
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 187
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 15
#      LUT4                        : 52
#      MUXCY                       : 39
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 37
#      FDC                         : 4
#      FDR                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 19
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       57  out of    960     5%  
 Number of Slice Flip Flops:             37  out of   1920     1%  
 Number of 4 input LUTs:                105  out of   1920     5%  
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of     83    42%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
clkDiv                             | NONE(state_FSM_FFd1)   | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.364ns (Maximum Frequency: 157.146MHz)
   Minimum input arrival time before clock: 10.120ns
   Maximum output required time after clock: 9.681ns
   Maximum combinational path delay: 13.402ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.364ns (frequency: 157.146MHz)
  Total number of paths / destination ports: 1584 / 65
-------------------------------------------------------------------------
Delay:               6.364ns (Levels of Logic = 10)
  Source:            cont_8 (FF)
  Destination:       clkDiv (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_8 to clkDiv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  cont_8 (cont_8)
     LUT4:I0->O            1   0.704   0.000  cont_cmp_eq0000_wg_lut<0> (cont_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  cont_cmp_eq0000_wg_cy<0> (cont_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<1> (cont_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<2> (cont_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<3> (cont_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<4> (cont_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<5> (cont_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  cont_cmp_eq0000_wg_cy<6> (cont_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  cont_cmp_eq0000_wg_cy<7> (cont_cmp_eq0000)
     INV:I->O              1   0.704   0.420  clkDiv_not00011_INV_0 (clkDiv_not0001)
     FDR:R                     0.911          clkDiv
    ----------------------------------------
    Total                      6.364ns (4.059ns logic, 2.305ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDiv'
  Clock period: 4.261ns (frequency: 234.687MHz)
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               4.261ns (Levels of Logic = 2)
  Source:            state_FSM_FFd4 (FF)
  Destination:       state_FSM_FFd1 (FF)
  Source Clock:      clkDiv rising
  Destination Clock: clkDiv rising

  Data Path: state_FSM_FFd4 to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  state_FSM_FFd4 (state_FSM_FFd4)
     LUT4:I0->O            4   0.704   0.762  state_FSM_FFd1-In11 (state_cmp_eq0017)
     LUT2:I0->O            3   0.704   0.000  selRDM1 (selRDM_OBUF)
     FDC:D                     0.308          state_FSM_FFd1
    ----------------------------------------
    Total                      4.261ns (2.307ns logic, 1.954ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkDiv'
  Total number of paths / destination ports: 220 / 4
-------------------------------------------------------------------------
Offset:              10.120ns (Levels of Logic = 8)
  Source:            Decoder<14> (PAD)
  Destination:       state_FSM_FFd2 (FF)
  Destination Clock: clkDiv rising

  Data Path: Decoder<14> to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Decoder_14_IBUF (Decoder_14_IBUF)
     LUT4:I0->O            3   0.704   0.566  halt111 (N151)
     LUT3:I2->O            4   0.704   0.622  incPC210 (N7)
     LUT4:I2->O            8   0.704   0.932  state_cmp_eq000011 (incPC_and0001)
     LUT4:I0->O            5   0.704   0.808  state_cmp_eq00091 (state_cmp_eq0009)
     LUT2:I0->O            2   0.704   0.526  state_FSM_FFd2-In6 (state_FSM_FFd2-In6)
     LUT4:I1->O            1   0.704   0.000  state_FSM_FFd2-In16_F (N82)
     MUXF5:I0->O           1   0.321   0.000  state_FSM_FFd2-In16 (state_FSM_FFd2-In)
     FDC:D                     0.308          state_FSM_FFd2
    ----------------------------------------
    Total                     10.120ns (6.071ns logic, 4.049ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkDiv'
  Total number of paths / destination ports: 83 / 15
-------------------------------------------------------------------------
Offset:              9.681ns (Levels of Logic = 6)
  Source:            state_FSM_FFd2 (FF)
  Destination:       cargaNZ (PAD)
  Source Clock:      clkDiv rising

  Data Path: state_FSM_FFd2 to cargaNZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.260  state_FSM_FFd2 (state_FSM_FFd2)
     LUT4:I0->O            1   0.704   0.000  selULA<0>440_SW01 (selULA<0>440_SW0)
     MUXF5:I0->O           1   0.321   0.595  selULA<0>440_SW0_f5 (N60)
     LUT4:I0->O            4   0.704   0.762  selULA<0>440 (N29)
     LUT4:I0->O            1   0.704   0.000  cargaNZ1 (cargaNZ1)
     MUXF5:I1->O           2   0.321   0.447  cargaNZ_f5 (cargaNZ_OBUF)
     OBUF:I->O                 3.272          cargaNZ_OBUF (cargaNZ)
    ----------------------------------------
    Total                      9.681ns (6.617ns logic, 3.064ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 477 / 14
-------------------------------------------------------------------------
Delay:               13.402ns (Levels of Logic = 9)
  Source:            Decoder<14> (PAD)
  Destination:       cargaREM (PAD)

  Data Path: Decoder<14> to cargaREM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Decoder_14_IBUF (Decoder_14_IBUF)
     LUT4:I0->O            3   0.704   0.566  halt111 (N151)
     LUT3:I2->O            4   0.704   0.622  incPC210 (N7)
     LUT4:I2->O            8   0.704   0.932  state_cmp_eq000011 (incPC_and0001)
     LUT4:I0->O            5   0.704   0.808  state_cmp_eq00091 (state_cmp_eq0009)
     LUT4:I0->O            1   0.704   0.000  cargaREM12_F (N86)
     MUXF5:I0->O           1   0.321   0.424  cargaREM12 (cargaREM12)
     LUT4:I3->O            1   0.704   0.420  cargaREM89 (cargaREM_OBUF)
     OBUF:I->O                 3.272          cargaREM_OBUF (cargaREM)
    ----------------------------------------
    Total                     13.402ns (9.035ns logic, 4.367ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.28 secs
 
--> 

Total memory usage is 328120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

