#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 25 15:51:06 2024
# Process ID: 30128
# Current directory: D:/Xlinix Projects/NanoProcessorFinalV4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37328 D:\Xlinix Projects\NanoProcessorFinalV4\NanoProcessorFinalV4.xpr
# Log file: D:/Xlinix Projects/NanoProcessorFinalV4/vivado.log
# Journal file: D:/Xlinix Projects/NanoProcessorFinalV4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Programme_ROM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{D:/Xlinix Projects/NanoProcessor/LUT.srcs/sim_1/new/TB_Programme_ROM.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Programme_ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Programme_ROM.tcl
close_sim
reset_run synth_1
close_project
open_project {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.xpr}
update_compile_order -fileset sources_1
launch_simulation
source TB_Programme_ROM.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top InstructionDecoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
open_project {D:/Xlinix Projects/lab 3/lab 3.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Xlinix Projects/Lab_4/project_1/project_1.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Xlinix Projects/Lab_4/project_1/project_1.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder_2_to_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Decoder_2_to_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Decoder_2_to_4.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder_3_to_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Decoder_3_to_8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
launch_simulation
source TB_Decoder_3_to_8.tcl
close_sim
close_project
open_project {D:/Xlinix Projects/Lab 6/Lab 6.xpr}
update_compile_order -fileset sources_1
current_project NanoProcessorFinalV4
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Reg [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
open_project {D:/Xlinix Projects/RegLab/RegLab.xpr}
update_compile_order -fileset sources_1
current_project {Lab 6}
close_project
close_project
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PROCESSOR [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_PROCESSOR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source TB_PROCESSOR.tcl
close_sim
config_webtalk -user on
update_ip_catalog
update_ip_catalog
launch_simulation
source TB_PROCESSOR.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source TB_PROCESSOR.tcl
save_wave_config {D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}
add_files -fileset sim_1 -norecurse {{D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}}
set_property xsim.view {{D:/Xlinix Projects/NanoProcessorFinalV4/TB_PROCESSOR_Final.wcfg}} [get_filesets sim_1]
synth_design -rtl -name rtl_1
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force {D:/Xlinix Projects/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/impl_1/PROCESSOR.bit} {D:/Xlinix Projects/NanoProcessorFinalV4/BitStream/NanoProcessorBitStream.bit}
close_sim
