import xbar_pkg::*;

module deserializer(input clk,rst,serial_in, output [packet_width+1:0]parallel_out );
 
 logic [packet_width:0] data;
  assign parallel_out = {data,serial_in};
 always_ff@(posedge clk)
  begin
   if(!rst)
   data <= '0;
  else
    data <= {data[packet_width-1:0],serial_in};
  end

//This property specifies that any 8b/10b serial input/output line cannot have
//more than five consecutive 1s or 0s
  
  property b8b10;
    @(posedge clk)disable iff(!rst)
     not(serial_in[*7]));
  endproperty
  
  b8b10check: assert property (b8b10);

endmodule