###############################################################################
#
# IAR C/C++ Compiler V7.12.1.987/W32 for MSP430           01/Apr/2019  15:35:00
# Copyright 1996-2018 IAR Systems AB.
# PC-locked license - IAR Embedded Workbench for Texas Instruments MSP430, 8K KickStart Edition 7.12
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  
#        C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project
#        08\interrupt_ADC.c
#    Command line  =  
#        -f C:\Users\Michael\AppData\Local\Temp\EW2071.tmp
#        ("C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project
#        08\interrupt_ADC.c" -lC "C:\Users\Michael\Documents\2019\ECE
#        306\ECE-306_code\Project 08\Debug\List" -o
#        "C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project
#        08\Debug\Obj" --no_cse --no_unroll --no_inline --no_code_motion
#        --no_tbaa --debug -D__MSP430FR2355__ -e --double=32 --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0\430\lib\dlib\dl430xlsfn.h" -I ./\ --core=430X --data_model=small
#        -On --multiplier=32 --hw_workaround=CPU40 --code_model=large)
#    Locale        =  English_USA.1252
#    List file     =  
#        C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project
#        08\Debug\List\interrupt_ADC.lst
#    Object file   =  
#        C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project
#        08\Debug\Obj\interrupt_ADC.r43
#
###############################################################################

C:\Users\Michael\Documents\2019\ECE 306\ECE-306_code\Project 08\interrupt_ADC.c
      1          //------------------------------------------------------------------------------
      2          //
      3          //  Description: This file contains the interrupt function for the ADC 
      4          //  
      5          //
      6          //  Michael Barilla
      7          //  Mar 2019
      8          //  Built with IAR Embedded Workbench Version: V4.10A/W32 (7.11.2)
      9          //------------------------------------------------------------------------------
     10          #include  "functions.h"
     11          #include  "msp430.h"

   \                                 In  segment DATA16_AN, at 0x700
   \   union <unnamed> _A_ADCCTL0_L
   \                     _A_ADCCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x70a
   \   union <unnamed> _A_ADCMCTL0_L
   \                     _A_ADCMCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x712
   \   union <unnamed> _A_ADCMEM0_L
   \                     _A_ADCMEM0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x71e
   \   union <unnamed> _A_ADCIV_L
   \                     _A_ADCIV_L:
   \   000000                DS8 2
     12          #include "macros.h"
     13          

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     14          unsigned int channel;
   \                     channel:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     15          unsigned int V_Detect_R[MAX_ARRAY];
   \                     V_Detect_R:
   \   000000                DS8 16

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     16          unsigned int V_Detect_L[MAX_ARRAY];
   \                     V_Detect_L:
   \   000000                DS8 16

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     17          unsigned int R_count;
   \                     R_count:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     18          unsigned int L_count;
   \                     L_count:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     19          unsigned int ADC_Thumb;
   \                     ADC_Thumb:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     20          unsigned int menu;
   \                     menu:
   \   000000                DS8 2
     21          
     22          
     23          #pragma vector=ADC_VECTOR

   \                                 In  segment ISR_CODE, align 2
     24          __interrupt void ADC_ISR(void){
   \                     ADC_ISR:
   \   000000   1F15         PUSHM.W #0x2, R15
     25            switch(__even_in_range(ADCIV,ADCIV_ADCIFG)){
   \   000002   1F421E07     MOV.W   &0x71e, R15
   \   000006   E00F         ADDA    R15, PC
   \                     `?<Jumptable for ADC_ISR>_0`:
   \   000008   4C3C         JMP     ??ADC_ISR_1
   \   00000A   4B3C         JMP     ??ADC_ISR_1
   \   00000C   4A3C         JMP     ??ADC_ISR_1
   \   00000E   493C         JMP     ??ADC_ISR_1
   \   000010   483C         JMP     ??ADC_ISR_1
   \   000012   473C         JMP     ??ADC_ISR_1
   \   000014   003C         JMP     ??ADC_ISR_5
     26              case ADCIV_NONE:
     27                break;
     28              case ADCIV_ADCOVIFG:        //When a conversion result is written to the ADCMEM0
     29                                          // before its previosu conversion result was read.
     30                break;
     31              case ADCIV_ADCTOVIFG:       //ADC conversion-time overflow
     32                break;
     33              case ADCIV_ADCHIIFG:        //Window comparator interrupt flags
     34                break;
     35              case ADCIV_ADCLOIFG:        //Window comparator interrupt flag
     36                break;
     37              case ADCIV_ADCINIFG:        //Window comparator interrupt flag
     38                break;
     39              case ADCIV_ADCIFG:          //ADCMEM0 memory register with the convesion result
     40                ADCCTL0 &= ~ADCENC;
   \                     ??ADC_ISR_5:
   \   000016   A2C30007     BIC.W   #0x2, &0x700
     41                switch(channel++){
   \   00001A   1F42....     MOV.W   &channel, R15
   \   00001E   0E4F         MOV.W   R15, R14
   \   000020   1E53         ADD.W   #0x1, R14
   \   000022   824E....     MOV.W   R14, &channel
   \   000026   0F83         SUB.W   #0x0, R15
   \   000028   0524         JEQ     ??ADC_ISR_2
   \   00002A   1F83         SUB.W   #0x1, R15
   \   00002C   1424         JEQ     ??ADC_ISR_3
   \   00002E   1F83         SUB.W   #0x1, R15
   \   000030   2224         JEQ     ??ADC_ISR_4
   \   000032   333C         JMP     ??ADC_ISR_0
     42                  case THUMB:
     43                    ADC_Thumb = ADCMEM0;          //Capture Thumb ADC Value
   \                     ??ADC_ISR_2:
   \   000034   92421207.... MOV.W   &0x712, &ADC_Thumb
     44                    menu = ADCMEM0 >> COUNT_NINE;
   \   00003A   1F421207     MOV.W   &0x712, R15
   \   00003E   8F10         SWPB    R15
   \   000040   3FF0FF00     AND.W   #0xff, R15
   \   000044   0F11         RRA.W   R15
   \   000046   824F....     MOV.W   R15, &menu
     45                    ADCMCTL0 &= ~ADCINCH_5;        //Set In Channel from 5 to 2
   \   00004A   B2F0FAFF0A07 AND.W   #0xfffa, &0x70a
     46                    ADCMCTL0 |= ADCINCH_2;
   \   000050   A2D30A07     BIS.W   #0x2, &0x70a
     47                    break;
   \   000054   223C         JMP     ??ADC_ISR_0
     48                  case LDET:
     49                    V_Detect_L[L_count++%MAX_ARRAY] = ADCMEM0;         //Capture VDETL ADC Value
   \                     ??ADC_ISR_3:
   \   000056   1F42....     MOV.W   &L_count, R15
   \   00005A   3FF00700     AND.W   #0x7, R15
   \   00005E   0F5F         RLA.W   R15
   \   000060   9F421207.... MOV.W   &0x712, V_Detect_L(R15)
   \   000066   9253....     ADD.W   #0x1, &L_count
     50                    ADCMCTL0 &= ~ADCINCH_2;        //Set In Channel from 2 to 3
   \   00006A   A2C30A07     BIC.W   #0x2, &0x70a
     51                    ADCMCTL0 |= ADCINCH_3;
   \   00006E   B2D003000A07 BIS.W   #0x3, &0x70a
     52                    break;
   \   000074   123C         JMP     ??ADC_ISR_0
     53                  case RDET:
     54                    V_Detect_R[R_count++%MAX_ARRAY] = ADCMEM0;         //Capture VDETR ADC Value
   \                     ??ADC_ISR_4:
   \   000076   1F42....     MOV.W   &R_count, R15
   \   00007A   3FF00700     AND.W   #0x7, R15
   \   00007E   0F5F         RLA.W   R15
   \   000080   9F421207.... MOV.W   &0x712, V_Detect_R(R15)
   \   000086   9253....     ADD.W   #0x1, &R_count
     55                    ADCMCTL0 &= ~ADCINCH_3;        //Set In Channel from 3 to 5
   \   00008A   B2F0FCFF0A07 AND.W   #0xfffc, &0x70a
     56                    ADCMCTL0 |= ADCINCH_5;
   \   000090   B2D005000A07 BIS.W   #0x5, &0x70a
     57                    channel = THUMB;              //Reset Channel
   \   000096   8243....     MOV.W   #0x0, &channel
     58                    break;
     59                  default:
     60                    break; 
     61                }
     62                ADCCTL0 |= ADCENC;
   \                     ??ADC_ISR_0:
   \   00009A   A2D30007     BIS.W   #0x2, &0x700
     63                ADCCTL0 |= ADCSC;
   \   00009E   92D30007     BIS.W   #0x1, &0x700
     64                
     65                break;
     66              default:
     67                break;
     68            }
     69          }
   \                     ??ADC_ISR_1:
   \   0000A2   1E17         POPM.W  #0x2, R15
   \   0000A4   0013         RETI
   \   0000A6                REQUIRE _A_ADCCTL0_L
   \   0000A6                REQUIRE _A_ADCMEM0_L
   \   0000A6                REQUIRE _A_ADCMCTL0_L
   \   0000A6                REQUIRE _A_ADCIV_L

   \                                 In  segment INTVEC, offset 0x3a, root
   \                     `??ADC_ISR::??INTVEC 58`:
   \   00003A   ....         DC16    ADC_ISR

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      8   ADC_ISR


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
     166  ADC_ISR
       2  ADC_ISR::??INTVEC 58
       2  ADC_Thumb
       2  L_count
       2  R_count
      16  V_Detect_L
      16  V_Detect_R
       2  _A_ADCCTL0_L
       2  _A_ADCIV_L
       2  _A_ADCMCTL0_L
       2  _A_ADCMEM0_L
       2  channel
       2  menu

 
   8 bytes in segment DATA16_AN
  42 bytes in segment DATA16_Z
   2 bytes in segment INTVEC
 166 bytes in segment ISR_CODE
 
 166 bytes of CODE  memory
   0 bytes of CONST memory (+ 2 bytes shared)
  42 bytes of DATA  memory (+ 8 bytes shared)

Errors: none
Warnings: none
