v 20140308 2
C 57500 50800 1 0 0 resistor-1.sym
{
T 57695 51200 5 16 1 1 0 6 1
refdes=R?
T 58700 51200 5 16 1 1 0 0 1
value=1M
T 57500 50600 5 10 0 0 0 0 1
device=RESISTOR
T 57500 50800 5 10 0 0 0 0 1
devmap=generic/R/1206
}
C 57500 51600 1 0 0 capacitor-1.sym
{
T 57895 52200 5 16 1 1 0 6 1
refdes=C?
T 58500 52200 5 16 1 1 0 0 1
value=100p
T 57500 51400 5 10 0 0 0 0 1
device=CAPACITOR
T 57500 51600 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 56000 44800 1 0 0 opamp-with-supply-2.sym
{
T 56400 44600 5 10 0 0 0 0 1
device=OPAMP
T 58000 45700 5 16 1 1 0 2 1
refdes=U?
T 58200 45200 5 16 1 1 0 2 1
value=MCP6004
T 56000 44800 5 10 0 0 0 0 1
devmap=Microchip/MCP6004-E/SL-${slot}
T 56000 44800 5 10 0 0 0 0 1
slot=1
}
C 57600 48800 1 270 0 capacitor-1.sym
{
T 58195 48400 5 16 1 1 0 0 1
refdes=C?
T 58200 47800 5 16 1 1 0 2 1
value=100n
T 57400 48800 5 10 0 0 270 0 1
device=CAPACITOR
}
C 56700 49200 1 0 0 netname-2.sym
{
T 57000 49600 5 16 0 0 0 3 1
net=${name}:1
T 57000 49600 5 16 1 1 0 3 1
name=+3.0V
}
C 57700 46700 1 0 0 gnd-1.sym
N 57000 49200 57000 47200 4
N 57000 49000 58000 49000 4
N 58000 49000 58000 48800 4
N 58000 47300 58000 47400 4
C 56700 43700 1 0 0 gnd-1.sym
N 57000 44300 57000 44800 4
C 50900 44600 1 270 1 photodiode-1.sym
{
T 51695 45900 5 16 1 1 0 0 1
refdes=PD?
T 51700 45000 5 16 1 1 0 2 1
value=VBPW34SR
T 50900 44600 5 10 0 0 90 2 1
device=DIODE
T 50900 44600 5 10 0 0 0 0 1
devmap=Vishay/VBPW34SR
}
N 51500 46100 51500 46800 4
N 51500 46800 56000 46800 4
N 54500 46800 54500 52000 4
N 54500 51000 57500 51000 4
N 58900 51000 62000 51000 4
N 62000 46000 62000 52000 4
N 58600 46000 64500 46000 4
N 56000 45200 54500 45200 4
N 54500 45200 54500 44300 4
N 54500 52000 57500 52000 4
N 58900 52000 62000 52000 4
N 51500 44300 51500 44700 4
C 64500 44000 1 0 0 opamp-with-supply-1.sym
{
T 64900 43800 5 10 0 0 0 0 1
device=OPAMP
T 66500 44900 5 16 1 1 0 2 1
refdes=U?
T 66500 44600 5 16 1 1 0 2 1
value=LM339
T 64500 44000 5 10 0 0 0 0 1
devmap=TI/LM339AD-${slot}
T 64500 44000 5 10 0 0 0 0 1
slot=1
}
C 66100 48000 1 270 0 capacitor-1.sym
{
T 65900 48000 5 10 0 0 270 0 1
device=CAPACITOR
T 66695 47600 5 16 1 1 0 0 1
refdes=C?
T 66700 47000 5 16 1 1 0 2 1
value=100n
}
C 65200 48400 1 0 0 netname-2.sym
{
T 65500 48800 5 16 0 0 0 3 1
net=${name}:1
T 65500 48800 5 16 1 1 0 3 1
name=+3.0V
}
C 66200 45900 1 0 0 gnd-1.sym
N 65500 48400 65500 46400 4
N 65500 48200 66500 48200 4
N 66500 48200 66500 48000 4
N 66500 46500 66500 46600 4
C 65200 42900 1 0 0 gnd-1.sym
N 65500 43500 65500 44000 4
C 43700 38300 1 0 0 pot-2.sym
{
T 44095 39100 5 16 1 1 0 6 1
refdes=R?
T 44100 38900 5 16 1 1 0 8 1
value=10k
T 41400 36500 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 43700 38300 5 10 0 0 0 0 1
devmap=ALPS/29-0001
}
C 44600 41500 1 90 1 resistor-1.sym
{
T 44105 40900 5 16 1 1 0 6 1
refdes=R?
T 44100 40700 5 16 1 1 0 8 1
value=10k
T 44800 41500 5 10 0 0 270 2 1
device=RESISTOR
}
N 44400 40100 44400 39700 4
C 44600 38000 1 90 1 resistor-1.sym
{
T 44105 37400 5 16 1 1 0 6 1
refdes=R?
T 44100 37200 5 16 1 1 0 8 1
value=10k
T 44800 38000 5 10 0 0 270 2 1
device=RESISTOR
}
N 44400 38000 44400 38300 4
N 44400 41500 44400 42200 4
N 67100 45200 70000 45200 4
C 44100 42200 1 0 0 netname-2.sym
{
T 44400 42600 5 16 0 0 0 3 1
net=${name}:1
T 44400 42600 5 16 1 1 0 3 1
name=+3.0V
}
N 45300 39000 45900 39000 4
N 63000 44400 64500 44400 4
C 44100 35700 1 0 0 gnd-1.sym
N 44400 36300 44400 36600 4
C 70000 45000 1 0 0 output-1.sym
{
T 70200 44800 5 10 0 0 0 0 1
device=OUTPUT
T 71300 45200 5 16 1 1 0 1 1
name=CHAN1_OUT
T 70000 45000 5 10 0 0 0 0 1
net=${name}:1
}
C 61800 44200 1 0 0 input-1.sym
{
T 61800 44000 5 10 0 0 0 0 1
device=INPUT
T 61700 44400 5 16 1 1 0 7 1
name=THRESHOLD
T 61800 44200 5 10 0 0 0 0 1
net=${name}:1
}
C 45900 38800 1 0 0 output-1.sym
{
T 46100 38600 5 10 0 0 0 0 1
device=OUTPUT
T 47200 39000 5 16 1 1 0 1 1
name=THRESHOLD
T 45900 38800 5 10 0 0 0 0 1
net=${name}:1
}
N 39400 53500 42500 53500 4
N 37600 51200 37600 49000 4
C 35800 51200 1 0 0 lp2985-local.sym
{
T 35800 51200 5 10 0 0 0 0 1
devmap=TI/LP2985AIM5-3.0/NOPB
T 39100 54100 5 16 1 1 0 6 1
device=LP2985
T 36100 54100 5 16 1 1 0 0 1
refdes=U?
}
N 35800 52500 35000 52500 4
C 32100 51500 1 270 0 capacitor-1.sym
{
T 31900 51500 5 10 0 0 270 0 1
device=CAPACITOR
T 32100 51500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 32695 51200 5 16 1 1 0 0 1
refdes=C?
T 32700 50500 5 16 1 1 0 2 1
value=1µ
}
C 39600 51500 1 270 0 capacitor-1.sym
{
T 39400 51500 5 10 0 0 270 0 1
device=CAPACITOR
T 39600 51500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 40195 51200 5 16 1 1 0 0 1
refdes=C?
T 40200 50500 5 16 1 1 0 2 1
value=10n
}
N 32500 51500 32500 53500 4
N 32500 50100 32500 49000 4
C 41100 51500 1 270 0 capacitor-1.sym
{
T 40900 51500 5 10 0 0 270 0 1
device=CAPACITOR
T 41100 51500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 41695 51200 5 16 1 1 0 0 1
refdes=C?
T 41700 50500 5 16 1 1 0 2 1
value=2.2µ
}
N 40000 49000 40000 50100 4
N 41500 49000 41500 50100 4
N 40000 51500 40000 52500 4
N 40000 52500 39400 52500 4
N 41500 51500 41500 53500 4
N 31500 49000 31500 48500 4
C 31800 47900 1 0 1 gnd-1.sym
C 33600 52300 1 0 0 resistor-1.sym
{
T 33600 52100 5 10 0 0 0 0 1
device=RESISTOR
T 33600 52300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 34200 53100 5 16 1 1 0 3 1
refdes=R?
T 34200 52800 5 16 1 1 0 3 1
value=0R
}
N 33600 52500 33500 52500 4
N 33500 52500 33500 53500 4
N 39000 41000 39000 42200 4
N 29500 53500 35800 53500 4
N 29500 49000 41500 49000 4
C 38700 42200 1 0 0 netname-2.sym
{
T 39000 42600 5 16 0 0 0 3 1
net=${name}:1
T 39000 42600 5 16 1 1 0 3 1
name=+3.0V
}
C 39200 41000 1 90 1 resistor-1.sym
{
T 38705 40400 5 16 1 1 0 6 1
refdes=R?
T 38700 40200 5 16 1 1 0 8 1
value=10k
T 39400 41000 5 10 0 0 270 2 1
device=RESISTOR
}
C 39200 38500 1 90 1 resistor-1.sym
{
T 38705 37900 5 16 1 1 0 6 1
refdes=R?
T 38700 37700 5 16 1 1 0 8 1
value=10k
T 39400 38500 5 10 0 0 270 2 1
device=RESISTOR
}
N 39000 38500 39000 39600 4
N 39000 39000 40200 39000 4
N 39000 36300 39000 37100 4
C 40200 39300 1 270 0 netname-2.sym
{
T 40700 39000 5 16 1 1 0 1 1
name=VGND
T 40200 39300 5 10 0 0 270 0 1
net=${name}:1
}
C 51800 44300 1 180 0 netname-2.sym
{
T 51500 43800 5 16 1 1 0 5 1
name=VGND
T 51800 44300 5 10 0 0 180 0 1
net=${name}:1
}
C 54800 44300 1 180 0 netname-2.sym
{
T 54500 43800 5 16 1 1 0 5 1
name=VGND
T 54800 44300 5 10 0 0 180 0 1
net=${name}:1
}
C 28900 53200 1 0 0 input-4.sym
{
T 28300 53100 5 10 0 0 0 0 1
device=CONN
T 28900 53800 5 16 1 1 0 0 1
refdes=J1
T 29500 53400 5 16 1 1 0 2 1
name=VIN+
T 29500 53600 5 16 1 1 0 0 1
slot=1
T 28900 53200 5 10 0 0 0 0 1
devmap=CamdenBoss/CTB0355/2
T 28900 53200 5 10 0 0 0 0 1
devmap=slots/2
T 28900 53200 5 10 0 0 0 0 1
net=${description}:1
}
C 28900 48700 1 0 0 input-4.sym
{
T 28300 48600 5 10 0 0 0 0 1
device=CONN
T 28900 49300 5 16 0 1 0 0 1
refdes=J1
T 29500 48900 5 16 1 1 0 2 1
name=VIN-
T 29500 49100 5 16 1 1 0 0 1
slot=2
T 28900 48700 5 10 0 0 0 0 1
devmap=CamdenBoss/CTB0355/2
T 28900 48700 5 10 0 0 0 0 1
devmap=slots/2
T 28900 48700 5 10 0 0 0 0 1
net=${description}:1
}
C 39300 35700 1 0 1 gnd-1.sym
N 42500 54200 42500 53500 4
C 42200 54200 1 0 0 netname-2.sym
{
T 42500 54600 5 16 0 0 0 3 1
net=${name}:1
T 42500 54600 5 16 1 1 0 3 1
name=+3.0V
}
