#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003E78F0 .scope module, "test_RegDir" "test_RegDir" 2 56;
 .timescale 0 0;
v006029E8_0 .net "clk", 0 0, v00602990_0; 1 drivers
v00602A40_0 .var "data", 0 4;
RS_005E4294/0/0 .resolv tri, L_00603330, L_00603418, L_006034C8, L_00603578;
RS_005E4294/0/4 .resolv tri, L_00603680, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005E4294 .resolv tri, RS_005E4294/0/0, RS_005E4294/0/4, C4<zzzzz>, C4<zzzzz>;
v00602A98_0 .net8 "ns", 0 4, RS_005E4294; 5 drivers
RS_005E42AC/0/0 .resolv tri, L_006032A0, L_006033C0, L_00603470, L_00603520;
RS_005E42AC/0/4 .resolv tri, L_006035D0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005E42AC .resolv tri, RS_005E42AC/0/0, RS_005E42AC/0/4, C4<zzzzz>, C4<zzzzz>;
v00602AF0_0 .net8 "s", 0 4, RS_005E42AC; 5 drivers
S_00602908 .scope module, "CLK1" "clock" 2 63, 3 12, S_003E78F0;
 .timescale 0 0;
v00602990_0 .var "clk", 0 0;
S_003E7738 .scope module, "REG1" "RegDir" 2 64, 2 34, S_003E78F0;
 .timescale 0 0;
L_003E7CC8 .functor OR 1, L_00602B48, L_00602BA0, C4<0>, C4<0>;
L_00602C68 .functor OR 1, L_00602CD8, L_00602D68, C4<0>, C4<0>;
L_00602DF8 .functor OR 1, L_00602E68, L_00602EF8, C4<0>, C4<0>;
L_00602C30 .functor OR 1, L_00602FF0, L_00603080, C4<0>, C4<0>;
L_00603110 .functor OR 1, L_00603180, L_00603210, C4<0>, C4<0>;
v006020C0_0 .net *"_s1", 0 0, L_00602B48; 1 drivers
v00602130_0 .net *"_s11", 0 0, L_00602EF8; 1 drivers
v006021A0_0 .net *"_s13", 0 0, L_00602FF0; 1 drivers
v00602228_0 .net *"_s15", 0 0, L_00603080; 1 drivers
v00602298_0 .net *"_s17", 0 0, L_00603180; 1 drivers
v006022F0_0 .net *"_s19", 0 0, L_00603210; 1 drivers
v00602360_0 .net *"_s3", 0 0, L_00602BA0; 1 drivers
v006023D0_0 .net *"_s5", 0 0, L_00602CD8; 1 drivers
v00602440_0 .net *"_s7", 0 0, L_00602D68; 1 drivers
v006024E0_0 .net *"_s9", 0 0, L_00602E68; 1 drivers
v00602550_0 .alias "clk", 0 0, v006029E8_0;
v006025A8_0 .net "data", 4 0, v00602A40_0; 1 drivers
v00602618_0 .alias "ns", 4 0, v00602A98_0;
v00602688_0 .alias "s", 4 0, v00602AF0_0;
v006026F8_0 .net "x1", 0 0, L_003E7CC8; 1 drivers
v00602750_0 .net "x2", 0 0, L_00602C68; 1 drivers
v006027A8_0 .net "x3", 0 0, L_00602DF8; 1 drivers
v00602800_0 .net "x4", 0 0, L_00602C30; 1 drivers
v00602858_0 .net "x5", 0 0, L_00603110; 1 drivers
L_00602B48 .part v00602A40_0, 0, 1;
L_00602BA0 .part RS_005E42AC, 4, 1;
L_00602CD8 .part v00602A40_0, 1, 1;
L_00602D68 .part RS_005E42AC, 0, 1;
L_00602E68 .part v00602A40_0, 2, 1;
L_00602EF8 .part RS_005E42AC, 1, 1;
L_00602FF0 .part v00602A40_0, 3, 1;
L_00603080 .part RS_005E42AC, 2, 1;
L_00603180 .part v00602A40_0, 4, 1;
L_00603210 .part RS_005E42AC, 3, 1;
L_006032A0 .part/pv v00601FC8_0, 0, 1, 5;
L_00603330 .part/pv v00602050_0, 0, 1, 5;
L_006033C0 .part/pv v00601D80_0, 1, 1, 5;
L_00603418 .part/pv v00601E08_0, 1, 1, 5;
L_00603470 .part/pv v00601B38_0, 2, 1, 5;
L_006034C8 .part/pv v00601BC0_0, 2, 1, 5;
L_00603520 .part/pv v006018F0_0, 3, 1, 5;
L_00603578 .part/pv v00601978_0, 3, 1, 5;
L_006035D0 .part/pv v006016D8_0, 4, 1, 5;
L_00603680 .part/pv v00601748_0, 4, 1, 5;
S_00601E78 .scope module, "DFF1" "dff" 2 44, 2 9, S_003E7738;
 .timescale 0 0;
v00601F00_0 .alias "clk", 0 0, v006029E8_0;
v00601F58_0 .alias "data", 0 0, v006026F8_0;
v00601FC8_0 .var "q", 0 0;
v00602050_0 .var "qnot", 0 0;
S_00601C30 .scope module, "DFF2" "dff" 2 45, 2 9, S_003E7738;
 .timescale 0 0;
v00601CB8_0 .alias "clk", 0 0, v006029E8_0;
v00601D10_0 .alias "data", 0 0, v00602750_0;
v00601D80_0 .var "q", 0 0;
v00601E08_0 .var "qnot", 0 0;
S_006019E8 .scope module, "DFF3" "dff" 2 46, 2 9, S_003E7738;
 .timescale 0 0;
v00601A70_0 .alias "clk", 0 0, v006029E8_0;
v00601AC8_0 .alias "data", 0 0, v006027A8_0;
v00601B38_0 .var "q", 0 0;
v00601BC0_0 .var "qnot", 0 0;
S_006017B8 .scope module, "DFF4" "dff" 2 47, 2 9, S_003E7738;
 .timescale 0 0;
v00601840_0 .alias "clk", 0 0, v006029E8_0;
v00601898_0 .alias "data", 0 0, v00602800_0;
v006018F0_0 .var "q", 0 0;
v00601978_0 .var "qnot", 0 0;
S_003E9D18 .scope module, "DFF5" "dff" 2 48, 2 9, S_003E7738;
 .timescale 0 0;
v003E9A90_0 .alias "clk", 0 0, v006029E8_0;
v00601668_0 .alias "data", 0 0, v00602858_0;
v006016D8_0 .var "q", 0 0;
v00601748_0 .var "qnot", 0 0;
E_003EACF0 .event posedge, v003E9A90_0;
    .scope S_00602908;
T_0 ;
    %set/v v00602990_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00602908;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00602990_0, 1;
    %inv 8, 1;
    %set/v v00602990_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00601E78;
T_2 ;
    %set/v v00601FC8_0, 0, 1;
    %set/v v00602050_0, 1, 1;
    %end;
    .thread T_2;
    .scope S_00601E78;
T_3 ;
    %wait E_003EACF0;
    %load/v 8, v00601F58_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601FC8_0, 0, 8;
    %load/v 8, v00601FC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00602050_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_00601C30;
T_4 ;
    %set/v v00601D80_0, 0, 1;
    %set/v v00601E08_0, 1, 1;
    %end;
    .thread T_4;
    .scope S_00601C30;
T_5 ;
    %wait E_003EACF0;
    %load/v 8, v00601D10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601D80_0, 0, 8;
    %load/v 8, v00601D80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601E08_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_006019E8;
T_6 ;
    %set/v v00601B38_0, 0, 1;
    %set/v v00601BC0_0, 1, 1;
    %end;
    .thread T_6;
    .scope S_006019E8;
T_7 ;
    %wait E_003EACF0;
    %load/v 8, v00601AC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601B38_0, 0, 8;
    %load/v 8, v00601B38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601BC0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_006017B8;
T_8 ;
    %set/v v006018F0_0, 0, 1;
    %set/v v00601978_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_006017B8;
T_9 ;
    %wait E_003EACF0;
    %load/v 8, v00601898_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006018F0_0, 0, 8;
    %load/v 8, v006018F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601978_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_003E9D18;
T_10 ;
    %set/v v006016D8_0, 0, 1;
    %set/v v00601748_0, 1, 1;
    %end;
    .thread T_10;
    .scope S_003E9D18;
T_11 ;
    %wait E_003EACF0;
    %load/v 8, v00601668_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006016D8_0, 0, 8;
    %load/v 8, v006016D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00601748_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_003E78F0;
T_12 ;
    %movi 8, 25, 5;
    %set/v v00602A40_0, 8, 5;
    %end;
    .thread T_12;
    .scope S_003E78F0;
T_13 ;
    %vpi_call 2 71 "$display", "Registrador de Deslocamento para Esquerda com carga inicial em todos os estagios";
    %vpi_call 2 72 "$display", "Aluno:Wender Zacarias Xavier\011Matricula:427472";
    %vpi_call 2 73 "$display", "Data\011Output";
    %delay 13, 0;
    %set/v v00602A40_0, 0, 5;
    %delay 160, 0;
    %vpi_call 2 75 "$finish";
    %end;
    .thread T_13;
    .scope S_003E78F0;
T_14 ;
    %wait E_003EACF0;
    %vpi_call 2 80 "$display", "%b\011\011%b", v00602A40_0, v00602AF0_0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "E:\Guia08\427472 - Guia08\427472\Extra01.v";
    "./clock.v";
