{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Addressing View_ScaleFactor":"0.738562",
   "Addressing View_TopLeft":"-121,-288",
   "Color Coded_ScaleFactor":"0.628942",
   "Color Coded_TopLeft":"-119,-76",
   "Default View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Default View_ScaleFactor":"0.21694",
   "Default View_TopLeft":"-1885,-240",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/Interrupt_Handler",
   "Grouping and No Loops_ScaleFactor":"0.569509",
   "Grouping and No Loops_TopLeft":"-119,-83",
   "Interfaces View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Interfaces View_ScaleFactor":"0.738562",
   "Interfaces View_TopLeft":"-121,-288",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 8 -x 3280 -y 160 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 8 -x 3280 -y 120 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 8 -x 3280 -y 140 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 8 -x 3280 -y 220 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 8 -x 3280 -y 180 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_fclk_in -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_data_in -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_data_in_p -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_fclk_in_n -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_fclk_in_p -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port port-id_data_in_n -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 8 -x 3280 -y 200 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 7 -x 2780 -y 120 -swap {22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 44 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 66 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 0 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 86 90 88 87 84 92 91 85 89} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir afe_pdn_rst_bus right -pinY afe_pdn_rst_bus 0R -pinDir S_AXI1 left -pinY S_AXI1 40L -pinDir uf_leds right -pinY uf_leds 20R -pinDir S_AXI2 left -pinY S_AXI2 60L -pinDir afe_gpio_ctrl right -pinY afe_gpio_ctrl 40R -pinDir AXI_LITE left -pinY AXI_LITE 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 230L -pinDir ext_spi_clk left -pinY ext_spi_clk 210L -pinDir afe0_sdata right -pinY afe0_sdata 60R -pinDir afe0_sdout left -pinY afe0_sdout 80L -pinDir afe0_sclk right -pinY afe0_sclk 100R -pinDir ip2intc_irpt left -pinY ip2intc_irpt 250L -pinBusDir Din left -pinBusY Din 100L -pinBusDir fan_en_b right -pinBusY fan_en_b 80R
preplace inst Interrupt_Handler -pg 1 -lvl 7 -x 2780 -y 470 -defaultsOSRD
preplace inst Clock_Generator -pg 1 -lvl 1 -x 140 -y 80 -swap {0 4 2 1 3} -defaultsOSRD -pinDir resetn right -pinY resetn 0R -pinDir clk_100M_PS right -pinY clk_100M_PS 200R -pinDir clk_200M right -pinY clk_200M 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R -pinDir clk_20M right -pinY clk_20M 60R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1700 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 85 83 82 90 80 84 86 87 89 88} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 0R -pinDir S_AXI_LPD left -pinY S_AXI_LPD 40L -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 80L -pinDir saxi_lpd_aclk left -pinY saxi_lpd_aclk 100L -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 40R -pinBusDir emio_ttc0_wave_o right -pinBusY emio_ttc0_wave_o 20R -pinBusDir pl_ps_irq0 right -pinBusY pl_ps_irq0 160R -pinDir pl_resetn0 left -pinY pl_resetn0 60L -pinDir pl_resetn1 right -pinY pl_resetn1 60R -pinDir pl_resetn2 right -pinY pl_resetn2 80R -pinDir pl_resetn3 right -pinY pl_resetn3 100R -pinDir pl_clk0 right -pinY pl_clk0 140R -pinDir pl_clk1 right -pinY pl_clk1 120R
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2330 -y 120 -swap {145 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 110 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 38 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 56 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 74 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 162 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 0 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 189 180 190 181 191 182 192 183 193 184 194 185 195 186 196 187 197 188 198} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 80L -pinDir M00_AXI right -pinY M00_AXI 500R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir M04_AXI right -pinY M04_AXI 40R -pinDir M05_AXI left -pinY M05_AXI 20L -pinDir M06_AXI left -pinY M06_AXI 100L -pinDir M07_AXI left -pinY M07_AXI 0L -pinDir ACLK left -pinY ACLK 120L -pinDir ARESETN left -pinY ARESETN 320L -pinDir S00_ACLK left -pinY S00_ACLK 140L -pinDir S00_ARESETN left -pinY S00_ARESETN 340L -pinDir M00_ACLK left -pinY M00_ACLK 160L -pinDir M00_ARESETN left -pinY M00_ARESETN 360L -pinDir M01_ACLK left -pinY M01_ACLK 180L -pinDir M01_ARESETN left -pinY M01_ARESETN 380L -pinDir M02_ACLK left -pinY M02_ACLK 200L -pinDir M02_ARESETN left -pinY M02_ARESETN 400L -pinDir M03_ACLK left -pinY M03_ACLK 220L -pinDir M03_ARESETN left -pinY M03_ARESETN 420L -pinDir M04_ACLK left -pinY M04_ACLK 240L -pinDir M04_ARESETN left -pinY M04_ARESETN 440L -pinDir M05_ACLK left -pinY M05_ACLK 260L -pinDir M05_ARESETN left -pinY M05_ARESETN 460L -pinDir M06_ACLK left -pinY M06_ACLK 280L -pinDir M06_ARESETN left -pinY M06_ARESETN 480L -pinDir M07_ACLK left -pinY M07_ACLK 300L -pinDir M07_ARESETN left -pinY M07_ARESETN 500L
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 140 -y 400 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Axi_DMA -pg 1 -lvl 3 -x 710 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 35 34 36 38 37} -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 10R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 20L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 0L -pinDir s2mm_introut right -pinY s2mm_introut 60R -pinBusDir data_in left -pinBusY data_in 60L -pinDir clk_adc left -pinY clk_adc 40L
preplace inst axi_smc -pg 1 -lvl 4 -x 1140 -y 240 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 100L -pinDir S02_AXI left -pinY S02_AXI 120L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 140L -pinDir aresetn left -pinY aresetn 160L
preplace inst AXI_DMA_Real -pg 1 -lvl 3 -x 710 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 35 34} -defaultsOSRD -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 40R -pinBusDir data_in left -pinBusY data_in 40L -pinDir clk_adc left -pinY clk_adc 60L -pinDir s2mm_introut right -pinY s2mm_introut 60R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 20L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 0L
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 380 -y 200 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinBusDir sine_out right -pinBusY sine_out 0R
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 2 -x 380 -y 340 -swap {0 1 2 4 3} -defaultsOSRD -pinDir fclk_p left -pinY fclk_p 0L -pinDir rst left -pinY rst 20L -pinDir data_p left -pinY data_p 120L -pinDir fclk_out right -pinY fclk_out 60R -pinBusDir dataOut right -pinBusY dataOut 40R
preplace inst AXI_DMA_Real_Diff -pg 1 -lvl 3 -x 710 -y 490 -swap {17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 35 34} -defaultsOSRD -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 20R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinBusDir data_in left -pinBusY data_in 70L -pinDir clk_adc left -pinY clk_adc 90L -pinDir s2mm_introut right -pinY s2mm_introut 40R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 20L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 0L
preplace inst ADC_AFE_Diff_interfa_0 -pg 1 -lvl 2 -x 380 -y 560 -swap {1 2 0 3 4 6 5} -defaultsOSRD -pinDir fclk_p left -pinY fclk_p 20L -pinDir fclk_n left -pinY fclk_n 40L -pinDir rst left -pinY rst 0L -pinDir data_p left -pinY data_p 60L -pinDir data_n left -pinY data_n 80L -pinDir fclk_out right -pinY fclk_out 20R -pinBusDir dataOut right -pinBusY dataOut 0R
preplace inst Interrupt_Handler|xlconcat_0 -pg 1 -lvl 1 -x 2890 -y 500 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir In2 left -pinBusY In2 40L -pinBusDir In3 left -pinBusY In3 60L -pinBusDir dout right -pinBusY dout 60R
preplace inst Interrupt_Handler|axi_intc_0 -pg 1 -lvl 2 -x 3080 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 18 21} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinBusDir intr left -pinBusY intr 20L -pinDir irq right -pinY irq 0R
preplace netloc ADC_AFE_interface_0_dataOut 1 2 1 N 380
preplace netloc ADC_AFE_interface_0_fclk_out 1 2 1 N 400
preplace netloc Clock_Generator_clk_out3 1 1 2 260 140 500
preplace netloc axi_dma_afe_s2mm_introut 1 3 4 980J 160 1340J 460 2060J 740 2560J
preplace netloc axi_dma_afe_s2mm_introut1 1 3 4 920J 540 NJ 540 2040J 780 2600
preplace netloc axi_intc_0_irq 1 5 3 2100J 700 2540J 770 3260
preplace netloc axi_quad_spi_0_io0_o 1 7 1 NJ 180
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 1 2600 370n
preplace netloc axi_quad_spi_0_sck_o 1 7 1 NJ 220
preplace netloc clk_wiz_0_clk_out2 1 1 6 NJ 120 520 240 1000 180 1280 420 2140 60 2500
preplace netloc data_p_0_1 1 0 2 NJ 460 NJ
preplace netloc fclk_p_0_1 1 0 2 NJ 340 NJ
preplace netloc io1_i_0_1 1 0 7 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2600J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 6 NJ 100 540 260 980 480 1300J 500 2180 760 2520
preplace netloc sine_wave_gen_0_sine_out 1 2 1 560 190n
preplace netloc xlconstant_0_dout 1 1 1 260 220n
preplace netloc xlslice_0_Dout 1 7 1 NJ 200
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 5 2 2120 40 2520J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 6 NJ 280 NJ 280 960J 460 1320J 480 2120 680 2480J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 4 NJ 80 500J 70 NJ 70 1360
preplace netloc AXI_DMA_Real_Diff_s2mm_introut 1 3 4 900 500 1280J 440 2080J 720 2580J
preplace netloc data_in_1 1 2 1 N 560
preplace netloc ADC_AFE_Diff_interfa_0_fclk_out 1 2 1 N 580
preplace netloc data_p_0_2 1 0 2 NJ 620 NJ
preplace netloc fclk_n_0_1 1 0 2 NJ 600 NJ
preplace netloc fclk_p_0_2 1 0 2 NJ 580 NJ
preplace netloc data_n_0_1 1 0 2 NJ 640 NJ
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 3 1 N 340
preplace netloc Axi_DMA_M_AXI_S2MM 1 3 1 960 170n
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 140
preplace netloc axi_smc_M00_AXI 1 4 1 N 240
preplace netloc pmod_2_GPIO 1 7 1 NJ 120
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 N 620
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 N 120
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 1 N 140
preplace netloc ps8_0_axi_periph_M03_AXI 1 6 1 N 180
preplace netloc ps8_0_axi_periph_M04_AXI 1 6 1 N 160
preplace netloc ps8_0_axi_periph_M05_AXI 1 3 3 NJ 140 NJ 140 NJ
preplace netloc ps8_0_axi_periph_M06_AXI 1 3 3 940J 520 NJ 520 2160
preplace netloc rpi_gpio_GPIO 1 7 1 NJ 160
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 N 200
preplace netloc AXI_DMA_Real_Diff_M_AXI_S2MM 1 3 1 880 360n
preplace netloc ps8_0_axi_periph_M07_AXI 1 3 3 860J 120 NJ 120 NJ
preplace netloc Interrupt_Handler|In1_1 1 0 1 2760 520n
preplace netloc Interrupt_Handler|In2_1 1 0 1 2780 540n
preplace netloc Interrupt_Handler|axi_intc_0_irq 1 2 1 N 620
preplace netloc Interrupt_Handler|axi_quad_spi_0_ip2intc_irpt 1 0 1 2740 500n
preplace netloc Interrupt_Handler|clk_wiz_0_clk_out2 1 0 2 NJ 660 N
preplace netloc Interrupt_Handler|proc_sys_reset_2_peripheral_aresetn 1 0 2 NJ 680 N
preplace netloc Interrupt_Handler|xlconcat_0_dout 1 1 1 2980 560n
preplace netloc Interrupt_Handler|In3_1 1 0 1 2800 560n
preplace netloc Interrupt_Handler|ps8_0_axi_periph_M00_AXI 1 0 2 NJ 620 N
levelinfo -pg 1 0 140 380 710 1140 1700 2330 2780 3280
levelinfo -hier Interrupt_Handler * 2890 3080 *
pagesize -pg 1 -db -bbox -sgen -120 0 3440 790
pagesize -hier Interrupt_Handler -db -bbox -sgen 2710 440 3210 750
",
   "No Loops_ScaleFactor":"0.251406",
   "No Loops_TopLeft":"-119,-513",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 8 -x 2700 -y 780 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 8 -x 2700 -y 740 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 8 -x 2700 -y 760 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 8 -x 2700 -y 860 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 8 -x 2700 -y 820 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port port-id_fclk_p_in -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_fclk_n_in -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_data_p_in -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_data_n_in -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 8 -x 2700 -y 840 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 7 -x 2540 -y 740 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 86 91 88 89 84 92 87 85 90} -defaultsOSRD -pinY S_AXI 0L -pinY afe_pdn_rst_bus 0R -pinY S_AXI1 20L -pinY uf_leds 20R -pinY S_AXI2 40L -pinY afe_gpio_ctrl 40R -pinY AXI_LITE 60L -pinY s_axi_aclk 160L -pinY s_axi_aresetn 200L -pinY ext_spi_clk 180L -pinY afe0_sdata 80R -pinY afe0_sdout 120L -pinY afe0_sclk 120R -pinY ip2intc_irpt 60R -pinBusY Din 140L -pinBusY fan_en_b 100R
preplace inst Interrupt_Handler -pg 1 -lvl 7 -x 2540 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 23 20 22 21 19 18} -defaultsOSRD -pinY s_axi 80L -pinBusY In0 310L -pinY s_axi_aclk 270L -pinY s_axi_aresetn 290L -pinY irq 0R -pinBusY In1 120L -pinBusY In2 100L
preplace inst Clock_Generator -pg 1 -lvl 1 -x 190 -y 400 -swap {1 0 3 4 2} -defaultsOSRD -pinY resetn 80L -pinY clk_100M_PS 60L -pinY clk_200M 20R -pinBusY peripheral_aresetn 80R -pinY clk_20M 0R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1640 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 84 83 89 80 82 85 86 87 90 88} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY S_AXI_LPD 0L -pinY maxihpm0_lpd_aclk 40L -pinY saxi_lpd_aclk 60L -pinBusY emio_enet0_enet_tsu_timer_cnt 220R -pinBusY emio_ttc0_wave_o 320R -pinBusY pl_ps_irq0 20L -pinY pl_resetn0 20R -pinY pl_resetn1 240R -pinY pl_resetn2 260R -pinY pl_resetn3 280R -pinY pl_clk0 340R -pinY pl_clk1 300R
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2190 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 74 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 145 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 92 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 128 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 38 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 56 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 174 165 175 166 176 167 177 168 178 169 179 170 180 171 181 172 182 173} -defaultsOSRD -pinY S00_AXI 80L -pinY M00_AXI 40R -pinY M01_AXI 440R -pinY M02_AXI 380R -pinY M03_AXI 420R -pinY M04_AXI 400R -pinY M05_AXI 0R -pinY M06_AXI 20R -pinY ACLK 280L -pinY ARESETN 100L -pinY S00_ACLK 300L -pinY S00_ARESETN 120L -pinY M00_ACLK 320L -pinY M00_ARESETN 140L -pinY M01_ACLK 340L -pinY M01_ARESETN 160L -pinY M02_ACLK 360L -pinY M02_ARESETN 180L -pinY M03_ACLK 380L -pinY M03_ARESETN 200L -pinY M04_ACLK 400L -pinY M04_ARESETN 220L -pinY M05_ACLK 420L -pinY M05_ARESETN 240L -pinY M06_ACLK 440L -pinY M06_ARESETN 260L
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 460 -y 320 -swap {1 0 2} -defaultsOSRD -pinY clk 20L -pinY rst 0L -pinBusY sine_out 20R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 190 -y 140 -defaultsOSRD -pinBusY dout 0R
preplace inst Axi_DMA -pg 1 -lvl 3 -x 790 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 34 35} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_S2MM 40R -pinY m00_axis_aclk 60L -pinY m00_axis_aresetn 80L -pinY s2mm_introut 60R -pinBusY data_in 20L -pinY clk_adc 40L
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 2 -x 460 -y 60 -swap {0 1 2 3 4 6 5} -defaultsOSRD -pinY fclk_p 0L -pinY fclk_n 20L -pinY rst 80L -pinY data_p 140L -pinY data_n 160L -pinY fclk_out 90R -pinBusY dataOut 70R
preplace inst axi_smc -pg 1 -lvl 4 -x 1120 -y 380 -swap {46 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139} -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 0L -pinY M00_AXI 60R -pinY aclk 40L -pinY aresetn 60L
preplace inst AXI_DMA_Real -pg 1 -lvl 3 -x 790 -y 110 -defaultsOSRD -pinY M_AXI_S2MM 60R -pinY S_AXI_LITE 0L -pinBusY data_in 20L -pinY clk_adc 40L -pinY s2mm_introut 80R -pinY m00_axis_aclk 60L -pinY m00_axis_aresetn 80L
preplace netloc axi_intc_0_irq 1 4 4 1300 260 NJ 260 NJ 260 2680
preplace netloc axi_quad_spi_0_io0_o 1 7 1 NJ 820
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 2 2400 680 2680
preplace netloc axi_quad_spi_0_sck_o 1 7 1 NJ 860
preplace netloc clk_wiz_0_clk_out2 1 1 6 N 420 620 490 980 500 1260 360 2040 900 2340
preplace netloc io1_i_0_1 1 0 7 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 6 N 480 600 510 960 320 NJ 320 2000 940 2380
preplace netloc xlslice_0_Dout 1 7 1 NJ 840
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 5 2 2020 880 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 20 840 NJ 840 NJ 840 NJ 840 NJ 840 1980 920 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 40 530 NJ 530 NJ 530 980J 520 1280J 380 1980
preplace netloc Clock_Generator_clk_out3 1 1 2 340 400 NJ
preplace netloc xlconstant_0_dout 1 1 1 340 140n
preplace netloc sine_wave_gen_0_sine_out 1 2 1 580 340n
preplace netloc axi_dma_afe_s2mm_introut 1 3 4 940 280 NJ 280 NJ 280 2380J
preplace netloc fclk_p_0_1 1 0 2 NJ 60 NJ
preplace netloc fclk_n_0_1 1 0 2 NJ 80 NJ
preplace netloc data_p_0_1 1 0 2 NJ 200 NJ
preplace netloc data_n_0_1 1 0 2 NJ 220 NJ
preplace netloc axi_dma_afe_s2mm_introut1 1 3 4 NJ 190 NJ 190 NJ 190 2400
preplace netloc ADC_AFE_interface_0_fclk_out 1 2 1 N 150
preplace netloc ADC_AFE_interface_0_dataOut 1 2 1 N 130
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 760
preplace netloc pmod_2_GPIO 1 7 1 NJ 740
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 N 400
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 N 800
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 1 N 740
preplace netloc ps8_0_axi_periph_M03_AXI 1 6 1 N 780
preplace netloc ps8_0_axi_periph_M04_AXI 1 6 1 N 760
preplace netloc rpi_gpio_GPIO 1 7 1 NJ 780
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 N 440
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 5 640 300 NJ 300 NJ 300 NJ 300 2340
preplace netloc Axi_DMA_M_AXI_S2MM 1 3 1 N 400
preplace netloc axi_smc_M00_AXI 1 4 1 N 440
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 3 1 980 170n
preplace netloc ps8_0_axi_periph_M06_AXI 1 2 5 640 240 NJ 240 NJ 240 NJ 240 2360
levelinfo -pg 1 0 190 460 790 1120 1640 2190 2540 2700
pagesize -pg 1 -db -bbox -sgen -120 0 2860 990
",
   "Reduced Jogs_ScaleFactor":"0.455645",
   "Reduced Jogs_TopLeft":"-121,-191",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 7 -x 3040 -y 420 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 7 -x 3040 -y 380 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 7 -x 3040 -y 400 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 7 -x 3040 -y 460 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 7 -x 3040 -y 440 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x -90 -y 960 -defaultsOSRD
preplace port port-id_fclk_p_in -pg 1 -lvl 0 -x -90 -y -70 -defaultsOSRD
preplace port port-id_fclk_n_in -pg 1 -lvl 0 -x -90 -y -50 -defaultsOSRD
preplace port port-id_data_p_in -pg 1 -lvl 0 -x -90 -y -20 -defaultsOSRD
preplace port port-id_data_n_in -pg 1 -lvl 0 -x -90 -y 0 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 7 -x 3040 -y 500 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 6 -x 2510 -y 554 -defaultsOSRD
preplace inst Interrupt_Handler -pg 1 -lvl 6 -x 2510 -y 102 -defaultsOSRD
preplace inst Clock_Generator -pg 1 -lvl 1 -x 110 -y 780 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1510 -y 794 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -x 2080 -y 370 -defaultsOSRD
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 440 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 110 -y 890 -defaultsOSRD
preplace inst Axi_DMA -pg 1 -lvl 3 -x 930 -y 972 -defaultsOSRD
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 3 -x 930 -y -210 -swap {0 1 4 2 3 5 6} -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -x 930 -y -380 -defaultsOSRD
preplace inst AXI_DMA_Real -pg 1 -lvl 4 -x 1510 -y -106 -defaultsOSRD
preplace inst Interrupt_Handler|xlconcat_0 -pg 1 -lvl 1 -x 2570 -y 182 -defaultsOSRD
preplace inst Interrupt_Handler|axi_intc_0 -pg 1 -lvl 2 -x 2780 -y 122 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 18 21} -defaultsOSRD
preplace netloc axi_intc_0_irq 1 3 4 1160 20 1880J 120 2270J 282 2960
preplace netloc axi_quad_spi_0_io0_o 1 6 1 3000J 440n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 2310 300 2960
preplace netloc axi_quad_spi_0_sck_o 1 6 1 3010J 460n
preplace netloc clk_wiz_0_clk_out2 1 1 5 N 760 560 -38 1130 30 1870 130 2280
preplace netloc io1_i_0_1 1 0 6 -70J 600 NJ 600 NJ 600 1090J 490 1860J 620 2300J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 5 N 780 570 -110 1140J -208 1890 90 2290
preplace netloc xlslice_0_Dout 1 6 1 3020J 500n
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 4 2 1920 634 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 -40 950 290J 790 NJ 790 1090J 644 1910 644 2260J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 -50 960 280J 770 NJ 770 1100J 654 1850
preplace netloc Clock_Generator_clk_out3 1 1 2 270 1340 570J
preplace netloc xlconstant_0_dout 1 1 2 260J -170 NJ
preplace netloc sine_wave_gen_0_sine_out 1 2 1 550 680n
preplace netloc axi_dma_afe_s2mm_introut 1 3 3 1150 10 1900J 100 2230J
preplace netloc fclk_p_0_1 1 0 3 -70J -250 NJ -250 NJ
preplace netloc fclk_n_0_1 1 0 3 -60J -230 NJ -230 NJ
preplace netloc data_p_0_1 1 0 3 -50J -210 NJ -210 NJ
preplace netloc data_n_0_1 1 0 3 -40J -190 NJ -190 NJ
preplace netloc axi_dma_afe_s2mm_introut1 1 4 2 1920J -8 2300
preplace netloc ADC_AFE_interface_0_fclk_out 1 3 1 1150 -220n
preplace netloc ADC_AFE_interface_0_dataOut 1 3 1 1130 -200n
preplace netloc axi_gpio_0_GPIO 1 6 1 2980J 400n
preplace netloc pmod_2_GPIO 1 6 1 2970J 380n
preplace netloc ps8_0_axi_periph_M00_AXI 1 5 1 2250 62n
preplace netloc ps8_0_axi_periph_M01_AXI 1 5 1 2270 330n
preplace netloc ps8_0_axi_periph_M02_AXI 1 5 1 2310 350n
preplace netloc ps8_0_axi_periph_M03_AXI 1 5 1 2260 370n
preplace netloc ps8_0_axi_periph_M04_AXI 1 5 1 2250 390n
preplace netloc rpi_gpio_GPIO 1 6 1 2990J 420n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 1 1880 190n
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 4 580 610 1120J 500 1850J 610 2230
preplace netloc Axi_DMA_M_AXI_S2MM 1 2 2 580 -470 1080
preplace netloc axi_smc_M00_AXI 1 3 1 1110 -380n
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 2 3 550 -480 NJ -480 1870
preplace netloc ps8_0_axi_periph_M06_AXI 1 3 3 1160 0 1910J 110 2240
preplace netloc Interrupt_Handler|axi_intc_0_irq 1 2 1 N 122
preplace netloc Interrupt_Handler|axi_quad_spi_0_ip2intc_irpt 1 0 1 2470 82n
preplace netloc Interrupt_Handler|clk_wiz_0_clk_out2 1 0 2 2460J 92 2670
preplace netloc Interrupt_Handler|proc_sys_reset_2_peripheral_aresetn 1 0 2 2480J 102 2660
preplace netloc Interrupt_Handler|xlconcat_0_dout 1 1 1 2680 112n
preplace netloc Interrupt_Handler|In1_1 1 0 1 N 182
preplace netloc Interrupt_Handler|In2_1 1 0 1 N 202
preplace netloc Interrupt_Handler|ps8_0_axi_periph_M00_AXI 1 0 2 NJ 62 2680
levelinfo -pg 1 -90 110 440 930 1510 2080 2510 3040
levelinfo -hier Interrupt_Handler * 2570 2780 *
pagesize -pg 1 -db -bbox -sgen -210 -500 3200 1490
pagesize -hier Interrupt_Handler -db -bbox -sgen 2430 22 2910 262
"
}
{
   "da_axi4_cnt":"6",
   "da_clkrst_cnt":"2"
}
