

================================================================
== Vitis HLS Report for 'frame_decoder'
================================================================
* Date:           Fri Jun 28 16:03:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.600 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3|  24.000 ns|  24.000 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     463|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     266|    -|
|Register         |        -|     -|     161|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     161|     729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_772_p2               |         +|   0|  0|  27|          20|          20|
    |add_ln108_fu_778_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln114_fu_544_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln97_fu_713_p2                |         +|   0|  0|  27|          20|          20|
    |add_ln98_fu_719_p2                |         +|   0|  0|  15|           8|           1|
    |sub_ln102_fu_478_p2               |         -|   0|  0|  21|          14|          14|
    |sub_ln92_fu_390_p2                |         -|   0|  0|  21|          14|          14|
    |and_ln102_fu_510_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_763_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln92_fu_422_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln95_fu_704_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_150                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_246                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_256                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_268                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op126_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op136_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op147_write_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op75_read_state2     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_144_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln105_1_fu_752_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln105_fu_741_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln111_fu_368_p2              |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln39_fu_638_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln59_fu_563_p2               |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln95_1_fu_693_p2             |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln95_fu_678_p2               |      icmp|   0|  0|  20|          13|          13|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_784_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_882_p2                 |        or|   0|  0|  40|          40|           2|
    |adc_1_fu_530_p3                   |    select|   0|  0|  13|           1|          13|
    |adc_fu_442_p3                     |    select|   0|  0|  13|           1|          13|
    |select_ln102_fu_522_p3            |    select|   0|  0|  14|           1|          12|
    |select_ln105_1_fu_798_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln105_fu_790_p3            |    select|   0|  0|  20|           1|          20|
    |select_ln92_fu_434_p3             |    select|   0|  0|  14|           1|          12|
    |select_ln95_1_fu_733_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln95_fu_725_p3             |    select|   0|  0|  20|           1|          20|
    |xor_ln102_1_fu_516_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln102_fu_504_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_1_fu_757_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_746_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_1_fu_428_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln92_fu_416_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln95_1_fu_698_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln95_fu_683_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 463|         234|         277|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |adc_word_cnt                                              |   9|          2|    6|         12|
    |ap_NS_iter0_fsm                                           |  14|          3|    2|          6|
    |ap_NS_iter1_fsm                                           |  20|          4|    3|         12|
    |ap_done                                                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_2_i_reg_233  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_6_i_reg_292  |  20|          4|    1|          4|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_new_6_i_reg_312   |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_2_i_reg_193  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_6_i_reg_253  |  20|          4|    1|          4|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_2_i_reg_213   |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_6_i_reg_273   |  14|          3|   20|         60|
    |m_offset_address0                                         |  14|          3|   10|         30|
    |ps                                                        |  20|          4|    2|          8|
    |real_start                                                |   9|          2|    1|          2|
    |s_avgAPreHeader_blk_n                                     |   9|          2|    1|          2|
    |s_avgAPreHeader_din                                       |  20|          4|   64|        256|
    |s_avgASamples_blk_n                                       |   9|          2|    1|          2|
    |s_avgASamples_din                                         |  14|          3|   13|         39|
    |s_evIn_blk_n                                              |   9|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 266|         56|  139|        477|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |adc_1_reg_976                                             |  13|   0|   13|          0|
    |adc_reg_968                                               |  13|   0|   13|          0|
    |adc_word_cnt                                              |   6|   0|    6|          0|
    |adc_word_cnt_load_reg_946                                 |   6|   0|    6|          0|
    |ap_CS_iter0_fsm                                           |   2|   0|    2|          0|
    |ap_CS_iter1_fsm                                           |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_2_i_reg_233  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_6_i_reg_292  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_new_6_i_reg_312   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_2_i_reg_193  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_6_i_reg_253  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_2_i_reg_213   |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_6_i_reg_273   |  20|   0|   20|          0|
    |apv_id                                                    |   4|   0|    4|          0|
    |avg_pre_header_cnt                                        |   8|   0|    8|          0|
    |avg_pre_header_sum                                        |  20|   0|   20|          0|
    |avg_pre_header_tag                                        |   1|   0|    1|          0|
    |icmp_ln111_reg_956                                        |   1|   0|    1|          0|
    |icmp_ln59_reg_988                                         |   1|   0|    1|          0|
    |minmax_max                                                |  13|   0|   13|          0|
    |minmax_min                                                |  13|   0|   13|          0|
    |mpd_id                                                    |   5|   0|    5|          0|
    |ps                                                        |   2|   0|    2|          0|
    |ps_load_reg_938                                           |   2|   0|    2|          0|
    |ps_load_reg_938_pp0_iter0_reg                             |   2|   0|    2|          0|
    |start_once_reg                                            |   1|   0|    1|          0|
    |tmp_10_i_reg_992                                          |   4|   0|    4|          0|
    |tmp_1_i_reg_960                                           |   1|   0|    1|          0|
    |tmp_1_i_reg_960_pp0_iter0_reg                             |   1|   0|    1|          0|
    |tmp_2_i_reg_942                                           |   1|   0|    1|          0|
    |tmp_2_i_reg_942_pp0_iter0_reg                             |   1|   0|    1|          0|
    |tmp_i_reg_964                                             |   1|   0|    1|          0|
    |val_end_reg_984                                           |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 161|   0|  161|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|    frame_decoder|  return value|
|s_evIn_dout                     |   in|   33|     ap_fifo|           s_evIn|       pointer|
|s_evIn_empty_n                  |   in|    1|     ap_fifo|           s_evIn|       pointer|
|s_evIn_read                     |  out|    1|     ap_fifo|           s_evIn|       pointer|
|s_avgASamples_din               |  out|   13|     ap_fifo|    s_avgASamples|       pointer|
|s_avgASamples_num_data_valid    |   in|    3|     ap_fifo|    s_avgASamples|       pointer|
|s_avgASamples_fifo_cap          |   in|    3|     ap_fifo|    s_avgASamples|       pointer|
|s_avgASamples_full_n            |   in|    1|     ap_fifo|    s_avgASamples|       pointer|
|s_avgASamples_write             |  out|    1|     ap_fifo|    s_avgASamples|       pointer|
|s_avgAPreHeader_din             |  out|   64|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_num_data_valid  |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_fifo_cap        |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_full_n          |   in|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_write           |  out|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|m_offset_address0               |  out|   10|   ap_memory|         m_offset|         array|
|m_offset_ce0                    |  out|    1|   ap_memory|         m_offset|         array|
|m_offset_q0                     |   in|   26|   ap_memory|         m_offset|         array|
+--------------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ps_load = load i2 %ps" [../mpd_data_processor.cpp:33]   --->   Operation 5 'load' 'ps_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.46ns)   --->   "%switch_ln33 = switch i2 %ps_load, void %sw.bb.i, i2 3, void %sw.bb104.i, i2 1, void %sw.bb20.i, i2 2, void %sw.bb59.i" [../mpd_data_processor.cpp:33]   --->   Operation 6 'switch' 'switch_ln33' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:84]   --->   Operation 7 'nbreadreq' 'tmp_2_i' <Predicate = (ps_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%br_ln84 = br i1 %tmp_2_i, void %sw.epilog.i, void %if.then61.i_ifconv" [../mpd_data_processor.cpp:84]   --->   Operation 8 'br' 'br_ln84' <Predicate = (ps_load == 2)> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%apv_id_load = load i4 %apv_id" [../mpd_data_processor.cpp:87]   --->   Operation 9 'load' 'apv_id_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%adc_word_cnt_load = load i6 %adc_word_cnt" [../mpd_data_processor.cpp:87]   --->   Operation 10 'load' 'adc_word_cnt_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %apv_id_load, i6 %adc_word_cnt_load" [../mpd_data_processor.cpp:87]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %tmp" [../mpd_data_processor.cpp:87]   --->   Operation 12 'zext' 'zext_ln87' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_offset_addr = getelementptr i26 %m_offset, i64 0, i64 %zext_ln87" [../mpd_data_processor.cpp:87]   --->   Operation 13 'getelementptr' 'm_offset_addr' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.03ns)   --->   "%offset_data = load i10 %m_offset_addr" [../mpd_data_processor.cpp:87]   --->   Operation 14 'load' 'offset_data' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (1.26ns)   --->   "%icmp_ln111 = icmp_eq  i6 %adc_word_cnt_load, i6 63" [../mpd_data_processor.cpp:111]   --->   Operation 15 'icmp' 'icmp_ln111' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %if.end101.i, void %if.then100.i" [../mpd_data_processor.cpp:111]   --->   Operation 16 'br' 'br_ln111' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:48]   --->   Operation 17 'nbreadreq' 'tmp_1_i' <Predicate = (ps_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (0.62ns)   --->   "%br_ln48 = br i1 %tmp_1_i, void %if.end58.i, void %if.then22.i" [../mpd_data_processor.cpp:48]   --->   Operation 18 'br' 'br_ln48' <Predicate = (ps_load == 1)> <Delay = 0.62>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:36]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (ps_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_i, void %if.end19.i, void %if.then.i" [../mpd_data_processor.cpp:36]   --->   Operation 20 'br' 'br_ln36' <Predicate = (ps_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.59>
ST_2 : Operation 21 [1/2] (2.03ns)   --->   "%offset_data = load i10 %m_offset_addr" [../mpd_data_processor.cpp:87]   --->   Operation 21 'load' 'offset_data' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_2 : Operation 22 [1/1] (2.35ns)   --->   "%s_evIn_read_2 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:89]   --->   Operation 22 'read' 's_evIn_read_2' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i33 %s_evIn_read_2" [../mpd_data_processor.cpp:92]   --->   Operation 23 'trunc' 'trunc_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i26 %offset_data" [../mpd_data_processor.cpp:92]   --->   Operation 24 'trunc' 'trunc_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i13 %trunc_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 25 'sext' 'sext_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i13 %trunc_ln92_1" [../mpd_data_processor.cpp:92]   --->   Operation 26 'sext' 'sext_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.62ns)   --->   "%sub_ln92 = sub i14 %sext_ln92, i14 %sext_ln92_1" [../mpd_data_processor.cpp:92]   --->   Operation 27 'sub' 'sub_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 13" [../mpd_data_processor.cpp:92]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%trunc_ln92_2 = trunc i14 %sub_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 29 'trunc' 'trunc_ln92_2' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 12" [../mpd_data_processor.cpp:92]   --->   Operation 30 'bitselect' 'tmp_4' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%xor_ln92 = xor i1 %tmp_3, i1 1" [../mpd_data_processor.cpp:92]   --->   Operation 31 'xor' 'xor_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%and_ln92 = and i1 %tmp_4, i1 %xor_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 32 'and' 'and_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%xor_ln92_1 = xor i1 %tmp_3, i1 %tmp_4" [../mpd_data_processor.cpp:92]   --->   Operation 33 'xor' 'xor_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%select_ln92 = select i1 %and_ln92, i13 4095, i13 4096" [../mpd_data_processor.cpp:92]   --->   Operation 34 'select' 'select_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns) (out node of the LUT)   --->   "%adc = select i1 %xor_ln92_1, i13 %select_ln92, i13 %trunc_ln92_2" [../mpd_data_processor.cpp:92]   --->   Operation 35 'select' 'adc' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i_33 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %s_evIn_read_2, i32 13, i32 25" [../mpd_data_processor.cpp:102]   --->   Operation 36 'partselect' 'tmp_i_33' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data, i32 13, i32 25" [../mpd_data_processor.cpp:102]   --->   Operation 37 'partselect' 'tmp_7_i' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i13 %tmp_i_33" [../mpd_data_processor.cpp:102]   --->   Operation 38 'sext' 'sext_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i13 %tmp_7_i" [../mpd_data_processor.cpp:102]   --->   Operation 39 'sext' 'sext_ln102_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.62ns)   --->   "%sub_ln102 = sub i14 %sext_ln102, i14 %sext_ln102_1" [../mpd_data_processor.cpp:102]   --->   Operation 40 'sub' 'sub_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 13" [../mpd_data_processor.cpp:102]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%trunc_ln102 = trunc i14 %sub_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 42 'trunc' 'trunc_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 12" [../mpd_data_processor.cpp:102]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%xor_ln102 = xor i1 %tmp_5, i1 1" [../mpd_data_processor.cpp:102]   --->   Operation 44 'xor' 'xor_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%and_ln102 = and i1 %tmp_6, i1 %xor_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 45 'and' 'and_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%xor_ln102_1 = xor i1 %tmp_5, i1 %tmp_6" [../mpd_data_processor.cpp:102]   --->   Operation 46 'xor' 'xor_ln102_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%select_ln102 = select i1 %and_ln102, i13 4095, i13 4096" [../mpd_data_processor.cpp:102]   --->   Operation 47 'select' 'select_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.62ns) (out node of the LUT)   --->   "%adc_1 = select i1 %xor_ln102_1, i13 %select_ln102, i13 %trunc_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 48 'select' 'adc_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.75ns)   --->   "%store_ln112 = store i2 3, i2 %ps" [../mpd_data_processor.cpp:112]   --->   Operation 49 'store' 'store_ln112' <Predicate = (ps_load == 2 & tmp_2_i & icmp_ln111)> <Delay = 0.75>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end101.i" [../mpd_data_processor.cpp:112]   --->   Operation 50 'br' 'br_ln112' <Predicate = (ps_load == 2 & tmp_2_i & icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.26ns)   --->   "%add_ln114 = add i6 %adc_word_cnt_load, i6 1" [../mpd_data_processor.cpp:114]   --->   Operation 51 'add' 'add_ln114' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.62ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %adc_word_cnt" [../mpd_data_processor.cpp:114]   --->   Operation 52 'store' 'store_ln114' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62>
ST_2 : Operation 53 [1/1] (2.35ns)   --->   "%s_evIn_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:50]   --->   Operation 53 'read' 's_evIn_read_1' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%val_end = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %s_evIn_read_1, i32 32" [../mpd_data_processor.cpp:50]   --->   Operation 54 'bitselect' 'val_end' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %val_end, void %if.else.i, void %if.then25.i" [../mpd_data_processor.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read_1, i32 27, i32 31" [../mpd_data_processor.cpp:59]   --->   Operation 56 'partselect' 'tmp_9_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.16ns)   --->   "%icmp_ln59 = icmp_eq  i5 %tmp_9_i, i5 20" [../mpd_data_processor.cpp:59]   --->   Operation 57 'icmp' 'icmp_ln59' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.62ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %if.end58.i, void %if.then33.i" [../mpd_data_processor.cpp:59]   --->   Operation 58 'br' 'br_ln59' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 0.62>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i4 @_ssdm_op_PartSelect.i4.i33.i32.i32, i33 %s_evIn_read_1, i32 23, i32 26" [../mpd_data_processor.cpp:61]   --->   Operation 59 'partselect' 'tmp_10_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln61 = store i4 %tmp_10_i, i4 %apv_id" [../mpd_data_processor.cpp:61]   --->   Operation 60 'store' 'store_ln61' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.62ns)   --->   "%store_ln69 = store i6 0, i6 %adc_word_cnt" [../mpd_data_processor.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 62 [1/1] (0.62ns)   --->   "%store_ln73 = store i1 0, i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:73]   --->   Operation 62 'store' 'store_ln73' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 4, i4 %tmp_10_i" [../mpd_data_processor.cpp:75]   --->   Operation 63 'bitconcatenate' 'tmp_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i7 %tmp_1" [../mpd_data_processor.cpp:75]   --->   Operation 64 'sext' 'sext_ln75' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %sext_ln75" [../mpd_data_processor.cpp:75]   --->   Operation 65 'zext' 'zext_ln75' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%m_offset_addr_1 = getelementptr i26 %m_offset, i64 0, i64 %zext_ln75" [../mpd_data_processor.cpp:75]   --->   Operation 66 'getelementptr' 'm_offset_addr_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.03ns)   --->   "%offset_data_1 = load i10 %m_offset_addr_1" [../mpd_data_processor.cpp:75]   --->   Operation 67 'load' 'offset_data_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "%store_ln78 = store i2 2, i2 %ps" [../mpd_data_processor.cpp:78]   --->   Operation 68 'store' 'store_ln78' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.75>
ST_2 : Operation 69 [1/1] (0.62ns)   --->   "%br_ln79 = br void %if.end58.i" [../mpd_data_processor.cpp:79]   --->   Operation 69 'br' 'br_ln79' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln55 = store i1 1, i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:55]   --->   Operation 70 'store' 'store_ln55' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.62>
ST_2 : Operation 71 [1/1] (0.75ns)   --->   "%store_ln57 = store i2 0, i2 %ps" [../mpd_data_processor.cpp:57]   --->   Operation 71 'store' 'store_ln57' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.75>
ST_2 : Operation 72 [1/1] (0.62ns)   --->   "%br_ln58 = br void %if.end58.i" [../mpd_data_processor.cpp:58]   --->   Operation 72 'br' 'br_ln58' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.62>
ST_2 : Operation 73 [1/1] (0.75ns)   --->   "%store_ln120 = store i2 1, i2 %ps" [../mpd_data_processor.cpp:120]   --->   Operation 73 'store' 'store_ln120' <Predicate = (ps_load == 3)> <Delay = 0.75>
ST_2 : Operation 74 [1/1] (0.69ns)   --->   "%br_ln121 = br void %sw.epilog.i" [../mpd_data_processor.cpp:121]   --->   Operation 74 'br' 'br_ln121' <Predicate = (ps_load == 3)> <Delay = 0.69>
ST_2 : Operation 75 [1/1] (2.35ns)   --->   "%s_evIn_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:38]   --->   Operation 75 'read' 's_evIn_read' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 27, i32 31" [../mpd_data_processor.cpp:39]   --->   Operation 76 'partselect' 'tmp_3_i' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%icmp_ln39 = icmp_eq  i5 %tmp_3_i, i5 16" [../mpd_data_processor.cpp:39]   --->   Operation 77 'icmp' 'icmp_ln39' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %if.end.i, void %if.then15.i" [../mpd_data_processor.cpp:39]   --->   Operation 78 'br' 'br_ln39' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 16, i32 20" [../mpd_data_processor.cpp:41]   --->   Operation 79 'partselect' 'tmp_8_i' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %tmp_8_i, i5 %mpd_id" [../mpd_data_processor.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.75ns)   --->   "%store_ln42 = store i2 1, i2 %ps" [../mpd_data_processor.cpp:42]   --->   Operation 81 'store' 'store_ln42' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.75>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln43 = br void %if.end.i" [../mpd_data_processor.cpp:43]   --->   Operation 82 'br' 'br_ln43' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %m_offset, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:33]   --->   Operation 93 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_load = load i20 %avg_pre_header_sum" [../mpd_data_processor.cpp:63]   --->   Operation 94 'load' 'avg_pre_header_sum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_load = load i8 %avg_pre_header_cnt" [../mpd_data_processor.cpp:56]   --->   Operation 95 'load' 'avg_pre_header_cnt_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.65ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc" [../mpd_data_processor.cpp:94]   --->   Operation 96 'write' 'write_ln94' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%minmax_min_load = load i13 %minmax_min" [../mpd_data_processor.cpp:95]   --->   Operation 97 'load' 'minmax_min_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.62ns)   --->   "%icmp_ln95 = icmp_slt  i13 %adc, i13 %minmax_min_load" [../mpd_data_processor.cpp:95]   --->   Operation 98 'icmp' 'icmp_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95 = xor i1 %icmp_ln95, i1 1" [../mpd_data_processor.cpp:95]   --->   Operation 99 'xor' 'xor_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%minmax_max_load = load i13 %minmax_max" [../mpd_data_processor.cpp:95]   --->   Operation 100 'load' 'minmax_max_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.62ns)   --->   "%icmp_ln95_1 = icmp_slt  i13 %minmax_max_load, i13 %adc" [../mpd_data_processor.cpp:95]   --->   Operation 101 'icmp' 'icmp_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95_1 = xor i1 %icmp_ln95_1, i1 1" [../mpd_data_processor.cpp:95]   --->   Operation 102 'xor' 'xor_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln95 = and i1 %xor_ln95, i1 %xor_ln95_1" [../mpd_data_processor.cpp:95]   --->   Operation 103 'and' 'and_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i13 %adc" [../mpd_data_processor.cpp:97]   --->   Operation 104 'sext' 'sext_ln97' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.70ns)   --->   "%add_ln97 = add i20 %avg_pre_header_sum_load, i20 %sext_ln97" [../mpd_data_processor.cpp:97]   --->   Operation 105 'add' 'add_ln97' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.46ns)   --->   "%add_ln98 = add i8 %avg_pre_header_cnt_load, i8 1" [../mpd_data_processor.cpp:98]   --->   Operation 106 'add' 'add_ln98' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.42ns)   --->   "%select_ln95 = select i1 %and_ln95, i20 %add_ln97, i20 %avg_pre_header_sum_load" [../mpd_data_processor.cpp:95]   --->   Operation 107 'select' 'select_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.59ns)   --->   "%select_ln95_1 = select i1 %and_ln95, i8 %add_ln98, i8 %avg_pre_header_cnt_load" [../mpd_data_processor.cpp:95]   --->   Operation 108 'select' 'select_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.62ns)   --->   "%icmp_ln105 = icmp_slt  i13 %adc_1, i13 %minmax_min_load" [../mpd_data_processor.cpp:105]   --->   Operation 109 'icmp' 'icmp_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln105, i1 1" [../mpd_data_processor.cpp:105]   --->   Operation 110 'xor' 'xor_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.62ns)   --->   "%icmp_ln105_1 = icmp_slt  i13 %minmax_max_load, i13 %adc_1" [../mpd_data_processor.cpp:105]   --->   Operation 111 'icmp' 'icmp_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105_1 = xor i1 %icmp_ln105_1, i1 1" [../mpd_data_processor.cpp:105]   --->   Operation 112 'xor' 'xor_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %xor_ln105, i1 %xor_ln105_1" [../mpd_data_processor.cpp:105]   --->   Operation 113 'and' 'and_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i13 %adc_1" [../mpd_data_processor.cpp:107]   --->   Operation 114 'sext' 'sext_ln107' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.70ns)   --->   "%add_ln107 = add i20 %select_ln95, i20 %sext_ln107" [../mpd_data_processor.cpp:107]   --->   Operation 115 'add' 'add_ln107' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.46ns)   --->   "%add_ln108 = add i8 %select_ln95_1, i8 1" [../mpd_data_processor.cpp:108]   --->   Operation 116 'add' 'add_ln108' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.31ns)   --->   "%or_ln105 = or i1 %and_ln105, i1 %and_ln95" [../mpd_data_processor.cpp:105]   --->   Operation 117 'or' 'or_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.42ns)   --->   "%select_ln105 = select i1 %and_ln105, i20 %add_ln107, i20 %select_ln95" [../mpd_data_processor.cpp:105]   --->   Operation 118 'select' 'select_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.59ns)   --->   "%select_ln105_1 = select i1 %and_ln105, i8 %add_ln108, i8 %select_ln95_1" [../mpd_data_processor.cpp:105]   --->   Operation 119 'select' 'select_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.69ns)   --->   "%br_ln115 = br void %sw.epilog.i" [../mpd_data_processor.cpp:115]   --->   Operation 120 'br' 'br_ln115' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.69>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%mpd_id_load = load i5 %mpd_id" [../mpd_data_processor.cpp:65]   --->   Operation 121 'load' 'mpd_id_load' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 %mpd_id_load, i4 %tmp_10_i, i2 1" [../mpd_data_processor.cpp:65]   --->   Operation 122 'bitconcatenate' 'tmp_11_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_12_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_load, i11 %tmp_11_i, i32 0, i32 10" [../mpd_data_processor.cpp:65]   --->   Operation 123 'partset' 'tmp_12_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln67_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_load, i12 0, i20 %tmp_12_i" [../mpd_data_processor.cpp:67]   --->   Operation 124 'bitconcatenate' 'zext_ln67_cast' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i41 %zext_ln67_cast" [../mpd_data_processor.cpp:67]   --->   Operation 125 'zext' 'zext_ln67' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.65ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln67" [../mpd_data_processor.cpp:67]   --->   Operation 126 'write' 'write_ln67' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 127 [1/2] (2.03ns)   --->   "%offset_data_1 = load i10 %m_offset_addr_1" [../mpd_data_processor.cpp:75]   --->   Operation 127 'load' 'offset_data_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i26 %offset_data_1" [../mpd_data_processor.cpp:76]   --->   Operation 128 'trunc' 'trunc_ln76' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln76 = store i13 %trunc_ln76, i13 %minmax_min" [../mpd_data_processor.cpp:76]   --->   Operation 129 'store' 'store_ln76' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data_1, i32 13, i32 25" [../mpd_data_processor.cpp:77]   --->   Operation 130 'partselect' 'tmp_15_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln77 = store i13 %tmp_15_i, i13 %minmax_max" [../mpd_data_processor.cpp:77]   --->   Operation 131 'store' 'store_ln77' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %avg_pre_header_cnt_load, i32 0" [../mpd_data_processor.cpp:56]   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln56 = or i40 %shl_ln, i40 2" [../mpd_data_processor.cpp:56]   --->   Operation 133 'or' 'or_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln56_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %or_ln56" [../mpd_data_processor.cpp:56]   --->   Operation 134 'bitconcatenate' 'zext_ln56_cast' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i41 %zext_ln56_cast" [../mpd_data_processor.cpp:56]   --->   Operation 135 'zext' 'zext_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.65ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln56" [../mpd_data_processor.cpp:56]   --->   Operation 136 'write' 'write_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_flag_2_i = phi i1 0, void %sw.bb20.i, i1 1, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i"   --->   Operation 137 'phi' 'avg_pre_header_sum_flag_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_new_2_i = phi i2 0, void %sw.bb20.i, i2 2, void %if.then25.i, i2 0, void %if.then33.i, i2 0, void %if.else.i"   --->   Operation 138 'phi' 'avg_pre_header_sum_new_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_flag_2_i = phi i1 0, void %sw.bb20.i, i1 0, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i"   --->   Operation 139 'phi' 'avg_pre_header_cnt_flag_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i2 %avg_pre_header_sum_new_2_i" [../mpd_data_processor.cpp:81]   --->   Operation 140 'zext' 'zext_ln81' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.69ns)   --->   "%br_ln81 = br void %sw.epilog.i" [../mpd_data_processor.cpp:81]   --->   Operation 141 'br' 'br_ln81' <Predicate = (ps_load == 1)> <Delay = 0.69>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_load = load i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:119]   --->   Operation 142 'load' 'avg_pre_header_tag_load' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_4_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_load, i8 %avg_pre_header_cnt_load, i12 0, i20 %avg_pre_header_sum_load" [../mpd_data_processor.cpp:119]   --->   Operation 143 'bitconcatenate' 'tmp_4_i' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i41 %tmp_4_i" [../mpd_data_processor.cpp:119]   --->   Operation 144 'zext' 'zext_ln119' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.65ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln119" [../mpd_data_processor.cpp:119]   --->   Operation 145 'write' 'write_ln119' <Predicate = (ps_load == 3)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 146 [1/1] (0.69ns)   --->   "%br_ln45 = br void %sw.epilog.i" [../mpd_data_processor.cpp:45]   --->   Operation 146 'br' 'br_ln45' <Predicate = (ps_load == 0)> <Delay = 0.69>

State 4 <SV = 3> <Delay = 2.65>
ST_4 : Operation 147 [1/1] (2.65ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc_1" [../mpd_data_processor.cpp:104]   --->   Operation 147 'write' 'write_ln104' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln44 = br void %if.end19.i" [../mpd_data_processor.cpp:44]   --->   Operation 148 'br' 'br_ln44' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_sum_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 149 'phi' 'avg_pre_header_sum_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_new_6_i = phi i20 0, void %if.end19.i, i20 %zext_ln81, void %if.end58.i, i20 0, void %sw.bb104.i, i20 %select_ln105, void %if.end101.i, i20 0, void %sw.bb59.i" [../mpd_data_processor.cpp:81]   --->   Operation 150 'phi' 'avg_pre_header_sum_new_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_cnt_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 151 'phi' 'avg_pre_header_cnt_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_new_6_i = phi i8 0, void %if.end19.i, i8 0, void %if.end58.i, i8 0, void %sw.bb104.i, i8 %select_ln105_1, void %if.end101.i, i8 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 152 'phi' 'avg_pre_header_cnt_new_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %avg_pre_header_cnt_flag_6_i, void %sw.epilog.new2.i, void %mergeST1.i" [../mpd_data_processor.cpp:105]   --->   Operation 153 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %avg_pre_header_cnt_new_6_i, i8 %avg_pre_header_cnt" [../mpd_data_processor.cpp:72]   --->   Operation 154 'store' 'store_ln72' <Predicate = (avg_pre_header_cnt_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (avg_pre_header_cnt_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %avg_pre_header_sum_flag_6_i, void %frame_decoder.exit, void %mergeST.i" [../mpd_data_processor.cpp:105]   --->   Operation 156 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln54 = store i20 %avg_pre_header_sum_new_6_i, i20 %avg_pre_header_sum" [../mpd_data_processor.cpp:54]   --->   Operation 157 'store' 'store_ln54' <Predicate = (avg_pre_header_sum_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %frame_decoder.exit"   --->   Operation 158 'br' 'br_ln0' <Predicate = (avg_pre_header_sum_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_evIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ps]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ mpd_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_tag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgAPreHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ apv_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ adc_word_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ minmax_min]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ minmax_max]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgASamples]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ps_load                     (load          ) [ 01111]
switch_ln33                 (switch        ) [ 00000]
tmp_2_i                     (nbreadreq     ) [ 01111]
br_ln84                     (br            ) [ 01111]
apv_id_load                 (load          ) [ 00000]
adc_word_cnt_load           (load          ) [ 00100]
tmp                         (bitconcatenate) [ 00000]
zext_ln87                   (zext          ) [ 00000]
m_offset_addr               (getelementptr ) [ 00100]
icmp_ln111                  (icmp          ) [ 00100]
br_ln111                    (br            ) [ 00000]
tmp_1_i                     (nbreadreq     ) [ 01110]
br_ln48                     (br            ) [ 01110]
tmp_i                       (nbreadreq     ) [ 01111]
br_ln36                     (br            ) [ 00000]
offset_data                 (load          ) [ 00000]
s_evIn_read_2               (read          ) [ 00000]
trunc_ln92                  (trunc         ) [ 00000]
trunc_ln92_1                (trunc         ) [ 00000]
sext_ln92                   (sext          ) [ 00000]
sext_ln92_1                 (sext          ) [ 00000]
sub_ln92                    (sub           ) [ 00000]
tmp_3                       (bitselect     ) [ 00000]
trunc_ln92_2                (trunc         ) [ 00000]
tmp_4                       (bitselect     ) [ 00000]
xor_ln92                    (xor           ) [ 00000]
and_ln92                    (and           ) [ 00000]
xor_ln92_1                  (xor           ) [ 00000]
select_ln92                 (select        ) [ 00000]
adc                         (select        ) [ 01010]
tmp_i_33                    (partselect    ) [ 00000]
tmp_7_i                     (partselect    ) [ 00000]
sext_ln102                  (sext          ) [ 00000]
sext_ln102_1                (sext          ) [ 00000]
sub_ln102                   (sub           ) [ 00000]
tmp_5                       (bitselect     ) [ 00000]
trunc_ln102                 (trunc         ) [ 00000]
tmp_6                       (bitselect     ) [ 00000]
xor_ln102                   (xor           ) [ 00000]
and_ln102                   (and           ) [ 00000]
xor_ln102_1                 (xor           ) [ 00000]
select_ln102                (select        ) [ 00000]
adc_1                       (select        ) [ 01111]
store_ln112                 (store         ) [ 00000]
br_ln112                    (br            ) [ 00000]
add_ln114                   (add           ) [ 00000]
store_ln114                 (store         ) [ 00000]
s_evIn_read_1               (read          ) [ 00000]
val_end                     (bitselect     ) [ 01110]
br_ln51                     (br            ) [ 00000]
tmp_9_i                     (partselect    ) [ 00000]
icmp_ln59                   (icmp          ) [ 01110]
br_ln59                     (br            ) [ 01110]
tmp_10_i                    (partselect    ) [ 01010]
store_ln61                  (store         ) [ 00000]
store_ln69                  (store         ) [ 00000]
store_ln73                  (store         ) [ 00000]
tmp_1                       (bitconcatenate) [ 00000]
sext_ln75                   (sext          ) [ 00000]
zext_ln75                   (zext          ) [ 00000]
m_offset_addr_1             (getelementptr ) [ 01010]
store_ln78                  (store         ) [ 00000]
br_ln79                     (br            ) [ 01110]
store_ln55                  (store         ) [ 00000]
store_ln57                  (store         ) [ 00000]
br_ln58                     (br            ) [ 01110]
store_ln120                 (store         ) [ 00000]
br_ln121                    (br            ) [ 01111]
s_evIn_read                 (read          ) [ 00000]
tmp_3_i                     (partselect    ) [ 00000]
icmp_ln39                   (icmp          ) [ 00100]
br_ln39                     (br            ) [ 00000]
tmp_8_i                     (partselect    ) [ 00000]
store_ln41                  (store         ) [ 00000]
store_ln42                  (store         ) [ 00000]
br_ln43                     (br            ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specpipeline_ln33           (specpipeline  ) [ 00000]
avg_pre_header_sum_load     (load          ) [ 00000]
avg_pre_header_cnt_load     (load          ) [ 00000]
write_ln94                  (write         ) [ 00000]
minmax_min_load             (load          ) [ 00000]
icmp_ln95                   (icmp          ) [ 00000]
xor_ln95                    (xor           ) [ 00000]
minmax_max_load             (load          ) [ 00000]
icmp_ln95_1                 (icmp          ) [ 00000]
xor_ln95_1                  (xor           ) [ 00000]
and_ln95                    (and           ) [ 00000]
sext_ln97                   (sext          ) [ 00000]
add_ln97                    (add           ) [ 00000]
add_ln98                    (add           ) [ 00000]
select_ln95                 (select        ) [ 00000]
select_ln95_1               (select        ) [ 00000]
icmp_ln105                  (icmp          ) [ 00000]
xor_ln105                   (xor           ) [ 00000]
icmp_ln105_1                (icmp          ) [ 00000]
xor_ln105_1                 (xor           ) [ 00000]
and_ln105                   (and           ) [ 00000]
sext_ln107                  (sext          ) [ 00000]
add_ln107                   (add           ) [ 00000]
add_ln108                   (add           ) [ 00000]
or_ln105                    (or            ) [ 01111]
select_ln105                (select        ) [ 01111]
select_ln105_1              (select        ) [ 01111]
br_ln115                    (br            ) [ 01111]
mpd_id_load                 (load          ) [ 00000]
tmp_11_i                    (bitconcatenate) [ 00000]
tmp_12_i                    (partset       ) [ 00000]
zext_ln67_cast              (bitconcatenate) [ 00000]
zext_ln67                   (zext          ) [ 00000]
write_ln67                  (write         ) [ 00000]
offset_data_1               (load          ) [ 00000]
trunc_ln76                  (trunc         ) [ 00000]
store_ln76                  (store         ) [ 00000]
tmp_15_i                    (partselect    ) [ 00000]
store_ln77                  (store         ) [ 00000]
shl_ln                      (bitconcatenate) [ 00000]
or_ln56                     (or            ) [ 00000]
zext_ln56_cast              (bitconcatenate) [ 00000]
zext_ln56                   (zext          ) [ 00000]
write_ln56                  (write         ) [ 00000]
avg_pre_header_sum_flag_2_i (phi           ) [ 01111]
avg_pre_header_sum_new_2_i  (phi           ) [ 01010]
avg_pre_header_cnt_flag_2_i (phi           ) [ 01111]
zext_ln81                   (zext          ) [ 01111]
br_ln81                     (br            ) [ 01111]
avg_pre_header_tag_load     (load          ) [ 00000]
tmp_4_i                     (bitconcatenate) [ 00000]
zext_ln119                  (zext          ) [ 00000]
write_ln119                 (write         ) [ 00000]
br_ln45                     (br            ) [ 01111]
write_ln104                 (write         ) [ 00000]
br_ln44                     (br            ) [ 00000]
avg_pre_header_sum_flag_6_i (phi           ) [ 00101]
avg_pre_header_sum_new_6_i  (phi           ) [ 00101]
avg_pre_header_cnt_flag_6_i (phi           ) [ 00101]
avg_pre_header_cnt_new_6_i  (phi           ) [ 00101]
br_ln105                    (br            ) [ 00000]
store_ln72                  (store         ) [ 00000]
br_ln0                      (br            ) [ 00000]
br_ln105                    (br            ) [ 00000]
store_ln54                  (store         ) [ 00000]
br_ln0                      (br            ) [ 00000]
ret_ln0                     (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_evIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_evIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avg_pre_header_sum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_sum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avg_pre_header_cnt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_cnt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mpd_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mpd_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="avg_pre_header_tag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_tag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_avgAPreHeader">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAPreHeader"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="apv_id">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="adc_word_cnt">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adc_word_cnt"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="minmax_min">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minmax_min"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="minmax_max">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minmax_max"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_avgASamples">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgASamples"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i20.i20.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="grp_nbreadreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="33" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 tmp_1_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="33" slack="0"/>
<pin id="154" dir="0" index="1" bw="33" slack="0"/>
<pin id="155" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_evIn_read_2/2 s_evIn_read_1/2 s_evIn_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="13" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="1"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/3 write_ln104/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="41" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/3 write_ln56/3 write_ln119/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_offset_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="26" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_offset_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_data/1 offset_data_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="m_offset_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="26" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_offset_addr_1/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="avg_pre_header_sum_flag_2_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_sum_flag_2_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="avg_pre_header_sum_flag_2_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="1"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="1" slack="1"/>
<pin id="206" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_sum_flag_2_i/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="avg_pre_header_sum_new_2_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_sum_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="avg_pre_header_sum_new_2_i_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="1" slack="1"/>
<pin id="225" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="1" slack="1"/>
<pin id="227" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_sum_new_2_i/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="avg_pre_header_cnt_flag_2_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_flag_2_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="avg_pre_header_cnt_flag_2_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="1"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="1" slack="1"/>
<pin id="246" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_cnt_flag_2_i/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="avg_pre_header_sum_flag_6_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_sum_flag_6_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="avg_pre_header_sum_flag_6_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="1" slack="2"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="1" slack="1"/>
<pin id="265" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="8" bw="1" slack="3"/>
<pin id="267" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="10" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_sum_flag_6_i/4 "/>
</bind>
</comp>

<comp id="273" class="1005" name="avg_pre_header_sum_new_6_i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="1"/>
<pin id="275" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_sum_new_6_i (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="avg_pre_header_sum_new_6_i_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="2" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="1" slack="2"/>
<pin id="283" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="20" slack="1"/>
<pin id="285" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="8" bw="1" slack="3"/>
<pin id="287" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="10" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_sum_new_6_i/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="avg_pre_header_cnt_flag_6_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_flag_6_i (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="avg_pre_header_cnt_flag_6_i_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="1" slack="2"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="1" slack="1"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="8" bw="1" slack="3"/>
<pin id="306" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="10" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_cnt_flag_6_i/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="avg_pre_header_cnt_new_6_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_new_6_i (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="avg_pre_header_cnt_new_6_i_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="4" bw="1" slack="2"/>
<pin id="323" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="6" bw="8" slack="1"/>
<pin id="325" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="8" bw="1" slack="3"/>
<pin id="327" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_cnt_new_6_i/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="33" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/2 tmp_3_i/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ps_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ps_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="apv_id_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="apv_id_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="adc_word_cnt_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="adc_word_cnt_load/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln87_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln111_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln92_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="33" slack="0"/>
<pin id="376" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln92_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="26" slack="0"/>
<pin id="380" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln92_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="0"/>
<pin id="384" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln92_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln92_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="0" index="1" bw="13" slack="0"/>
<pin id="393" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="14" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln92_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="14" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln92_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln92_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln92_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln92_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="13" slack="0"/>
<pin id="437" dir="0" index="2" bw="13" slack="0"/>
<pin id="438" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="adc_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="13" slack="0"/>
<pin id="445" dir="0" index="2" bw="13" slack="0"/>
<pin id="446" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="adc/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_i_33_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="0" index="1" bw="33" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_33/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_7_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="0"/>
<pin id="462" dir="0" index="1" bw="26" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln102_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="0"/>
<pin id="472" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln102_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln102_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="13" slack="0"/>
<pin id="481" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln102/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln102_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="14" slack="0"/>
<pin id="494" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln102_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln102_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln102_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln102_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="13" slack="0"/>
<pin id="525" dir="0" index="2" bw="13" slack="0"/>
<pin id="526" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="adc_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="13" slack="0"/>
<pin id="533" dir="0" index="2" bw="13" slack="0"/>
<pin id="534" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="adc_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln112_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln114_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln114_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="val_end_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="33" slack="0"/>
<pin id="558" dir="0" index="2" bw="7" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="val_end/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln59_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_10_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="33" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="0" index="3" bw="6" slack="0"/>
<pin id="574" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln61_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="4" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln69_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln73_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln75_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln75_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln78_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln55_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln57_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln120_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="2" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln39_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_8_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="33" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="0" index="3" bw="6" slack="0"/>
<pin id="649" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln41_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="0"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln42_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="avg_pre_header_sum_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="20" slack="0"/>
<pin id="668" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_sum_load/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="avg_pre_header_cnt_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_cnt_load/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="minmax_min_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="0"/>
<pin id="676" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minmax_min_load/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln95_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="1"/>
<pin id="680" dir="0" index="1" bw="13" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln95_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="minmax_max_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="13" slack="0"/>
<pin id="691" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minmax_max_load/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln95_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="13" slack="0"/>
<pin id="695" dir="0" index="1" bw="13" slack="1"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95_1/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xor_ln95_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95_1/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="and_ln95_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln95/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln97_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="13" slack="1"/>
<pin id="712" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln97_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="20" slack="0"/>
<pin id="715" dir="0" index="1" bw="13" slack="0"/>
<pin id="716" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln98_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln95_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="20" slack="0"/>
<pin id="728" dir="0" index="2" bw="20" slack="0"/>
<pin id="729" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln95_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="0" index="2" bw="8" slack="0"/>
<pin id="737" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln105_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="1"/>
<pin id="743" dir="0" index="1" bw="13" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="xor_ln105_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln105_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="13" slack="0"/>
<pin id="754" dir="0" index="1" bw="13" slack="1"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="xor_ln105_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_1/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln105_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln107_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="1"/>
<pin id="771" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln107_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="20" slack="0"/>
<pin id="774" dir="0" index="1" bw="13" slack="0"/>
<pin id="775" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln108_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln105_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln105_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="20" slack="0"/>
<pin id="793" dir="0" index="2" bw="20" slack="0"/>
<pin id="794" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln105_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="8" slack="0"/>
<pin id="802" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_1/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="mpd_id_load_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="0"/>
<pin id="808" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mpd_id_load/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_11_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="0" index="1" bw="5" slack="0"/>
<pin id="813" dir="0" index="2" bw="4" slack="1"/>
<pin id="814" dir="0" index="3" bw="1" slack="0"/>
<pin id="815" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_12_i_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="20" slack="0"/>
<pin id="821" dir="0" index="1" bw="20" slack="0"/>
<pin id="822" dir="0" index="2" bw="11" slack="0"/>
<pin id="823" dir="0" index="3" bw="1" slack="0"/>
<pin id="824" dir="0" index="4" bw="5" slack="0"/>
<pin id="825" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_12_i/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln67_cast_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="41" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="0" index="3" bw="1" slack="0"/>
<pin id="836" dir="0" index="4" bw="20" slack="0"/>
<pin id="837" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln67_cast/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln67_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="41" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln76_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="26" slack="0"/>
<pin id="850" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln76_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="13" slack="0"/>
<pin id="854" dir="0" index="1" bw="13" slack="0"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_15_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="0"/>
<pin id="860" dir="0" index="1" bw="26" slack="0"/>
<pin id="861" dir="0" index="2" bw="5" slack="0"/>
<pin id="862" dir="0" index="3" bw="6" slack="0"/>
<pin id="863" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln77_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="13" slack="0"/>
<pin id="870" dir="0" index="1" bw="13" slack="0"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="shl_ln_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="40" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln56_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="40" slack="0"/>
<pin id="884" dir="0" index="1" bw="40" slack="0"/>
<pin id="885" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln56_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="41" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="40" slack="0"/>
<pin id="892" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln56_cast/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln56_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="41" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln81_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="avg_pre_header_tag_load_load_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_tag_load/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_4_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="41" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="0" index="3" bw="1" slack="0"/>
<pin id="914" dir="0" index="4" bw="20" slack="0"/>
<pin id="915" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln119_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="41" slack="0"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln72_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="store_ln54_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="20" slack="0"/>
<pin id="934" dir="0" index="1" bw="20" slack="0"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/4 "/>
</bind>
</comp>

<comp id="938" class="1005" name="ps_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="1"/>
<pin id="940" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ps_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_2_i_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="946" class="1005" name="adc_word_cnt_load_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="1"/>
<pin id="948" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="adc_word_cnt_load "/>
</bind>
</comp>

<comp id="951" class="1005" name="m_offset_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="icmp_ln111_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_1_i_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_i_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="968" class="1005" name="adc_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="13" slack="1"/>
<pin id="970" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="adc "/>
</bind>
</comp>

<comp id="976" class="1005" name="adc_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="13" slack="1"/>
<pin id="978" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="adc_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="val_end_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_end "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln59_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_10_i_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="1"/>
<pin id="994" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="997" class="1005" name="m_offset_addr_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="1"/>
<pin id="999" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_addr_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="or_ln105_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln105 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="select_ln105_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="20" slack="1"/>
<pin id="1013" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln105_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="zext_ln81_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="20" slack="1"/>
<pin id="1023" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="114" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="128" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="193" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="193" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="193" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="212"><net_src comp="198" pin="8"/><net_sink comp="193" pin=0"/></net>

<net id="216"><net_src comp="136" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="229"><net_src comp="213" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="213" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="236"><net_src comp="84" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="233" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="233" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="251"><net_src comp="233" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="252"><net_src comp="238" pin="8"/><net_sink comp="233" pin=0"/></net>

<net id="256"><net_src comp="84" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="193" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="272"><net_src comp="253" pin="1"/><net_sink comp="257" pin=8"/></net>

<net id="276"><net_src comp="138" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="273" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="291"><net_src comp="273" pin="1"/><net_sink comp="277" pin=8"/></net>

<net id="295"><net_src comp="84" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="308"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="309"><net_src comp="233" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="310"><net_src comp="292" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="311"><net_src comp="292" pin="1"/><net_sink comp="296" pin=8"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="142" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="329"><net_src comp="312" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="330"><net_src comp="312" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="331"><net_src comp="312" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="332"><net_src comp="312" pin="1"/><net_sink comp="317" pin=8"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="152" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="4" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="372"><net_src comp="351" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="152" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="179" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="374" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="378" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="382" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="390" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="396" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="408" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="396" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="408" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="428" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="434" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="404" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="152" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="179" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="450" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="460" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="478" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="478" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="484" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="496" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="484" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="496" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="510" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="52" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="516" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="522" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="492" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="26" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="4" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="62" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="18" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="152" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="66" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="333" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="76" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="152" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="78" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="583"><net_src comp="569" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="16" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="82" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="18" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="84" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="86" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="88" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="569" pin="4"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="618"><net_src comp="30" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="4" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="50" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="12" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="4" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="28" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="4" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="333" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="152" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="644" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="10" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="28" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="4" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="6" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="8" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="20" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="50" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="22" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="683" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="717"><net_src comp="666" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="670" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="116" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="704" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="713" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="666" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="704" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="719" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="670" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="674" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="50" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="689" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="50" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="746" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="776"><net_src comp="725" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="733" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="116" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="763" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="704" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="763" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="772" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="725" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="763" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="778" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="733" pin="3"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="10" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="118" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="28" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="826"><net_src comp="120" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="666" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="810" pin="4"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="830"><net_src comp="122" pin="0"/><net_sink comp="819" pin=4"/></net>

<net id="838"><net_src comp="124" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="50" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="670" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="841"><net_src comp="126" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="842"><net_src comp="819" pin="5"/><net_sink comp="831" pin=4"/></net>

<net id="846"><net_src comp="831" pin="5"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="851"><net_src comp="179" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="20" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="864"><net_src comp="60" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="179" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="46" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="58" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="872"><net_src comp="858" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="22" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="130" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="670" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="102" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="874" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="132" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="134" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="50" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="882" pin="2"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="904"><net_src comp="219" pin="8"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="12" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="916"><net_src comp="124" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="670" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="919"><net_src comp="126" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="920"><net_src comp="666" pin="1"/><net_sink comp="909" pin=4"/></net>

<net id="924"><net_src comp="909" pin="5"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="930"><net_src comp="317" pin="10"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="8" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="277" pin="10"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="6" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="343" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="144" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="351" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="954"><net_src comp="172" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="959"><net_src comp="368" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="144" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="144" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="442" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="979"><net_src comp="530" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="987"><net_src comp="555" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="563" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="569" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1000"><net_src comp="185" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1008"><net_src comp="784" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="257" pin=6"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="1014"><net_src comp="790" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="1019"><net_src comp="798" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="317" pin=6"/></net>

<net id="1024"><net_src comp="901" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="277" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_evIn | {}
	Port: m_offset | {}
	Port: ps | {2 }
	Port: avg_pre_header_sum | {4 }
	Port: avg_pre_header_cnt | {4 }
	Port: mpd_id | {2 }
	Port: avg_pre_header_tag | {2 }
	Port: s_avgAPreHeader | {3 }
	Port: apv_id | {2 }
	Port: adc_word_cnt | {2 }
	Port: minmax_min | {3 }
	Port: minmax_max | {3 }
	Port: s_avgASamples | {3 4 }
 - Input state : 
	Port: frame_decoder : s_evIn | {1 2 }
	Port: frame_decoder : m_offset | {1 2 3 }
	Port: frame_decoder : ps | {1 }
	Port: frame_decoder : avg_pre_header_sum | {3 }
	Port: frame_decoder : avg_pre_header_cnt | {3 }
	Port: frame_decoder : mpd_id | {3 }
	Port: frame_decoder : avg_pre_header_tag | {3 }
	Port: frame_decoder : s_avgAPreHeader | {}
	Port: frame_decoder : apv_id | {1 }
	Port: frame_decoder : adc_word_cnt | {1 }
	Port: frame_decoder : minmax_min | {3 }
	Port: frame_decoder : minmax_max | {3 }
	Port: frame_decoder : s_avgASamples | {}
  - Chain level:
	State 1
		switch_ln33 : 1
		tmp : 1
		zext_ln87 : 2
		m_offset_addr : 3
		offset_data : 4
		icmp_ln111 : 1
		br_ln111 : 2
	State 2
		trunc_ln92_1 : 1
		sext_ln92 : 1
		sext_ln92_1 : 2
		sub_ln92 : 2
		tmp_3 : 3
		trunc_ln92_2 : 3
		tmp_4 : 3
		xor_ln92 : 4
		and_ln92 : 4
		xor_ln92_1 : 4
		select_ln92 : 4
		adc : 5
		tmp_7_i : 1
		sext_ln102 : 1
		sext_ln102_1 : 2
		sub_ln102 : 2
		tmp_5 : 3
		trunc_ln102 : 3
		tmp_6 : 3
		xor_ln102 : 4
		and_ln102 : 4
		xor_ln102_1 : 4
		select_ln102 : 4
		adc_1 : 5
		store_ln114 : 1
		br_ln51 : 1
		icmp_ln59 : 1
		br_ln59 : 2
		store_ln61 : 1
		tmp_1 : 1
		sext_ln75 : 2
		zext_ln75 : 3
		m_offset_addr_1 : 4
		offset_data_1 : 5
		icmp_ln39 : 1
		br_ln39 : 2
		store_ln41 : 1
	State 3
		icmp_ln95 : 1
		xor_ln95 : 2
		icmp_ln95_1 : 1
		xor_ln95_1 : 2
		and_ln95 : 2
		add_ln97 : 1
		add_ln98 : 1
		select_ln95 : 2
		select_ln95_1 : 2
		icmp_ln105 : 1
		xor_ln105 : 2
		icmp_ln105_1 : 1
		xor_ln105_1 : 2
		and_ln105 : 2
		add_ln107 : 3
		add_ln108 : 3
		or_ln105 : 2
		select_ln105 : 4
		select_ln105_1 : 4
		tmp_11_i : 1
		tmp_12_i : 2
		zext_ln67_cast : 3
		zext_ln67 : 4
		write_ln67 : 5
		trunc_ln76 : 1
		store_ln76 : 2
		tmp_15_i : 1
		store_ln77 : 2
		shl_ln : 1
		or_ln56 : 2
		zext_ln56_cast : 2
		zext_ln56 : 3
		write_ln56 : 4
		zext_ln81 : 1
		tmp_4_i : 1
		zext_ln119 : 2
		write_ln119 : 3
	State 4
		br_ln105 : 1
		store_ln72 : 1
		br_ln105 : 1
		store_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln111_fu_368   |    0    |    13   |
|          |    icmp_ln59_fu_563   |    0    |    12   |
|          |    icmp_ln39_fu_638   |    0    |    12   |
|   icmp   |    icmp_ln95_fu_678   |    0    |    20   |
|          |   icmp_ln95_1_fu_693  |    0    |    20   |
|          |   icmp_ln105_fu_741   |    0    |    20   |
|          |  icmp_ln105_1_fu_752  |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |   select_ln92_fu_434  |    0    |    13   |
|          |       adc_fu_442      |    0    |    13   |
|          |  select_ln102_fu_522  |    0    |    13   |
|  select  |      adc_1_fu_530     |    0    |    13   |
|          |   select_ln95_fu_725  |    0    |    20   |
|          |  select_ln95_1_fu_733 |    0    |    8    |
|          |  select_ln105_fu_790  |    0    |    20   |
|          | select_ln105_1_fu_798 |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |    add_ln114_fu_544   |    0    |    13   |
|          |    add_ln97_fu_713    |    0    |    27   |
|    add   |    add_ln98_fu_719    |    0    |    15   |
|          |    add_ln107_fu_772   |    0    |    27   |
|          |    add_ln108_fu_778   |    0    |    15   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln92_fu_390    |    0    |    20   |
|          |    sub_ln102_fu_478   |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |    xor_ln92_fu_416    |    0    |    2    |
|          |   xor_ln92_1_fu_428   |    0    |    2    |
|          |    xor_ln102_fu_504   |    0    |    2    |
|    xor   |   xor_ln102_1_fu_516  |    0    |    2    |
|          |    xor_ln95_fu_683    |    0    |    2    |
|          |   xor_ln95_1_fu_698   |    0    |    2    |
|          |    xor_ln105_fu_746   |    0    |    2    |
|          |   xor_ln105_1_fu_757  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln92_fu_422    |    0    |    2    |
|    and   |    and_ln102_fu_510   |    0    |    2    |
|          |    and_ln95_fu_704    |    0    |    2    |
|          |    and_ln105_fu_763   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln105_fu_784    |    0    |    2    |
|          |     or_ln56_fu_882    |    0    |    0    |
|----------|-----------------------|---------|---------|
| nbreadreq|  grp_nbreadreq_fu_144 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_152    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_158   |    0    |    0    |
|          |    grp_write_fu_165   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_333      |    0    |    0    |
|          |    tmp_i_33_fu_450    |    0    |    0    |
|partselect|     tmp_7_i_fu_460    |    0    |    0    |
|          |    tmp_10_i_fu_569    |    0    |    0    |
|          |     tmp_8_i_fu_644    |    0    |    0    |
|          |    tmp_15_i_fu_858    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_355      |    0    |    0    |
|          |      tmp_1_fu_597     |    0    |    0    |
|          |    tmp_11_i_fu_810    |    0    |    0    |
|bitconcatenate| zext_ln67_cast_fu_831 |    0    |    0    |
|          |     shl_ln_fu_874     |    0    |    0    |
|          | zext_ln56_cast_fu_888 |    0    |    0    |
|          |     tmp_4_i_fu_909    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln87_fu_363   |    0    |    0    |
|          |    zext_ln75_fu_609   |    0    |    0    |
|   zext   |    zext_ln67_fu_843   |    0    |    0    |
|          |    zext_ln56_fu_896   |    0    |    0    |
|          |    zext_ln81_fu_901   |    0    |    0    |
|          |   zext_ln119_fu_921   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln92_fu_374   |    0    |    0    |
|          |  trunc_ln92_1_fu_378  |    0    |    0    |
|   trunc  |  trunc_ln92_2_fu_404  |    0    |    0    |
|          |   trunc_ln102_fu_492  |    0    |    0    |
|          |   trunc_ln76_fu_848   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln92_fu_382   |    0    |    0    |
|          |   sext_ln92_1_fu_386  |    0    |    0    |
|          |   sext_ln102_fu_470   |    0    |    0    |
|   sext   |  sext_ln102_1_fu_474  |    0    |    0    |
|          |    sext_ln75_fu_605   |    0    |    0    |
|          |    sext_ln97_fu_710   |    0    |    0    |
|          |   sext_ln107_fu_769   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_3_fu_396     |    0    |    0    |
|          |      tmp_4_fu_408     |    0    |    0    |
| bitselect|      tmp_5_fu_484     |    0    |    0    |
|          |      tmp_6_fu_496     |    0    |    0    |
|          |     val_end_fu_555    |    0    |    0    |
|----------|-----------------------|---------|---------|
|  partset |    tmp_12_i_fu_819    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   388   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           adc_1_reg_976           |   13   |
|            adc_reg_968            |   13   |
|     adc_word_cnt_load_reg_946     |    6   |
|avg_pre_header_cnt_flag_2_i_reg_233|    1   |
|avg_pre_header_cnt_flag_6_i_reg_292|    1   |
| avg_pre_header_cnt_new_6_i_reg_312|    8   |
|avg_pre_header_sum_flag_2_i_reg_193|    1   |
|avg_pre_header_sum_flag_6_i_reg_253|    1   |
| avg_pre_header_sum_new_2_i_reg_213|    2   |
| avg_pre_header_sum_new_6_i_reg_273|   20   |
|         icmp_ln111_reg_956        |    1   |
|         icmp_ln59_reg_988         |    1   |
|      m_offset_addr_1_reg_997      |   10   |
|       m_offset_addr_reg_951       |   10   |
|         or_ln105_reg_1005         |    1   |
|          ps_load_reg_938          |    2   |
|      select_ln105_1_reg_1016      |    8   |
|       select_ln105_reg_1011       |   20   |
|          tmp_10_i_reg_992         |    4   |
|          tmp_1_i_reg_960          |    1   |
|          tmp_2_i_reg_942          |    1   |
|           tmp_i_reg_964           |    1   |
|          val_end_reg_984          |    1   |
|         zext_ln81_reg_1021        |   20   |
+-----------------------------------+--------+
|               Total               |   147  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
|           grp_write_fu_158          |  p2  |   2  |  13  |   26   ||    9    |
|           grp_write_fu_165          |  p2  |   3  |  41  |   123  ||    14   |
|          grp_access_fu_179          |  p0  |   4  |  10  |   40   ||    20   |
| avg_pre_header_sum_flag_2_i_reg_193 |  p0  |   3  |   1  |    3   ||    9    |
|  avg_pre_header_sum_new_2_i_reg_213 |  p0  |   3  |   2  |    6   |
| avg_pre_header_cnt_flag_2_i_reg_233 |  p0  |   3  |   1  |    3   ||    9    |
|  avg_pre_header_cnt_new_6_i_reg_312 |  p0  |   2  |   8  |   16   |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   217  || 4.77057 ||    61   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   388  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   61   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   147  |   449  |
+-----------+--------+--------+--------+
