Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 13 10:52:30 2019
| Host         : Natetop-Arch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file FPProcessor_control_sets_placed.rpt
| Design       : FPProcessor
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |             152 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+------------------------------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+------------------------------------------+------------------+----------------+
| ~counter_reg__0[3] |                                | addsub/FSM_sequential_state[1]_i_1_n_0   |                1 |              2 |
|  clk_IBUF_BUFG     | transceiver/rx_bitcount        | transceiver/rx_bitcount[3]_i_1_n_0       |                2 |              4 |
|  clk_IBUF_BUFG     | transceiver/E[0]               | rst_IBUF                                 |                1 |              4 |
|  counter_reg__0[3] |                                |                                          |                3 |              5 |
|  clk_IBUF_BUFG     | transceiver/rx_data[7]_i_1_n_0 |                                          |                1 |              8 |
|  clk_IBUF_BUFG     | transceiver/rx_reg[7]_i_1_n_0  |                                          |                2 |              8 |
|  clk_IBUF_BUFG     |                                | transceiver/enable16_counter[15]_i_1_n_0 |                4 |             12 |
|  clk_IBUF_BUFG     |                                |                                          |                9 |             17 |
|  clk_IBUF_BUFG     | transceiver/data_cnt_reg[2][0] |                                          |               11 |             64 |
|  clk_IBUF_BUFG     | transceiver/rx_done_reg_0[0]   |                                          |               13 |             72 |
+--------------------+--------------------------------+------------------------------------------+------------------+----------------+


