
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 07:30:10 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project localsearch 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top localsearch 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41859
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.95 seconds. CPU system time: 1.17 seconds. Elapsed time: 18.22 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'swap(int&, int&)' into 'flip_route_section(unsigned int*, unsigned int*, int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:44:9)
INFO: [HLS 214-131] Inlining function 'swap(unsigned int&, unsigned int&)' into 'flip_route_section(unsigned int*, unsigned int*, int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'swap(int&, int&)' into 'flip_route_section(unsigned int*, unsigned int*, int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:67:9)
INFO: [HLS 214-131] Inlining function 'swap(unsigned int&, unsigned int&)' into 'flip_route_section(unsigned int*, unsigned int*, int, int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:57:13)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:158:34)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:159:34)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:167:31)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:183:29)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:185:29)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:199:31)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:215:29)
INFO: [HLS 214-131] Inlining function 'get_distance(unsigned int, unsigned int, int (*) [2])' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:217:29)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.120.127.133.141.147.155.161.169.175.183)' into 'fp_struct<double>::to_double() const (.189.196.204.212.220.228.236.244.252.260)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.189.196.204.212.220.228.236.244.252.260)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.120.127.133.141.147.155.161.169.175.183)' into 'fp_struct<double>::to_int() const' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:511:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmin<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmin<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmin<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmin<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmin' into '__gnu_cxx::__promote_2<unsigned int, unsigned int, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type>::__type std::fmin<unsigned int, unsigned int>(unsigned int, unsigned int)' (/tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:1450:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into '__gnu_cxx::__promote_2<unsigned int, unsigned int, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type>::__type std::fmax<unsigned int, unsigned int>(unsigned int, unsigned int)' (/tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:1430:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<int>::__value, double>::__type std::sqrt<int>(int)' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:87:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<unsigned int, unsigned int, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type>::__type std::fmin<unsigned int, unsigned int>(unsigned int, unsigned int)' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:87:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<unsigned int, unsigned int, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type, __gnu_cxx::__promote<unsigned int, std::__is_integer<unsigned int>::__value>::__type>::__type std::fmax<unsigned int, unsigned int>(unsigned int, unsigned int)' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:87:0)
INFO: [HLS 214-178] Inlining function 'flip_route_section(unsigned int*, unsigned int*, int, int)' into 'localsearch(int (*) [2], unsigned int (*) [20], unsigned int*, unsigned int*, unsigned int, unsigned int)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:87:0)
INFO: [HLS 214-115] Multiple burst reads of length 2392 and bit width 32 in loop 'VITIS_LOOP_121_3'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:121:23) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:121:23)
INFO: [HLS 214-115] Multiple burst reads of length 500 and bit width 32 in loop 'VITIS_LOOP_125_4'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:125:23) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:125:23)
INFO: [HLS 214-115] Multiple burst writes of length 2392 and bit width 32 in loop 'VITIS_LOOP_254_11'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:254:24) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:254:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.97 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.74 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.434 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:109) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:121) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:125) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:134) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:57) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:61) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:73) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:238) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:161) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:161) in function 'localsearch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_254_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:254) in function 'localsearch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:109) in function 'localsearch' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:112) in function 'localsearch' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'coords' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:100) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'endpoints' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:231) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'endpoints' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:179:34) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:187:21) in function 'localsearch'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:211:34) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:219:21) in function 'localsearch'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:153:22) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:165:27) in function 'localsearch'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:19:18) to (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmin.h:42:3) in function 'generic_fmin<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:19:18) to (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<double>' into 'localsearch' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/fmindouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'localsearch' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.572 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:238:22) in function 'localsearch' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_146_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:144:12) in function 'localsearch' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'coords[0]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:110:26)
INFO: [HLS 200-472] Inferring partial write operation for 'coords[1]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:111:26)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114:33)
INFO: [HLS 200-472] Inferring partial write operation for 'route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:123:18)
INFO: [HLS 200-472] Inferring partial write operation for 'checklist' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pos_in_route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:35:7)
INFO: [HLS 200-472] Inferring partial write operation for 'route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:36:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pos_in_route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'pos_in_route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:74:36)
INFO: [HLS 200-472] Inferring partial write operation for 'pos_in_route' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:75:36)
INFO: [HLS 200-472] Inferring partial write operation for 'checklist' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:248:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'localsearch' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_1_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:110) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:110) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_2_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_3_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_4_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_19_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_109_1' (loop 'VITIS_LOOP_109_1'): Unable to schedule bus request operation ('mem_load_21_req', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) on port 'mem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:114) due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 31, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_121_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_125_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_134_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function '__hls_fptosi_double_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_165_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 19 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 27 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 31 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 33 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln168', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:168)) in the first pipeline iteration (II = 34 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 35, Depth = 84, loop 'VITIS_LOOP_165_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_197_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 19 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 27 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 31 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 33 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:200)) in the first pipeline iteration (II = 34 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 35, Depth = 79, loop 'VITIS_LOOP_197_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_56_1' (loop 'VITIS_LOOP_56_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('route_addr_2_write_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:36) of variable 'temp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:34 on array 'route' and 'load' operation ('route_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:35) on array 'route'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_56_1' (loop 'VITIS_LOOP_56_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('route_addr_2_write_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:36) of variable 'temp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:34 on array 'route' and 'load' operation ('route_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:35) on array 'route'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_3'.
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pos_in_route_addr_1_write_ln75', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:75) of variable 'r_1_cast', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:77 on array 'pos_in_route' and 'store' operation ('pos_in_route_addr_write_ln74', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:74) of variable 'l_1_cast', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76 on array 'pos_in_route'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('route_addr_1_write_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:36) of variable 'temp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:34 on array 'route' and 'load' operation ('route_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:35) on array 'route'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('l_write_ln72', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:72) of variable 'l', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76 on local variable 'l' and 'load' operation ('l_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76) on local variable 'l'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('l_write_ln72', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:72) of variable 'l', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76 on local variable 'l' and 'load' operation ('l_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76) on local variable 'l'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('l_write_ln72', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:72) of variable 'l', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76 on local variable 'l' and 'load' operation ('l_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76) on local variable 'l'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'localsearch_Pipeline_VITIS_LOOP_72_3' (loop 'VITIS_LOOP_72_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('l_write_ln72', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:72) of variable 'l', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76 on local variable 'l' and 'load' operation ('l_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/localsearch/localsearch_slow.cpp:76) on local variable 'l'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_72_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_239_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_239_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch_Pipeline_VITIS_LOOP_254_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_254_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'localsearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_121_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_121_3' pipeline 'VITIS_LOOP_121_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_121_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_121_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_125_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_125_4' pipeline 'VITIS_LOOP_125_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_125_4/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_125_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_134_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_134_5' pipeline 'VITIS_LOOP_134_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_134_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_165_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_165_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_197_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_197_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_72_3' pipeline 'VITIS_LOOP_72_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'srem_13ns_13ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_72_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_239_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_239_10' pipeline 'VITIS_LOOP_239_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_239_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch_Pipeline_VITIS_LOOP_254_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'localsearch_Pipeline_VITIS_LOOP_254_11' pipeline 'VITIS_LOOP_254_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'localsearch_Pipeline_VITIS_LOOP_254_11/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch_Pipeline_VITIS_LOOP_254_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'localsearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/coords_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/neighbors_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/route_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/checklist_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/first_in' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'localsearch/CHECKLIST_SIZE_IN' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'localsearch' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'coords_in', 'neighbors_in', 'route_in', 'checklist_in', 'first_in' and 'CHECKLIST_SIZE_IN' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_13ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'localsearch'.
INFO: [RTMG 210-278] Implementing memory 'localsearch_coords_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'localsearch_route_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'localsearch_checklist_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'localsearch_neighbors_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.791 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for localsearch.
INFO: [VLOG 209-307] Generating Verilog RTL for localsearch.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.98 seconds. CPU system time: 2.46 seconds. Elapsed time: 37.77 seconds; current allocated memory: 609.676 MB.
INFO: [HLS 200-112] Total CPU user time: 36.5 seconds. Total CPU system time: 3.03 seconds. Total elapsed time: 50.84 seconds; peak allocated memory: 1.792 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 07:31:00 2025...
