
web_server_central.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008420  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08008560  08008560  00018560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a24  08008a24  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008a24  08008a24  00018a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a2c  08008a2c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a2c  08008a2c  00018a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a30  08008a30  00018a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008a34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  200001e0  08008c14  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  08008c14  000203f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1b4  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ac  00000000  00000000  0002f3bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  00031d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e70  00000000  00000000  00032d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001957c  00000000  00000000  00033b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001433e  00000000  00000000  0004d0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fdfd  00000000  00000000  0006142a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1227  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005220  00000000  00000000  000f1278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08008548 	.word	0x08008548

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08008548 	.word	0x08008548

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b976 	b.w	8000e5c <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9e08      	ldr	r6, [sp, #32]
 8000b8e:	460d      	mov	r5, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14d      	bne.n	8000c34 <__udivmoddi4+0xac>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4694      	mov	ip, r2
 8000b9c:	d968      	bls.n	8000c70 <__udivmoddi4+0xe8>
 8000b9e:	fab2 f282 	clz	r2, r2
 8000ba2:	b152      	cbz	r2, 8000bba <__udivmoddi4+0x32>
 8000ba4:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba8:	f1c2 0120 	rsb	r1, r2, #32
 8000bac:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb4:	ea41 0803 	orr.w	r8, r1, r3
 8000bb8:	4094      	lsls	r4, r2
 8000bba:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000bbe:	fbb8 f7f1 	udiv	r7, r8, r1
 8000bc2:	fa1f fe8c 	uxth.w	lr, ip
 8000bc6:	fb01 8817 	mls	r8, r1, r7, r8
 8000bca:	fb07 f00e 	mul.w	r0, r7, lr
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bd4:	4298      	cmp	r0, r3
 8000bd6:	d90a      	bls.n	8000bee <__udivmoddi4+0x66>
 8000bd8:	eb1c 0303 	adds.w	r3, ip, r3
 8000bdc:	f107 35ff 	add.w	r5, r7, #4294967295
 8000be0:	f080 811e 	bcs.w	8000e20 <__udivmoddi4+0x298>
 8000be4:	4298      	cmp	r0, r3
 8000be6:	f240 811b 	bls.w	8000e20 <__udivmoddi4+0x298>
 8000bea:	3f02      	subs	r7, #2
 8000bec:	4463      	add	r3, ip
 8000bee:	1a1b      	subs	r3, r3, r0
 8000bf0:	fbb3 f0f1 	udiv	r0, r3, r1
 8000bf4:	fb01 3310 	mls	r3, r1, r0, r3
 8000bf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bfc:	b2a4      	uxth	r4, r4
 8000bfe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c02:	45a6      	cmp	lr, r4
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x94>
 8000c06:	eb1c 0404 	adds.w	r4, ip, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	f080 8109 	bcs.w	8000e24 <__udivmoddi4+0x29c>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f240 8106 	bls.w	8000e24 <__udivmoddi4+0x29c>
 8000c18:	4464      	add	r4, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c26:	b11e      	cbz	r6, 8000c30 <__udivmoddi4+0xa8>
 8000c28:	2300      	movs	r3, #0
 8000c2a:	40d4      	lsrs	r4, r2
 8000c2c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c34:	428b      	cmp	r3, r1
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0xc2>
 8000c38:	2e00      	cmp	r6, #0
 8000c3a:	f000 80ee 	beq.w	8000e1a <__udivmoddi4+0x292>
 8000c3e:	2100      	movs	r1, #0
 8000c40:	e9c6 0500 	strd	r0, r5, [r6]
 8000c44:	4608      	mov	r0, r1
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f183 	clz	r1, r3
 8000c4e:	2900      	cmp	r1, #0
 8000c50:	d14a      	bne.n	8000ce8 <__udivmoddi4+0x160>
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd4>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80fc 	bhi.w	8000e54 <__udivmoddi4+0x2cc>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb65 0303 	sbc.w	r3, r5, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	4698      	mov	r8, r3
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	d0e2      	beq.n	8000c30 <__udivmoddi4+0xa8>
 8000c6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c6e:	e7df      	b.n	8000c30 <__udivmoddi4+0xa8>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xec>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 8091 	bne.w	8000da0 <__udivmoddi4+0x218>
 8000c7e:	eba1 000c 	sub.w	r0, r1, ip
 8000c82:	2101      	movs	r1, #1
 8000c84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c88:	fa1f fe8c 	uxth.w	lr, ip
 8000c8c:	fbb0 f3f7 	udiv	r3, r0, r7
 8000c90:	fb07 0013 	mls	r0, r7, r3, r0
 8000c94:	0c25      	lsrs	r5, r4, #16
 8000c96:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000c9a:	fb0e f003 	mul.w	r0, lr, r3
 8000c9e:	42a8      	cmp	r0, r5
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	eb1c 0505 	adds.w	r5, ip, r5
 8000ca6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x12a>
 8000cac:	42a8      	cmp	r0, r5
 8000cae:	f200 80ce 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000cb2:	4643      	mov	r3, r8
 8000cb4:	1a2d      	subs	r5, r5, r0
 8000cb6:	fbb5 f0f7 	udiv	r0, r5, r7
 8000cba:	fb07 5510 	mls	r5, r7, r0, r5
 8000cbe:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc2:	b2a4      	uxth	r4, r4
 8000cc4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x156>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x154>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f200 80b6 	bhi.w	8000e48 <__udivmoddi4+0x2c0>
 8000cdc:	4628      	mov	r0, r5
 8000cde:	eba4 040e 	sub.w	r4, r4, lr
 8000ce2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ce6:	e79e      	b.n	8000c26 <__udivmoddi4+0x9e>
 8000ce8:	f1c1 0720 	rsb	r7, r1, #32
 8000cec:	408b      	lsls	r3, r1
 8000cee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf6:	fa25 fa07 	lsr.w	sl, r5, r7
 8000cfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfe:	fbba f8f9 	udiv	r8, sl, r9
 8000d02:	fa20 f307 	lsr.w	r3, r0, r7
 8000d06:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d0a:	408d      	lsls	r5, r1
 8000d0c:	fa1f fe8c 	uxth.w	lr, ip
 8000d10:	431d      	orrs	r5, r3
 8000d12:	fa00 f301 	lsl.w	r3, r0, r1
 8000d16:	fb08 f00e 	mul.w	r0, r8, lr
 8000d1a:	0c2c      	lsrs	r4, r5, #16
 8000d1c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d20:	42a0      	cmp	r0, r4
 8000d22:	fa02 f201 	lsl.w	r2, r2, r1
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x1b8>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d30:	f080 8088 	bcs.w	8000e44 <__udivmoddi4+0x2bc>
 8000d34:	42a0      	cmp	r0, r4
 8000d36:	f240 8085 	bls.w	8000e44 <__udivmoddi4+0x2bc>
 8000d3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3e:	4464      	add	r4, ip
 8000d40:	1a24      	subs	r4, r4, r0
 8000d42:	fbb4 f0f9 	udiv	r0, r4, r9
 8000d46:	fb09 4410 	mls	r4, r9, r0, r4
 8000d4a:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d54:	45a6      	cmp	lr, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1e2>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d60:	d26c      	bcs.n	8000e3c <__udivmoddi4+0x2b4>
 8000d62:	45a6      	cmp	lr, r4
 8000d64:	d96a      	bls.n	8000e3c <__udivmoddi4+0x2b4>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4464      	add	r4, ip
 8000d6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6e:	fba0 9502 	umull	r9, r5, r0, r2
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	42ac      	cmp	r4, r5
 8000d78:	46c8      	mov	r8, r9
 8000d7a:	46ae      	mov	lr, r5
 8000d7c:	d356      	bcc.n	8000e2c <__udivmoddi4+0x2a4>
 8000d7e:	d053      	beq.n	8000e28 <__udivmoddi4+0x2a0>
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d069      	beq.n	8000e58 <__udivmoddi4+0x2d0>
 8000d84:	ebb3 0208 	subs.w	r2, r3, r8
 8000d88:	eb64 040e 	sbc.w	r4, r4, lr
 8000d8c:	fa22 f301 	lsr.w	r3, r2, r1
 8000d90:	fa04 f707 	lsl.w	r7, r4, r7
 8000d94:	431f      	orrs	r7, r3
 8000d96:	40cc      	lsrs	r4, r1
 8000d98:	e9c6 7400 	strd	r7, r4, [r6]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	e747      	b.n	8000c30 <__udivmoddi4+0xa8>
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	f1c2 0120 	rsb	r1, r2, #32
 8000da8:	fa25 f301 	lsr.w	r3, r5, r1
 8000dac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db0:	fa20 f101 	lsr.w	r1, r0, r1
 8000db4:	4095      	lsls	r5, r2
 8000db6:	430d      	orrs	r5, r1
 8000db8:	fbb3 f1f7 	udiv	r1, r3, r7
 8000dbc:	fb07 3311 	mls	r3, r7, r1, r3
 8000dc0:	fa1f fe8c 	uxth.w	lr, ip
 8000dc4:	0c28      	lsrs	r0, r5, #16
 8000dc6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dca:	fb01 f30e 	mul.w	r3, r1, lr
 8000dce:	4283      	cmp	r3, r0
 8000dd0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x260>
 8000dd6:	eb1c 0000 	adds.w	r0, ip, r0
 8000dda:	f101 38ff 	add.w	r8, r1, #4294967295
 8000dde:	d22f      	bcs.n	8000e40 <__udivmoddi4+0x2b8>
 8000de0:	4283      	cmp	r3, r0
 8000de2:	d92d      	bls.n	8000e40 <__udivmoddi4+0x2b8>
 8000de4:	3902      	subs	r1, #2
 8000de6:	4460      	add	r0, ip
 8000de8:	1ac0      	subs	r0, r0, r3
 8000dea:	fbb0 f3f7 	udiv	r3, r0, r7
 8000dee:	fb07 0013 	mls	r0, r7, r3, r0
 8000df2:	b2ad      	uxth	r5, r5
 8000df4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000df8:	fb03 f00e 	mul.w	r0, r3, lr
 8000dfc:	42a8      	cmp	r0, r5
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x28a>
 8000e00:	eb1c 0505 	adds.w	r5, ip, r5
 8000e04:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e08:	d216      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0a:	42a8      	cmp	r0, r5
 8000e0c:	d914      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4465      	add	r5, ip
 8000e12:	1a28      	subs	r0, r5, r0
 8000e14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e18:	e738      	b.n	8000c8c <__udivmoddi4+0x104>
 8000e1a:	4631      	mov	r1, r6
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	e707      	b.n	8000c30 <__udivmoddi4+0xa8>
 8000e20:	462f      	mov	r7, r5
 8000e22:	e6e4      	b.n	8000bee <__udivmoddi4+0x66>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6f9      	b.n	8000c1c <__udivmoddi4+0x94>
 8000e28:	454b      	cmp	r3, r9
 8000e2a:	d2a9      	bcs.n	8000d80 <__udivmoddi4+0x1f8>
 8000e2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e30:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e34:	3801      	subs	r0, #1
 8000e36:	e7a3      	b.n	8000d80 <__udivmoddi4+0x1f8>
 8000e38:	4643      	mov	r3, r8
 8000e3a:	e7ea      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e794      	b.n	8000d6a <__udivmoddi4+0x1e2>
 8000e40:	4641      	mov	r1, r8
 8000e42:	e7d1      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e44:	46d0      	mov	r8, sl
 8000e46:	e77b      	b.n	8000d40 <__udivmoddi4+0x1b8>
 8000e48:	4464      	add	r4, ip
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	e747      	b.n	8000cde <__udivmoddi4+0x156>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4465      	add	r5, ip
 8000e52:	e72f      	b.n	8000cb4 <__udivmoddi4+0x12c>
 8000e54:	4608      	mov	r0, r1
 8000e56:	e706      	b.n	8000c66 <__udivmoddi4+0xde>
 8000e58:	4631      	mov	r1, r6
 8000e5a:	e6e9      	b.n	8000c30 <__udivmoddi4+0xa8>

08000e5c <__aeabi_idiv0>:
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <DHT22_Init>:

#include "DHT22.h"


void DHT22_Init (struct DHT22 *sensor_DHT22, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	80fb      	strh	r3, [r7, #6]
	 sensor_DHT22->GPIOx = GPIOx;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	601a      	str	r2, [r3, #0]
	 sensor_DHT22->GPIO_Pin = GPIO_Pin;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	88fa      	ldrh	r2, [r7, #6]
 8000e78:	809a      	strh	r2, [r3, #4]
	 sensor_DHT22->temperature = 0.;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f04f 0200 	mov.w	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
	 sensor_DHT22->humidity = 0.;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f04f 0200 	mov.w	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr

08000e94 <DHT22_Set_Output>:

void DHT22_Set_Output(struct DHT22 *sensor_DHT22)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b088      	sub	sp, #32
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
 8000eaa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = sensor_DHT22->GPIO_Pin;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	889b      	ldrh	r3, [r3, #4]
 8000eb0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(sensor_DHT22->GPIOx, &GPIO_InitStruct);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f107 020c 	add.w	r2, r7, #12
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 fd5d 	bl	8002988 <HAL_GPIO_Init>

}
 8000ece:	bf00      	nop
 8000ed0:	3720      	adds	r7, #32
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <DHT22_Set_Input>:

void DHT22_Set_Input (struct DHT22 *sensor_DHT22)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b088      	sub	sp, #32
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = sensor_DHT22->GPIO_Pin;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	889b      	ldrh	r3, [r3, #4]
 8000ef2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(sensor_DHT22->GPIOx, &GPIO_InitStruct);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f107 020c 	add.w	r2, r7, #12
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f001 fd3e 	bl	8002988 <HAL_GPIO_Init>
}
 8000f0c:	bf00      	nop
 8000f0e:	3720      	adds	r7, #32
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <DHT22_Start>:

/*Set pinmode to output and send > 1ms low signal,  20-40 us high signal and set input*/
uint8_t DHT22_Start (struct DHT22 *sensor_DHT22)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	DHT22_Set_Output(sensor_DHT22);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ffb9 	bl	8000e94 <DHT22_Set_Output>
	HAL_Delay(10);
 8000f22:	200a      	movs	r0, #10
 8000f24:	f001 f9d0 	bl	80022c8 <HAL_Delay>
    HAL_GPIO_WritePin (sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin, GPIO_PIN_RESET);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6818      	ldr	r0, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	889b      	ldrh	r3, [r3, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	f001 fecf 	bl	8002cd6 <HAL_GPIO_WritePin>
	delay_us(1200);
 8000f38:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000f3c:	f001 f81a 	bl	8001f74 <delay_us>
	HAL_GPIO_WritePin (sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin, GPIO_PIN_SET);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6818      	ldr	r0, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	889b      	ldrh	r3, [r3, #4]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f001 fec3 	bl	8002cd6 <HAL_GPIO_WritePin>
	delay_us(30);
 8000f50:	201e      	movs	r0, #30
 8000f52:	f001 f80f 	bl	8001f74 <delay_us>
	DHT22_Set_Input(sensor_DHT22);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff ffbd 	bl	8000ed6 <DHT22_Set_Input>

	return 0;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <DHT22_Check_Response>:

/*Wait sensor response, 80 us low signal and 80 us high signal*/
uint8_t DHT22_Check_Response (struct DHT22 *sensor_DHT22)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
	uint8_t wd_timer = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]
	while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000f72:	e005      	b.n	8000f80 <DHT22_Check_Response+0x1a>
	{
		delay_us(1);
 8000f74:	2001      	movs	r0, #1
 8000f76:	f000 fffd 	bl	8001f74 <delay_us>
		wd_timer++;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	73fb      	strb	r3, [r7, #15]
	while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	889b      	ldrh	r3, [r3, #4]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	f001 fe8c 	bl	8002ca8 <HAL_GPIO_ReadPin>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d102      	bne.n	8000f9c <DHT22_Check_Response+0x36>
 8000f96:	7bfb      	ldrb	r3, [r7, #15]
 8000f98:	2b54      	cmp	r3, #84	; 0x54
 8000f9a:	d9eb      	bls.n	8000f74 <DHT22_Check_Response+0xe>
	}

	if(wd_timer == 85)
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	2b55      	cmp	r3, #85	; 0x55
 8000fa0:	d101      	bne.n	8000fa6 <DHT22_Check_Response+0x40>
	{
		return 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e01c      	b.n	8000fe0 <DHT22_Check_Response+0x7a>
	}
	else
	{

		wd_timer = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000faa:	e005      	b.n	8000fb8 <DHT22_Check_Response+0x52>
		{
			delay_us(1);
 8000fac:	2001      	movs	r0, #1
 8000fae:	f000 ffe1 	bl	8001f74 <delay_us>
			wd_timer++;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	73fb      	strb	r3, [r7, #15]
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	889b      	ldrh	r3, [r3, #4]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	f001 fe70 	bl	8002ca8 <HAL_GPIO_ReadPin>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <DHT22_Check_Response+0x6e>
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	2b54      	cmp	r3, #84	; 0x54
 8000fd2:	d9eb      	bls.n	8000fac <DHT22_Check_Response+0x46>
		}

		if(wd_timer == 85)
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	2b55      	cmp	r3, #85	; 0x55
 8000fd8:	d101      	bne.n	8000fde <DHT22_Check_Response+0x78>
		{
			return 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e000      	b.n	8000fe0 <DHT22_Check_Response+0x7a>
		}
		else
		{
			return 0;
 8000fde:	2300      	movs	r3, #0
		}
	}

}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <DHT22_Read_raw>:

uint8_t DHT22_Read_raw (struct DHT22 *sensor_DHT22, uint8_t * data)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
	uint8_t wd_timer = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73bb      	strb	r3, [r7, #14]

	for (i=0;i<8;i++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e05f      	b.n	80010c0 <DHT22_Read_raw+0xd8>
	{
		wd_timer = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	73bb      	strb	r3, [r7, #14]

		//Start bit of 50us
		while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 50))
 8001004:	e005      	b.n	8001012 <DHT22_Read_raw+0x2a>
		{
			delay_us(1);
 8001006:	2001      	movs	r0, #1
 8001008:	f000 ffb4 	bl	8001f74 <delay_us>
			wd_timer++;
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	3301      	adds	r3, #1
 8001010:	73bb      	strb	r3, [r7, #14]
		while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 50))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	889b      	ldrh	r3, [r3, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	4610      	mov	r0, r2
 800101e:	f001 fe43 	bl	8002ca8 <HAL_GPIO_ReadPin>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <DHT22_Read_raw+0x46>
 8001028:	7bbb      	ldrb	r3, [r7, #14]
 800102a:	2b31      	cmp	r3, #49	; 0x31
 800102c:	d9eb      	bls.n	8001006 <DHT22_Read_raw+0x1e>
		}

		wd_timer = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	73bb      	strb	r3, [r7, #14]

		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 90))
 8001032:	e005      	b.n	8001040 <DHT22_Read_raw+0x58>
		{
			wd_timer += 10;
 8001034:	7bbb      	ldrb	r3, [r7, #14]
 8001036:	330a      	adds	r3, #10
 8001038:	73bb      	strb	r3, [r7, #14]
			delay_us(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f000 ff9a 	bl	8001f74 <delay_us>
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 90))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	889b      	ldrh	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	4610      	mov	r0, r2
 800104c:	f001 fe2c 	bl	8002ca8 <HAL_GPIO_ReadPin>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d002      	beq.n	800105c <DHT22_Read_raw+0x74>
 8001056:	7bbb      	ldrb	r3, [r7, #14]
 8001058:	2b59      	cmp	r3, #89	; 0x59
 800105a:	d9eb      	bls.n	8001034 <DHT22_Read_raw+0x4c>
		}


		if((wd_timer >= 20)&&(wd_timer <= 30 ))
 800105c:	7bbb      	ldrb	r3, [r7, #14]
 800105e:	2b13      	cmp	r3, #19
 8001060:	d913      	bls.n	800108a <DHT22_Read_raw+0xa2>
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	2b1e      	cmp	r3, #30
 8001066:	d810      	bhi.n	800108a <DHT22_Read_raw+0xa2>
		{
			*data &= ~1<<(7-i);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	b25a      	sxtb	r2, r3
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	f1c3 0307 	rsb	r3, r3, #7
 8001074:	f06f 0101 	mvn.w	r1, #1
 8001078:	fa01 f303 	lsl.w	r3, r1, r3
 800107c:	b25b      	sxtb	r3, r3
 800107e:	4013      	ands	r3, r2
 8001080:	b25b      	sxtb	r3, r3
 8001082:	b2da      	uxtb	r2, r3
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	701a      	strb	r2, [r3, #0]
 8001088:	e017      	b.n	80010ba <DHT22_Read_raw+0xd2>
		}
		else if((wd_timer >= 60)&&(wd_timer <= 80 ))
 800108a:	7bbb      	ldrb	r3, [r7, #14]
 800108c:	2b3b      	cmp	r3, #59	; 0x3b
 800108e:	d912      	bls.n	80010b6 <DHT22_Read_raw+0xce>
 8001090:	7bbb      	ldrb	r3, [r7, #14]
 8001092:	2b50      	cmp	r3, #80	; 0x50
 8001094:	d80f      	bhi.n	80010b6 <DHT22_Read_raw+0xce>
		{
			*data |= 1<<(7-i);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	b25a      	sxtb	r2, r3
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	f1c3 0307 	rsb	r3, r3, #7
 80010a2:	2101      	movs	r1, #1
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	4313      	orrs	r3, r2
 80010ac:	b25b      	sxtb	r3, r3
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	e001      	b.n	80010ba <DHT22_Read_raw+0xd2>
		}
		else
		{
			return 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e006      	b.n	80010c8 <DHT22_Read_raw+0xe0>
	for (i=0;i<8;i++)
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	3301      	adds	r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	2b07      	cmp	r3, #7
 80010c4:	d99c      	bls.n	8001000 <DHT22_Read_raw+0x18>
		}
	}

	return 0;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <DHT22_Read_Temp_Hum>:

uint8_t DHT22_Read_Temp_Hum (struct DHT22 *sensor_DHT22)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	uint8_t Rh_byte1 = 0, Rh_byte2 = 0, Temp_byte1 = 0, Temp_byte2 = 0 , SUM = 0, SUM_temp = 0, read_error = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	747b      	strb	r3, [r7, #17]
 80010dc:	2300      	movs	r3, #0
 80010de:	743b      	strb	r3, [r7, #16]
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	2300      	movs	r3, #0
 80010e6:	73bb      	strb	r3, [r7, #14]
 80010e8:	2300      	movs	r3, #0
 80010ea:	737b      	strb	r3, [r7, #13]
 80010ec:	2300      	movs	r3, #0
 80010ee:	75fb      	strb	r3, [r7, #23]
 80010f0:	2300      	movs	r3, #0
 80010f2:	75bb      	strb	r3, [r7, #22]
	uint16_t RH = 0, TEMP = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	82bb      	strh	r3, [r7, #20]
 80010f8:	2300      	movs	r3, #0
 80010fa:	827b      	strh	r3, [r7, #18]


	  read_error += DHT22_Read_raw(sensor_DHT22, &Rh_byte1);
 80010fc:	f107 0311 	add.w	r3, r7, #17
 8001100:	4619      	mov	r1, r3
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff70 	bl	8000fe8 <DHT22_Read_raw>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	7dbb      	ldrb	r3, [r7, #22]
 800110e:	4413      	add	r3, r2
 8001110:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Rh_byte2);
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	4619      	mov	r1, r3
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ff65 	bl	8000fe8 <DHT22_Read_raw>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	7dbb      	ldrb	r3, [r7, #22]
 8001124:	4413      	add	r3, r2
 8001126:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Temp_byte1);
 8001128:	f107 030f 	add.w	r3, r7, #15
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ff5a 	bl	8000fe8 <DHT22_Read_raw>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	4413      	add	r3, r2
 800113c:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Temp_byte2);
 800113e:	f107 030e 	add.w	r3, r7, #14
 8001142:	4619      	mov	r1, r3
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff4f 	bl	8000fe8 <DHT22_Read_raw>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	7dbb      	ldrb	r3, [r7, #22]
 8001150:	4413      	add	r3, r2
 8001152:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &SUM);
 8001154:	f107 030d 	add.w	r3, r7, #13
 8001158:	4619      	mov	r1, r3
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff44 	bl	8000fe8 <DHT22_Read_raw>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	7dbb      	ldrb	r3, [r7, #22]
 8001166:	4413      	add	r3, r2
 8001168:	75bb      	strb	r3, [r7, #22]

	  if(read_error == 0)
 800116a:	7dbb      	ldrb	r3, [r7, #22]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d145      	bne.n	80011fc <DHT22_Read_Temp_Hum+0x12c>
	  {
		  SUM_temp = Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2 ;
 8001170:	7c7a      	ldrb	r2, [r7, #17]
 8001172:	7c3b      	ldrb	r3, [r7, #16]
 8001174:	4413      	add	r3, r2
 8001176:	b2da      	uxtb	r2, r3
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	4413      	add	r3, r2
 800117c:	b2da      	uxtb	r2, r3
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	4413      	add	r3, r2
 8001182:	75fb      	strb	r3, [r7, #23]

		  if(SUM == SUM_temp)
 8001184:	7b7b      	ldrb	r3, [r7, #13]
 8001186:	7dfa      	ldrb	r2, [r7, #23]
 8001188:	429a      	cmp	r2, r3
 800118a:	d135      	bne.n	80011f8 <DHT22_Read_Temp_Hum+0x128>
		  {

			  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	021b      	lsls	r3, r3, #8
 8001190:	b21a      	sxth	r2, r3
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	827b      	strh	r3, [r7, #18]
			  RH = ((Rh_byte1<<8)|Rh_byte2);
 800119c:	7c7b      	ldrb	r3, [r7, #17]
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	7c3b      	ldrb	r3, [r7, #16]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	82bb      	strh	r3, [r7, #20]

			  sensor_DHT22->temperature = (float) (TEMP/10.0);
 80011ac:	8a7b      	ldrh	r3, [r7, #18]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f940 	bl	8000434 <__aeabi_i2d>
 80011b4:	f04f 0200 	mov.w	r2, #0
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <DHT22_Read_Temp_Hum+0x138>)
 80011ba:	f7ff facf 	bl	800075c <__aeabi_ddiv>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fc77 	bl	8000ab8 <__aeabi_d2f>
 80011ca:	4602      	mov	r2, r0
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	609a      	str	r2, [r3, #8]
			  sensor_DHT22->humidity = (float) (RH/10.0);
 80011d0:	8abb      	ldrh	r3, [r7, #20]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f92e 	bl	8000434 <__aeabi_i2d>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <DHT22_Read_Temp_Hum+0x138>)
 80011de:	f7ff fabd 	bl	800075c <__aeabi_ddiv>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	f7ff fc65 	bl	8000ab8 <__aeabi_d2f>
 80011ee:	4602      	mov	r2, r0
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	60da      	str	r2, [r3, #12]
			  return 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	e002      	b.n	80011fe <DHT22_Read_Temp_Hum+0x12e>
		  }
		  else
		  {
			  return 1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <DHT22_Read_Temp_Hum+0x12e>
		  }
	  }
	  else
	  {
		  return 1;
 80011fc:	2301      	movs	r3, #1
	  }
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40240000 	.word	0x40240000

0800120c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001212:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <MX_DMA_Init+0x38>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	4a0b      	ldr	r2, [pc, #44]	; (8001244 <MX_DMA_Init+0x38>)
 8001218:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800121c:	61d3      	str	r3, [r2, #28]
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <MX_DMA_Init+0x38>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2034      	movs	r0, #52	; 0x34
 8001230:	f001 f943 	bl	80024ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8001234:	2034      	movs	r0, #52	; 0x34
 8001236:	f001 f95c 	bl	80024f2 <HAL_NVIC_EnableIRQ>

}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	; 0x28
 800124c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800125e:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4a2c      	ldr	r2, [pc, #176]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001264:	f043 0304 	orr.w	r3, r3, #4
 8001268:	61d3      	str	r3, [r2, #28]
 800126a:	4b2a      	ldr	r3, [pc, #168]	; (8001314 <MX_GPIO_Init+0xcc>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001276:	4b27      	ldr	r3, [pc, #156]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001278:	69db      	ldr	r3, [r3, #28]
 800127a:	4a26      	ldr	r2, [pc, #152]	; (8001314 <MX_GPIO_Init+0xcc>)
 800127c:	f043 0320 	orr.w	r3, r3, #32
 8001280:	61d3      	str	r3, [r2, #28]
 8001282:	4b24      	ldr	r3, [pc, #144]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001284:	69db      	ldr	r3, [r3, #28]
 8001286:	f003 0320 	and.w	r3, r3, #32
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001290:	69db      	ldr	r3, [r3, #28]
 8001292:	4a20      	ldr	r2, [pc, #128]	; (8001314 <MX_GPIO_Init+0xcc>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	61d3      	str	r3, [r2, #28]
 800129a:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <MX_GPIO_Init+0xcc>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <MX_GPIO_Init+0xcc>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a1a      	ldr	r2, [pc, #104]	; (8001314 <MX_GPIO_Init+0xcc>)
 80012ac:	f043 0302 	orr.w	r3, r3, #2
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b18      	ldr	r3, [pc, #96]	; (8001314 <MX_GPIO_Init+0xcc>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	2102      	movs	r1, #2
 80012c2:	4815      	ldr	r0, [pc, #84]	; (8001318 <MX_GPIO_Init+0xd0>)
 80012c4:	f001 fd07 	bl	8002cd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2120      	movs	r1, #32
 80012cc:	4812      	ldr	r0, [pc, #72]	; (8001318 <MX_GPIO_Init+0xd0>)
 80012ce:	f001 fd02 	bl	8002cd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	4619      	mov	r1, r3
 80012e8:	480c      	ldr	r0, [pc, #48]	; (800131c <MX_GPIO_Init+0xd4>)
 80012ea:	f001 fb4d 	bl	8002988 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin;
 80012ee:	2322      	movs	r3, #34	; 0x22
 80012f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	4619      	mov	r1, r3
 8001304:	4804      	ldr	r0, [pc, #16]	; (8001318 <MX_GPIO_Init+0xd0>)
 8001306:	f001 fb3f 	bl	8002988 <HAL_GPIO_Init>

}
 800130a:	bf00      	nop
 800130c:	3728      	adds	r7, #40	; 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40023800 	.word	0x40023800
 8001318:	40020000 	.word	0x40020000
 800131c:	40020800 	.word	0x40020800

08001320 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001324:	4b12      	ldr	r3, [pc, #72]	; (8001370 <MX_I2C1_Init+0x50>)
 8001326:	4a13      	ldr	r2, [pc, #76]	; (8001374 <MX_I2C1_Init+0x54>)
 8001328:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800132a:	4b11      	ldr	r3, [pc, #68]	; (8001370 <MX_I2C1_Init+0x50>)
 800132c:	4a12      	ldr	r2, [pc, #72]	; (8001378 <MX_I2C1_Init+0x58>)
 800132e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <MX_I2C1_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001336:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <MX_I2C1_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <MX_I2C1_Init+0x50>)
 800133e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001342:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001344:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <MX_I2C1_Init+0x50>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800134a:	4b09      	ldr	r3, [pc, #36]	; (8001370 <MX_I2C1_Init+0x50>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001350:	4b07      	ldr	r3, [pc, #28]	; (8001370 <MX_I2C1_Init+0x50>)
 8001352:	2200      	movs	r2, #0
 8001354:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001356:	4b06      	ldr	r3, [pc, #24]	; (8001370 <MX_I2C1_Init+0x50>)
 8001358:	2200      	movs	r2, #0
 800135a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800135c:	4804      	ldr	r0, [pc, #16]	; (8001370 <MX_I2C1_Init+0x50>)
 800135e:	f001 fcd3 	bl	8002d08 <HAL_I2C_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001368:	f000 fc64 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001fc 	.word	0x200001fc
 8001374:	40005400 	.word	0x40005400
 8001378:	000186a0 	.word	0x000186a0

0800137c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a17      	ldr	r2, [pc, #92]	; (80013f8 <HAL_I2C_MspInit+0x7c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d128      	bne.n	80013f0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	4a16      	ldr	r2, [pc, #88]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	61d3      	str	r3, [r2, #28]
 80013aa:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013bc:	2312      	movs	r3, #18
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c4:	2303      	movs	r3, #3
 80013c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c8:	2304      	movs	r3, #4
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	480b      	ldr	r0, [pc, #44]	; (8001400 <HAL_I2C_MspInit+0x84>)
 80013d4:	f001 fad8 	bl	8002988 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	4a07      	ldr	r2, [pc, #28]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e2:	6253      	str	r3, [r2, #36]	; 0x24
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <HAL_I2C_MspInit+0x80>)
 80013e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013f0:	bf00      	nop
 80013f2:	3728      	adds	r7, #40	; 0x28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40005400 	.word	0x40005400
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020400 	.word	0x40020400

08001404 <set_dma_irq>:
static uint8_t RX_DMA_irq	= 0;
static uint8_t UART1_irq	= 0;

/*dma section*/
void set_dma_irq(uint8_t value)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800140e:	f3ef 8310 	mrs	r3, PRIMASK
 8001412:	60bb      	str	r3, [r7, #8]
  return(result);
 8001414:	68bb      	ldr	r3, [r7, #8]
    uint32_t prim;
    prim = __get_PRIMASK();
 8001416:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop

    __disable_irq();

	RX_DMA_irq	= value;
 800141c:	4a06      	ldr	r2, [pc, #24]	; (8001438 <set_dma_irq+0x34>)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	7013      	strb	r3, [r2, #0]

    if (!prim) {
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <set_dma_irq+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8001428:	b662      	cpsie	i
}
 800142a:	bf00      	nop
          __enable_irq();
    }
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	20000250 	.word	0x20000250

0800143c <get_dma_irq>:

uint8_t get_dma_irq()
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
	uint8_t ret = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001446:	f3ef 8310 	mrs	r3, PRIMASK
 800144a:	607b      	str	r3, [r7, #4]
  return(result);
 800144c:	687b      	ldr	r3, [r7, #4]
    uint32_t prim;

    prim = __get_PRIMASK();
 800144e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8001450:	b672      	cpsid	i
}
 8001452:	bf00      	nop
    __disable_irq();

	ret	= RX_DMA_irq;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <get_dma_irq+0x34>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	73fb      	strb	r3, [r7, #15]


    if (!prim) {
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d101      	bne.n	8001464 <get_dma_irq+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8001460:	b662      	cpsie	i
}
 8001462:	bf00      	nop
          __enable_irq();
    }

	return ret;
 8001464:	7bfb      	ldrb	r3, [r7, #15]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	20000250 	.word	0x20000250

08001474 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af02      	add	r7, sp, #8
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	617b      	str	r3, [r7, #20]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	f043 030c 	orr.w	r3, r3, #12
 800148a:	b2da      	uxtb	r2, r3
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	743b      	strb	r3, [r7, #16]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	f043 0320 	orr.w	r3, r3, #32
 800149c:	b2db      	uxtb	r3, r3
 800149e:	747b      	strb	r3, [r7, #17]

	//HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
	//char newline[2] = "\r\n";
	//HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);

	/*HAL_StatusTypeDef status = */HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 80014a0:	2364      	movs	r3, #100	; 0x64
 80014a2:	2205      	movs	r2, #5
 80014a4:	217c      	movs	r1, #124	; 0x7c
 80014a6:	6978      	ldr	r0, [r7, #20]
 80014a8:	f001 fe70 	bl	800318c <HAL_I2C_IsDeviceReady>
	//HAL_UART_Transmit(&huart2,&status,1,10);
	HAL_Delay(50);
 80014ac:	2032      	movs	r0, #50	; 0x32
 80014ae:	f000 ff0b 	bl	80022c8 <HAL_Delay>

	/*HAL_StatusTypeDef status2 = */HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 80014b2:	f107 0210 	add.w	r2, r7, #16
 80014b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2302      	movs	r3, #2
 80014be:	217c      	movs	r1, #124	; 0x7c
 80014c0:	6978      	ldr	r0, [r7, #20]
 80014c2:	f001 fd65 	bl	8002f90 <HAL_I2C_Master_Transmit>
	//HAL_UART_Transmit(&huart2,&status2,1,10);
	HAL_Delay(50);
 80014c6:	2032      	movs	r0, #50	; 0x32
 80014c8:	f000 fefe 	bl	80022c8 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80014cc:	f107 0210 	add.w	r2, r7, #16
 80014d0:	f241 3388 	movw	r3, #5000	; 0x1388
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2302      	movs	r3, #2
 80014d8:	217c      	movs	r1, #124	; 0x7c
 80014da:	6978      	ldr	r0, [r7, #20]
 80014dc:	f001 fd58 	bl	8002f90 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 80014e0:	2005      	movs	r0, #5
 80014e2:	f000 fef1 	bl	80022c8 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80014e6:	f107 0210 	add.w	r2, r7, #16
 80014ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	2302      	movs	r3, #2
 80014f2:	217c      	movs	r1, #124	; 0x7c
 80014f4:	6978      	ldr	r0, [r7, #20]
 80014f6:	f001 fd4b 	bl	8002f90 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	2204      	movs	r2, #4
 80014fe:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	785b      	ldrb	r3, [r3, #1]
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	b2db      	uxtb	r3, r3
 800150a:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 800150c:	f107 0210 	add.w	r2, r7, #16
 8001510:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2302      	movs	r3, #2
 8001518:	217c      	movs	r1, #124	; 0x7c
 800151a:	6978      	ldr	r0, [r7, #20]
 800151c:	f001 fd38 	bl	8002f90 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 8001520:	2301      	movs	r3, #1
 8001522:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001524:	f107 0210 	add.w	r2, r7, #16
 8001528:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2302      	movs	r3, #2
 8001530:	217c      	movs	r1, #124	; 0x7c
 8001532:	6978      	ldr	r0, [r7, #20]
 8001534:	f001 fd2c 	bl	8002f90 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8001538:	2002      	movs	r0, #2
 800153a:	f000 fec5 	bl	80022c8 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2202      	movs	r2, #2
 8001542:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	789b      	ldrb	r3, [r3, #2]
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	b2db      	uxtb	r3, r3
 800154e:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001550:	f107 0210 	add.w	r2, r7, #16
 8001554:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2302      	movs	r3, #2
 800155c:	217c      	movs	r1, #124	; 0x7c
 800155e:	6978      	ldr	r0, [r7, #20]
 8001560:	f001 fd16 	bl	8002f90 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 8001564:	2300      	movs	r3, #0
 8001566:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800156c:	f107 020c 	add.w	r2, r7, #12
 8001570:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2302      	movs	r3, #2
 8001578:	21c4      	movs	r1, #196	; 0xc4
 800157a:	6978      	ldr	r0, [r7, #20]
 800157c:	f001 fd08 	bl	8002f90 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 8001580:	2308      	movs	r3, #8
 8001582:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0xFF;
 8001584:	23ff      	movs	r3, #255	; 0xff
 8001586:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001588:	f107 020c 	add.w	r2, r7, #12
 800158c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	2302      	movs	r3, #2
 8001594:	21c4      	movs	r1, #196	; 0xc4
 8001596:	6978      	ldr	r0, [r7, #20]
 8001598:	f001 fcfa 	bl	8002f90 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 800159c:	2301      	movs	r3, #1
 800159e:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0x20;
 80015a0:	2320      	movs	r3, #32
 80015a2:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80015a4:	f107 020c 	add.w	r2, r7, #12
 80015a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	2302      	movs	r3, #2
 80015b0:	21c4      	movs	r1, #196	; 0xc4
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f001 fcec 	bl	8002f90 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 80015b8:	2304      	movs	r3, #4
 80015ba:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80015bc:	23ff      	movs	r3, #255	; 0xff
 80015be:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80015c0:	f107 0208 	add.w	r2, r7, #8
 80015c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2302      	movs	r3, #2
 80015cc:	21c4      	movs	r1, #196	; 0xc4
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f001 fcde 	bl	8002f90 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 80015d4:	2303      	movs	r3, #3
 80015d6:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80015d8:	23ff      	movs	r3, #255	; 0xff
 80015da:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80015dc:	f107 0208 	add.w	r2, r7, #8
 80015e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	2302      	movs	r3, #2
 80015e8:	21c4      	movs	r1, #196	; 0xc4
 80015ea:	6978      	ldr	r0, [r7, #20]
 80015ec:	f001 fcd0 	bl	8002f90 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 80015f0:	2302      	movs	r3, #2
 80015f2:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80015f4:	23ff      	movs	r3, #255	; 0xff
 80015f6:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80015f8:	f107 0208 	add.w	r2, r7, #8
 80015fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2302      	movs	r3, #2
 8001604:	21c4      	movs	r1, #196	; 0xc4
 8001606:	6978      	ldr	r0, [r7, #20]
 8001608:	f001 fcc2 	bl	8002f90 <HAL_I2C_Master_Transmit>


}
 800160c:	bf00      	nop
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <clearlcd>:



void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	lcd_position(&hi2c1,0,0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	4808      	ldr	r0, [pc, #32]	; (8001640 <clearlcd+0x2c>)
 800161e:	f000 f83c 	bl	800169a <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001622:	4908      	ldr	r1, [pc, #32]	; (8001644 <clearlcd+0x30>)
 8001624:	4806      	ldr	r0, [pc, #24]	; (8001640 <clearlcd+0x2c>)
 8001626:	f000 f80f 	bl	8001648 <lcd_print>
	lcd_position(&hi2c1,0,1);
 800162a:	2201      	movs	r2, #1
 800162c:	2100      	movs	r1, #0
 800162e:	4804      	ldr	r0, [pc, #16]	; (8001640 <clearlcd+0x2c>)
 8001630:	f000 f833 	bl	800169a <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001634:	4903      	ldr	r1, [pc, #12]	; (8001644 <clearlcd+0x30>)
 8001636:	4802      	ldr	r0, [pc, #8]	; (8001640 <clearlcd+0x2c>)
 8001638:	f000 f806 	bl	8001648 <lcd_print>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	200001fc 	.word	0x200001fc
 8001644:	08008560 	.word	0x08008560

08001648 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af02      	add	r7, sp, #8
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 8001656:	2340      	movs	r3, #64	; 0x40
 8001658:	733b      	strb	r3, [r7, #12]
    int i=0;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 800165e:	e011      	b.n	8001684 <lcd_print+0x3c>
    {
            data[1] = str[i];
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	4413      	add	r3, r2
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800166a:	f107 020c 	add.w	r2, r7, #12
 800166e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	2302      	movs	r3, #2
 8001676:	217c      	movs	r1, #124	; 0x7c
 8001678:	6938      	ldr	r0, [r7, #16]
 800167a:	f001 fc89 	bl	8002f90 <HAL_I2C_Master_Transmit>
            i++;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	4413      	add	r3, r2
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1e7      	bne.n	8001660 <lcd_print+0x18>
   }
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af02      	add	r7, sp, #8
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	460b      	mov	r3, r1
 80016a4:	70fb      	strb	r3, [r7, #3]
 80016a6:	4613      	mov	r3, r2
 80016a8:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 80016ae:	78bb      	ldrb	r3, [r7, #2]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d104      	bne.n	80016be <lcd_position+0x24>
    {
        col = col | 0x80;
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016ba:	70fb      	strb	r3, [r7, #3]
 80016bc:	e003      	b.n	80016c6 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80016c4:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 80016ca:	78fb      	ldrb	r3, [r7, #3]
 80016cc:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80016ce:	f107 0208 	add.w	r2, r7, #8
 80016d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2302      	movs	r3, #2
 80016da:	217c      	movs	r1, #124	; 0x7c
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f001 fc57 	bl	8002f90 <HAL_I2C_Master_Transmit>
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	set_dma_irq(1);
 80016f4:	2001      	movs	r0, #1
 80016f6:	f7ff fe85 	bl	8001404 <set_dma_irq>
	memcpy(dma_temp,DMA_BUFFER,DMA_SIZE);
 80016fa:	2232      	movs	r2, #50	; 0x32
 80016fc:	4908      	ldr	r1, [pc, #32]	; (8001720 <HAL_UART_RxCpltCallback+0x34>)
 80016fe:	4809      	ldr	r0, [pc, #36]	; (8001724 <HAL_UART_RxCpltCallback+0x38>)
 8001700:	f003 ffd4 	bl	80056ac <memcpy>
	memset(DMA_BUFFER,0,DMA_SIZE);
 8001704:	2232      	movs	r2, #50	; 0x32
 8001706:	2100      	movs	r1, #0
 8001708:	4805      	ldr	r0, [pc, #20]	; (8001720 <HAL_UART_RxCpltCallback+0x34>)
 800170a:	f003 ffdd 	bl	80056c8 <memset>
    HAL_UART_Receive_DMA(&huart4, DMA_BUFFER, DMA_SIZE);
 800170e:	2232      	movs	r2, #50	; 0x32
 8001710:	4903      	ldr	r1, [pc, #12]	; (8001720 <HAL_UART_RxCpltCallback+0x34>)
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <HAL_UART_RxCpltCallback+0x3c>)
 8001714:	f003 f9f7 	bl	8004b06 <HAL_UART_Receive_DMA>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000268 	.word	0x20000268
 8001724:	2000029c 	.word	0x2000029c
 8001728:	20000314 	.word	0x20000314

0800172c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b0ca      	sub	sp, #296	; 0x128
 8001730:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
   char *strToken					= NULL;
 8001732:	2300      	movs	r3, #0
 8001734:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

  //HAL_StatusTypeDef retval;
  //struct Time_Date mTime;


  uint8_t data_extract_temp[MAX_DATA_SEND  + 1] 	= "";
 8001738:	2300      	movs	r3, #0
 800173a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800173e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001742:	2248      	movs	r2, #72	; 0x48
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f003 ffbe 	bl	80056c8 <memset>
  uint8_t send_buffer[MAX_DATA_SEND  + 1] 			= "";
 800174c:	2300      	movs	r3, #0
 800174e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001752:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001756:	2248      	movs	r2, #72	; 0x48
 8001758:	2100      	movs	r1, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f003 ffb4 	bl	80056c8 <memset>
  uint8_t extract_data 								= 0;
 8001760:	2300      	movs	r3, #0
 8001762:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
 // uint8_t to_update 								= 1;
  uint8_t temp[128] 								= "";
 8001766:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800176a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	3304      	adds	r3, #4
 8001774:	227c      	movs	r2, #124	; 0x7c
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f003 ffa5 	bl	80056c8 <memset>
  uint8_t get_try 									= 0;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
  uint8_t data_ok 									= 0;
 8001784:	2300      	movs	r3, #0
 8001786:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
  uint8_t lenght 									= 0;
 800178a:	2300      	movs	r3, #0
 800178c:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001790:	f000 fd2b 	bl	80021ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001794:	f000 fa00 	bl	8001b98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001798:	f7ff fd56 	bl	8001248 <MX_GPIO_Init>
  MX_I2C1_Init();
 800179c:	f7ff fdc0 	bl	8001320 <MX_I2C1_Init>
  MX_TIM2_Init();
 80017a0:	f000 fb80 	bl	8001ea4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80017a4:	f000 fc28 	bl	8001ff8 <MX_USART1_UART_Init>
  MX_DMA_Init();
 80017a8:	f7ff fd30 	bl	800120c <MX_DMA_Init>
  MX_UART4_Init();
 80017ac:	f000 fbfa 	bl	8001fa4 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  /*Timer init*/
  HAL_TIM_Base_Start(&htim2);
 80017b0:	48a3      	ldr	r0, [pc, #652]	; (8001a40 <main+0x314>)
 80017b2:	f002 fe57 	bl	8004464 <HAL_TIM_Base_Start>

  /*DHT22 init*/
  DHT22_Init(&DHT22_1, DHT22_PORT, DHT22_PIN);
 80017b6:	2202      	movs	r2, #2
 80017b8:	49a2      	ldr	r1, [pc, #648]	; (8001a44 <main+0x318>)
 80017ba:	48a3      	ldr	r0, [pc, #652]	; (8001a48 <main+0x31c>)
 80017bc:	f7ff fb50 	bl	8000e60 <DHT22_Init>

  /*Activate DMA on UART4*/

  HAL_UART_Receive_DMA(&huart4, DMA_BUFFER, DMA_SIZE);
 80017c0:	2232      	movs	r2, #50	; 0x32
 80017c2:	49a2      	ldr	r1, [pc, #648]	; (8001a4c <main+0x320>)
 80017c4:	48a2      	ldr	r0, [pc, #648]	; (8001a50 <main+0x324>)
 80017c6:	f003 f99e 	bl	8004b06 <HAL_UART_Receive_DMA>
  /*First sequence of LCD*/
  lcd_init(&hi2c1, &rgbData);
 80017ca:	49a2      	ldr	r1, [pc, #648]	; (8001a54 <main+0x328>)
 80017cc:	48a2      	ldr	r0, [pc, #648]	; (8001a58 <main+0x32c>)
 80017ce:	f7ff fe51 	bl	8001474 <lcd_init>
  HAL_Delay(100);
 80017d2:	2064      	movs	r0, #100	; 0x64
 80017d4:	f000 fd78 	bl	80022c8 <HAL_Delay>
  clearlcd();
 80017d8:	f7ff ff1c 	bl	8001614 <clearlcd>
  HAL_Delay(100);
 80017dc:	2064      	movs	r0, #100	; 0x64
 80017de:	f000 fd73 	bl	80022c8 <HAL_Delay>
  lcd_position(&hi2c1,0,0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2100      	movs	r1, #0
 80017e6:	489c      	ldr	r0, [pc, #624]	; (8001a58 <main+0x32c>)
 80017e8:	f7ff ff57 	bl	800169a <lcd_position>
  HAL_Delay(10);
 80017ec:	200a      	movs	r0, #10
 80017ee:	f000 fd6b 	bl	80022c8 <HAL_Delay>
  lcd_print(&hi2c1,"Starting...");
 80017f2:	499a      	ldr	r1, [pc, #616]	; (8001a5c <main+0x330>)
 80017f4:	4898      	ldr	r0, [pc, #608]	; (8001a58 <main+0x32c>)
 80017f6:	f7ff ff27 	bl	8001648 <lcd_print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (fsm_state)
 80017fa:	4b99      	ldr	r3, [pc, #612]	; (8001a60 <main+0x334>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b03      	cmp	r3, #3
 8001800:	f200 81b3 	bhi.w	8001b6a <main+0x43e>
 8001804:	a201      	add	r2, pc, #4	; (adr r2, 800180c <main+0xe0>)
 8001806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180a:	bf00      	nop
 800180c:	0800181d 	.word	0x0800181d
 8001810:	08001939 	.word	0x08001939
 8001814:	08001847 	.word	0x08001847
 8001818:	08001a75 	.word	0x08001a75
	          /*				IDLE			  */
	          /************************************/
	          case ST_IDLE:

				 //memset(USART1_BUFFER, 0, sizeof(USART1_BUFFER));
				 memset(send_buffer,0, sizeof(send_buffer));
 800181c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001820:	224c      	movs	r2, #76	; 0x4c
 8001822:	2100      	movs	r1, #0
 8001824:	4618      	mov	r0, r3
 8001826:	f003 ff4f 	bl	80056c8 <memset>
  				 memset(temp,0,sizeof(temp));
 800182a:	463b      	mov	r3, r7
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f003 ff49 	bl	80056c8 <memset>
  				 HAL_Delay(4000);
 8001836:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800183a:	f000 fd45 	bl	80022c8 <HAL_Delay>
			     fsm_state = ST_CHECK_DMA;
 800183e:	4b88      	ldr	r3, [pc, #544]	; (8001a60 <main+0x334>)
 8001840:	2202      	movs	r2, #2
 8001842:	701a      	strb	r2, [r3, #0]
			    // fsm_state = ST_GET_DATA;
	        	 break;
 8001844:	e194      	b.n	8001b70 <main+0x444>
			 /***********************************/
			 /*				SEND DATA			*/
			 /***********************************/
			 case ST_CHECK_DMA:

				 if(get_dma_irq() == 1)
 8001846:	f7ff fdf9 	bl	800143c <get_dma_irq>
 800184a:	4603      	mov	r3, r0
 800184c:	2b01      	cmp	r3, #1
 800184e:	d16b      	bne.n	8001928 <main+0x1fc>
				 {
					    set_dma_irq(0);
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fdd7 	bl	8001404 <set_dma_irq>

						strToken = strtok((char*) dma_temp,"$");
 8001856:	4983      	ldr	r1, [pc, #524]	; (8001a64 <main+0x338>)
 8001858:	4883      	ldr	r0, [pc, #524]	; (8001a68 <main+0x33c>)
 800185a:	f004 fbcd 	bl	8005ff8 <strtok>
 800185e:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

						while (( strToken != NULL) && (extract_data<DMA_MAX_DATA))
 8001862:	e055      	b.n	8001910 <main+0x1e4>
						{

							lenght = strlen(strToken);
 8001864:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8001868:	f7fe fc8a 	bl	8000180 <strlen>
 800186c:	4603      	mov	r3, r0
 800186e:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118

							if (lenght > DATA_SIZE)
 8001872:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001876:	2b19      	cmp	r3, #25
 8001878:	d902      	bls.n	8001880 <main+0x154>
							{
								lenght = DATA_SIZE;
 800187a:	2319      	movs	r3, #25
 800187c:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
							}
							if (lenght == DATA_SIZE)
 8001880:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001884:	2b19      	cmp	r3, #25
 8001886:	d138      	bne.n	80018fa <main+0x1ce>
									if(device_updt == 1)
									{
										to_update = 1;
									}
								}*/
								memset(data_extract_temp,0,sizeof(data_extract_temp));
 8001888:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800188c:	224c      	movs	r2, #76	; 0x4c
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f003 ff19 	bl	80056c8 <memset>
								strcat((char *)data_extract_temp,"$");
 8001896:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fc70 	bl	8000180 <strlen>
 80018a0:	4603      	mov	r3, r0
 80018a2:	461a      	mov	r2, r3
 80018a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018a8:	4413      	add	r3, r2
 80018aa:	496e      	ldr	r1, [pc, #440]	; (8001a64 <main+0x338>)
 80018ac:	461a      	mov	r2, r3
 80018ae:	460b      	mov	r3, r1
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	8013      	strh	r3, [r2, #0]

					        	memset(temp,0, sizeof(temp));
 80018b4:	463b      	mov	r3, r7
 80018b6:	2280      	movs	r2, #128	; 0x80
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f003 ff04 	bl	80056c8 <memset>
					        	memcpy(temp,strToken,lenght-2);
 80018c0:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 80018c4:	3b02      	subs	r3, #2
 80018c6:	461a      	mov	r2, r3
 80018c8:	463b      	mov	r3, r7
 80018ca:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 80018ce:	4618      	mov	r0, r3
 80018d0:	f003 feec 	bl	80056ac <memcpy>
								strcat((char *)data_extract_temp,(char *)temp);
 80018d4:	463a      	mov	r2, r7
 80018d6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f004 fb7b 	bl	8005fd8 <strcat>

								strToken = strtok( NULL, "$" );
 80018e2:	4960      	ldr	r1, [pc, #384]	; (8001a64 <main+0x338>)
 80018e4:	2000      	movs	r0, #0
 80018e6:	f004 fb87 	bl	8005ff8 <strtok>
 80018ea:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
								extract_data++;
 80018ee:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 80018f2:	3301      	adds	r3, #1
 80018f4:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
 80018f8:	e00a      	b.n	8001910 <main+0x1e4>
							}
							else
							{
								strToken = strtok( NULL, "$" );
 80018fa:	495a      	ldr	r1, [pc, #360]	; (8001a64 <main+0x338>)
 80018fc:	2000      	movs	r0, #0
 80018fe:	f004 fb7b 	bl	8005ff8 <strtok>
 8001902:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
								extract_data++;
 8001906:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800190a:	3301      	adds	r3, #1
 800190c:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
						while (( strToken != NULL) && (extract_data<DMA_MAX_DATA))
 8001910:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <main+0x1f4>
 8001918:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 800191c:	2b01      	cmp	r3, #1
 800191e:	d9a1      	bls.n	8001864 <main+0x138>
							}
						}


			    	  fsm_state = ST_GET_DATA;
 8001920:	4b4f      	ldr	r3, [pc, #316]	; (8001a60 <main+0x334>)
 8001922:	2201      	movs	r2, #1
 8001924:	701a      	strb	r2, [r3, #0]
			          break;
 8001926:	e123      	b.n	8001b70 <main+0x444>
				 }
				 else
				 {
					 HAL_Delay(1000);
 8001928:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800192c:	f000 fccc 	bl	80022c8 <HAL_Delay>
			    	 fsm_state = ST_CHECK_DMA;
 8001930:	4b4b      	ldr	r3, [pc, #300]	; (8001a60 <main+0x334>)
 8001932:	2202      	movs	r2, #2
 8001934:	701a      	strb	r2, [r3, #0]
			         break;
 8001936:	e11b      	b.n	8001b70 <main+0x444>
		          /***********************************/
			      /*				GET_DATA			*/
			      /***********************************/
			       case ST_GET_DATA:

		   			  get_try = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
		   			  data_ok = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119

			    	   while((get_try < 3 ) && (data_ok == 0))
 8001944:	e06f      	b.n	8001a26 <main+0x2fa>
			    	   {

				    	   if(DHT22_Start(&DHT22_1) == 0)
 8001946:	4840      	ldr	r0, [pc, #256]	; (8001a48 <main+0x31c>)
 8001948:	f7ff fae4 	bl	8000f14 <DHT22_Start>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d160      	bne.n	8001a14 <main+0x2e8>
				    	   	  {
				    	   		  if( DHT22_Check_Response(&DHT22_1)== 0)
 8001952:	483d      	ldr	r0, [pc, #244]	; (8001a48 <main+0x31c>)
 8001954:	f7ff fb07 	bl	8000f66 <DHT22_Check_Response>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d150      	bne.n	8001a00 <main+0x2d4>
				    	   		  {
				    	   			  if(DHT22_Read_Temp_Hum(&DHT22_1) == 0)
 800195e:	483a      	ldr	r0, [pc, #232]	; (8001a48 <main+0x31c>)
 8001960:	f7ff fbb6 	bl	80010d0 <DHT22_Read_Temp_Hum>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d140      	bne.n	80019ec <main+0x2c0>
				    	   			  {
				    	   				  clearlcd();
 800196a:	f7ff fe53 	bl	8001614 <clearlcd>

				    	   				  lcd_position(&hi2c1,0,0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	4839      	ldr	r0, [pc, #228]	; (8001a58 <main+0x32c>)
 8001974:	f7ff fe91 	bl	800169a <lcd_position>

				    	   				  memset(temp,0,sizeof(temp));
 8001978:	463b      	mov	r3, r7
 800197a:	2280      	movs	r2, #128	; 0x80
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f003 fea2 	bl	80056c8 <memset>
				    	   				  sprintf((char*)temp,"Hum: %.2f %c ",DHT22_1.humidity, 0x25);
 8001984:	4b30      	ldr	r3, [pc, #192]	; (8001a48 <main+0x31c>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4618      	mov	r0, r3
 800198a:	f7fe fd65 	bl	8000458 <__aeabi_f2d>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4638      	mov	r0, r7
 8001994:	2125      	movs	r1, #37	; 0x25
 8001996:	9100      	str	r1, [sp, #0]
 8001998:	4934      	ldr	r1, [pc, #208]	; (8001a6c <main+0x340>)
 800199a:	f004 fafd 	bl	8005f98 <siprintf>
				    	   				  lcd_print(&hi2c1,(char*)temp);
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	482d      	ldr	r0, [pc, #180]	; (8001a58 <main+0x32c>)
 80019a4:	f7ff fe50 	bl	8001648 <lcd_print>

				    	   				  lcd_position(&hi2c1,0,1);
 80019a8:	2201      	movs	r2, #1
 80019aa:	2100      	movs	r1, #0
 80019ac:	482a      	ldr	r0, [pc, #168]	; (8001a58 <main+0x32c>)
 80019ae:	f7ff fe74 	bl	800169a <lcd_position>

				    	   				  memset(temp,0,sizeof(temp));
 80019b2:	463b      	mov	r3, r7
 80019b4:	2280      	movs	r2, #128	; 0x80
 80019b6:	2100      	movs	r1, #0
 80019b8:	4618      	mov	r0, r3
 80019ba:	f003 fe85 	bl	80056c8 <memset>
				    	   				  sprintf((char*)temp,"Temp: %.2fC  ",DHT22_1.temperature);
 80019be:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <main+0x31c>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fd48 	bl	8000458 <__aeabi_f2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4638      	mov	r0, r7
 80019ce:	4928      	ldr	r1, [pc, #160]	; (8001a70 <main+0x344>)
 80019d0:	f004 fae2 	bl	8005f98 <siprintf>
				    	   				  lcd_print(&hi2c1,(char*)temp);
 80019d4:	463b      	mov	r3, r7
 80019d6:	4619      	mov	r1, r3
 80019d8:	481f      	ldr	r0, [pc, #124]	; (8001a58 <main+0x32c>)
 80019da:	f7ff fe35 	bl	8001648 <lcd_print>

				    	   				  get_try = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
				    	   				  data_ok = 1;
 80019e4:	2301      	movs	r3, #1
 80019e6:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 80019ea:	e01c      	b.n	8001a26 <main+0x2fa>
				    	   			  }
				    	   			  else
				    	   			  {
						    	   		HAL_Delay(1000);
 80019ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019f0:	f000 fc6a 	bl	80022c8 <HAL_Delay>
				    	   				get_try++;
 80019f4:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80019f8:	3301      	adds	r3, #1
 80019fa:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
 80019fe:	e012      	b.n	8001a26 <main+0x2fa>
				    	   			  }

				    	   		  }
				    	   		  else
				    	   		  {
					    	   		    HAL_Delay(1000);
 8001a00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a04:	f000 fc60 	bl	80022c8 <HAL_Delay>
				    	   				get_try++;
 8001a08:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
 8001a12:	e008      	b.n	8001a26 <main+0x2fa>
				    	   		  }

				    	   	  }
				    	   	  else
				    	   	  {
				    	   		    HAL_Delay(1000);
 8001a14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a18:	f000 fc56 	bl	80022c8 <HAL_Delay>
			    	   				get_try++;
 8001a1c:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001a20:	3301      	adds	r3, #1
 8001a22:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
			    	   while((get_try < 3 ) && (data_ok == 0))
 8001a26:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d803      	bhi.n	8001a36 <main+0x30a>
 8001a2e:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d087      	beq.n	8001946 <main+0x21a>
				    	   	  }
			    	   }

				      fsm_state = ST_SEND_DATA;
 8001a36:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <main+0x334>)
 8001a38:	2203      	movs	r2, #3
 8001a3a:	701a      	strb	r2, [r3, #0]
			          break;
 8001a3c:	e098      	b.n	8001b70 <main+0x444>
 8001a3e:	bf00      	nop
 8001a40:	200002d4 	.word	0x200002d4
 8001a44:	40020000 	.word	0x40020000
 8001a48:	20000258 	.word	0x20000258
 8001a4c:	20000268 	.word	0x20000268
 8001a50:	20000314 	.word	0x20000314
 8001a54:	20000254 	.word	0x20000254
 8001a58:	200001fc 	.word	0x200001fc
 8001a5c:	08008574 	.word	0x08008574
 8001a60:	200002cf 	.word	0x200002cf
 8001a64:	08008580 	.word	0x08008580
 8001a68:	2000029c 	.word	0x2000029c
 8001a6c:	08008584 	.word	0x08008584
 8001a70:	08008594 	.word	0x08008594
			 /***********************************/
			 /*				SEND DATA			*/
			 /***********************************/
			 case ST_SEND_DATA:

	        	 strcat((char *)send_buffer,"$");
 8001a74:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fb81 	bl	8000180 <strlen>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001a86:	4413      	add	r3, r2
 8001a88:	493a      	ldr	r1, [pc, #232]	; (8001b74 <main+0x448>)
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	8013      	strh	r3, [r2, #0]

	        	 memset(temp,0, sizeof(temp));
 8001a92:	463b      	mov	r3, r7
 8001a94:	2280      	movs	r2, #128	; 0x80
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f003 fe15 	bl	80056c8 <memset>
	        	 sprintf((char *)temp,"&i=%s", device_ID);
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	4a35      	ldr	r2, [pc, #212]	; (8001b78 <main+0x44c>)
 8001aa2:	4936      	ldr	r1, [pc, #216]	; (8001b7c <main+0x450>)
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f004 fa77 	bl	8005f98 <siprintf>
	        	 strcat((char *)send_buffer,(char *)temp);
 8001aaa:	463a      	mov	r2, r7
 8001aac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f004 fa90 	bl	8005fd8 <strcat>

	        	// strcat((char *)send_buffer,"&u=0");

	        	 memset(temp,0, sizeof(temp));
 8001ab8:	463b      	mov	r3, r7
 8001aba:	2280      	movs	r2, #128	; 0x80
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f003 fe02 	bl	80056c8 <memset>
	        	 sprintf((char *)temp,"&t=%.2f", DHT22_1.temperature);
 8001ac4:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <main+0x454>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fcc5 	bl	8000458 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	492b      	ldr	r1, [pc, #172]	; (8001b84 <main+0x458>)
 8001ad6:	f004 fa5f 	bl	8005f98 <siprintf>
	        	 strcat((char *)send_buffer,(char *)temp);
 8001ada:	463a      	mov	r2, r7
 8001adc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ae0:	4611      	mov	r1, r2
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f004 fa78 	bl	8005fd8 <strcat>

	        	 memset(temp,0, sizeof(temp));
 8001ae8:	463b      	mov	r3, r7
 8001aea:	2280      	movs	r2, #128	; 0x80
 8001aec:	2100      	movs	r1, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 fdea 	bl	80056c8 <memset>
	        	 sprintf((char *)temp,"&h=%.2f", DHT22_1.humidity);
 8001af4:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <main+0x454>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fcad 	bl	8000458 <__aeabi_f2d>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4638      	mov	r0, r7
 8001b04:	4920      	ldr	r1, [pc, #128]	; (8001b88 <main+0x45c>)
 8001b06:	f004 fa47 	bl	8005f98 <siprintf>
	        	 strcat((char *)send_buffer,(char *)temp);
 8001b0a:	463a      	mov	r2, r7
 8001b0c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b10:	4611      	mov	r1, r2
 8001b12:	4618      	mov	r0, r3
 8001b14:	f004 fa60 	bl	8005fd8 <strcat>

	        	/* memset(temp,0, sizeof(temp));
	        	 build_time_str(&mTime,temp);
	        	 strcat((char *)send_buffer,(char *)temp);*/

	        	 strcat((char *)send_buffer,(char *)data_extract_temp);
 8001b18:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8001b1c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f004 fa58 	bl	8005fd8 <strcat>

	        	 strcat((char *)send_buffer,"\r\n");
 8001b28:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fb27 	bl	8000180 <strlen>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b3a:	4413      	add	r3, r2
 8001b3c:	4a13      	ldr	r2, [pc, #76]	; (8001b8c <main+0x460>)
 8001b3e:	8811      	ldrh	r1, [r2, #0]
 8001b40:	7892      	ldrb	r2, [r2, #2]
 8001b42:	8019      	strh	r1, [r3, #0]
 8001b44:	709a      	strb	r2, [r3, #2]


				 HAL_UART_Transmit(&huart1,(uint8_t*)send_buffer, strlen((char *)send_buffer), 500);
 8001b46:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fb18 	bl	8000180 <strlen>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001b58:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b5c:	480c      	ldr	r0, [pc, #48]	; (8001b90 <main+0x464>)
 8001b5e:	f002 ff40 	bl	80049e2 <HAL_UART_Transmit>

				 fsm_state = ST_IDLE;
 8001b62:	4b0c      	ldr	r3, [pc, #48]	; (8001b94 <main+0x468>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
				// fsm_state = ST_CHECK_RESP;
			     break;
 8001b68:	e002      	b.n	8001b70 <main+0x444>
			 /***********************************/
			 /*				default       		*/
			 /***********************************/
			 default:

				  Error_Handler();
 8001b6a:	f000 f863 	bl	8001c34 <Error_Handler>
		          break;
 8001b6e:	bf00      	nop
	  switch (fsm_state)
 8001b70:	e643      	b.n	80017fa <main+0xce>
 8001b72:	bf00      	nop
 8001b74:	08008580 	.word	0x08008580
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	080085a4 	.word	0x080085a4
 8001b80:	20000258 	.word	0x20000258
 8001b84:	080085ac 	.word	0x080085ac
 8001b88:	080085b4 	.word	0x080085b4
 8001b8c:	080085bc 	.word	0x080085bc
 8001b90:	20000358 	.word	0x20000358
 8001b94:	200002cf 	.word	0x200002cf

08001b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b092      	sub	sp, #72	; 0x48
 8001b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	2234      	movs	r2, #52	; 0x34
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f003 fd8e 	bl	80056c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bac:	463b      	mov	r3, r7
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bba:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <SystemClock_Config+0x98>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001bc2:	4a1b      	ldr	r2, [pc, #108]	; (8001c30 <SystemClock_Config+0x98>)
 8001bc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bc8:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bd2:	2310      	movs	r3, #16
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001bde:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001be2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8001be4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001be8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f001 fe02 	bl	80037f8 <HAL_RCC_OscConfig>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001bfa:	f000 f81b 	bl	8001c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bfe:	230f      	movs	r3, #15
 8001c00:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c02:	2303      	movs	r3, #3
 8001c04:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c12:	463b      	mov	r3, r7
 8001c14:	2101      	movs	r1, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f002 f91e 	bl	8003e58 <HAL_RCC_ClockConfig>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001c22:	f000 f807 	bl	8001c34 <Error_Handler>
  }
}
 8001c26:	bf00      	nop
 8001c28:	3748      	adds	r7, #72	; 0x48
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40007000 	.word	0x40007000

08001c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c38:	b672      	cpsid	i
}
 8001c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c3c:	e7fe      	b.n	8001c3c <Error_Handler+0x8>
	...

08001c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4a:	4a14      	ldr	r2, [pc, #80]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c50:	6253      	str	r3, [r2, #36]	; 0x24
 8001c52:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6213      	str	r3, [r2, #32]
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	4a08      	ldr	r2, [pc, #32]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c80:	6253      	str	r3, [r2, #36]	; 0x24
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8a:	607b      	str	r3, [r7, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c8e:	2007      	movs	r0, #7
 8001c90:	f000 fc08 	bl	80024a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40023800 	.word	0x40023800

08001ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <NMI_Handler+0x4>

08001ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <BusFault_Handler+0x4>

08001cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <UsageFault_Handler+0x4>

08001cbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr

08001cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce6:	f000 fad3 	bl	8002290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
	...

08001cf0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <UART4_IRQHandler+0x10>)
 8001cf6:	f002 ff37 	bl	8004b68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000314 	.word	0x20000314

08001d04 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001d08:	4802      	ldr	r0, [pc, #8]	; (8001d14 <DMA2_Channel3_IRQHandler+0x10>)
 8001d0a:	f000 fd5f 	bl	80027cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	2000039c 	.word	0x2000039c

08001d18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
	return 1;
 8001d1c:	2301      	movs	r3, #1
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <_kill>:

int _kill(int pid, int sig)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
 8001d2e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d30:	f003 fc92 	bl	8005658 <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2216      	movs	r2, #22
 8001d38:	601a      	str	r2, [r3, #0]
	return -1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_exit>:

void _exit (int status)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffe7 	bl	8001d26 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d58:	e7fe      	b.n	8001d58 <_exit+0x12>

08001d5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b086      	sub	sp, #24
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	e00a      	b.n	8001d82 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d6c:	f3af 8000 	nop.w
 8001d70:	4601      	mov	r1, r0
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	60ba      	str	r2, [r7, #8]
 8001d78:	b2ca      	uxtb	r2, r1
 8001d7a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	dbf0      	blt.n	8001d6c <_read+0x12>
	}

return len;
 8001d8a:	687b      	ldr	r3, [r7, #4]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e009      	b.n	8001dba <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	60ba      	str	r2, [r7, #8]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	3301      	adds	r3, #1
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	dbf1      	blt.n	8001da6 <_write+0x12>
	}
	return len;
 8001dc2:	687b      	ldr	r3, [r7, #4]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_close>:

int _close(int file)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	return -1;
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr

08001de2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001df2:	605a      	str	r2, [r3, #4]
	return 0;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <_isatty>:

int _isatty(int file)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	return 1;
 8001e08:	2301      	movs	r3, #1
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr

08001e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e34:	4a14      	ldr	r2, [pc, #80]	; (8001e88 <_sbrk+0x5c>)
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <_sbrk+0x60>)
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e40:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <_sbrk+0x64>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d102      	bne.n	8001e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <_sbrk+0x64>)
 8001e4a:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <_sbrk+0x68>)
 8001e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e4e:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <_sbrk+0x64>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d207      	bcs.n	8001e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e5c:	f003 fbfc 	bl	8005658 <__errno>
 8001e60:	4603      	mov	r3, r0
 8001e62:	220c      	movs	r2, #12
 8001e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e66:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6a:	e009      	b.n	8001e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e6c:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <_sbrk+0x64>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4413      	add	r3, r2
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <_sbrk+0x64>)
 8001e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20014000 	.word	0x20014000
 8001e8c:	00000400 	.word	0x00000400
 8001e90:	200002d0 	.word	0x200002d0
 8001e94:	200003f8 	.word	0x200003f8

08001e98 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eaa:	f107 0308 	add.w	r3, r7, #8
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	463b      	mov	r3, r7
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001ec2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ec6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001eca:	221f      	movs	r2, #31
 8001ecc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ece:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8001ed4:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001ed6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001eda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001edc:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ee8:	4813      	ldr	r0, [pc, #76]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001eea:	f002 fa7b 	bl	80043e4 <HAL_TIM_Base_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ef4:	f7ff fe9e 	bl	8001c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	4619      	mov	r1, r3
 8001f04:	480c      	ldr	r0, [pc, #48]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001f06:	f002 faf7 	bl	80044f8 <HAL_TIM_ConfigClockSource>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001f10:	f7ff fe90 	bl	8001c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f14:	2300      	movs	r3, #0
 8001f16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4805      	ldr	r0, [pc, #20]	; (8001f38 <MX_TIM2_Init+0x94>)
 8001f22:	f002 fcb3 	bl	800488c <HAL_TIMEx_MasterConfigSynchronization>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f2c:	f7ff fe82 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f30:	bf00      	nop
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200002d4 	.word	0x200002d4

08001f3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4c:	d10b      	bne.n	8001f66 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <HAL_TIM_Base_MspInit+0x34>)
 8001f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f52:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <HAL_TIM_Base_MspInit+0x34>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6253      	str	r3, [r2, #36]	; 0x24
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_TIM_Base_MspInit+0x34>)
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	40023800 	.word	0x40023800

08001f74 <delay_us>:
  }
}

/* USER CODE BEGIN 1 */
void delay_us(uint16_t us)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8001f7e:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <delay_us+0x2c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2200      	movs	r2, #0
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us); // wait for the counter to reach the us input in the parameter
 8001f86:	bf00      	nop
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <delay_us+0x2c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f8e:	88fb      	ldrh	r3, [r7, #6]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d3f9      	bcc.n	8001f88 <delay_us+0x14>
}
 8001f94:	bf00      	nop
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	200002d4 	.word	0x200002d4

08001fa4 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001faa:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <MX_UART4_Init+0x50>)
 8001fac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fb4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fca:	220c      	movs	r2, #12
 8001fcc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fce:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <MX_UART4_Init+0x4c>)
 8001fdc:	f002 fcb4 	bl	8004948 <HAL_UART_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001fe6:	f7ff fe25 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000314 	.word	0x20000314
 8001ff4:	40004c00 	.word	0x40004c00

08001ff8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8001ffe:	4a12      	ldr	r2, [pc, #72]	; (8002048 <MX_USART1_UART_Init+0x50>)
 8002000:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8002004:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002008:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8002012:	2200      	movs	r2, #0
 8002014:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 800201e:	220c      	movs	r2, #12
 8002020:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <MX_USART1_UART_Init+0x4c>)
 8002030:	f002 fc8a 	bl	8004948 <HAL_UART_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800203a:	f7ff fdfb 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000358 	.word	0x20000358
 8002048:	40013800 	.word	0x40013800

0800204c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08c      	sub	sp, #48	; 0x30
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a46      	ldr	r2, [pc, #280]	; (8002184 <HAL_UART_MspInit+0x138>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d157      	bne.n	800211e <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800206e:	4b46      	ldr	r3, [pc, #280]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002072:	4a45      	ldr	r2, [pc, #276]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002074:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002078:	6253      	str	r3, [r2, #36]	; 0x24
 800207a:	4b43      	ldr	r3, [pc, #268]	; (8002188 <HAL_UART_MspInit+0x13c>)
 800207c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002086:	4b40      	ldr	r3, [pc, #256]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	4a3f      	ldr	r2, [pc, #252]	; (8002188 <HAL_UART_MspInit+0x13c>)
 800208c:	f043 0304 	orr.w	r3, r3, #4
 8002090:	61d3      	str	r3, [r2, #28]
 8002092:	4b3d      	ldr	r3, [pc, #244]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800209e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80020b0:	2308      	movs	r3, #8
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b4:	f107 031c 	add.w	r3, r7, #28
 80020b8:	4619      	mov	r1, r3
 80020ba:	4834      	ldr	r0, [pc, #208]	; (800218c <HAL_UART_MspInit+0x140>)
 80020bc:	f000 fc64 	bl	8002988 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 80020c0:	4b33      	ldr	r3, [pc, #204]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020c2:	4a34      	ldr	r2, [pc, #208]	; (8002194 <HAL_UART_MspInit+0x148>)
 80020c4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020c6:	4b32      	ldr	r3, [pc, #200]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020cc:	4b30      	ldr	r3, [pc, #192]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020d2:	4b2f      	ldr	r3, [pc, #188]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020d8:	4b2d      	ldr	r3, [pc, #180]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020da:	2200      	movs	r2, #0
 80020dc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020de:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80020e4:	4b2a      	ldr	r3, [pc, #168]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020ea:	4b29      	ldr	r3, [pc, #164]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80020f0:	4827      	ldr	r0, [pc, #156]	; (8002190 <HAL_UART_MspInit+0x144>)
 80020f2:	f000 fa19 	bl	8002528 <HAL_DMA_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 80020fc:	f7ff fd9a 	bl	8001c34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a23      	ldr	r2, [pc, #140]	; (8002190 <HAL_UART_MspInit+0x144>)
 8002104:	639a      	str	r2, [r3, #56]	; 0x38
 8002106:	4a22      	ldr	r2, [pc, #136]	; (8002190 <HAL_UART_MspInit+0x144>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800210c:	2200      	movs	r2, #0
 800210e:	2100      	movs	r1, #0
 8002110:	2030      	movs	r0, #48	; 0x30
 8002112:	f000 f9d2 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002116:	2030      	movs	r0, #48	; 0x30
 8002118:	f000 f9eb 	bl	80024f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800211c:	e02d      	b.n	800217a <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a1d      	ldr	r2, [pc, #116]	; (8002198 <HAL_UART_MspInit+0x14c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d128      	bne.n	800217a <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002128:	4b17      	ldr	r3, [pc, #92]	; (8002188 <HAL_UART_MspInit+0x13c>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	4a16      	ldr	r2, [pc, #88]	; (8002188 <HAL_UART_MspInit+0x13c>)
 800212e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002132:	6213      	str	r3, [r2, #32]
 8002134:	4b14      	ldr	r3, [pc, #80]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002140:	4b11      	ldr	r3, [pc, #68]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002142:	69db      	ldr	r3, [r3, #28]
 8002144:	4a10      	ldr	r2, [pc, #64]	; (8002188 <HAL_UART_MspInit+0x13c>)
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	61d3      	str	r3, [r2, #28]
 800214c:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <HAL_UART_MspInit+0x13c>)
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002158:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800215c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002166:	2303      	movs	r3, #3
 8002168:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800216a:	2307      	movs	r3, #7
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216e:	f107 031c 	add.w	r3, r7, #28
 8002172:	4619      	mov	r1, r3
 8002174:	4809      	ldr	r0, [pc, #36]	; (800219c <HAL_UART_MspInit+0x150>)
 8002176:	f000 fc07 	bl	8002988 <HAL_GPIO_Init>
}
 800217a:	bf00      	nop
 800217c:	3730      	adds	r7, #48	; 0x30
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40004c00 	.word	0x40004c00
 8002188:	40023800 	.word	0x40023800
 800218c:	40020800 	.word	0x40020800
 8002190:	2000039c 	.word	0x2000039c
 8002194:	40026430 	.word	0x40026430
 8002198:	40013800 	.word	0x40013800
 800219c:	40020000 	.word	0x40020000

080021a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021a0:	480c      	ldr	r0, [pc, #48]	; (80021d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021a2:	490d      	ldr	r1, [pc, #52]	; (80021d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021a4:	4a0d      	ldr	r2, [pc, #52]	; (80021dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b6:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021b8:	4c0a      	ldr	r4, [pc, #40]	; (80021e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021c6:	f7ff fe67 	bl	8001e98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ca:	f003 fa4b 	bl	8005664 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ce:	f7ff faad 	bl	800172c <main>
  bx lr
 80021d2:	4770      	bx	lr
  ldr r0, =_sdata
 80021d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021dc:	08008a34 	.word	0x08008a34
  ldr r2, =_sbss
 80021e0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021e4:	200003f4 	.word	0x200003f4

080021e8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC1_IRQHandler>

080021ea <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f4:	2003      	movs	r0, #3
 80021f6:	f000 f955 	bl	80024a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021fa:	2000      	movs	r0, #0
 80021fc:	f000 f80e 	bl	800221c <HAL_InitTick>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	71fb      	strb	r3, [r7, #7]
 800220a:	e001      	b.n	8002210 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800220c:	f7ff fd18 	bl	8001c40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002210:	79fb      	ldrb	r3, [r7, #7]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002228:	4b16      	ldr	r3, [pc, #88]	; (8002284 <HAL_InitTick+0x68>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d022      	beq.n	8002276 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002230:	4b15      	ldr	r3, [pc, #84]	; (8002288 <HAL_InitTick+0x6c>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4b13      	ldr	r3, [pc, #76]	; (8002284 <HAL_InitTick+0x68>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800223c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002240:	fbb2 f3f3 	udiv	r3, r2, r3
 8002244:	4618      	mov	r0, r3
 8002246:	f000 f962 	bl	800250e <HAL_SYSTICK_Config>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10f      	bne.n	8002270 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b0f      	cmp	r3, #15
 8002254:	d809      	bhi.n	800226a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002256:	2200      	movs	r2, #0
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	f04f 30ff 	mov.w	r0, #4294967295
 800225e:	f000 f92c 	bl	80024ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002262:	4a0a      	ldr	r2, [pc, #40]	; (800228c <HAL_InitTick+0x70>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	e007      	b.n	800227a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	73fb      	strb	r3, [r7, #15]
 800226e:	e004      	b.n	800227a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	73fb      	strb	r3, [r7, #15]
 8002274:	e001      	b.n	800227a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800227a:	7bfb      	ldrb	r3, [r7, #15]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	2000000c 	.word	0x2000000c
 8002288:	20000004 	.word	0x20000004
 800228c:	20000008 	.word	0x20000008

08002290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <HAL_IncTick+0x1c>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_IncTick+0x20>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4413      	add	r3, r2
 800229e:	4a03      	ldr	r2, [pc, #12]	; (80022ac <HAL_IncTick+0x1c>)
 80022a0:	6013      	str	r3, [r2, #0]
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc80      	pop	{r7}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	200003e0 	.word	0x200003e0
 80022b0:	2000000c 	.word	0x2000000c

080022b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return uwTick;
 80022b8:	4b02      	ldr	r3, [pc, #8]	; (80022c4 <HAL_GetTick+0x10>)
 80022ba:	681b      	ldr	r3, [r3, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	200003e0 	.word	0x200003e0

080022c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022d0:	f7ff fff0 	bl	80022b4 <HAL_GetTick>
 80022d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022e0:	d004      	beq.n	80022ec <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80022e2:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_Delay+0x40>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4413      	add	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022ec:	bf00      	nop
 80022ee:	f7ff ffe1 	bl	80022b4 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d8f7      	bhi.n	80022ee <HAL_Delay+0x26>
  {
  }
}
 80022fe:	bf00      	nop
 8002300:	bf00      	nop
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	2000000c 	.word	0x2000000c

0800230c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002328:	4013      	ands	r3, r2
 800232a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002334:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800233c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233e:	4a04      	ldr	r2, [pc, #16]	; (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	60d3      	str	r3, [r2, #12]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002358:	4b04      	ldr	r3, [pc, #16]	; (800236c <__NVIC_GetPriorityGrouping+0x18>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	f003 0307 	and.w	r3, r3, #7
}
 8002362:	4618      	mov	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	2b00      	cmp	r3, #0
 8002380:	db0b      	blt.n	800239a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	f003 021f 	and.w	r2, r3, #31
 8002388:	4906      	ldr	r1, [pc, #24]	; (80023a4 <__NVIC_EnableIRQ+0x34>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	2001      	movs	r0, #1
 8002392:	fa00 f202 	lsl.w	r2, r0, r2
 8002396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db0a      	blt.n	80023d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	490c      	ldr	r1, [pc, #48]	; (80023f4 <__NVIC_SetPriority+0x4c>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	0112      	lsls	r2, r2, #4
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	440b      	add	r3, r1
 80023cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d0:	e00a      	b.n	80023e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4908      	ldr	r1, [pc, #32]	; (80023f8 <__NVIC_SetPriority+0x50>)
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	3b04      	subs	r3, #4
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	440b      	add	r3, r1
 80023e6:	761a      	strb	r2, [r3, #24]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000e100 	.word	0xe000e100
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	; 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f1c3 0307 	rsb	r3, r3, #7
 8002416:	2b04      	cmp	r3, #4
 8002418:	bf28      	it	cs
 800241a:	2304      	movcs	r3, #4
 800241c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3304      	adds	r3, #4
 8002422:	2b06      	cmp	r3, #6
 8002424:	d902      	bls.n	800242c <NVIC_EncodePriority+0x30>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3b03      	subs	r3, #3
 800242a:	e000      	b.n	800242e <NVIC_EncodePriority+0x32>
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	f04f 32ff 	mov.w	r2, #4294967295
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	401a      	ands	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002444:	f04f 31ff 	mov.w	r1, #4294967295
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43d9      	mvns	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	4313      	orrs	r3, r2
         );
}
 8002456:	4618      	mov	r0, r3
 8002458:	3724      	adds	r7, #36	; 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002470:	d301      	bcc.n	8002476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002472:	2301      	movs	r3, #1
 8002474:	e00f      	b.n	8002496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002476:	4a0a      	ldr	r2, [pc, #40]	; (80024a0 <SysTick_Config+0x40>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247e:	210f      	movs	r1, #15
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f7ff ff90 	bl	80023a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002488:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <SysTick_Config+0x40>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248e:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <SysTick_Config+0x40>)
 8002490:	2207      	movs	r2, #7
 8002492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	e000e010 	.word	0xe000e010

080024a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ff2d 	bl	800230c <__NVIC_SetPriorityGrouping>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b086      	sub	sp, #24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	4603      	mov	r3, r0
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024cc:	f7ff ff42 	bl	8002354 <__NVIC_GetPriorityGrouping>
 80024d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	6978      	ldr	r0, [r7, #20]
 80024d8:	f7ff ff90 	bl	80023fc <NVIC_EncodePriority>
 80024dc:	4602      	mov	r2, r0
 80024de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff5f 	bl	80023a8 <__NVIC_SetPriority>
}
 80024ea:	bf00      	nop
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff ff35 	bl	8002370 <__NVIC_EnableIRQ>
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ffa2 	bl	8002460 <SysTick_Config>
 800251c:	4603      	mov	r3, r0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e059      	b.n	80025ee <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	4b2d      	ldr	r3, [pc, #180]	; (80025f8 <HAL_DMA_Init+0xd0>)
 8002542:	429a      	cmp	r2, r3
 8002544:	d80f      	bhi.n	8002566 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	4b2b      	ldr	r3, [pc, #172]	; (80025fc <HAL_DMA_Init+0xd4>)
 800254e:	4413      	add	r3, r2
 8002550:	4a2b      	ldr	r2, [pc, #172]	; (8002600 <HAL_DMA_Init+0xd8>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	091b      	lsrs	r3, r3, #4
 8002558:	009a      	lsls	r2, r3, #2
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a28      	ldr	r2, [pc, #160]	; (8002604 <HAL_DMA_Init+0xdc>)
 8002562:	63da      	str	r2, [r3, #60]	; 0x3c
 8002564:	e00e      	b.n	8002584 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	4b26      	ldr	r3, [pc, #152]	; (8002608 <HAL_DMA_Init+0xe0>)
 800256e:	4413      	add	r3, r2
 8002570:	4a23      	ldr	r2, [pc, #140]	; (8002600 <HAL_DMA_Init+0xd8>)
 8002572:	fba2 2303 	umull	r2, r3, r2, r3
 8002576:	091b      	lsrs	r3, r3, #4
 8002578:	009a      	lsls	r2, r3, #2
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a22      	ldr	r2, [pc, #136]	; (800260c <HAL_DMA_Init+0xe4>)
 8002582:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800259a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800259e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80025a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	40026407 	.word	0x40026407
 80025fc:	bffd9ff8 	.word	0xbffd9ff8
 8002600:	cccccccd 	.word	0xcccccccd
 8002604:	40026000 	.word	0x40026000
 8002608:	bffd9bf8 	.word	0xbffd9bf8
 800260c:	40026400 	.word	0x40026400

08002610 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_DMA_Start_IT+0x20>
 800262c:	2302      	movs	r3, #2
 800262e:	e04b      	b.n	80026c8 <HAL_DMA_Start_IT+0xb8>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b01      	cmp	r3, #1
 8002642:	d13a      	bne.n	80026ba <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2202      	movs	r2, #2
 8002648:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0201 	bic.w	r2, r2, #1
 8002660:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	68b9      	ldr	r1, [r7, #8]
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 f95e 	bl	800292a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002672:	2b00      	cmp	r3, #0
 8002674:	d008      	beq.n	8002688 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f042 020e 	orr.w	r2, r2, #14
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	e00f      	b.n	80026a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 0204 	bic.w	r2, r2, #4
 8002696:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 020a 	orr.w	r2, r2, #10
 80026a6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	e005      	b.n	80026c6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80026c2:	2302      	movs	r3, #2
 80026c4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d008      	beq.n	80026fa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2204      	movs	r2, #4
 80026ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e022      	b.n	8002740 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 020e 	bic.w	r2, r2, #14
 8002708:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0201 	bic.w	r2, r2, #1
 8002718:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	f003 021c 	and.w	r2, r3, #28
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002726:	2101      	movs	r1, #1
 8002728:	fa01 f202 	lsl.w	r2, r1, r2
 800272c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 800273e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002740:	4618      	mov	r0, r3
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b084      	sub	sp, #16
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002752:	2300      	movs	r3, #0
 8002754:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d005      	beq.n	800276e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2204      	movs	r2, #4
 8002766:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e029      	b.n	80027c2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 020e 	bic.w	r2, r2, #14
 800277c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 021c 	and.w	r2, r3, #28
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800279a:	2101      	movs	r1, #1
 800279c:	fa01 f202 	lsl.w	r2, r1, r2
 80027a0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
    }
  }
  return status;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	f003 031c 	and.w	r3, r3, #28
 80027ec:	2204      	movs	r2, #4
 80027ee:	409a      	lsls	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d026      	beq.n	8002846 <HAL_DMA_IRQHandler+0x7a>
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d021      	beq.n	8002846 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	d107      	bne.n	8002820 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0204 	bic.w	r2, r2, #4
 800281e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f003 021c 	and.w	r2, r3, #28
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800282c:	2104      	movs	r1, #4
 800282e:	fa01 f202 	lsl.w	r2, r1, r2
 8002832:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d071      	beq.n	8002920 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002844:	e06c      	b.n	8002920 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	f003 031c 	and.w	r3, r3, #28
 800284e:	2202      	movs	r2, #2
 8002850:	409a      	lsls	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4013      	ands	r3, r2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d02e      	beq.n	80028b8 <HAL_DMA_IRQHandler+0xec>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d029      	beq.n	80028b8 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0320 	and.w	r3, r3, #32
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10b      	bne.n	800288a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 020a 	bic.w	r2, r2, #10
 8002880:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f003 021c 	and.w	r2, r3, #28
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002896:	2102      	movs	r1, #2
 8002898:	fa01 f202 	lsl.w	r2, r1, r2
 800289c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d038      	beq.n	8002920 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80028b6:	e033      	b.n	8002920 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	f003 031c 	and.w	r3, r3, #28
 80028c0:	2208      	movs	r2, #8
 80028c2:	409a      	lsls	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4013      	ands	r3, r2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d02a      	beq.n	8002922 <HAL_DMA_IRQHandler+0x156>
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f003 0308 	and.w	r3, r3, #8
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d025      	beq.n	8002922 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 020e 	bic.w	r2, r2, #14
 80028e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f003 021c 	and.w	r2, r3, #28
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028f2:	2101      	movs	r1, #1
 80028f4:	fa01 f202 	lsl.w	r2, r1, r2
 80028f8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	2b00      	cmp	r3, #0
 8002916:	d004      	beq.n	8002922 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002920:	bf00      	nop
 8002922:	bf00      	nop
}
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
 8002936:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293c:	f003 021c 	and.w	r2, r3, #28
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002944:	2101      	movs	r1, #1
 8002946:	fa01 f202 	lsl.w	r2, r1, r2
 800294a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b10      	cmp	r3, #16
 800295a:	d108      	bne.n	800296e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800296c:	e007      	b.n	800297e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	60da      	str	r2, [r3, #12]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800299a:	2300      	movs	r3, #0
 800299c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800299e:	e160      	b.n	8002c62 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	2101      	movs	r1, #1
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	fa01 f303 	lsl.w	r3, r1, r3
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f000 8152 	beq.w	8002c5c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d005      	beq.n	80029d0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d130      	bne.n	8002a32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	2203      	movs	r2, #3
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4013      	ands	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002a06:	2201      	movs	r2, #1
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4013      	ands	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	091b      	lsrs	r3, r3, #4
 8002a1c:	f003 0201 	and.w	r2, r3, #1
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d017      	beq.n	8002a6e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	2203      	movs	r2, #3
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d123      	bne.n	8002ac2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	08da      	lsrs	r2, r3, #3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3208      	adds	r2, #8
 8002a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a86:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	08da      	lsrs	r2, r3, #3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3208      	adds	r2, #8
 8002abc:	6939      	ldr	r1, [r7, #16]
 8002abe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	2203      	movs	r2, #3
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0203 	and.w	r2, r3, #3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 80ac 	beq.w	8002c5c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b04:	4b5e      	ldr	r3, [pc, #376]	; (8002c80 <HAL_GPIO_Init+0x2f8>)
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	4a5d      	ldr	r2, [pc, #372]	; (8002c80 <HAL_GPIO_Init+0x2f8>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6213      	str	r3, [r2, #32]
 8002b10:	4b5b      	ldr	r3, [pc, #364]	; (8002c80 <HAL_GPIO_Init+0x2f8>)
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002b1c:	4a59      	ldr	r2, [pc, #356]	; (8002c84 <HAL_GPIO_Init+0x2fc>)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	089b      	lsrs	r3, r3, #2
 8002b22:	3302      	adds	r3, #2
 8002b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b28:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	220f      	movs	r2, #15
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a51      	ldr	r2, [pc, #324]	; (8002c88 <HAL_GPIO_Init+0x300>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d025      	beq.n	8002b94 <HAL_GPIO_Init+0x20c>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a50      	ldr	r2, [pc, #320]	; (8002c8c <HAL_GPIO_Init+0x304>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d01f      	beq.n	8002b90 <HAL_GPIO_Init+0x208>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a4f      	ldr	r2, [pc, #316]	; (8002c90 <HAL_GPIO_Init+0x308>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d019      	beq.n	8002b8c <HAL_GPIO_Init+0x204>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a4e      	ldr	r2, [pc, #312]	; (8002c94 <HAL_GPIO_Init+0x30c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d013      	beq.n	8002b88 <HAL_GPIO_Init+0x200>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a4d      	ldr	r2, [pc, #308]	; (8002c98 <HAL_GPIO_Init+0x310>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d00d      	beq.n	8002b84 <HAL_GPIO_Init+0x1fc>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a4c      	ldr	r2, [pc, #304]	; (8002c9c <HAL_GPIO_Init+0x314>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d007      	beq.n	8002b80 <HAL_GPIO_Init+0x1f8>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a4b      	ldr	r2, [pc, #300]	; (8002ca0 <HAL_GPIO_Init+0x318>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d101      	bne.n	8002b7c <HAL_GPIO_Init+0x1f4>
 8002b78:	2306      	movs	r3, #6
 8002b7a:	e00c      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b7c:	2307      	movs	r3, #7
 8002b7e:	e00a      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b80:	2305      	movs	r3, #5
 8002b82:	e008      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b84:	2304      	movs	r3, #4
 8002b86:	e006      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e004      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e002      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <HAL_GPIO_Init+0x20e>
 8002b94:	2300      	movs	r3, #0
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	f002 0203 	and.w	r2, r2, #3
 8002b9c:	0092      	lsls	r2, r2, #2
 8002b9e:	4093      	lsls	r3, r2
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ba6:	4937      	ldr	r1, [pc, #220]	; (8002c84 <HAL_GPIO_Init+0x2fc>)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	089b      	lsrs	r3, r3, #2
 8002bac:	3302      	adds	r3, #2
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bb4:	4b3b      	ldr	r3, [pc, #236]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002bd8:	4a32      	ldr	r2, [pc, #200]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bde:	4b31      	ldr	r3, [pc, #196]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4013      	ands	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c02:	4a28      	ldr	r2, [pc, #160]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c08:	4b26      	ldr	r3, [pc, #152]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	43db      	mvns	r3, r3
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	4013      	ands	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c2c:	4a1d      	ldr	r2, [pc, #116]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c32:	4b1c      	ldr	r3, [pc, #112]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c56:	4a13      	ldr	r2, [pc, #76]	; (8002ca4 <HAL_GPIO_Init+0x31c>)
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	fa22 f303 	lsr.w	r3, r2, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f47f ae97 	bne.w	80029a0 <HAL_GPIO_Init+0x18>
  }
}
 8002c72:	bf00      	nop
 8002c74:	bf00      	nop
 8002c76:	371c      	adds	r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40010000 	.word	0x40010000
 8002c88:	40020000 	.word	0x40020000
 8002c8c:	40020400 	.word	0x40020400
 8002c90:	40020800 	.word	0x40020800
 8002c94:	40020c00 	.word	0x40020c00
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40021400 	.word	0x40021400
 8002ca0:	40021800 	.word	0x40021800
 8002ca4:	40010400 	.word	0x40010400

08002ca8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	887b      	ldrh	r3, [r7, #2]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
 8002cc4:	e001      	b.n	8002cca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	807b      	strh	r3, [r7, #2]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ce6:	787b      	ldrb	r3, [r7, #1]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cec:	887a      	ldrh	r2, [r7, #2]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002cf2:	e003      	b.n	8002cfc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002cf4:	887b      	ldrh	r3, [r7, #2]
 8002cf6:	041a      	lsls	r2, r3, #16
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	619a      	str	r2, [r3, #24]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr
	...

08002d08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e12b      	b.n	8002f72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d106      	bne.n	8002d34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7fe fb24 	bl	800137c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2224      	movs	r2, #36	; 0x24
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0201 	bic.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d6c:	f001 fab2 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8002d70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	4a81      	ldr	r2, [pc, #516]	; (8002f7c <HAL_I2C_Init+0x274>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d807      	bhi.n	8002d8c <HAL_I2C_Init+0x84>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4a80      	ldr	r2, [pc, #512]	; (8002f80 <HAL_I2C_Init+0x278>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	bf94      	ite	ls
 8002d84:	2301      	movls	r3, #1
 8002d86:	2300      	movhi	r3, #0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	e006      	b.n	8002d9a <HAL_I2C_Init+0x92>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4a7d      	ldr	r2, [pc, #500]	; (8002f84 <HAL_I2C_Init+0x27c>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	bf94      	ite	ls
 8002d94:	2301      	movls	r3, #1
 8002d96:	2300      	movhi	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e0e7      	b.n	8002f72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4a78      	ldr	r2, [pc, #480]	; (8002f88 <HAL_I2C_Init+0x280>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	0c9b      	lsrs	r3, r3, #18
 8002dac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68ba      	ldr	r2, [r7, #8]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	4a6a      	ldr	r2, [pc, #424]	; (8002f7c <HAL_I2C_Init+0x274>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d802      	bhi.n	8002ddc <HAL_I2C_Init+0xd4>
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	e009      	b.n	8002df0 <HAL_I2C_Init+0xe8>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002de2:	fb02 f303 	mul.w	r3, r2, r3
 8002de6:	4a69      	ldr	r2, [pc, #420]	; (8002f8c <HAL_I2C_Init+0x284>)
 8002de8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	3301      	adds	r3, #1
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e02:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	495c      	ldr	r1, [pc, #368]	; (8002f7c <HAL_I2C_Init+0x274>)
 8002e0c:	428b      	cmp	r3, r1
 8002e0e:	d819      	bhi.n	8002e44 <HAL_I2C_Init+0x13c>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1e59      	subs	r1, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e1e:	1c59      	adds	r1, r3, #1
 8002e20:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e24:	400b      	ands	r3, r1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00a      	beq.n	8002e40 <HAL_I2C_Init+0x138>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1e59      	subs	r1, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3e:	e051      	b.n	8002ee4 <HAL_I2C_Init+0x1dc>
 8002e40:	2304      	movs	r3, #4
 8002e42:	e04f      	b.n	8002ee4 <HAL_I2C_Init+0x1dc>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d111      	bne.n	8002e70 <HAL_I2C_Init+0x168>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	1e58      	subs	r0, r3, #1
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6859      	ldr	r1, [r3, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	440b      	add	r3, r1
 8002e5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	bf0c      	ite	eq
 8002e68:	2301      	moveq	r3, #1
 8002e6a:	2300      	movne	r3, #0
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	e012      	b.n	8002e96 <HAL_I2C_Init+0x18e>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1e58      	subs	r0, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6859      	ldr	r1, [r3, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	0099      	lsls	r1, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e86:	3301      	adds	r3, #1
 8002e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	bf0c      	ite	eq
 8002e90:	2301      	moveq	r3, #1
 8002e92:	2300      	movne	r3, #0
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_I2C_Init+0x196>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e022      	b.n	8002ee4 <HAL_I2C_Init+0x1dc>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10e      	bne.n	8002ec4 <HAL_I2C_Init+0x1bc>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	1e58      	subs	r0, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6859      	ldr	r1, [r3, #4]
 8002eae:	460b      	mov	r3, r1
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	440b      	add	r3, r1
 8002eb4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb8:	3301      	adds	r3, #1
 8002eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ec2:	e00f      	b.n	8002ee4 <HAL_I2C_Init+0x1dc>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	0099      	lsls	r1, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	6809      	ldr	r1, [r1, #0]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69da      	ldr	r2, [r3, #28]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6911      	ldr	r1, [r2, #16]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	68d2      	ldr	r2, [r2, #12]
 8002f1e:	4311      	orrs	r1, r2
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	430b      	orrs	r3, r1
 8002f26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	695a      	ldr	r2, [r3, #20]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f042 0201 	orr.w	r2, r2, #1
 8002f52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	000186a0 	.word	0x000186a0
 8002f80:	001e847f 	.word	0x001e847f
 8002f84:	003d08ff 	.word	0x003d08ff
 8002f88:	431bde83 	.word	0x431bde83
 8002f8c:	10624dd3 	.word	0x10624dd3

08002f90 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	817b      	strh	r3, [r7, #10]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fa4:	f7ff f986 	bl	80022b4 <HAL_GetTick>
 8002fa8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b20      	cmp	r3, #32
 8002fb4:	f040 80e0 	bne.w	8003178 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	2319      	movs	r3, #25
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	4970      	ldr	r1, [pc, #448]	; (8003184 <HAL_I2C_Master_Transmit+0x1f4>)
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fa92 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e0d3      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_I2C_Master_Transmit+0x50>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e0cc      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d007      	beq.n	8003006 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0201 	orr.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003014:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2221      	movs	r2, #33	; 0x21
 800301a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2210      	movs	r2, #16
 8003022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	893a      	ldrh	r2, [r7, #8]
 8003036:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4a50      	ldr	r2, [pc, #320]	; (8003188 <HAL_I2C_Master_Transmit+0x1f8>)
 8003046:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003048:	8979      	ldrh	r1, [r7, #10]
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	6a3a      	ldr	r2, [r7, #32]
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 f9ca 	bl	80033e8 <I2C_MasterRequestWrite>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e08d      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305e:	2300      	movs	r3, #0
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	613b      	str	r3, [r7, #16]
 8003072:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003074:	e066      	b.n	8003144 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	6a39      	ldr	r1, [r7, #32]
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 fb0c 	bl	8003698 <I2C_WaitOnTXEFlagUntilTimeout>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00d      	beq.n	80030a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	2b04      	cmp	r3, #4
 800308c:	d107      	bne.n	800309e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800309c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e06b      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	781a      	ldrb	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	2b04      	cmp	r3, #4
 80030de:	d11b      	bne.n	8003118 <HAL_I2C_Master_Transmit+0x188>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d017      	beq.n	8003118 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	781a      	ldrb	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f8:	1c5a      	adds	r2, r3, #1
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	6a39      	ldr	r1, [r7, #32]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 fafc 	bl	800371a <I2C_WaitOnBTFFlagUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00d      	beq.n	8003144 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b04      	cmp	r3, #4
 800312e:	d107      	bne.n	8003140 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e01a      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003148:	2b00      	cmp	r3, #0
 800314a:	d194      	bne.n	8003076 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800315a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	e000      	b.n	800317a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
  }
}
 800317a:	4618      	mov	r0, r3
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	00100002 	.word	0x00100002
 8003188:	ffff0000 	.word	0xffff0000

0800318c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08a      	sub	sp, #40	; 0x28
 8003190:	af02      	add	r7, sp, #8
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	460b      	mov	r3, r1
 800319a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800319c:	f7ff f88a 	bl	80022b4 <HAL_GetTick>
 80031a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80031a2:	2301      	movs	r3, #1
 80031a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b20      	cmp	r3, #32
 80031b0:	f040 8111 	bne.w	80033d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	2319      	movs	r3, #25
 80031ba:	2201      	movs	r2, #1
 80031bc:	4988      	ldr	r1, [pc, #544]	; (80033e0 <HAL_I2C_IsDeviceReady+0x254>)
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f994 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
 80031cc:	e104      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d101      	bne.n	80031dc <HAL_I2C_IsDeviceReady+0x50>
 80031d8:	2302      	movs	r3, #2
 80031da:	e0fd      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d007      	beq.n	8003202 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f042 0201 	orr.w	r2, r2, #1
 8003200:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003210:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2224      	movs	r2, #36	; 0x24
 8003216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4a70      	ldr	r2, [pc, #448]	; (80033e4 <HAL_I2C_IsDeviceReady+0x258>)
 8003224:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003234:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2200      	movs	r2, #0
 800323e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 f952 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00d      	beq.n	800326a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003258:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800325c:	d103      	bne.n	8003266 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e0b6      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800326a:	897b      	ldrh	r3, [r7, #10]
 800326c:	b2db      	uxtb	r3, r3
 800326e:	461a      	mov	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003278:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800327a:	f7ff f81b 	bl	80022b4 <HAL_GetTick>
 800327e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b02      	cmp	r3, #2
 800328c:	bf0c      	ite	eq
 800328e:	2301      	moveq	r3, #1
 8003290:	2300      	movne	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a4:	bf0c      	ite	eq
 80032a6:	2301      	moveq	r3, #1
 80032a8:	2300      	movne	r3, #0
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032ae:	e025      	b.n	80032fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032b0:	f7ff f800 	bl	80022b4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d302      	bcc.n	80032c6 <HAL_I2C_IsDeviceReady+0x13a>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d103      	bne.n	80032ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	22a0      	movs	r2, #160	; 0xa0
 80032ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b02      	cmp	r3, #2
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f2:	bf0c      	ite	eq
 80032f4:	2301      	moveq	r3, #1
 80032f6:	2300      	movne	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2ba0      	cmp	r3, #160	; 0xa0
 8003306:	d005      	beq.n	8003314 <HAL_I2C_IsDeviceReady+0x188>
 8003308:	7dfb      	ldrb	r3, [r7, #23]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d102      	bne.n	8003314 <HAL_I2C_IsDeviceReady+0x188>
 800330e:	7dbb      	ldrb	r3, [r7, #22]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0cd      	beq.n	80032b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2220      	movs	r2, #32
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b02      	cmp	r3, #2
 8003328:	d129      	bne.n	800337e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003338:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333a:	2300      	movs	r3, #0
 800333c:	613b      	str	r3, [r7, #16]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	2319      	movs	r3, #25
 8003356:	2201      	movs	r2, #1
 8003358:	4921      	ldr	r1, [pc, #132]	; (80033e0 <HAL_I2C_IsDeviceReady+0x254>)
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 f8c6 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e036      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2220      	movs	r2, #32
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	e02c      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800338c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003396:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	2319      	movs	r3, #25
 800339e:	2201      	movs	r2, #1
 80033a0:	490f      	ldr	r1, [pc, #60]	; (80033e0 <HAL_I2C_IsDeviceReady+0x254>)
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f8a2 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e012      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	3301      	adds	r3, #1
 80033b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	f4ff af32 	bcc.w	8003226 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80033d6:	2302      	movs	r3, #2
  }
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3720      	adds	r7, #32
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	00100002 	.word	0x00100002
 80033e4:	ffff0000 	.word	0xffff0000

080033e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	607a      	str	r2, [r7, #4]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	460b      	mov	r3, r1
 80033f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d006      	beq.n	8003412 <I2C_MasterRequestWrite+0x2a>
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d003      	beq.n	8003412 <I2C_MasterRequestWrite+0x2a>
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003410:	d108      	bne.n	8003424 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	e00b      	b.n	800343c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003428:	2b12      	cmp	r3, #18
 800342a:	d107      	bne.n	800343c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800343a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 f84f 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00d      	beq.n	8003470 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003462:	d103      	bne.n	800346c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f44f 7200 	mov.w	r2, #512	; 0x200
 800346a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e035      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003478:	d108      	bne.n	800348c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800347a:	897b      	ldrh	r3, [r7, #10]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003488:	611a      	str	r2, [r3, #16]
 800348a:	e01b      	b.n	80034c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800348c:	897b      	ldrh	r3, [r7, #10]
 800348e:	11db      	asrs	r3, r3, #7
 8003490:	b2db      	uxtb	r3, r3
 8003492:	f003 0306 	and.w	r3, r3, #6
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f063 030f 	orn	r3, r3, #15
 800349c:	b2da      	uxtb	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	490e      	ldr	r1, [pc, #56]	; (80034e4 <I2C_MasterRequestWrite+0xfc>)
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f875 	bl	800359a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e010      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034ba:	897b      	ldrh	r3, [r7, #10]
 80034bc:	b2da      	uxtb	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	4907      	ldr	r1, [pc, #28]	; (80034e8 <I2C_MasterRequestWrite+0x100>)
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 f865 	bl	800359a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	00010008 	.word	0x00010008
 80034e8:	00010002 	.word	0x00010002

080034ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	603b      	str	r3, [r7, #0]
 80034f8:	4613      	mov	r3, r2
 80034fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034fc:	e025      	b.n	800354a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d021      	beq.n	800354a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7fe fed5 	bl	80022b4 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d116      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f043 0220 	orr.w	r2, r3, #32
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e023      	b.n	8003592 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	0c1b      	lsrs	r3, r3, #16
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b01      	cmp	r3, #1
 8003552:	d10d      	bne.n	8003570 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	43da      	mvns	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4013      	ands	r3, r2
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf0c      	ite	eq
 8003566:	2301      	moveq	r3, #1
 8003568:	2300      	movne	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	e00c      	b.n	800358a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	43da      	mvns	r2, r3
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	4013      	ands	r3, r2
 800357c:	b29b      	uxth	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	bf0c      	ite	eq
 8003582:	2301      	moveq	r3, #1
 8003584:	2300      	movne	r3, #0
 8003586:	b2db      	uxtb	r3, r3
 8003588:	461a      	mov	r2, r3
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	429a      	cmp	r2, r3
 800358e:	d0b6      	beq.n	80034fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b084      	sub	sp, #16
 800359e:	af00      	add	r7, sp, #0
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	607a      	str	r2, [r7, #4]
 80035a6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035a8:	e051      	b.n	800364e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b8:	d123      	bne.n	8003602 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	f043 0204 	orr.w	r2, r3, #4
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e046      	b.n	8003690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003608:	d021      	beq.n	800364e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360a:	f7fe fe53 	bl	80022b4 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	429a      	cmp	r2, r3
 8003618:	d302      	bcc.n	8003620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d116      	bne.n	800364e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363a:	f043 0220 	orr.w	r2, r3, #32
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e020      	b.n	8003690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	0c1b      	lsrs	r3, r3, #16
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b01      	cmp	r3, #1
 8003656:	d10c      	bne.n	8003672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	43da      	mvns	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	bf14      	ite	ne
 800366a:	2301      	movne	r3, #1
 800366c:	2300      	moveq	r3, #0
 800366e:	b2db      	uxtb	r3, r3
 8003670:	e00b      	b.n	800368a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	43da      	mvns	r2, r3
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	4013      	ands	r3, r2
 800367e:	b29b      	uxth	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	bf14      	ite	ne
 8003684:	2301      	movne	r3, #1
 8003686:	2300      	moveq	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d18d      	bne.n	80035aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036a4:	e02d      	b.n	8003702 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 f878 	bl	800379c <I2C_IsAcknowledgeFailed>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e02d      	b.n	8003712 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036bc:	d021      	beq.n	8003702 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036be:	f7fe fdf9 	bl	80022b4 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d302      	bcc.n	80036d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d116      	bne.n	8003702 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2220      	movs	r2, #32
 80036de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	f043 0220 	orr.w	r2, r3, #32
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e007      	b.n	8003712 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370c:	2b80      	cmp	r3, #128	; 0x80
 800370e:	d1ca      	bne.n	80036a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b084      	sub	sp, #16
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003726:	e02d      	b.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 f837 	bl	800379c <I2C_IsAcknowledgeFailed>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e02d      	b.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d021      	beq.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003740:	f7fe fdb8 	bl	80022b4 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	429a      	cmp	r2, r3
 800374e:	d302      	bcc.n	8003756 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d116      	bne.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	f043 0220 	orr.w	r2, r3, #32
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e007      	b.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	2b04      	cmp	r3, #4
 8003790:	d1ca      	bne.n	8003728 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b2:	d11b      	bne.n	80037ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	f043 0204 	orr.w	r2, r3, #4
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e000      	b.n	80037ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr

080037f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e31d      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800380a:	4b94      	ldr	r3, [pc, #592]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003814:	4b91      	ldr	r3, [pc, #580]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d07b      	beq.n	8003922 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	2b08      	cmp	r3, #8
 800382e:	d006      	beq.n	800383e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b0c      	cmp	r3, #12
 8003834:	d10f      	bne.n	8003856 <HAL_RCC_OscConfig+0x5e>
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800383c:	d10b      	bne.n	8003856 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383e:	4b87      	ldr	r3, [pc, #540]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d06a      	beq.n	8003920 <HAL_RCC_OscConfig+0x128>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d166      	bne.n	8003920 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e2f7      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d106      	bne.n	800386c <HAL_RCC_OscConfig+0x74>
 800385e:	4b7f      	ldr	r3, [pc, #508]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a7e      	ldr	r2, [pc, #504]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003868:	6013      	str	r3, [r2, #0]
 800386a:	e02d      	b.n	80038c8 <HAL_RCC_OscConfig+0xd0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10c      	bne.n	800388e <HAL_RCC_OscConfig+0x96>
 8003874:	4b79      	ldr	r3, [pc, #484]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a78      	ldr	r2, [pc, #480]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 800387a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800387e:	6013      	str	r3, [r2, #0]
 8003880:	4b76      	ldr	r3, [pc, #472]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a75      	ldr	r2, [pc, #468]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003886:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	e01c      	b.n	80038c8 <HAL_RCC_OscConfig+0xd0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b05      	cmp	r3, #5
 8003894:	d10c      	bne.n	80038b0 <HAL_RCC_OscConfig+0xb8>
 8003896:	4b71      	ldr	r3, [pc, #452]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a70      	ldr	r2, [pc, #448]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 800389c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	4b6e      	ldr	r3, [pc, #440]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a6d      	ldr	r2, [pc, #436]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	e00b      	b.n	80038c8 <HAL_RCC_OscConfig+0xd0>
 80038b0:	4b6a      	ldr	r3, [pc, #424]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a69      	ldr	r2, [pc, #420]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	4b67      	ldr	r3, [pc, #412]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a66      	ldr	r2, [pc, #408]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d013      	beq.n	80038f8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7fe fcf0 	bl	80022b4 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038d8:	f7fe fcec 	bl	80022b4 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e2ad      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038ea:	4b5c      	ldr	r3, [pc, #368]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0xe0>
 80038f6:	e014      	b.n	8003922 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f8:	f7fe fcdc 	bl	80022b4 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003900:	f7fe fcd8 	bl	80022b4 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	; 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e299      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003912:	4b52      	ldr	r3, [pc, #328]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x108>
 800391e:	e000      	b.n	8003922 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d05a      	beq.n	80039e4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	2b04      	cmp	r3, #4
 8003932:	d005      	beq.n	8003940 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b0c      	cmp	r3, #12
 8003938:	d119      	bne.n	800396e <HAL_RCC_OscConfig+0x176>
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d116      	bne.n	800396e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003940:	4b46      	ldr	r3, [pc, #280]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_RCC_OscConfig+0x160>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d001      	beq.n	8003958 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e276      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003958:	4b40      	ldr	r3, [pc, #256]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	493d      	ldr	r1, [pc, #244]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003968:	4313      	orrs	r3, r2
 800396a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396c:	e03a      	b.n	80039e4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d020      	beq.n	80039b8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003976:	4b3a      	ldr	r3, [pc, #232]	; (8003a60 <HAL_RCC_OscConfig+0x268>)
 8003978:	2201      	movs	r2, #1
 800397a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fe fc9a 	bl	80022b4 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003984:	f7fe fc96 	bl	80022b4 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e257      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003996:	4b31      	ldr	r3, [pc, #196]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d0f0      	beq.n	8003984 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a2:	4b2e      	ldr	r3, [pc, #184]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	492a      	ldr	r1, [pc, #168]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	604b      	str	r3, [r1, #4]
 80039b6:	e015      	b.n	80039e4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039b8:	4b29      	ldr	r3, [pc, #164]	; (8003a60 <HAL_RCC_OscConfig+0x268>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fe fc79 	bl	80022b4 <HAL_GetTick>
 80039c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80039c4:	e008      	b.n	80039d8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039c6:	f7fe fc75 	bl	80022b4 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e236      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80039d8:	4b20      	ldr	r3, [pc, #128]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1f0      	bne.n	80039c6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80b8 	beq.w	8003b62 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d170      	bne.n	8003ada <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039f8:	4b18      	ldr	r3, [pc, #96]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <HAL_RCC_OscConfig+0x218>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e21a      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1a      	ldr	r2, [r3, #32]
 8003a14:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d921      	bls.n	8003a64 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fc7d 	bl	8004324 <RCC_SetFlashLatencyFromMSIRange>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e208      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a34:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	4906      	ldr	r1, [pc, #24]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a46:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	061b      	lsls	r3, r3, #24
 8003a54:	4901      	ldr	r1, [pc, #4]	; (8003a5c <HAL_RCC_OscConfig+0x264>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	604b      	str	r3, [r1, #4]
 8003a5a:	e020      	b.n	8003a9e <HAL_RCC_OscConfig+0x2a6>
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a64:	4b99      	ldr	r3, [pc, #612]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	4996      	ldr	r1, [pc, #600]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a76:	4b95      	ldr	r3, [pc, #596]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	061b      	lsls	r3, r3, #24
 8003a84:	4991      	ldr	r1, [pc, #580]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fc48 	bl	8004324 <RCC_SetFlashLatencyFromMSIRange>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e1d3      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	0b5b      	lsrs	r3, r3, #13
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003aae:	4a87      	ldr	r2, [pc, #540]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003ab0:	6892      	ldr	r2, [r2, #8]
 8003ab2:	0912      	lsrs	r2, r2, #4
 8003ab4:	f002 020f 	and.w	r2, r2, #15
 8003ab8:	4985      	ldr	r1, [pc, #532]	; (8003cd0 <HAL_RCC_OscConfig+0x4d8>)
 8003aba:	5c8a      	ldrb	r2, [r1, r2]
 8003abc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003abe:	4a85      	ldr	r2, [pc, #532]	; (8003cd4 <HAL_RCC_OscConfig+0x4dc>)
 8003ac0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ac2:	4b85      	ldr	r3, [pc, #532]	; (8003cd8 <HAL_RCC_OscConfig+0x4e0>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fe fba8 	bl	800221c <HAL_InitTick>
 8003acc:	4603      	mov	r3, r0
 8003ace:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d045      	beq.n	8003b62 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	e1b5      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d029      	beq.n	8003b36 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ae2:	4b7e      	ldr	r3, [pc, #504]	; (8003cdc <HAL_RCC_OscConfig+0x4e4>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fbe4 	bl	80022b4 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003af0:	f7fe fbe0 	bl	80022b4 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1a1      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b02:	4b72      	ldr	r3, [pc, #456]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b0e:	4b6f      	ldr	r3, [pc, #444]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	496c      	ldr	r1, [pc, #432]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b20:	4b6a      	ldr	r3, [pc, #424]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	061b      	lsls	r3, r3, #24
 8003b2e:	4967      	ldr	r1, [pc, #412]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]
 8003b34:	e015      	b.n	8003b62 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b36:	4b69      	ldr	r3, [pc, #420]	; (8003cdc <HAL_RCC_OscConfig+0x4e4>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe fbba 	bl	80022b4 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b44:	f7fe fbb6 	bl	80022b4 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e177      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b56:	4b5d      	ldr	r3, [pc, #372]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d030      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d016      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b76:	4b5a      	ldr	r3, [pc, #360]	; (8003ce0 <HAL_RCC_OscConfig+0x4e8>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7c:	f7fe fb9a 	bl	80022b4 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b84:	f7fe fb96 	bl	80022b4 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e157      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b96:	4b4d      	ldr	r3, [pc, #308]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0f0      	beq.n	8003b84 <HAL_RCC_OscConfig+0x38c>
 8003ba2:	e015      	b.n	8003bd0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba4:	4b4e      	ldr	r3, [pc, #312]	; (8003ce0 <HAL_RCC_OscConfig+0x4e8>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003baa:	f7fe fb83 	bl	80022b4 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bb2:	f7fe fb7f 	bl	80022b4 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e140      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bc4:	4b41      	ldr	r3, [pc, #260]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1f0      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 80b5 	beq.w	8003d48 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bde:	2300      	movs	r3, #0
 8003be0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003be2:	4b3a      	ldr	r3, [pc, #232]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10d      	bne.n	8003c0a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bee:	4b37      	ldr	r3, [pc, #220]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	4a36      	ldr	r2, [pc, #216]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	6253      	str	r3, [r2, #36]	; 0x24
 8003bfa:	4b34      	ldr	r3, [pc, #208]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	60bb      	str	r3, [r7, #8]
 8003c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c06:	2301      	movs	r3, #1
 8003c08:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	4b36      	ldr	r3, [pc, #216]	; (8003ce4 <HAL_RCC_OscConfig+0x4ec>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d118      	bne.n	8003c48 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c16:	4b33      	ldr	r3, [pc, #204]	; (8003ce4 <HAL_RCC_OscConfig+0x4ec>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a32      	ldr	r2, [pc, #200]	; (8003ce4 <HAL_RCC_OscConfig+0x4ec>)
 8003c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c22:	f7fe fb47 	bl	80022b4 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2a:	f7fe fb43 	bl	80022b4 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b64      	cmp	r3, #100	; 0x64
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e104      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3c:	4b29      	ldr	r3, [pc, #164]	; (8003ce4 <HAL_RCC_OscConfig+0x4ec>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d106      	bne.n	8003c5e <HAL_RCC_OscConfig+0x466>
 8003c50:	4b1e      	ldr	r3, [pc, #120]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c54:	4a1d      	ldr	r2, [pc, #116]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5a:	6353      	str	r3, [r2, #52]	; 0x34
 8003c5c:	e02d      	b.n	8003cba <HAL_RCC_OscConfig+0x4c2>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x488>
 8003c66:	4b19      	ldr	r3, [pc, #100]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c6a:	4a18      	ldr	r2, [pc, #96]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c70:	6353      	str	r3, [r2, #52]	; 0x34
 8003c72:	4b16      	ldr	r3, [pc, #88]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c76:	4a15      	ldr	r2, [pc, #84]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c7c:	6353      	str	r3, [r2, #52]	; 0x34
 8003c7e:	e01c      	b.n	8003cba <HAL_RCC_OscConfig+0x4c2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b05      	cmp	r3, #5
 8003c86:	d10c      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x4aa>
 8003c88:	4b10      	ldr	r3, [pc, #64]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c8c:	4a0f      	ldr	r2, [pc, #60]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c92:	6353      	str	r3, [r2, #52]	; 0x34
 8003c94:	4b0d      	ldr	r3, [pc, #52]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c98:	4a0c      	ldr	r2, [pc, #48]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c9e:	6353      	str	r3, [r2, #52]	; 0x34
 8003ca0:	e00b      	b.n	8003cba <HAL_RCC_OscConfig+0x4c2>
 8003ca2:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca6:	4a09      	ldr	r2, [pc, #36]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003ca8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cac:	6353      	str	r3, [r2, #52]	; 0x34
 8003cae:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cb2:	4a06      	ldr	r2, [pc, #24]	; (8003ccc <HAL_RCC_OscConfig+0x4d4>)
 8003cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d024      	beq.n	8003d0c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cc2:	f7fe faf7 	bl	80022b4 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cc8:	e019      	b.n	8003cfe <HAL_RCC_OscConfig+0x506>
 8003cca:	bf00      	nop
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	080085cc 	.word	0x080085cc
 8003cd4:	20000004 	.word	0x20000004
 8003cd8:	20000008 	.word	0x20000008
 8003cdc:	42470020 	.word	0x42470020
 8003ce0:	42470680 	.word	0x42470680
 8003ce4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ce8:	f7fe fae4 	bl	80022b4 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e0a3      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cfe:	4b54      	ldr	r3, [pc, #336]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0ee      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x4f0>
 8003d0a:	e014      	b.n	8003d36 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0c:	f7fe fad2 	bl	80022b4 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d12:	e00a      	b.n	8003d2a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d14:	f7fe face 	bl	80022b4 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e08d      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d2a:	4b49      	ldr	r3, [pc, #292]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1ee      	bne.n	8003d14 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d36:	7ffb      	ldrb	r3, [r7, #31]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d105      	bne.n	8003d48 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3c:	4b44      	ldr	r3, [pc, #272]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d40:	4a43      	ldr	r2, [pc, #268]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d46:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d079      	beq.n	8003e44 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	2b0c      	cmp	r3, #12
 8003d54:	d056      	beq.n	8003e04 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d13b      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d5e:	4b3d      	ldr	r3, [pc, #244]	; (8003e54 <HAL_RCC_OscConfig+0x65c>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d64:	f7fe faa6 	bl	80022b4 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7fe faa2 	bl	80022b4 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e063      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d7e:	4b34      	ldr	r3, [pc, #208]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f0      	bne.n	8003d6c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d8a:	4b31      	ldr	r3, [pc, #196]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9a:	4319      	orrs	r1, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da0:	430b      	orrs	r3, r1
 8003da2:	492b      	ldr	r1, [pc, #172]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da8:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <HAL_RCC_OscConfig+0x65c>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dae:	f7fe fa81 	bl	80022b4 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db6:	f7fe fa7d 	bl	80022b4 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e03e      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003dc8:	4b21      	ldr	r3, [pc, #132]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x5be>
 8003dd4:	e036      	b.n	8003e44 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd6:	4b1f      	ldr	r3, [pc, #124]	; (8003e54 <HAL_RCC_OscConfig+0x65c>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ddc:	f7fe fa6a 	bl	80022b4 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fe fa66 	bl	80022b4 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e027      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003df6:	4b16      	ldr	r3, [pc, #88]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x5ec>
 8003e02:	e01f      	b.n	8003e44 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e01a      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e10:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <HAL_RCC_OscConfig+0x658>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d10d      	bne.n	8003e40 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d106      	bne.n	8003e40 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d001      	beq.n	8003e44 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	42470060 	.word	0x42470060

08003e58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e11a      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e6c:	4b8f      	ldr	r3, [pc, #572]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d919      	bls.n	8003eae <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d105      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x34>
 8003e80:	4b8a      	ldr	r3, [pc, #552]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a89      	ldr	r2, [pc, #548]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e86:	f043 0304 	orr.w	r3, r3, #4
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	4b87      	ldr	r3, [pc, #540]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f023 0201 	bic.w	r2, r3, #1
 8003e94:	4985      	ldr	r1, [pc, #532]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9c:	4b83      	ldr	r3, [pc, #524]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e0f9      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d008      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eba:	4b7d      	ldr	r3, [pc, #500]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	497a      	ldr	r1, [pc, #488]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 808e 	beq.w	8003ff6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d107      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ee2:	4b73      	ldr	r3, [pc, #460]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d121      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e0d7      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b03      	cmp	r3, #3
 8003ef8:	d107      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003efa:	4b6d      	ldr	r3, [pc, #436]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d115      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e0cb      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f12:	4b67      	ldr	r3, [pc, #412]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e0bf      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f22:	4b63      	ldr	r3, [pc, #396]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e0b7      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f32:	4b5f      	ldr	r3, [pc, #380]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f023 0203 	bic.w	r2, r3, #3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	495c      	ldr	r1, [pc, #368]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f44:	f7fe f9b6 	bl	80022b4 <HAL_GetTick>
 8003f48:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d112      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f54:	f7fe f9ae 	bl	80022b4 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e09b      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f6a:	4b51      	ldr	r3, [pc, #324]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d1ee      	bne.n	8003f54 <HAL_RCC_ClockConfig+0xfc>
 8003f76:	e03e      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b03      	cmp	r3, #3
 8003f7e:	d112      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f80:	e00a      	b.n	8003f98 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f82:	f7fe f997 	bl	80022b4 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e084      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f98:	4b45      	ldr	r3, [pc, #276]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b0c      	cmp	r3, #12
 8003fa2:	d1ee      	bne.n	8003f82 <HAL_RCC_ClockConfig+0x12a>
 8003fa4:	e027      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d11d      	bne.n	8003fea <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fae:	e00a      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb0:	f7fe f980 	bl	80022b4 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e06d      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fc6:	4b3a      	ldr	r3, [pc, #232]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d1ee      	bne.n	8003fb0 <HAL_RCC_ClockConfig+0x158>
 8003fd2:	e010      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd4:	f7fe f96e 	bl	80022b4 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e05b      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003fea:	4b31      	ldr	r3, [pc, #196]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1ee      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff6:	4b2d      	ldr	r3, [pc, #180]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	429a      	cmp	r2, r3
 8004002:	d219      	bcs.n	8004038 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d105      	bne.n	8004016 <HAL_RCC_ClockConfig+0x1be>
 800400a:	4b28      	ldr	r3, [pc, #160]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a27      	ldr	r2, [pc, #156]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8004010:	f043 0304 	orr.w	r3, r3, #4
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b25      	ldr	r3, [pc, #148]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 0201 	bic.w	r2, r3, #1
 800401e:	4923      	ldr	r1, [pc, #140]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4313      	orrs	r3, r2
 8004024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004026:	4b21      	ldr	r3, [pc, #132]	; (80040ac <HAL_RCC_ClockConfig+0x254>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e034      	b.n	80040a2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004044:	4b1a      	ldr	r3, [pc, #104]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4917      	ldr	r1, [pc, #92]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8004052:	4313      	orrs	r3, r2
 8004054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0308 	and.w	r3, r3, #8
 800405e:	2b00      	cmp	r3, #0
 8004060:	d009      	beq.n	8004076 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004062:	4b13      	ldr	r3, [pc, #76]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	490f      	ldr	r1, [pc, #60]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004076:	f000 f823 	bl	80040c0 <HAL_RCC_GetSysClockFreq>
 800407a:	4602      	mov	r2, r0
 800407c:	4b0c      	ldr	r3, [pc, #48]	; (80040b0 <HAL_RCC_ClockConfig+0x258>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	091b      	lsrs	r3, r3, #4
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	490b      	ldr	r1, [pc, #44]	; (80040b4 <HAL_RCC_ClockConfig+0x25c>)
 8004088:	5ccb      	ldrb	r3, [r1, r3]
 800408a:	fa22 f303 	lsr.w	r3, r2, r3
 800408e:	4a0a      	ldr	r2, [pc, #40]	; (80040b8 <HAL_RCC_ClockConfig+0x260>)
 8004090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004092:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <HAL_RCC_ClockConfig+0x264>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe f8c0 	bl	800221c <HAL_InitTick>
 800409c:	4603      	mov	r3, r0
 800409e:	72fb      	strb	r3, [r7, #11]

  return status;
 80040a0:	7afb      	ldrb	r3, [r7, #11]
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40023c00 	.word	0x40023c00
 80040b0:	40023800 	.word	0x40023800
 80040b4:	080085cc 	.word	0x080085cc
 80040b8:	20000004 	.word	0x20000004
 80040bc:	20000008 	.word	0x20000008

080040c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040c4:	b092      	sub	sp, #72	; 0x48
 80040c6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80040c8:	4b79      	ldr	r3, [pc, #484]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b0c      	cmp	r3, #12
 80040d6:	d00d      	beq.n	80040f4 <HAL_RCC_GetSysClockFreq+0x34>
 80040d8:	2b0c      	cmp	r3, #12
 80040da:	f200 80d5 	bhi.w	8004288 <HAL_RCC_GetSysClockFreq+0x1c8>
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d002      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x28>
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d003      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x2e>
 80040e6:	e0cf      	b.n	8004288 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b72      	ldr	r3, [pc, #456]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80040ea:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80040ec:	e0da      	b.n	80042a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040ee:	4b72      	ldr	r3, [pc, #456]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80040f0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80040f2:	e0d7      	b.n	80042a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040f6:	0c9b      	lsrs	r3, r3, #18
 80040f8:	f003 020f 	and.w	r2, r3, #15
 80040fc:	4b6f      	ldr	r3, [pc, #444]	; (80042bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 80040fe:	5c9b      	ldrb	r3, [r3, r2]
 8004100:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004102:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004104:	0d9b      	lsrs	r3, r3, #22
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	3301      	adds	r3, #1
 800410c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800410e:	4b68      	ldr	r3, [pc, #416]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d05d      	beq.n	80041d6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800411c:	2200      	movs	r2, #0
 800411e:	4618      	mov	r0, r3
 8004120:	4611      	mov	r1, r2
 8004122:	4604      	mov	r4, r0
 8004124:	460d      	mov	r5, r1
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	f04f 0000 	mov.w	r0, #0
 800412e:	f04f 0100 	mov.w	r1, #0
 8004132:	0159      	lsls	r1, r3, #5
 8004134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004138:	0150      	lsls	r0, r2, #5
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4621      	mov	r1, r4
 8004140:	1a51      	subs	r1, r2, r1
 8004142:	6139      	str	r1, [r7, #16]
 8004144:	4629      	mov	r1, r5
 8004146:	eb63 0301 	sbc.w	r3, r3, r1
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004158:	4659      	mov	r1, fp
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	4651      	mov	r1, sl
 800415e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004162:	4651      	mov	r1, sl
 8004164:	018a      	lsls	r2, r1, #6
 8004166:	46d4      	mov	ip, sl
 8004168:	ebb2 080c 	subs.w	r8, r2, ip
 800416c:	4659      	mov	r1, fp
 800416e:	eb63 0901 	sbc.w	r9, r3, r1
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800417e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004186:	4690      	mov	r8, r2
 8004188:	4699      	mov	r9, r3
 800418a:	4623      	mov	r3, r4
 800418c:	eb18 0303 	adds.w	r3, r8, r3
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	462b      	mov	r3, r5
 8004194:	eb49 0303 	adc.w	r3, r9, r3
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041a6:	4629      	mov	r1, r5
 80041a8:	024b      	lsls	r3, r1, #9
 80041aa:	4620      	mov	r0, r4
 80041ac:	4629      	mov	r1, r5
 80041ae:	4604      	mov	r4, r0
 80041b0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80041b4:	4601      	mov	r1, r0
 80041b6:	024a      	lsls	r2, r1, #9
 80041b8:	4610      	mov	r0, r2
 80041ba:	4619      	mov	r1, r3
 80041bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041be:	2200      	movs	r2, #0
 80041c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80041c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041c8:	f7fc fcc6 	bl	8000b58 <__aeabi_uldivmod>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4613      	mov	r3, r2
 80041d2:	647b      	str	r3, [r7, #68]	; 0x44
 80041d4:	e055      	b.n	8004282 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80041d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d8:	2200      	movs	r2, #0
 80041da:	623b      	str	r3, [r7, #32]
 80041dc:	627a      	str	r2, [r7, #36]	; 0x24
 80041de:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041e2:	4642      	mov	r2, r8
 80041e4:	464b      	mov	r3, r9
 80041e6:	f04f 0000 	mov.w	r0, #0
 80041ea:	f04f 0100 	mov.w	r1, #0
 80041ee:	0159      	lsls	r1, r3, #5
 80041f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041f4:	0150      	lsls	r0, r2, #5
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	46c4      	mov	ip, r8
 80041fc:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004200:	4640      	mov	r0, r8
 8004202:	4649      	mov	r1, r9
 8004204:	468c      	mov	ip, r1
 8004206:	eb63 0b0c 	sbc.w	fp, r3, ip
 800420a:	f04f 0200 	mov.w	r2, #0
 800420e:	f04f 0300 	mov.w	r3, #0
 8004212:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004216:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800421a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800421e:	ebb2 040a 	subs.w	r4, r2, sl
 8004222:	eb63 050b 	sbc.w	r5, r3, fp
 8004226:	f04f 0200 	mov.w	r2, #0
 800422a:	f04f 0300 	mov.w	r3, #0
 800422e:	00eb      	lsls	r3, r5, #3
 8004230:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004234:	00e2      	lsls	r2, r4, #3
 8004236:	4614      	mov	r4, r2
 8004238:	461d      	mov	r5, r3
 800423a:	4603      	mov	r3, r0
 800423c:	18e3      	adds	r3, r4, r3
 800423e:	603b      	str	r3, [r7, #0]
 8004240:	460b      	mov	r3, r1
 8004242:	eb45 0303 	adc.w	r3, r5, r3
 8004246:	607b      	str	r3, [r7, #4]
 8004248:	f04f 0200 	mov.w	r2, #0
 800424c:	f04f 0300 	mov.w	r3, #0
 8004250:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004254:	4629      	mov	r1, r5
 8004256:	028b      	lsls	r3, r1, #10
 8004258:	4620      	mov	r0, r4
 800425a:	4629      	mov	r1, r5
 800425c:	4604      	mov	r4, r0
 800425e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004262:	4601      	mov	r1, r0
 8004264:	028a      	lsls	r2, r1, #10
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800426c:	2200      	movs	r2, #0
 800426e:	61bb      	str	r3, [r7, #24]
 8004270:	61fa      	str	r2, [r7, #28]
 8004272:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004276:	f7fc fc6f 	bl	8000b58 <__aeabi_uldivmod>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	4613      	mov	r3, r2
 8004280:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8004282:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004284:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004286:	e00d      	b.n	80042a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	0b5b      	lsrs	r3, r3, #13
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004296:	3301      	adds	r3, #1
 8004298:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80042a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3748      	adds	r7, #72	; 0x48
 80042aa:	46bd      	mov	sp, r7
 80042ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042b0:	40023800 	.word	0x40023800
 80042b4:	00f42400 	.word	0x00f42400
 80042b8:	007a1200 	.word	0x007a1200
 80042bc:	080085c0 	.word	0x080085c0

080042c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c4:	4b02      	ldr	r3, [pc, #8]	; (80042d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042c6:	681b      	ldr	r3, [r3, #0]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr
 80042d0:	20000004 	.word	0x20000004

080042d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042d8:	f7ff fff2 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 80042dc:	4602      	mov	r2, r0
 80042de:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	4903      	ldr	r1, [pc, #12]	; (80042f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ea:	5ccb      	ldrb	r3, [r1, r3]
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40023800 	.word	0x40023800
 80042f8:	080085dc 	.word	0x080085dc

080042fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004300:	f7ff ffde 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 8004304:	4602      	mov	r2, r0
 8004306:	4b05      	ldr	r3, [pc, #20]	; (800431c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	0adb      	lsrs	r3, r3, #11
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	4903      	ldr	r1, [pc, #12]	; (8004320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004312:	5ccb      	ldrb	r3, [r1, r3]
 8004314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004318:	4618      	mov	r0, r3
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40023800 	.word	0x40023800
 8004320:	080085dc 	.word	0x080085dc

08004324 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800432c:	2300      	movs	r3, #0
 800432e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004330:	4b29      	ldr	r3, [pc, #164]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d12c      	bne.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800433c:	4b26      	ldr	r3, [pc, #152]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004348:	4b24      	ldr	r3, [pc, #144]	; (80043dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004350:	617b      	str	r3, [r7, #20]
 8004352:	e016      	b.n	8004382 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004354:	4b20      	ldr	r3, [pc, #128]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	4a1f      	ldr	r2, [pc, #124]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800435a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800435e:	6253      	str	r3, [r2, #36]	; 0x24
 8004360:	4b1d      	ldr	r3, [pc, #116]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004368:	60fb      	str	r3, [r7, #12]
 800436a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800436c:	4b1b      	ldr	r3, [pc, #108]	; (80043dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004374:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004376:	4b18      	ldr	r3, [pc, #96]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	4a17      	ldr	r2, [pc, #92]	; (80043d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800437c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004380:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004388:	d105      	bne.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004390:	d101      	bne.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8004392:	2301      	movs	r3, #1
 8004394:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d105      	bne.n	80043a8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800439c:	4b10      	ldr	r3, [pc, #64]	; (80043e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a0f      	ldr	r2, [pc, #60]	; (80043e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043a2:	f043 0304 	orr.w	r3, r3, #4
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	4b0d      	ldr	r3, [pc, #52]	; (80043e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f023 0201 	bic.w	r2, r3, #1
 80043b0:	490b      	ldr	r1, [pc, #44]	; (80043e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043b8:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d001      	beq.n	80043ca <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e000      	b.n	80043cc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	371c      	adds	r7, #28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40023800 	.word	0x40023800
 80043dc:	40007000 	.word	0x40007000
 80043e0:	40023c00 	.word	0x40023c00

080043e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e031      	b.n	800445a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d106      	bne.n	8004410 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fd fd96 	bl	8001f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3304      	adds	r3, #4
 8004420:	4619      	mov	r1, r3
 8004422:	4610      	mov	r0, r2
 8004424:	f000 f92c 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b01      	cmp	r3, #1
 8004476:	d001      	beq.n	800447c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e032      	b.n	80044e2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800448c:	d00e      	beq.n	80044ac <HAL_TIM_Base_Start+0x48>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a16      	ldr	r2, [pc, #88]	; (80044ec <HAL_TIM_Base_Start+0x88>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d009      	beq.n	80044ac <HAL_TIM_Base_Start+0x48>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a14      	ldr	r2, [pc, #80]	; (80044f0 <HAL_TIM_Base_Start+0x8c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d004      	beq.n	80044ac <HAL_TIM_Base_Start+0x48>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a13      	ldr	r2, [pc, #76]	; (80044f4 <HAL_TIM_Base_Start+0x90>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d111      	bne.n	80044d0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2b06      	cmp	r3, #6
 80044bc:	d010      	beq.n	80044e0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0201 	orr.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	e007      	b.n	80044e0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	40000400 	.word	0x40000400
 80044f0:	40000800 	.word	0x40000800
 80044f4:	40010800 	.word	0x40010800

080044f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004508:	2b01      	cmp	r3, #1
 800450a:	d101      	bne.n	8004510 <HAL_TIM_ConfigClockSource+0x18>
 800450c:	2302      	movs	r3, #2
 800450e:	e0b3      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x180>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800452e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004536:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004548:	d03e      	beq.n	80045c8 <HAL_TIM_ConfigClockSource+0xd0>
 800454a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454e:	f200 8087 	bhi.w	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004556:	f000 8085 	beq.w	8004664 <HAL_TIM_ConfigClockSource+0x16c>
 800455a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800455e:	d87f      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004560:	2b70      	cmp	r3, #112	; 0x70
 8004562:	d01a      	beq.n	800459a <HAL_TIM_ConfigClockSource+0xa2>
 8004564:	2b70      	cmp	r3, #112	; 0x70
 8004566:	d87b      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004568:	2b60      	cmp	r3, #96	; 0x60
 800456a:	d050      	beq.n	800460e <HAL_TIM_ConfigClockSource+0x116>
 800456c:	2b60      	cmp	r3, #96	; 0x60
 800456e:	d877      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004570:	2b50      	cmp	r3, #80	; 0x50
 8004572:	d03c      	beq.n	80045ee <HAL_TIM_ConfigClockSource+0xf6>
 8004574:	2b50      	cmp	r3, #80	; 0x50
 8004576:	d873      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004578:	2b40      	cmp	r3, #64	; 0x40
 800457a:	d058      	beq.n	800462e <HAL_TIM_ConfigClockSource+0x136>
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d86f      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004580:	2b30      	cmp	r3, #48	; 0x30
 8004582:	d064      	beq.n	800464e <HAL_TIM_ConfigClockSource+0x156>
 8004584:	2b30      	cmp	r3, #48	; 0x30
 8004586:	d86b      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004588:	2b20      	cmp	r3, #32
 800458a:	d060      	beq.n	800464e <HAL_TIM_ConfigClockSource+0x156>
 800458c:	2b20      	cmp	r3, #32
 800458e:	d867      	bhi.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
 8004590:	2b00      	cmp	r3, #0
 8004592:	d05c      	beq.n	800464e <HAL_TIM_ConfigClockSource+0x156>
 8004594:	2b10      	cmp	r3, #16
 8004596:	d05a      	beq.n	800464e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004598:	e062      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	6899      	ldr	r1, [r3, #8]
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	f000 f950 	bl	800484e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045bc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	609a      	str	r2, [r3, #8]
      break;
 80045c6:	e04e      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	6899      	ldr	r1, [r3, #8]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f000 f939 	bl	800484e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045ea:	609a      	str	r2, [r3, #8]
      break;
 80045ec:	e03b      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6818      	ldr	r0, [r3, #0]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	6859      	ldr	r1, [r3, #4]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	461a      	mov	r2, r3
 80045fc:	f000 f8b0 	bl	8004760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2150      	movs	r1, #80	; 0x50
 8004606:	4618      	mov	r0, r3
 8004608:	f000 f907 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800460c:	e02b      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6818      	ldr	r0, [r3, #0]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	6859      	ldr	r1, [r3, #4]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	461a      	mov	r2, r3
 800461c:	f000 f8ce 	bl	80047bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2160      	movs	r1, #96	; 0x60
 8004626:	4618      	mov	r0, r3
 8004628:	f000 f8f7 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800462c:	e01b      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6818      	ldr	r0, [r3, #0]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	6859      	ldr	r1, [r3, #4]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	461a      	mov	r2, r3
 800463c:	f000 f890 	bl	8004760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2140      	movs	r1, #64	; 0x40
 8004646:	4618      	mov	r0, r3
 8004648:	f000 f8e7 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800464c:	e00b      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4619      	mov	r1, r3
 8004658:	4610      	mov	r0, r2
 800465a:	f000 f8de 	bl	800481a <TIM_ITRx_SetConfig>
        break;
 800465e:	e002      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004660:	bf00      	nop
 8004662:	e000      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004664:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004696:	d00f      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a2b      	ldr	r2, [pc, #172]	; (8004748 <TIM_Base_SetConfig+0xc8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00b      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a2a      	ldr	r2, [pc, #168]	; (800474c <TIM_Base_SetConfig+0xcc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d007      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a29      	ldr	r2, [pc, #164]	; (8004750 <TIM_Base_SetConfig+0xd0>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d003      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a28      	ldr	r2, [pc, #160]	; (8004754 <TIM_Base_SetConfig+0xd4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d108      	bne.n	80046ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d0:	d017      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a1c      	ldr	r2, [pc, #112]	; (8004748 <TIM_Base_SetConfig+0xc8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d013      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a1b      	ldr	r2, [pc, #108]	; (800474c <TIM_Base_SetConfig+0xcc>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00f      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a1a      	ldr	r2, [pc, #104]	; (8004750 <TIM_Base_SetConfig+0xd0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00b      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a19      	ldr	r2, [pc, #100]	; (8004754 <TIM_Base_SetConfig+0xd4>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a18      	ldr	r2, [pc, #96]	; (8004758 <TIM_Base_SetConfig+0xd8>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d003      	beq.n	8004702 <TIM_Base_SetConfig+0x82>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a17      	ldr	r2, [pc, #92]	; (800475c <TIM_Base_SetConfig+0xdc>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d108      	bne.n	8004714 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	615a      	str	r2, [r3, #20]
}
 800473e:	bf00      	nop
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr
 8004748:	40000400 	.word	0x40000400
 800474c:	40000800 	.word	0x40000800
 8004750:	40000c00 	.word	0x40000c00
 8004754:	40010800 	.word	0x40010800
 8004758:	40010c00 	.word	0x40010c00
 800475c:	40011000 	.word	0x40011000

08004760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	f023 0201 	bic.w	r2, r3, #1
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800478a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f023 030a 	bic.w	r3, r3, #10
 800479c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	621a      	str	r2, [r3, #32]
}
 80047b2:	bf00      	nop
 80047b4:	371c      	adds	r7, #28
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bc80      	pop	{r7}
 80047ba:	4770      	bx	lr

080047bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047bc:	b480      	push	{r7}
 80047be:	b087      	sub	sp, #28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f023 0210 	bic.w	r2, r3, #16
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	031b      	lsls	r3, r3, #12
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	621a      	str	r2, [r3, #32]
}
 8004810:	bf00      	nop
 8004812:	371c      	adds	r7, #28
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr

0800481a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800481a:	b480      	push	{r7}
 800481c:	b085      	sub	sp, #20
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004830:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	f043 0307 	orr.w	r3, r3, #7
 800483c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr

0800484e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800484e:	b480      	push	{r7}
 8004850:	b087      	sub	sp, #28
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004868:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	021a      	lsls	r2, r3, #8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	431a      	orrs	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4313      	orrs	r3, r2
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	609a      	str	r2, [r3, #8]
}
 8004882:	bf00      	nop
 8004884:	371c      	adds	r7, #28
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr

0800488c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800489c:	2b01      	cmp	r3, #1
 800489e:	d101      	bne.n	80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048a0:	2302      	movs	r3, #2
 80048a2:	e046      	b.n	8004932 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e6:	d00e      	beq.n	8004906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a13      	ldr	r2, [pc, #76]	; (800493c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d009      	beq.n	8004906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a12      	ldr	r2, [pc, #72]	; (8004940 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d004      	beq.n	8004906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a10      	ldr	r2, [pc, #64]	; (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d10c      	bne.n	8004920 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800490c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	4313      	orrs	r3, r2
 8004916:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	bc80      	pop	{r7}
 800493a:	4770      	bx	lr
 800493c:	40000400 	.word	0x40000400
 8004940:	40000800 	.word	0x40000800
 8004944:	40010800 	.word	0x40010800

08004948 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e03f      	b.n	80049da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fd fb6c 	bl	800204c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2224      	movs	r2, #36	; 0x24
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800498a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 fd7f 	bl	8005490 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	691a      	ldr	r2, [r3, #16]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68da      	ldr	r2, [r3, #12]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b08a      	sub	sp, #40	; 0x28
 80049e6:	af02      	add	r7, sp, #8
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	603b      	str	r3, [r7, #0]
 80049ee:	4613      	mov	r3, r2
 80049f0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b20      	cmp	r3, #32
 8004a00:	d17c      	bne.n	8004afc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <HAL_UART_Transmit+0x2c>
 8004a08:	88fb      	ldrh	r3, [r7, #6]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e075      	b.n	8004afe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_UART_Transmit+0x3e>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e06e      	b.n	8004afe <HAL_UART_Transmit+0x11c>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2221      	movs	r2, #33	; 0x21
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a36:	f7fd fc3d 	bl	80022b4 <HAL_GetTick>
 8004a3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	88fa      	ldrh	r2, [r7, #6]
 8004a40:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	88fa      	ldrh	r2, [r7, #6]
 8004a46:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a50:	d108      	bne.n	8004a64 <HAL_UART_Transmit+0x82>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d104      	bne.n	8004a64 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	e003      	b.n	8004a6c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004a74:	e02a      	b.n	8004acc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2180      	movs	r1, #128	; 0x80
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 faf1 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e036      	b.n	8004afe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aa4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	e007      	b.n	8004abe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	781a      	ldrb	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	3301      	adds	r3, #1
 8004abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1cf      	bne.n	8004a76 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2200      	movs	r2, #0
 8004ade:	2140      	movs	r1, #64	; 0x40
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fac1 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e006      	b.n	8004afe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	e000      	b.n	8004afe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004afc:	2302      	movs	r3, #2
  }
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3720      	adds	r7, #32
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b06:	b580      	push	{r7, lr}
 8004b08:	b084      	sub	sp, #16
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	60f8      	str	r0, [r7, #12]
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	4613      	mov	r3, r2
 8004b12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d11d      	bne.n	8004b5c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <HAL_UART_Receive_DMA+0x26>
 8004b26:	88fb      	ldrh	r3, [r7, #6]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e016      	b.n	8004b5e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_UART_Receive_DMA+0x38>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e00f      	b.n	8004b5e <HAL_UART_Receive_DMA+0x58>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004b4c:	88fb      	ldrh	r3, [r7, #6]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 fad2 	bl	80050fc <UART_Start_Receive_DMA>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	e000      	b.n	8004b5e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004b5c:	2302      	movs	r3, #2
  }
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08a      	sub	sp, #40	; 0x28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10d      	bne.n	8004bba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	f003 0320 	and.w	r3, r3, #32
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d008      	beq.n	8004bba <HAL_UART_IRQHandler+0x52>
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	f003 0320 	and.w	r3, r3, #32
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 fbc2 	bl	800533c <UART_Receive_IT>
      return;
 8004bb8:	e17b      	b.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 80b1 	beq.w	8004d24 <HAL_UART_IRQHandler+0x1bc>
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <HAL_UART_IRQHandler+0x70>
 8004bcc:	6a3b      	ldr	r3, [r7, #32]
 8004bce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80a6 	beq.w	8004d24 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_UART_IRQHandler+0x90>
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	f043 0201 	orr.w	r2, r3, #1
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00a      	beq.n	8004c18 <HAL_UART_IRQHandler+0xb0>
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c10:	f043 0202 	orr.w	r2, r3, #2
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <HAL_UART_IRQHandler+0xd0>
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d005      	beq.n	8004c38 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	f043 0204 	orr.w	r2, r3, #4
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00f      	beq.n	8004c62 <HAL_UART_IRQHandler+0xfa>
 8004c42:	6a3b      	ldr	r3, [r7, #32]
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d104      	bne.n	8004c56 <HAL_UART_IRQHandler+0xee>
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	f043 0208 	orr.w	r2, r3, #8
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 811e 	beq.w	8004ea8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d007      	beq.n	8004c86 <HAL_UART_IRQHandler+0x11e>
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	f003 0320 	and.w	r3, r3, #32
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fb5b 	bl	800533c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c90:	2b40      	cmp	r3, #64	; 0x40
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d102      	bne.n	8004cae <HAL_UART_IRQHandler+0x146>
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d031      	beq.n	8004d12 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fa9d 	bl	80051ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cbe:	2b40      	cmp	r3, #64	; 0x40
 8004cc0:	d123      	bne.n	8004d0a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695a      	ldr	r2, [r3, #20]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cd0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d013      	beq.n	8004d02 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cde:	4a76      	ldr	r2, [pc, #472]	; (8004eb8 <HAL_UART_IRQHandler+0x350>)
 8004ce0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7fd fd2f 	bl	800274a <HAL_DMA_Abort_IT>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d016      	beq.n	8004d20 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d00:	e00e      	b.n	8004d20 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f8ec 	bl	8004ee0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d08:	e00a      	b.n	8004d20 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f8e8 	bl	8004ee0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d10:	e006      	b.n	8004d20 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f8e4 	bl	8004ee0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004d1e:	e0c3      	b.n	8004ea8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d20:	bf00      	nop
    return;
 8004d22:	e0c1      	b.n	8004ea8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	f040 80a1 	bne.w	8004e70 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	f003 0310 	and.w	r3, r3, #16
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 809b 	beq.w	8004e70 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f000 8095 	beq.w	8004e70 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d46:	2300      	movs	r3, #0
 8004d48:	60fb      	str	r3, [r7, #12]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	60fb      	str	r3, [r7, #12]
 8004d5a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d66:	2b40      	cmp	r3, #64	; 0x40
 8004d68:	d14e      	bne.n	8004e08 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004d74:	8a3b      	ldrh	r3, [r7, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 8098 	beq.w	8004eac <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d80:	8a3a      	ldrh	r2, [r7, #16]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	f080 8092 	bcs.w	8004eac <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	8a3a      	ldrh	r2, [r7, #16]
 8004d8c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	d02b      	beq.n	8004df0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004da6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695a      	ldr	r2, [r3, #20]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0201 	bic.w	r2, r2, #1
 8004db6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695a      	ldr	r2, [r3, #20]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dc6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0210 	bic.w	r2, r2, #16
 8004de4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fd fc70 	bl	80026d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	4619      	mov	r1, r3
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f876 	bl	8004ef2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004e06:	e051      	b.n	8004eac <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d047      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004e20:	8a7b      	ldrh	r3, [r7, #18]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d044      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e34:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695a      	ldr	r2, [r3, #20]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 0201 	bic.w	r2, r2, #1
 8004e44:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0210 	bic.w	r2, r2, #16
 8004e62:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e64:	8a7b      	ldrh	r3, [r7, #18]
 8004e66:	4619      	mov	r1, r3
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f842 	bl	8004ef2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004e6e:	e01f      	b.n	8004eb0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d008      	beq.n	8004e8c <HAL_UART_IRQHandler+0x324>
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f9f2 	bl	800526e <UART_Transmit_IT>
    return;
 8004e8a:	e012      	b.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00d      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d008      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 fa33 	bl	800530c <UART_EndTransmit_IT>
    return;
 8004ea6:	e004      	b.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
    return;
 8004ea8:	bf00      	nop
 8004eaa:	e002      	b.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
      return;
 8004eac:	bf00      	nop
 8004eae:	e000      	b.n	8004eb2 <HAL_UART_IRQHandler+0x34a>
      return;
 8004eb0:	bf00      	nop
  }
}
 8004eb2:	3728      	adds	r7, #40	; 0x28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	08005247 	.word	0x08005247

08004ebc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bc80      	pop	{r7}
 8004ecc:	4770      	bx	lr

08004ece <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b083      	sub	sp, #12
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bc80      	pop	{r7}
 8004ede:	4770      	bx	lr

08004ee0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc80      	pop	{r7}
 8004ef0:	4770      	bx	lr

08004ef2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr

08004f08 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f14:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0320 	and.w	r3, r3, #32
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d12a      	bne.n	8004f7a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f38:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695a      	ldr	r2, [r3, #20]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0201 	bic.w	r2, r2, #1
 8004f48:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695a      	ldr	r2, [r3, #20]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f58:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d107      	bne.n	8004f7a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0210 	bic.w	r2, r2, #16
 8004f78:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d106      	bne.n	8004f90 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f86:	4619      	mov	r1, r3
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f7ff ffb2 	bl	8004ef2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f8e:	e002      	b.n	8004f96 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f7fc fbab 	bl	80016ec <HAL_UART_RxCpltCallback>
}
 8004f96:	bf00      	nop
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b084      	sub	sp, #16
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d108      	bne.n	8004fc6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fb8:	085b      	lsrs	r3, r3, #1
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f7ff ff97 	bl	8004ef2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fc4:	e002      	b.n	8004fcc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f7ff ff81 	bl	8004ece <HAL_UART_RxHalfCpltCallback>
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ff0:	2b80      	cmp	r3, #128	; 0x80
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2301      	moveq	r3, #1
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b21      	cmp	r3, #33	; 0x21
 8005006:	d108      	bne.n	800501a <UART_DMAError+0x46>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d005      	beq.n	800501a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2200      	movs	r2, #0
 8005012:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005014:	68b8      	ldr	r0, [r7, #8]
 8005016:	f000 f8d5 	bl	80051c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005024:	2b40      	cmp	r3, #64	; 0x40
 8005026:	bf0c      	ite	eq
 8005028:	2301      	moveq	r3, #1
 800502a:	2300      	movne	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b22      	cmp	r3, #34	; 0x22
 800503a:	d108      	bne.n	800504e <UART_DMAError+0x7a>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2200      	movs	r2, #0
 8005046:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005048:	68b8      	ldr	r0, [r7, #8]
 800504a:	f000 f8d0 	bl	80051ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	f043 0210 	orr.w	r2, r3, #16
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800505a:	68b8      	ldr	r0, [r7, #8]
 800505c:	f7ff ff40 	bl	8004ee0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005060:	bf00      	nop
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	603b      	str	r3, [r7, #0]
 8005074:	4613      	mov	r3, r2
 8005076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005078:	e02c      	b.n	80050d4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005080:	d028      	beq.n	80050d4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d007      	beq.n	8005098 <UART_WaitOnFlagUntilTimeout+0x30>
 8005088:	f7fd f914 	bl	80022b4 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	429a      	cmp	r2, r3
 8005096:	d21d      	bcs.n	80050d4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68da      	ldr	r2, [r3, #12]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050a6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	695a      	ldr	r2, [r3, #20]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0201 	bic.w	r2, r2, #1
 80050b6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e00f      	b.n	80050f4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4013      	ands	r3, r2
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	bf0c      	ite	eq
 80050e4:	2301      	moveq	r3, #1
 80050e6:	2300      	movne	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	461a      	mov	r2, r3
 80050ec:	79fb      	ldrb	r3, [r7, #7]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d0c3      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	4613      	mov	r3, r2
 8005108:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	88fa      	ldrh	r2, [r7, #6]
 8005114:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2222      	movs	r2, #34	; 0x22
 8005120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005128:	4a23      	ldr	r2, [pc, #140]	; (80051b8 <UART_Start_Receive_DMA+0xbc>)
 800512a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	4a22      	ldr	r2, [pc, #136]	; (80051bc <UART_Start_Receive_DMA+0xc0>)
 8005132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005138:	4a21      	ldr	r2, [pc, #132]	; (80051c0 <UART_Start_Receive_DMA+0xc4>)
 800513a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005140:	2200      	movs	r2, #0
 8005142:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005144:	f107 0308 	add.w	r3, r7, #8
 8005148:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	3304      	adds	r3, #4
 8005154:	4619      	mov	r1, r3
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	88fb      	ldrh	r3, [r7, #6]
 800515c:	f7fd fa58 	bl	8002610 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005160:	2300      	movs	r3, #0
 8005162:	613b      	str	r3, [r7, #16]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	613b      	str	r3, [r7, #16]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	613b      	str	r3, [r7, #16]
 8005174:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800518c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695a      	ldr	r2, [r3, #20]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 0201 	orr.w	r2, r2, #1
 800519c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051ac:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3718      	adds	r7, #24
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	08004f09 	.word	0x08004f09
 80051bc:	08004f9f 	.word	0x08004f9f
 80051c0:	08004fd5 	.word	0x08004fd5

080051c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80051da:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bc80      	pop	{r7}
 80051ec:	4770      	bx	lr

080051ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005204:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695a      	ldr	r2, [r3, #20]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0201 	bic.w	r2, r2, #1
 8005214:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	2b01      	cmp	r3, #1
 800521c:	d107      	bne.n	800522e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0210 	bic.w	r2, r2, #16
 800522c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2220      	movs	r2, #32
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	4770      	bx	lr

08005246 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b084      	sub	sp, #16
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005252:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f7ff fe3d 	bl	8004ee0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005266:	bf00      	nop
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800526e:	b480      	push	{r7}
 8005270:	b085      	sub	sp, #20
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b21      	cmp	r3, #33	; 0x21
 8005280:	d13e      	bne.n	8005300 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528a:	d114      	bne.n	80052b6 <UART_Transmit_IT+0x48>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d110      	bne.n	80052b6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	881b      	ldrh	r3, [r3, #0]
 800529e:	461a      	mov	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	1c9a      	adds	r2, r3, #2
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	621a      	str	r2, [r3, #32]
 80052b4:	e008      	b.n	80052c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	1c59      	adds	r1, r3, #1
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6211      	str	r1, [r2, #32]
 80052c0:	781a      	ldrb	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	4619      	mov	r1, r3
 80052d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10f      	bne.n	80052fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68da      	ldr	r2, [r3, #12]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	e000      	b.n	8005302 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005300:	2302      	movs	r3, #2
  }
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr

0800530c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005322:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2220      	movs	r2, #32
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff fdc5 	bl	8004ebc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3708      	adds	r7, #8
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b22      	cmp	r3, #34	; 0x22
 800534e:	f040 8099 	bne.w	8005484 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800535a:	d117      	bne.n	800538c <UART_Receive_IT+0x50>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d113      	bne.n	800538c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	b29b      	uxth	r3, r3
 8005376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800537a:	b29a      	uxth	r2, r3
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005384:	1c9a      	adds	r2, r3, #2
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	629a      	str	r2, [r3, #40]	; 0x28
 800538a:	e026      	b.n	80053da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005390:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005392:	2300      	movs	r3, #0
 8005394:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800539e:	d007      	beq.n	80053b0 <UART_Receive_IT+0x74>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10a      	bne.n	80053be <UART_Receive_IT+0x82>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d106      	bne.n	80053be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	b2da      	uxtb	r2, r3
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	701a      	strb	r2, [r3, #0]
 80053bc:	e008      	b.n	80053d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053ca:	b2da      	uxtb	r2, r3
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d4:	1c5a      	adds	r2, r3, #1
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053de:	b29b      	uxth	r3, r3
 80053e0:	3b01      	subs	r3, #1
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	4619      	mov	r1, r3
 80053e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d148      	bne.n	8005480 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0220 	bic.w	r2, r2, #32
 80053fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800540c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 0201 	bic.w	r2, r2, #1
 800541c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2220      	movs	r2, #32
 8005422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542a:	2b01      	cmp	r3, #1
 800542c:	d123      	bne.n	8005476 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68da      	ldr	r2, [r3, #12]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0210 	bic.w	r2, r2, #16
 8005442:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	2b10      	cmp	r3, #16
 8005450:	d10a      	bne.n	8005468 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	60fb      	str	r3, [r7, #12]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7ff fd3f 	bl	8004ef2 <HAL_UARTEx_RxEventCallback>
 8005474:	e002      	b.n	800547c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7fc f938 	bl	80016ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	e002      	b.n	8005486 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005480:	2300      	movs	r3, #0
 8005482:	e000      	b.n	8005486 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005484:	2302      	movs	r3, #2
  }
}
 8005486:	4618      	mov	r0, r3
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80054d0:	f023 030c 	bic.w	r3, r3, #12
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6812      	ldr	r2, [r2, #0]
 80054d8:	68b9      	ldr	r1, [r7, #8]
 80054da:	430b      	orrs	r3, r1
 80054dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	695b      	ldr	r3, [r3, #20]
 80054e4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	699a      	ldr	r2, [r3, #24]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a55      	ldr	r2, [pc, #340]	; (8005650 <UART_SetConfig+0x1c0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d103      	bne.n	8005506 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054fe:	f7fe fefd 	bl	80042fc <HAL_RCC_GetPCLK2Freq>
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	e002      	b.n	800550c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005506:	f7fe fee5 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 800550a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005514:	d14c      	bne.n	80055b0 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	009a      	lsls	r2, r3, #2
 8005520:	441a      	add	r2, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	fbb2 f3f3 	udiv	r3, r2, r3
 800552c:	4a49      	ldr	r2, [pc, #292]	; (8005654 <UART_SetConfig+0x1c4>)
 800552e:	fba2 2303 	umull	r2, r3, r2, r3
 8005532:	095b      	lsrs	r3, r3, #5
 8005534:	0119      	lsls	r1, r3, #4
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4613      	mov	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	009a      	lsls	r2, r3, #2
 8005540:	441a      	add	r2, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	fbb2 f2f3 	udiv	r2, r2, r3
 800554c:	4b41      	ldr	r3, [pc, #260]	; (8005654 <UART_SetConfig+0x1c4>)
 800554e:	fba3 0302 	umull	r0, r3, r3, r2
 8005552:	095b      	lsrs	r3, r3, #5
 8005554:	2064      	movs	r0, #100	; 0x64
 8005556:	fb00 f303 	mul.w	r3, r0, r3
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	3332      	adds	r3, #50	; 0x32
 8005560:	4a3c      	ldr	r2, [pc, #240]	; (8005654 <UART_SetConfig+0x1c4>)
 8005562:	fba2 2303 	umull	r2, r3, r2, r3
 8005566:	095b      	lsrs	r3, r3, #5
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800556e:	4419      	add	r1, r3
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009a      	lsls	r2, r3, #2
 800557a:	441a      	add	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	fbb2 f2f3 	udiv	r2, r2, r3
 8005586:	4b33      	ldr	r3, [pc, #204]	; (8005654 <UART_SetConfig+0x1c4>)
 8005588:	fba3 0302 	umull	r0, r3, r3, r2
 800558c:	095b      	lsrs	r3, r3, #5
 800558e:	2064      	movs	r0, #100	; 0x64
 8005590:	fb00 f303 	mul.w	r3, r0, r3
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	3332      	adds	r3, #50	; 0x32
 800559a:	4a2e      	ldr	r2, [pc, #184]	; (8005654 <UART_SetConfig+0x1c4>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	f003 0207 	and.w	r2, r3, #7
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	440a      	add	r2, r1
 80055ac:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055ae:	e04a      	b.n	8005646 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	009a      	lsls	r2, r3, #2
 80055ba:	441a      	add	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c6:	4a23      	ldr	r2, [pc, #140]	; (8005654 <UART_SetConfig+0x1c4>)
 80055c8:	fba2 2303 	umull	r2, r3, r2, r3
 80055cc:	095b      	lsrs	r3, r3, #5
 80055ce:	0119      	lsls	r1, r3, #4
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	4613      	mov	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	009a      	lsls	r2, r3, #2
 80055da:	441a      	add	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80055e6:	4b1b      	ldr	r3, [pc, #108]	; (8005654 <UART_SetConfig+0x1c4>)
 80055e8:	fba3 0302 	umull	r0, r3, r3, r2
 80055ec:	095b      	lsrs	r3, r3, #5
 80055ee:	2064      	movs	r0, #100	; 0x64
 80055f0:	fb00 f303 	mul.w	r3, r0, r3
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	3332      	adds	r3, #50	; 0x32
 80055fa:	4a16      	ldr	r2, [pc, #88]	; (8005654 <UART_SetConfig+0x1c4>)
 80055fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005600:	095b      	lsrs	r3, r3, #5
 8005602:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005606:	4419      	add	r1, r3
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4613      	mov	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	009a      	lsls	r2, r3, #2
 8005612:	441a      	add	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	fbb2 f2f3 	udiv	r2, r2, r3
 800561e:	4b0d      	ldr	r3, [pc, #52]	; (8005654 <UART_SetConfig+0x1c4>)
 8005620:	fba3 0302 	umull	r0, r3, r3, r2
 8005624:	095b      	lsrs	r3, r3, #5
 8005626:	2064      	movs	r0, #100	; 0x64
 8005628:	fb00 f303 	mul.w	r3, r0, r3
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	3332      	adds	r3, #50	; 0x32
 8005632:	4a08      	ldr	r2, [pc, #32]	; (8005654 <UART_SetConfig+0x1c4>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	095b      	lsrs	r3, r3, #5
 800563a:	f003 020f 	and.w	r2, r3, #15
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	440a      	add	r2, r1
 8005644:	609a      	str	r2, [r3, #8]
}
 8005646:	bf00      	nop
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	40013800 	.word	0x40013800
 8005654:	51eb851f 	.word	0x51eb851f

08005658 <__errno>:
 8005658:	4b01      	ldr	r3, [pc, #4]	; (8005660 <__errno+0x8>)
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	20000010 	.word	0x20000010

08005664 <__libc_init_array>:
 8005664:	b570      	push	{r4, r5, r6, lr}
 8005666:	2600      	movs	r6, #0
 8005668:	4d0c      	ldr	r5, [pc, #48]	; (800569c <__libc_init_array+0x38>)
 800566a:	4c0d      	ldr	r4, [pc, #52]	; (80056a0 <__libc_init_array+0x3c>)
 800566c:	1b64      	subs	r4, r4, r5
 800566e:	10a4      	asrs	r4, r4, #2
 8005670:	42a6      	cmp	r6, r4
 8005672:	d109      	bne.n	8005688 <__libc_init_array+0x24>
 8005674:	f002 ff68 	bl	8008548 <_init>
 8005678:	2600      	movs	r6, #0
 800567a:	4d0a      	ldr	r5, [pc, #40]	; (80056a4 <__libc_init_array+0x40>)
 800567c:	4c0a      	ldr	r4, [pc, #40]	; (80056a8 <__libc_init_array+0x44>)
 800567e:	1b64      	subs	r4, r4, r5
 8005680:	10a4      	asrs	r4, r4, #2
 8005682:	42a6      	cmp	r6, r4
 8005684:	d105      	bne.n	8005692 <__libc_init_array+0x2e>
 8005686:	bd70      	pop	{r4, r5, r6, pc}
 8005688:	f855 3b04 	ldr.w	r3, [r5], #4
 800568c:	4798      	blx	r3
 800568e:	3601      	adds	r6, #1
 8005690:	e7ee      	b.n	8005670 <__libc_init_array+0xc>
 8005692:	f855 3b04 	ldr.w	r3, [r5], #4
 8005696:	4798      	blx	r3
 8005698:	3601      	adds	r6, #1
 800569a:	e7f2      	b.n	8005682 <__libc_init_array+0x1e>
 800569c:	08008a2c 	.word	0x08008a2c
 80056a0:	08008a2c 	.word	0x08008a2c
 80056a4:	08008a2c 	.word	0x08008a2c
 80056a8:	08008a30 	.word	0x08008a30

080056ac <memcpy>:
 80056ac:	440a      	add	r2, r1
 80056ae:	4291      	cmp	r1, r2
 80056b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80056b4:	d100      	bne.n	80056b8 <memcpy+0xc>
 80056b6:	4770      	bx	lr
 80056b8:	b510      	push	{r4, lr}
 80056ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056be:	4291      	cmp	r1, r2
 80056c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056c4:	d1f9      	bne.n	80056ba <memcpy+0xe>
 80056c6:	bd10      	pop	{r4, pc}

080056c8 <memset>:
 80056c8:	4603      	mov	r3, r0
 80056ca:	4402      	add	r2, r0
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d100      	bne.n	80056d2 <memset+0xa>
 80056d0:	4770      	bx	lr
 80056d2:	f803 1b01 	strb.w	r1, [r3], #1
 80056d6:	e7f9      	b.n	80056cc <memset+0x4>

080056d8 <__cvt>:
 80056d8:	2b00      	cmp	r3, #0
 80056da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056de:	461f      	mov	r7, r3
 80056e0:	bfbb      	ittet	lt
 80056e2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80056e6:	461f      	movlt	r7, r3
 80056e8:	2300      	movge	r3, #0
 80056ea:	232d      	movlt	r3, #45	; 0x2d
 80056ec:	b088      	sub	sp, #32
 80056ee:	4614      	mov	r4, r2
 80056f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80056f4:	7013      	strb	r3, [r2, #0]
 80056f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80056f8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80056fc:	f023 0820 	bic.w	r8, r3, #32
 8005700:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005704:	d005      	beq.n	8005712 <__cvt+0x3a>
 8005706:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800570a:	d100      	bne.n	800570e <__cvt+0x36>
 800570c:	3501      	adds	r5, #1
 800570e:	2302      	movs	r3, #2
 8005710:	e000      	b.n	8005714 <__cvt+0x3c>
 8005712:	2303      	movs	r3, #3
 8005714:	aa07      	add	r2, sp, #28
 8005716:	9204      	str	r2, [sp, #16]
 8005718:	aa06      	add	r2, sp, #24
 800571a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800571e:	e9cd 3500 	strd	r3, r5, [sp]
 8005722:	4622      	mov	r2, r4
 8005724:	463b      	mov	r3, r7
 8005726:	f000 fd6f 	bl	8006208 <_dtoa_r>
 800572a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800572e:	4606      	mov	r6, r0
 8005730:	d102      	bne.n	8005738 <__cvt+0x60>
 8005732:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005734:	07db      	lsls	r3, r3, #31
 8005736:	d522      	bpl.n	800577e <__cvt+0xa6>
 8005738:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800573c:	eb06 0905 	add.w	r9, r6, r5
 8005740:	d110      	bne.n	8005764 <__cvt+0x8c>
 8005742:	7833      	ldrb	r3, [r6, #0]
 8005744:	2b30      	cmp	r3, #48	; 0x30
 8005746:	d10a      	bne.n	800575e <__cvt+0x86>
 8005748:	2200      	movs	r2, #0
 800574a:	2300      	movs	r3, #0
 800574c:	4620      	mov	r0, r4
 800574e:	4639      	mov	r1, r7
 8005750:	f7fb f942 	bl	80009d8 <__aeabi_dcmpeq>
 8005754:	b918      	cbnz	r0, 800575e <__cvt+0x86>
 8005756:	f1c5 0501 	rsb	r5, r5, #1
 800575a:	f8ca 5000 	str.w	r5, [sl]
 800575e:	f8da 3000 	ldr.w	r3, [sl]
 8005762:	4499      	add	r9, r3
 8005764:	2200      	movs	r2, #0
 8005766:	2300      	movs	r3, #0
 8005768:	4620      	mov	r0, r4
 800576a:	4639      	mov	r1, r7
 800576c:	f7fb f934 	bl	80009d8 <__aeabi_dcmpeq>
 8005770:	b108      	cbz	r0, 8005776 <__cvt+0x9e>
 8005772:	f8cd 901c 	str.w	r9, [sp, #28]
 8005776:	2230      	movs	r2, #48	; 0x30
 8005778:	9b07      	ldr	r3, [sp, #28]
 800577a:	454b      	cmp	r3, r9
 800577c:	d307      	bcc.n	800578e <__cvt+0xb6>
 800577e:	4630      	mov	r0, r6
 8005780:	9b07      	ldr	r3, [sp, #28]
 8005782:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005784:	1b9b      	subs	r3, r3, r6
 8005786:	6013      	str	r3, [r2, #0]
 8005788:	b008      	add	sp, #32
 800578a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800578e:	1c59      	adds	r1, r3, #1
 8005790:	9107      	str	r1, [sp, #28]
 8005792:	701a      	strb	r2, [r3, #0]
 8005794:	e7f0      	b.n	8005778 <__cvt+0xa0>

08005796 <__exponent>:
 8005796:	4603      	mov	r3, r0
 8005798:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800579a:	2900      	cmp	r1, #0
 800579c:	f803 2b02 	strb.w	r2, [r3], #2
 80057a0:	bfb6      	itet	lt
 80057a2:	222d      	movlt	r2, #45	; 0x2d
 80057a4:	222b      	movge	r2, #43	; 0x2b
 80057a6:	4249      	neglt	r1, r1
 80057a8:	2909      	cmp	r1, #9
 80057aa:	7042      	strb	r2, [r0, #1]
 80057ac:	dd2b      	ble.n	8005806 <__exponent+0x70>
 80057ae:	f10d 0407 	add.w	r4, sp, #7
 80057b2:	46a4      	mov	ip, r4
 80057b4:	270a      	movs	r7, #10
 80057b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80057ba:	460a      	mov	r2, r1
 80057bc:	46a6      	mov	lr, r4
 80057be:	fb07 1516 	mls	r5, r7, r6, r1
 80057c2:	2a63      	cmp	r2, #99	; 0x63
 80057c4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80057c8:	4631      	mov	r1, r6
 80057ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80057ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80057d2:	dcf0      	bgt.n	80057b6 <__exponent+0x20>
 80057d4:	3130      	adds	r1, #48	; 0x30
 80057d6:	f1ae 0502 	sub.w	r5, lr, #2
 80057da:	f804 1c01 	strb.w	r1, [r4, #-1]
 80057de:	4629      	mov	r1, r5
 80057e0:	1c44      	adds	r4, r0, #1
 80057e2:	4561      	cmp	r1, ip
 80057e4:	d30a      	bcc.n	80057fc <__exponent+0x66>
 80057e6:	f10d 0209 	add.w	r2, sp, #9
 80057ea:	eba2 020e 	sub.w	r2, r2, lr
 80057ee:	4565      	cmp	r5, ip
 80057f0:	bf88      	it	hi
 80057f2:	2200      	movhi	r2, #0
 80057f4:	4413      	add	r3, r2
 80057f6:	1a18      	subs	r0, r3, r0
 80057f8:	b003      	add	sp, #12
 80057fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005800:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005804:	e7ed      	b.n	80057e2 <__exponent+0x4c>
 8005806:	2330      	movs	r3, #48	; 0x30
 8005808:	3130      	adds	r1, #48	; 0x30
 800580a:	7083      	strb	r3, [r0, #2]
 800580c:	70c1      	strb	r1, [r0, #3]
 800580e:	1d03      	adds	r3, r0, #4
 8005810:	e7f1      	b.n	80057f6 <__exponent+0x60>
	...

08005814 <_printf_float>:
 8005814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005818:	b091      	sub	sp, #68	; 0x44
 800581a:	460c      	mov	r4, r1
 800581c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005820:	4616      	mov	r6, r2
 8005822:	461f      	mov	r7, r3
 8005824:	4605      	mov	r5, r0
 8005826:	f001 faef 	bl	8006e08 <_localeconv_r>
 800582a:	6803      	ldr	r3, [r0, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	9309      	str	r3, [sp, #36]	; 0x24
 8005830:	f7fa fca6 	bl	8000180 <strlen>
 8005834:	2300      	movs	r3, #0
 8005836:	930e      	str	r3, [sp, #56]	; 0x38
 8005838:	f8d8 3000 	ldr.w	r3, [r8]
 800583c:	900a      	str	r0, [sp, #40]	; 0x28
 800583e:	3307      	adds	r3, #7
 8005840:	f023 0307 	bic.w	r3, r3, #7
 8005844:	f103 0208 	add.w	r2, r3, #8
 8005848:	f894 9018 	ldrb.w	r9, [r4, #24]
 800584c:	f8d4 b000 	ldr.w	fp, [r4]
 8005850:	f8c8 2000 	str.w	r2, [r8]
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800585c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005860:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005864:	930b      	str	r3, [sp, #44]	; 0x2c
 8005866:	f04f 32ff 	mov.w	r2, #4294967295
 800586a:	4640      	mov	r0, r8
 800586c:	4b9c      	ldr	r3, [pc, #624]	; (8005ae0 <_printf_float+0x2cc>)
 800586e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005870:	f7fb f8e4 	bl	8000a3c <__aeabi_dcmpun>
 8005874:	bb70      	cbnz	r0, 80058d4 <_printf_float+0xc0>
 8005876:	f04f 32ff 	mov.w	r2, #4294967295
 800587a:	4640      	mov	r0, r8
 800587c:	4b98      	ldr	r3, [pc, #608]	; (8005ae0 <_printf_float+0x2cc>)
 800587e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005880:	f7fb f8be 	bl	8000a00 <__aeabi_dcmple>
 8005884:	bb30      	cbnz	r0, 80058d4 <_printf_float+0xc0>
 8005886:	2200      	movs	r2, #0
 8005888:	2300      	movs	r3, #0
 800588a:	4640      	mov	r0, r8
 800588c:	4651      	mov	r1, sl
 800588e:	f7fb f8ad 	bl	80009ec <__aeabi_dcmplt>
 8005892:	b110      	cbz	r0, 800589a <_printf_float+0x86>
 8005894:	232d      	movs	r3, #45	; 0x2d
 8005896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800589a:	4b92      	ldr	r3, [pc, #584]	; (8005ae4 <_printf_float+0x2d0>)
 800589c:	4892      	ldr	r0, [pc, #584]	; (8005ae8 <_printf_float+0x2d4>)
 800589e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80058a2:	bf94      	ite	ls
 80058a4:	4698      	movls	r8, r3
 80058a6:	4680      	movhi	r8, r0
 80058a8:	2303      	movs	r3, #3
 80058aa:	f04f 0a00 	mov.w	sl, #0
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	f02b 0304 	bic.w	r3, fp, #4
 80058b4:	6023      	str	r3, [r4, #0]
 80058b6:	4633      	mov	r3, r6
 80058b8:	4621      	mov	r1, r4
 80058ba:	4628      	mov	r0, r5
 80058bc:	9700      	str	r7, [sp, #0]
 80058be:	aa0f      	add	r2, sp, #60	; 0x3c
 80058c0:	f000 f9d4 	bl	8005c6c <_printf_common>
 80058c4:	3001      	adds	r0, #1
 80058c6:	f040 8090 	bne.w	80059ea <_printf_float+0x1d6>
 80058ca:	f04f 30ff 	mov.w	r0, #4294967295
 80058ce:	b011      	add	sp, #68	; 0x44
 80058d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d4:	4642      	mov	r2, r8
 80058d6:	4653      	mov	r3, sl
 80058d8:	4640      	mov	r0, r8
 80058da:	4651      	mov	r1, sl
 80058dc:	f7fb f8ae 	bl	8000a3c <__aeabi_dcmpun>
 80058e0:	b148      	cbz	r0, 80058f6 <_printf_float+0xe2>
 80058e2:	f1ba 0f00 	cmp.w	sl, #0
 80058e6:	bfb8      	it	lt
 80058e8:	232d      	movlt	r3, #45	; 0x2d
 80058ea:	4880      	ldr	r0, [pc, #512]	; (8005aec <_printf_float+0x2d8>)
 80058ec:	bfb8      	it	lt
 80058ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80058f2:	4b7f      	ldr	r3, [pc, #508]	; (8005af0 <_printf_float+0x2dc>)
 80058f4:	e7d3      	b.n	800589e <_printf_float+0x8a>
 80058f6:	6863      	ldr	r3, [r4, #4]
 80058f8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	d142      	bne.n	8005986 <_printf_float+0x172>
 8005900:	2306      	movs	r3, #6
 8005902:	6063      	str	r3, [r4, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	9206      	str	r2, [sp, #24]
 8005908:	aa0e      	add	r2, sp, #56	; 0x38
 800590a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800590e:	aa0d      	add	r2, sp, #52	; 0x34
 8005910:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005914:	9203      	str	r2, [sp, #12]
 8005916:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800591a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800591e:	6023      	str	r3, [r4, #0]
 8005920:	6863      	ldr	r3, [r4, #4]
 8005922:	4642      	mov	r2, r8
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	4628      	mov	r0, r5
 8005928:	4653      	mov	r3, sl
 800592a:	910b      	str	r1, [sp, #44]	; 0x2c
 800592c:	f7ff fed4 	bl	80056d8 <__cvt>
 8005930:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005932:	4680      	mov	r8, r0
 8005934:	2947      	cmp	r1, #71	; 0x47
 8005936:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005938:	d108      	bne.n	800594c <_printf_float+0x138>
 800593a:	1cc8      	adds	r0, r1, #3
 800593c:	db02      	blt.n	8005944 <_printf_float+0x130>
 800593e:	6863      	ldr	r3, [r4, #4]
 8005940:	4299      	cmp	r1, r3
 8005942:	dd40      	ble.n	80059c6 <_printf_float+0x1b2>
 8005944:	f1a9 0902 	sub.w	r9, r9, #2
 8005948:	fa5f f989 	uxtb.w	r9, r9
 800594c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005950:	d81f      	bhi.n	8005992 <_printf_float+0x17e>
 8005952:	464a      	mov	r2, r9
 8005954:	3901      	subs	r1, #1
 8005956:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800595a:	910d      	str	r1, [sp, #52]	; 0x34
 800595c:	f7ff ff1b 	bl	8005796 <__exponent>
 8005960:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005962:	4682      	mov	sl, r0
 8005964:	1813      	adds	r3, r2, r0
 8005966:	2a01      	cmp	r2, #1
 8005968:	6123      	str	r3, [r4, #16]
 800596a:	dc02      	bgt.n	8005972 <_printf_float+0x15e>
 800596c:	6822      	ldr	r2, [r4, #0]
 800596e:	07d2      	lsls	r2, r2, #31
 8005970:	d501      	bpl.n	8005976 <_printf_float+0x162>
 8005972:	3301      	adds	r3, #1
 8005974:	6123      	str	r3, [r4, #16]
 8005976:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800597a:	2b00      	cmp	r3, #0
 800597c:	d09b      	beq.n	80058b6 <_printf_float+0xa2>
 800597e:	232d      	movs	r3, #45	; 0x2d
 8005980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005984:	e797      	b.n	80058b6 <_printf_float+0xa2>
 8005986:	2947      	cmp	r1, #71	; 0x47
 8005988:	d1bc      	bne.n	8005904 <_printf_float+0xf0>
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1ba      	bne.n	8005904 <_printf_float+0xf0>
 800598e:	2301      	movs	r3, #1
 8005990:	e7b7      	b.n	8005902 <_printf_float+0xee>
 8005992:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005996:	d118      	bne.n	80059ca <_printf_float+0x1b6>
 8005998:	2900      	cmp	r1, #0
 800599a:	6863      	ldr	r3, [r4, #4]
 800599c:	dd0b      	ble.n	80059b6 <_printf_float+0x1a2>
 800599e:	6121      	str	r1, [r4, #16]
 80059a0:	b913      	cbnz	r3, 80059a8 <_printf_float+0x194>
 80059a2:	6822      	ldr	r2, [r4, #0]
 80059a4:	07d0      	lsls	r0, r2, #31
 80059a6:	d502      	bpl.n	80059ae <_printf_float+0x19a>
 80059a8:	3301      	adds	r3, #1
 80059aa:	440b      	add	r3, r1
 80059ac:	6123      	str	r3, [r4, #16]
 80059ae:	f04f 0a00 	mov.w	sl, #0
 80059b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80059b4:	e7df      	b.n	8005976 <_printf_float+0x162>
 80059b6:	b913      	cbnz	r3, 80059be <_printf_float+0x1aa>
 80059b8:	6822      	ldr	r2, [r4, #0]
 80059ba:	07d2      	lsls	r2, r2, #31
 80059bc:	d501      	bpl.n	80059c2 <_printf_float+0x1ae>
 80059be:	3302      	adds	r3, #2
 80059c0:	e7f4      	b.n	80059ac <_printf_float+0x198>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e7f2      	b.n	80059ac <_printf_float+0x198>
 80059c6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80059ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059cc:	4299      	cmp	r1, r3
 80059ce:	db05      	blt.n	80059dc <_printf_float+0x1c8>
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	6121      	str	r1, [r4, #16]
 80059d4:	07d8      	lsls	r0, r3, #31
 80059d6:	d5ea      	bpl.n	80059ae <_printf_float+0x19a>
 80059d8:	1c4b      	adds	r3, r1, #1
 80059da:	e7e7      	b.n	80059ac <_printf_float+0x198>
 80059dc:	2900      	cmp	r1, #0
 80059de:	bfcc      	ite	gt
 80059e0:	2201      	movgt	r2, #1
 80059e2:	f1c1 0202 	rsble	r2, r1, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	e7e0      	b.n	80059ac <_printf_float+0x198>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	055a      	lsls	r2, r3, #21
 80059ee:	d407      	bmi.n	8005a00 <_printf_float+0x1ec>
 80059f0:	6923      	ldr	r3, [r4, #16]
 80059f2:	4642      	mov	r2, r8
 80059f4:	4631      	mov	r1, r6
 80059f6:	4628      	mov	r0, r5
 80059f8:	47b8      	blx	r7
 80059fa:	3001      	adds	r0, #1
 80059fc:	d12b      	bne.n	8005a56 <_printf_float+0x242>
 80059fe:	e764      	b.n	80058ca <_printf_float+0xb6>
 8005a00:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005a04:	f240 80dd 	bls.w	8005bc2 <_printf_float+0x3ae>
 8005a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2300      	movs	r3, #0
 8005a10:	f7fa ffe2 	bl	80009d8 <__aeabi_dcmpeq>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d033      	beq.n	8005a80 <_printf_float+0x26c>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	4631      	mov	r1, r6
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	4a35      	ldr	r2, [pc, #212]	; (8005af4 <_printf_float+0x2e0>)
 8005a20:	47b8      	blx	r7
 8005a22:	3001      	adds	r0, #1
 8005a24:	f43f af51 	beq.w	80058ca <_printf_float+0xb6>
 8005a28:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	db02      	blt.n	8005a36 <_printf_float+0x222>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	07d8      	lsls	r0, r3, #31
 8005a34:	d50f      	bpl.n	8005a56 <_printf_float+0x242>
 8005a36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	47b8      	blx	r7
 8005a40:	3001      	adds	r0, #1
 8005a42:	f43f af42 	beq.w	80058ca <_printf_float+0xb6>
 8005a46:	f04f 0800 	mov.w	r8, #0
 8005a4a:	f104 091a 	add.w	r9, r4, #26
 8005a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a50:	3b01      	subs	r3, #1
 8005a52:	4543      	cmp	r3, r8
 8005a54:	dc09      	bgt.n	8005a6a <_printf_float+0x256>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	079b      	lsls	r3, r3, #30
 8005a5a:	f100 8102 	bmi.w	8005c62 <_printf_float+0x44e>
 8005a5e:	68e0      	ldr	r0, [r4, #12]
 8005a60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a62:	4298      	cmp	r0, r3
 8005a64:	bfb8      	it	lt
 8005a66:	4618      	movlt	r0, r3
 8005a68:	e731      	b.n	80058ce <_printf_float+0xba>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	464a      	mov	r2, r9
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b8      	blx	r7
 8005a74:	3001      	adds	r0, #1
 8005a76:	f43f af28 	beq.w	80058ca <_printf_float+0xb6>
 8005a7a:	f108 0801 	add.w	r8, r8, #1
 8005a7e:	e7e6      	b.n	8005a4e <_printf_float+0x23a>
 8005a80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	dc38      	bgt.n	8005af8 <_printf_float+0x2e4>
 8005a86:	2301      	movs	r3, #1
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	4a19      	ldr	r2, [pc, #100]	; (8005af4 <_printf_float+0x2e0>)
 8005a8e:	47b8      	blx	r7
 8005a90:	3001      	adds	r0, #1
 8005a92:	f43f af1a 	beq.w	80058ca <_printf_float+0xb6>
 8005a96:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	d102      	bne.n	8005aa4 <_printf_float+0x290>
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	07d9      	lsls	r1, r3, #31
 8005aa2:	d5d8      	bpl.n	8005a56 <_printf_float+0x242>
 8005aa4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005aa8:	4631      	mov	r1, r6
 8005aaa:	4628      	mov	r0, r5
 8005aac:	47b8      	blx	r7
 8005aae:	3001      	adds	r0, #1
 8005ab0:	f43f af0b 	beq.w	80058ca <_printf_float+0xb6>
 8005ab4:	f04f 0900 	mov.w	r9, #0
 8005ab8:	f104 0a1a 	add.w	sl, r4, #26
 8005abc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005abe:	425b      	negs	r3, r3
 8005ac0:	454b      	cmp	r3, r9
 8005ac2:	dc01      	bgt.n	8005ac8 <_printf_float+0x2b4>
 8005ac4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ac6:	e794      	b.n	80059f2 <_printf_float+0x1de>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	4652      	mov	r2, sl
 8005acc:	4631      	mov	r1, r6
 8005ace:	4628      	mov	r0, r5
 8005ad0:	47b8      	blx	r7
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	f43f aef9 	beq.w	80058ca <_printf_float+0xb6>
 8005ad8:	f109 0901 	add.w	r9, r9, #1
 8005adc:	e7ee      	b.n	8005abc <_printf_float+0x2a8>
 8005ade:	bf00      	nop
 8005ae0:	7fefffff 	.word	0x7fefffff
 8005ae4:	080085e8 	.word	0x080085e8
 8005ae8:	080085ec 	.word	0x080085ec
 8005aec:	080085f4 	.word	0x080085f4
 8005af0:	080085f0 	.word	0x080085f0
 8005af4:	080085f8 	.word	0x080085f8
 8005af8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005afa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005afc:	429a      	cmp	r2, r3
 8005afe:	bfa8      	it	ge
 8005b00:	461a      	movge	r2, r3
 8005b02:	2a00      	cmp	r2, #0
 8005b04:	4691      	mov	r9, r2
 8005b06:	dc37      	bgt.n	8005b78 <_printf_float+0x364>
 8005b08:	f04f 0b00 	mov.w	fp, #0
 8005b0c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b10:	f104 021a 	add.w	r2, r4, #26
 8005b14:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005b18:	ebaa 0309 	sub.w	r3, sl, r9
 8005b1c:	455b      	cmp	r3, fp
 8005b1e:	dc33      	bgt.n	8005b88 <_printf_float+0x374>
 8005b20:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b24:	429a      	cmp	r2, r3
 8005b26:	db3b      	blt.n	8005ba0 <_printf_float+0x38c>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	07da      	lsls	r2, r3, #31
 8005b2c:	d438      	bmi.n	8005ba0 <_printf_float+0x38c>
 8005b2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b30:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b32:	eba3 020a 	sub.w	r2, r3, sl
 8005b36:	eba3 0901 	sub.w	r9, r3, r1
 8005b3a:	4591      	cmp	r9, r2
 8005b3c:	bfa8      	it	ge
 8005b3e:	4691      	movge	r9, r2
 8005b40:	f1b9 0f00 	cmp.w	r9, #0
 8005b44:	dc34      	bgt.n	8005bb0 <_printf_float+0x39c>
 8005b46:	f04f 0800 	mov.w	r8, #0
 8005b4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b4e:	f104 0a1a 	add.w	sl, r4, #26
 8005b52:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b56:	1a9b      	subs	r3, r3, r2
 8005b58:	eba3 0309 	sub.w	r3, r3, r9
 8005b5c:	4543      	cmp	r3, r8
 8005b5e:	f77f af7a 	ble.w	8005a56 <_printf_float+0x242>
 8005b62:	2301      	movs	r3, #1
 8005b64:	4652      	mov	r2, sl
 8005b66:	4631      	mov	r1, r6
 8005b68:	4628      	mov	r0, r5
 8005b6a:	47b8      	blx	r7
 8005b6c:	3001      	adds	r0, #1
 8005b6e:	f43f aeac 	beq.w	80058ca <_printf_float+0xb6>
 8005b72:	f108 0801 	add.w	r8, r8, #1
 8005b76:	e7ec      	b.n	8005b52 <_printf_float+0x33e>
 8005b78:	4613      	mov	r3, r2
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4642      	mov	r2, r8
 8005b7e:	4628      	mov	r0, r5
 8005b80:	47b8      	blx	r7
 8005b82:	3001      	adds	r0, #1
 8005b84:	d1c0      	bne.n	8005b08 <_printf_float+0x2f4>
 8005b86:	e6a0      	b.n	80058ca <_printf_float+0xb6>
 8005b88:	2301      	movs	r3, #1
 8005b8a:	4631      	mov	r1, r6
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005b90:	47b8      	blx	r7
 8005b92:	3001      	adds	r0, #1
 8005b94:	f43f ae99 	beq.w	80058ca <_printf_float+0xb6>
 8005b98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b9a:	f10b 0b01 	add.w	fp, fp, #1
 8005b9e:	e7b9      	b.n	8005b14 <_printf_float+0x300>
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	47b8      	blx	r7
 8005baa:	3001      	adds	r0, #1
 8005bac:	d1bf      	bne.n	8005b2e <_printf_float+0x31a>
 8005bae:	e68c      	b.n	80058ca <_printf_float+0xb6>
 8005bb0:	464b      	mov	r3, r9
 8005bb2:	4631      	mov	r1, r6
 8005bb4:	4628      	mov	r0, r5
 8005bb6:	eb08 020a 	add.w	r2, r8, sl
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d1c2      	bne.n	8005b46 <_printf_float+0x332>
 8005bc0:	e683      	b.n	80058ca <_printf_float+0xb6>
 8005bc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bc4:	2a01      	cmp	r2, #1
 8005bc6:	dc01      	bgt.n	8005bcc <_printf_float+0x3b8>
 8005bc8:	07db      	lsls	r3, r3, #31
 8005bca:	d537      	bpl.n	8005c3c <_printf_float+0x428>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	4642      	mov	r2, r8
 8005bd0:	4631      	mov	r1, r6
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	47b8      	blx	r7
 8005bd6:	3001      	adds	r0, #1
 8005bd8:	f43f ae77 	beq.w	80058ca <_printf_float+0xb6>
 8005bdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005be0:	4631      	mov	r1, r6
 8005be2:	4628      	mov	r0, r5
 8005be4:	47b8      	blx	r7
 8005be6:	3001      	adds	r0, #1
 8005be8:	f43f ae6f 	beq.w	80058ca <_printf_float+0xb6>
 8005bec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	f7fa fef0 	bl	80009d8 <__aeabi_dcmpeq>
 8005bf8:	b9d8      	cbnz	r0, 8005c32 <_printf_float+0x41e>
 8005bfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bfc:	f108 0201 	add.w	r2, r8, #1
 8005c00:	3b01      	subs	r3, #1
 8005c02:	4631      	mov	r1, r6
 8005c04:	4628      	mov	r0, r5
 8005c06:	47b8      	blx	r7
 8005c08:	3001      	adds	r0, #1
 8005c0a:	d10e      	bne.n	8005c2a <_printf_float+0x416>
 8005c0c:	e65d      	b.n	80058ca <_printf_float+0xb6>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	464a      	mov	r2, r9
 8005c12:	4631      	mov	r1, r6
 8005c14:	4628      	mov	r0, r5
 8005c16:	47b8      	blx	r7
 8005c18:	3001      	adds	r0, #1
 8005c1a:	f43f ae56 	beq.w	80058ca <_printf_float+0xb6>
 8005c1e:	f108 0801 	add.w	r8, r8, #1
 8005c22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c24:	3b01      	subs	r3, #1
 8005c26:	4543      	cmp	r3, r8
 8005c28:	dcf1      	bgt.n	8005c0e <_printf_float+0x3fa>
 8005c2a:	4653      	mov	r3, sl
 8005c2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c30:	e6e0      	b.n	80059f4 <_printf_float+0x1e0>
 8005c32:	f04f 0800 	mov.w	r8, #0
 8005c36:	f104 091a 	add.w	r9, r4, #26
 8005c3a:	e7f2      	b.n	8005c22 <_printf_float+0x40e>
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	4642      	mov	r2, r8
 8005c40:	e7df      	b.n	8005c02 <_printf_float+0x3ee>
 8005c42:	2301      	movs	r3, #1
 8005c44:	464a      	mov	r2, r9
 8005c46:	4631      	mov	r1, r6
 8005c48:	4628      	mov	r0, r5
 8005c4a:	47b8      	blx	r7
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	f43f ae3c 	beq.w	80058ca <_printf_float+0xb6>
 8005c52:	f108 0801 	add.w	r8, r8, #1
 8005c56:	68e3      	ldr	r3, [r4, #12]
 8005c58:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005c5a:	1a5b      	subs	r3, r3, r1
 8005c5c:	4543      	cmp	r3, r8
 8005c5e:	dcf0      	bgt.n	8005c42 <_printf_float+0x42e>
 8005c60:	e6fd      	b.n	8005a5e <_printf_float+0x24a>
 8005c62:	f04f 0800 	mov.w	r8, #0
 8005c66:	f104 0919 	add.w	r9, r4, #25
 8005c6a:	e7f4      	b.n	8005c56 <_printf_float+0x442>

08005c6c <_printf_common>:
 8005c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c70:	4616      	mov	r6, r2
 8005c72:	4699      	mov	r9, r3
 8005c74:	688a      	ldr	r2, [r1, #8]
 8005c76:	690b      	ldr	r3, [r1, #16]
 8005c78:	4607      	mov	r7, r0
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	bfb8      	it	lt
 8005c7e:	4613      	movlt	r3, r2
 8005c80:	6033      	str	r3, [r6, #0]
 8005c82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c86:	460c      	mov	r4, r1
 8005c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c8c:	b10a      	cbz	r2, 8005c92 <_printf_common+0x26>
 8005c8e:	3301      	adds	r3, #1
 8005c90:	6033      	str	r3, [r6, #0]
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	0699      	lsls	r1, r3, #26
 8005c96:	bf42      	ittt	mi
 8005c98:	6833      	ldrmi	r3, [r6, #0]
 8005c9a:	3302      	addmi	r3, #2
 8005c9c:	6033      	strmi	r3, [r6, #0]
 8005c9e:	6825      	ldr	r5, [r4, #0]
 8005ca0:	f015 0506 	ands.w	r5, r5, #6
 8005ca4:	d106      	bne.n	8005cb4 <_printf_common+0x48>
 8005ca6:	f104 0a19 	add.w	sl, r4, #25
 8005caa:	68e3      	ldr	r3, [r4, #12]
 8005cac:	6832      	ldr	r2, [r6, #0]
 8005cae:	1a9b      	subs	r3, r3, r2
 8005cb0:	42ab      	cmp	r3, r5
 8005cb2:	dc28      	bgt.n	8005d06 <_printf_common+0x9a>
 8005cb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cb8:	1e13      	subs	r3, r2, #0
 8005cba:	6822      	ldr	r2, [r4, #0]
 8005cbc:	bf18      	it	ne
 8005cbe:	2301      	movne	r3, #1
 8005cc0:	0692      	lsls	r2, r2, #26
 8005cc2:	d42d      	bmi.n	8005d20 <_printf_common+0xb4>
 8005cc4:	4649      	mov	r1, r9
 8005cc6:	4638      	mov	r0, r7
 8005cc8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ccc:	47c0      	blx	r8
 8005cce:	3001      	adds	r0, #1
 8005cd0:	d020      	beq.n	8005d14 <_printf_common+0xa8>
 8005cd2:	6823      	ldr	r3, [r4, #0]
 8005cd4:	68e5      	ldr	r5, [r4, #12]
 8005cd6:	f003 0306 	and.w	r3, r3, #6
 8005cda:	2b04      	cmp	r3, #4
 8005cdc:	bf18      	it	ne
 8005cde:	2500      	movne	r5, #0
 8005ce0:	6832      	ldr	r2, [r6, #0]
 8005ce2:	f04f 0600 	mov.w	r6, #0
 8005ce6:	68a3      	ldr	r3, [r4, #8]
 8005ce8:	bf08      	it	eq
 8005cea:	1aad      	subeq	r5, r5, r2
 8005cec:	6922      	ldr	r2, [r4, #16]
 8005cee:	bf08      	it	eq
 8005cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	bfc4      	itt	gt
 8005cf8:	1a9b      	subgt	r3, r3, r2
 8005cfa:	18ed      	addgt	r5, r5, r3
 8005cfc:	341a      	adds	r4, #26
 8005cfe:	42b5      	cmp	r5, r6
 8005d00:	d11a      	bne.n	8005d38 <_printf_common+0xcc>
 8005d02:	2000      	movs	r0, #0
 8005d04:	e008      	b.n	8005d18 <_printf_common+0xac>
 8005d06:	2301      	movs	r3, #1
 8005d08:	4652      	mov	r2, sl
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	4638      	mov	r0, r7
 8005d0e:	47c0      	blx	r8
 8005d10:	3001      	adds	r0, #1
 8005d12:	d103      	bne.n	8005d1c <_printf_common+0xb0>
 8005d14:	f04f 30ff 	mov.w	r0, #4294967295
 8005d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d1c:	3501      	adds	r5, #1
 8005d1e:	e7c4      	b.n	8005caa <_printf_common+0x3e>
 8005d20:	2030      	movs	r0, #48	; 0x30
 8005d22:	18e1      	adds	r1, r4, r3
 8005d24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d2e:	4422      	add	r2, r4
 8005d30:	3302      	adds	r3, #2
 8005d32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d36:	e7c5      	b.n	8005cc4 <_printf_common+0x58>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	4622      	mov	r2, r4
 8005d3c:	4649      	mov	r1, r9
 8005d3e:	4638      	mov	r0, r7
 8005d40:	47c0      	blx	r8
 8005d42:	3001      	adds	r0, #1
 8005d44:	d0e6      	beq.n	8005d14 <_printf_common+0xa8>
 8005d46:	3601      	adds	r6, #1
 8005d48:	e7d9      	b.n	8005cfe <_printf_common+0x92>
	...

08005d4c <_printf_i>:
 8005d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d50:	7e0f      	ldrb	r7, [r1, #24]
 8005d52:	4691      	mov	r9, r2
 8005d54:	2f78      	cmp	r7, #120	; 0x78
 8005d56:	4680      	mov	r8, r0
 8005d58:	460c      	mov	r4, r1
 8005d5a:	469a      	mov	sl, r3
 8005d5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d62:	d807      	bhi.n	8005d74 <_printf_i+0x28>
 8005d64:	2f62      	cmp	r7, #98	; 0x62
 8005d66:	d80a      	bhi.n	8005d7e <_printf_i+0x32>
 8005d68:	2f00      	cmp	r7, #0
 8005d6a:	f000 80d9 	beq.w	8005f20 <_printf_i+0x1d4>
 8005d6e:	2f58      	cmp	r7, #88	; 0x58
 8005d70:	f000 80a4 	beq.w	8005ebc <_printf_i+0x170>
 8005d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d7c:	e03a      	b.n	8005df4 <_printf_i+0xa8>
 8005d7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d82:	2b15      	cmp	r3, #21
 8005d84:	d8f6      	bhi.n	8005d74 <_printf_i+0x28>
 8005d86:	a101      	add	r1, pc, #4	; (adr r1, 8005d8c <_printf_i+0x40>)
 8005d88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d8c:	08005de5 	.word	0x08005de5
 8005d90:	08005df9 	.word	0x08005df9
 8005d94:	08005d75 	.word	0x08005d75
 8005d98:	08005d75 	.word	0x08005d75
 8005d9c:	08005d75 	.word	0x08005d75
 8005da0:	08005d75 	.word	0x08005d75
 8005da4:	08005df9 	.word	0x08005df9
 8005da8:	08005d75 	.word	0x08005d75
 8005dac:	08005d75 	.word	0x08005d75
 8005db0:	08005d75 	.word	0x08005d75
 8005db4:	08005d75 	.word	0x08005d75
 8005db8:	08005f07 	.word	0x08005f07
 8005dbc:	08005e29 	.word	0x08005e29
 8005dc0:	08005ee9 	.word	0x08005ee9
 8005dc4:	08005d75 	.word	0x08005d75
 8005dc8:	08005d75 	.word	0x08005d75
 8005dcc:	08005f29 	.word	0x08005f29
 8005dd0:	08005d75 	.word	0x08005d75
 8005dd4:	08005e29 	.word	0x08005e29
 8005dd8:	08005d75 	.word	0x08005d75
 8005ddc:	08005d75 	.word	0x08005d75
 8005de0:	08005ef1 	.word	0x08005ef1
 8005de4:	682b      	ldr	r3, [r5, #0]
 8005de6:	1d1a      	adds	r2, r3, #4
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	602a      	str	r2, [r5, #0]
 8005dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005df0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0a4      	b.n	8005f42 <_printf_i+0x1f6>
 8005df8:	6820      	ldr	r0, [r4, #0]
 8005dfa:	6829      	ldr	r1, [r5, #0]
 8005dfc:	0606      	lsls	r6, r0, #24
 8005dfe:	f101 0304 	add.w	r3, r1, #4
 8005e02:	d50a      	bpl.n	8005e1a <_printf_i+0xce>
 8005e04:	680e      	ldr	r6, [r1, #0]
 8005e06:	602b      	str	r3, [r5, #0]
 8005e08:	2e00      	cmp	r6, #0
 8005e0a:	da03      	bge.n	8005e14 <_printf_i+0xc8>
 8005e0c:	232d      	movs	r3, #45	; 0x2d
 8005e0e:	4276      	negs	r6, r6
 8005e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e14:	230a      	movs	r3, #10
 8005e16:	485e      	ldr	r0, [pc, #376]	; (8005f90 <_printf_i+0x244>)
 8005e18:	e019      	b.n	8005e4e <_printf_i+0x102>
 8005e1a:	680e      	ldr	r6, [r1, #0]
 8005e1c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005e20:	602b      	str	r3, [r5, #0]
 8005e22:	bf18      	it	ne
 8005e24:	b236      	sxthne	r6, r6
 8005e26:	e7ef      	b.n	8005e08 <_printf_i+0xbc>
 8005e28:	682b      	ldr	r3, [r5, #0]
 8005e2a:	6820      	ldr	r0, [r4, #0]
 8005e2c:	1d19      	adds	r1, r3, #4
 8005e2e:	6029      	str	r1, [r5, #0]
 8005e30:	0601      	lsls	r1, r0, #24
 8005e32:	d501      	bpl.n	8005e38 <_printf_i+0xec>
 8005e34:	681e      	ldr	r6, [r3, #0]
 8005e36:	e002      	b.n	8005e3e <_printf_i+0xf2>
 8005e38:	0646      	lsls	r6, r0, #25
 8005e3a:	d5fb      	bpl.n	8005e34 <_printf_i+0xe8>
 8005e3c:	881e      	ldrh	r6, [r3, #0]
 8005e3e:	2f6f      	cmp	r7, #111	; 0x6f
 8005e40:	bf0c      	ite	eq
 8005e42:	2308      	moveq	r3, #8
 8005e44:	230a      	movne	r3, #10
 8005e46:	4852      	ldr	r0, [pc, #328]	; (8005f90 <_printf_i+0x244>)
 8005e48:	2100      	movs	r1, #0
 8005e4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e4e:	6865      	ldr	r5, [r4, #4]
 8005e50:	2d00      	cmp	r5, #0
 8005e52:	bfa8      	it	ge
 8005e54:	6821      	ldrge	r1, [r4, #0]
 8005e56:	60a5      	str	r5, [r4, #8]
 8005e58:	bfa4      	itt	ge
 8005e5a:	f021 0104 	bicge.w	r1, r1, #4
 8005e5e:	6021      	strge	r1, [r4, #0]
 8005e60:	b90e      	cbnz	r6, 8005e66 <_printf_i+0x11a>
 8005e62:	2d00      	cmp	r5, #0
 8005e64:	d04d      	beq.n	8005f02 <_printf_i+0x1b6>
 8005e66:	4615      	mov	r5, r2
 8005e68:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e6c:	fb03 6711 	mls	r7, r3, r1, r6
 8005e70:	5dc7      	ldrb	r7, [r0, r7]
 8005e72:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005e76:	4637      	mov	r7, r6
 8005e78:	42bb      	cmp	r3, r7
 8005e7a:	460e      	mov	r6, r1
 8005e7c:	d9f4      	bls.n	8005e68 <_printf_i+0x11c>
 8005e7e:	2b08      	cmp	r3, #8
 8005e80:	d10b      	bne.n	8005e9a <_printf_i+0x14e>
 8005e82:	6823      	ldr	r3, [r4, #0]
 8005e84:	07de      	lsls	r6, r3, #31
 8005e86:	d508      	bpl.n	8005e9a <_printf_i+0x14e>
 8005e88:	6923      	ldr	r3, [r4, #16]
 8005e8a:	6861      	ldr	r1, [r4, #4]
 8005e8c:	4299      	cmp	r1, r3
 8005e8e:	bfde      	ittt	le
 8005e90:	2330      	movle	r3, #48	; 0x30
 8005e92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e9a:	1b52      	subs	r2, r2, r5
 8005e9c:	6122      	str	r2, [r4, #16]
 8005e9e:	464b      	mov	r3, r9
 8005ea0:	4621      	mov	r1, r4
 8005ea2:	4640      	mov	r0, r8
 8005ea4:	f8cd a000 	str.w	sl, [sp]
 8005ea8:	aa03      	add	r2, sp, #12
 8005eaa:	f7ff fedf 	bl	8005c6c <_printf_common>
 8005eae:	3001      	adds	r0, #1
 8005eb0:	d14c      	bne.n	8005f4c <_printf_i+0x200>
 8005eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb6:	b004      	add	sp, #16
 8005eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ebc:	4834      	ldr	r0, [pc, #208]	; (8005f90 <_printf_i+0x244>)
 8005ebe:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ec2:	6829      	ldr	r1, [r5, #0]
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	f851 6b04 	ldr.w	r6, [r1], #4
 8005eca:	6029      	str	r1, [r5, #0]
 8005ecc:	061d      	lsls	r5, r3, #24
 8005ece:	d514      	bpl.n	8005efa <_printf_i+0x1ae>
 8005ed0:	07df      	lsls	r7, r3, #31
 8005ed2:	bf44      	itt	mi
 8005ed4:	f043 0320 	orrmi.w	r3, r3, #32
 8005ed8:	6023      	strmi	r3, [r4, #0]
 8005eda:	b91e      	cbnz	r6, 8005ee4 <_printf_i+0x198>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	f023 0320 	bic.w	r3, r3, #32
 8005ee2:	6023      	str	r3, [r4, #0]
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	e7af      	b.n	8005e48 <_printf_i+0xfc>
 8005ee8:	6823      	ldr	r3, [r4, #0]
 8005eea:	f043 0320 	orr.w	r3, r3, #32
 8005eee:	6023      	str	r3, [r4, #0]
 8005ef0:	2378      	movs	r3, #120	; 0x78
 8005ef2:	4828      	ldr	r0, [pc, #160]	; (8005f94 <_printf_i+0x248>)
 8005ef4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ef8:	e7e3      	b.n	8005ec2 <_printf_i+0x176>
 8005efa:	0659      	lsls	r1, r3, #25
 8005efc:	bf48      	it	mi
 8005efe:	b2b6      	uxthmi	r6, r6
 8005f00:	e7e6      	b.n	8005ed0 <_printf_i+0x184>
 8005f02:	4615      	mov	r5, r2
 8005f04:	e7bb      	b.n	8005e7e <_printf_i+0x132>
 8005f06:	682b      	ldr	r3, [r5, #0]
 8005f08:	6826      	ldr	r6, [r4, #0]
 8005f0a:	1d18      	adds	r0, r3, #4
 8005f0c:	6961      	ldr	r1, [r4, #20]
 8005f0e:	6028      	str	r0, [r5, #0]
 8005f10:	0635      	lsls	r5, r6, #24
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	d501      	bpl.n	8005f1a <_printf_i+0x1ce>
 8005f16:	6019      	str	r1, [r3, #0]
 8005f18:	e002      	b.n	8005f20 <_printf_i+0x1d4>
 8005f1a:	0670      	lsls	r0, r6, #25
 8005f1c:	d5fb      	bpl.n	8005f16 <_printf_i+0x1ca>
 8005f1e:	8019      	strh	r1, [r3, #0]
 8005f20:	2300      	movs	r3, #0
 8005f22:	4615      	mov	r5, r2
 8005f24:	6123      	str	r3, [r4, #16]
 8005f26:	e7ba      	b.n	8005e9e <_printf_i+0x152>
 8005f28:	682b      	ldr	r3, [r5, #0]
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	1d1a      	adds	r2, r3, #4
 8005f2e:	602a      	str	r2, [r5, #0]
 8005f30:	681d      	ldr	r5, [r3, #0]
 8005f32:	6862      	ldr	r2, [r4, #4]
 8005f34:	4628      	mov	r0, r5
 8005f36:	f000 ff73 	bl	8006e20 <memchr>
 8005f3a:	b108      	cbz	r0, 8005f40 <_printf_i+0x1f4>
 8005f3c:	1b40      	subs	r0, r0, r5
 8005f3e:	6060      	str	r0, [r4, #4]
 8005f40:	6863      	ldr	r3, [r4, #4]
 8005f42:	6123      	str	r3, [r4, #16]
 8005f44:	2300      	movs	r3, #0
 8005f46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f4a:	e7a8      	b.n	8005e9e <_printf_i+0x152>
 8005f4c:	462a      	mov	r2, r5
 8005f4e:	4649      	mov	r1, r9
 8005f50:	4640      	mov	r0, r8
 8005f52:	6923      	ldr	r3, [r4, #16]
 8005f54:	47d0      	blx	sl
 8005f56:	3001      	adds	r0, #1
 8005f58:	d0ab      	beq.n	8005eb2 <_printf_i+0x166>
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	079b      	lsls	r3, r3, #30
 8005f5e:	d413      	bmi.n	8005f88 <_printf_i+0x23c>
 8005f60:	68e0      	ldr	r0, [r4, #12]
 8005f62:	9b03      	ldr	r3, [sp, #12]
 8005f64:	4298      	cmp	r0, r3
 8005f66:	bfb8      	it	lt
 8005f68:	4618      	movlt	r0, r3
 8005f6a:	e7a4      	b.n	8005eb6 <_printf_i+0x16a>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4632      	mov	r2, r6
 8005f70:	4649      	mov	r1, r9
 8005f72:	4640      	mov	r0, r8
 8005f74:	47d0      	blx	sl
 8005f76:	3001      	adds	r0, #1
 8005f78:	d09b      	beq.n	8005eb2 <_printf_i+0x166>
 8005f7a:	3501      	adds	r5, #1
 8005f7c:	68e3      	ldr	r3, [r4, #12]
 8005f7e:	9903      	ldr	r1, [sp, #12]
 8005f80:	1a5b      	subs	r3, r3, r1
 8005f82:	42ab      	cmp	r3, r5
 8005f84:	dcf2      	bgt.n	8005f6c <_printf_i+0x220>
 8005f86:	e7eb      	b.n	8005f60 <_printf_i+0x214>
 8005f88:	2500      	movs	r5, #0
 8005f8a:	f104 0619 	add.w	r6, r4, #25
 8005f8e:	e7f5      	b.n	8005f7c <_printf_i+0x230>
 8005f90:	080085fa 	.word	0x080085fa
 8005f94:	0800860b 	.word	0x0800860b

08005f98 <siprintf>:
 8005f98:	b40e      	push	{r1, r2, r3}
 8005f9a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f9e:	b500      	push	{lr}
 8005fa0:	b09c      	sub	sp, #112	; 0x70
 8005fa2:	ab1d      	add	r3, sp, #116	; 0x74
 8005fa4:	9002      	str	r0, [sp, #8]
 8005fa6:	9006      	str	r0, [sp, #24]
 8005fa8:	9107      	str	r1, [sp, #28]
 8005faa:	9104      	str	r1, [sp, #16]
 8005fac:	4808      	ldr	r0, [pc, #32]	; (8005fd0 <siprintf+0x38>)
 8005fae:	4909      	ldr	r1, [pc, #36]	; (8005fd4 <siprintf+0x3c>)
 8005fb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fb4:	9105      	str	r1, [sp, #20]
 8005fb6:	6800      	ldr	r0, [r0, #0]
 8005fb8:	a902      	add	r1, sp, #8
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	f001 fc0c 	bl	80077d8 <_svfiprintf_r>
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	9b02      	ldr	r3, [sp, #8]
 8005fc4:	701a      	strb	r2, [r3, #0]
 8005fc6:	b01c      	add	sp, #112	; 0x70
 8005fc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fcc:	b003      	add	sp, #12
 8005fce:	4770      	bx	lr
 8005fd0:	20000010 	.word	0x20000010
 8005fd4:	ffff0208 	.word	0xffff0208

08005fd8 <strcat>:
 8005fd8:	4602      	mov	r2, r0
 8005fda:	b510      	push	{r4, lr}
 8005fdc:	7814      	ldrb	r4, [r2, #0]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	3201      	adds	r2, #1
 8005fe2:	2c00      	cmp	r4, #0
 8005fe4:	d1fa      	bne.n	8005fdc <strcat+0x4>
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fec:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ff0:	2a00      	cmp	r2, #0
 8005ff2:	d1f9      	bne.n	8005fe8 <strcat+0x10>
 8005ff4:	bd10      	pop	{r4, pc}
	...

08005ff8 <strtok>:
 8005ff8:	4b16      	ldr	r3, [pc, #88]	; (8006054 <strtok+0x5c>)
 8005ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ffe:	681f      	ldr	r7, [r3, #0]
 8006000:	4605      	mov	r5, r0
 8006002:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8006004:	460e      	mov	r6, r1
 8006006:	b9ec      	cbnz	r4, 8006044 <strtok+0x4c>
 8006008:	2050      	movs	r0, #80	; 0x50
 800600a:	f000 ff01 	bl	8006e10 <malloc>
 800600e:	4602      	mov	r2, r0
 8006010:	65b8      	str	r0, [r7, #88]	; 0x58
 8006012:	b920      	cbnz	r0, 800601e <strtok+0x26>
 8006014:	2157      	movs	r1, #87	; 0x57
 8006016:	4b10      	ldr	r3, [pc, #64]	; (8006058 <strtok+0x60>)
 8006018:	4810      	ldr	r0, [pc, #64]	; (800605c <strtok+0x64>)
 800601a:	f000 f849 	bl	80060b0 <__assert_func>
 800601e:	e9c0 4400 	strd	r4, r4, [r0]
 8006022:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006026:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800602a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800602e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006032:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006036:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800603a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800603e:	6184      	str	r4, [r0, #24]
 8006040:	7704      	strb	r4, [r0, #28]
 8006042:	6244      	str	r4, [r0, #36]	; 0x24
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800604a:	2301      	movs	r3, #1
 800604c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006050:	f000 b806 	b.w	8006060 <__strtok_r>
 8006054:	20000010 	.word	0x20000010
 8006058:	0800861c 	.word	0x0800861c
 800605c:	08008633 	.word	0x08008633

08006060 <__strtok_r>:
 8006060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006062:	b908      	cbnz	r0, 8006068 <__strtok_r+0x8>
 8006064:	6810      	ldr	r0, [r2, #0]
 8006066:	b188      	cbz	r0, 800608c <__strtok_r+0x2c>
 8006068:	4604      	mov	r4, r0
 800606a:	460f      	mov	r7, r1
 800606c:	4620      	mov	r0, r4
 800606e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006072:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006076:	b91e      	cbnz	r6, 8006080 <__strtok_r+0x20>
 8006078:	b965      	cbnz	r5, 8006094 <__strtok_r+0x34>
 800607a:	4628      	mov	r0, r5
 800607c:	6015      	str	r5, [r2, #0]
 800607e:	e005      	b.n	800608c <__strtok_r+0x2c>
 8006080:	42b5      	cmp	r5, r6
 8006082:	d1f6      	bne.n	8006072 <__strtok_r+0x12>
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1f0      	bne.n	800606a <__strtok_r+0xa>
 8006088:	6014      	str	r4, [r2, #0]
 800608a:	7003      	strb	r3, [r0, #0]
 800608c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800608e:	461c      	mov	r4, r3
 8006090:	e00c      	b.n	80060ac <__strtok_r+0x4c>
 8006092:	b915      	cbnz	r5, 800609a <__strtok_r+0x3a>
 8006094:	460e      	mov	r6, r1
 8006096:	f814 3b01 	ldrb.w	r3, [r4], #1
 800609a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800609e:	42ab      	cmp	r3, r5
 80060a0:	d1f7      	bne.n	8006092 <__strtok_r+0x32>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f3      	beq.n	800608e <__strtok_r+0x2e>
 80060a6:	2300      	movs	r3, #0
 80060a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80060ac:	6014      	str	r4, [r2, #0]
 80060ae:	e7ed      	b.n	800608c <__strtok_r+0x2c>

080060b0 <__assert_func>:
 80060b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80060b2:	4614      	mov	r4, r2
 80060b4:	461a      	mov	r2, r3
 80060b6:	4b09      	ldr	r3, [pc, #36]	; (80060dc <__assert_func+0x2c>)
 80060b8:	4605      	mov	r5, r0
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68d8      	ldr	r0, [r3, #12]
 80060be:	b14c      	cbz	r4, 80060d4 <__assert_func+0x24>
 80060c0:	4b07      	ldr	r3, [pc, #28]	; (80060e0 <__assert_func+0x30>)
 80060c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060c6:	9100      	str	r1, [sp, #0]
 80060c8:	462b      	mov	r3, r5
 80060ca:	4906      	ldr	r1, [pc, #24]	; (80060e4 <__assert_func+0x34>)
 80060cc:	f000 fe8a 	bl	8006de4 <fiprintf>
 80060d0:	f001 feaa 	bl	8007e28 <abort>
 80060d4:	4b04      	ldr	r3, [pc, #16]	; (80060e8 <__assert_func+0x38>)
 80060d6:	461c      	mov	r4, r3
 80060d8:	e7f3      	b.n	80060c2 <__assert_func+0x12>
 80060da:	bf00      	nop
 80060dc:	20000010 	.word	0x20000010
 80060e0:	08008690 	.word	0x08008690
 80060e4:	0800869d 	.word	0x0800869d
 80060e8:	080086cb 	.word	0x080086cb

080060ec <quorem>:
 80060ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f0:	6903      	ldr	r3, [r0, #16]
 80060f2:	690c      	ldr	r4, [r1, #16]
 80060f4:	4607      	mov	r7, r0
 80060f6:	42a3      	cmp	r3, r4
 80060f8:	f2c0 8082 	blt.w	8006200 <quorem+0x114>
 80060fc:	3c01      	subs	r4, #1
 80060fe:	f100 0514 	add.w	r5, r0, #20
 8006102:	f101 0814 	add.w	r8, r1, #20
 8006106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800610a:	9301      	str	r3, [sp, #4]
 800610c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006110:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006114:	3301      	adds	r3, #1
 8006116:	429a      	cmp	r2, r3
 8006118:	fbb2 f6f3 	udiv	r6, r2, r3
 800611c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006120:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006124:	d331      	bcc.n	800618a <quorem+0x9e>
 8006126:	f04f 0e00 	mov.w	lr, #0
 800612a:	4640      	mov	r0, r8
 800612c:	46ac      	mov	ip, r5
 800612e:	46f2      	mov	sl, lr
 8006130:	f850 2b04 	ldr.w	r2, [r0], #4
 8006134:	b293      	uxth	r3, r2
 8006136:	fb06 e303 	mla	r3, r6, r3, lr
 800613a:	0c12      	lsrs	r2, r2, #16
 800613c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006140:	b29b      	uxth	r3, r3
 8006142:	fb06 e202 	mla	r2, r6, r2, lr
 8006146:	ebaa 0303 	sub.w	r3, sl, r3
 800614a:	f8dc a000 	ldr.w	sl, [ip]
 800614e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006152:	fa1f fa8a 	uxth.w	sl, sl
 8006156:	4453      	add	r3, sl
 8006158:	f8dc a000 	ldr.w	sl, [ip]
 800615c:	b292      	uxth	r2, r2
 800615e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006162:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006166:	b29b      	uxth	r3, r3
 8006168:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800616c:	4581      	cmp	r9, r0
 800616e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006172:	f84c 3b04 	str.w	r3, [ip], #4
 8006176:	d2db      	bcs.n	8006130 <quorem+0x44>
 8006178:	f855 300b 	ldr.w	r3, [r5, fp]
 800617c:	b92b      	cbnz	r3, 800618a <quorem+0x9e>
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	3b04      	subs	r3, #4
 8006182:	429d      	cmp	r5, r3
 8006184:	461a      	mov	r2, r3
 8006186:	d32f      	bcc.n	80061e8 <quorem+0xfc>
 8006188:	613c      	str	r4, [r7, #16]
 800618a:	4638      	mov	r0, r7
 800618c:	f001 f8d4 	bl	8007338 <__mcmp>
 8006190:	2800      	cmp	r0, #0
 8006192:	db25      	blt.n	80061e0 <quorem+0xf4>
 8006194:	4628      	mov	r0, r5
 8006196:	f04f 0c00 	mov.w	ip, #0
 800619a:	3601      	adds	r6, #1
 800619c:	f858 1b04 	ldr.w	r1, [r8], #4
 80061a0:	f8d0 e000 	ldr.w	lr, [r0]
 80061a4:	b28b      	uxth	r3, r1
 80061a6:	ebac 0303 	sub.w	r3, ip, r3
 80061aa:	fa1f f28e 	uxth.w	r2, lr
 80061ae:	4413      	add	r3, r2
 80061b0:	0c0a      	lsrs	r2, r1, #16
 80061b2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80061b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061c0:	45c1      	cmp	r9, r8
 80061c2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80061c6:	f840 3b04 	str.w	r3, [r0], #4
 80061ca:	d2e7      	bcs.n	800619c <quorem+0xb0>
 80061cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061d4:	b922      	cbnz	r2, 80061e0 <quorem+0xf4>
 80061d6:	3b04      	subs	r3, #4
 80061d8:	429d      	cmp	r5, r3
 80061da:	461a      	mov	r2, r3
 80061dc:	d30a      	bcc.n	80061f4 <quorem+0x108>
 80061de:	613c      	str	r4, [r7, #16]
 80061e0:	4630      	mov	r0, r6
 80061e2:	b003      	add	sp, #12
 80061e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e8:	6812      	ldr	r2, [r2, #0]
 80061ea:	3b04      	subs	r3, #4
 80061ec:	2a00      	cmp	r2, #0
 80061ee:	d1cb      	bne.n	8006188 <quorem+0x9c>
 80061f0:	3c01      	subs	r4, #1
 80061f2:	e7c6      	b.n	8006182 <quorem+0x96>
 80061f4:	6812      	ldr	r2, [r2, #0]
 80061f6:	3b04      	subs	r3, #4
 80061f8:	2a00      	cmp	r2, #0
 80061fa:	d1f0      	bne.n	80061de <quorem+0xf2>
 80061fc:	3c01      	subs	r4, #1
 80061fe:	e7eb      	b.n	80061d8 <quorem+0xec>
 8006200:	2000      	movs	r0, #0
 8006202:	e7ee      	b.n	80061e2 <quorem+0xf6>
 8006204:	0000      	movs	r0, r0
	...

08006208 <_dtoa_r>:
 8006208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800620c:	4616      	mov	r6, r2
 800620e:	461f      	mov	r7, r3
 8006210:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006212:	b099      	sub	sp, #100	; 0x64
 8006214:	4605      	mov	r5, r0
 8006216:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800621a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800621e:	b974      	cbnz	r4, 800623e <_dtoa_r+0x36>
 8006220:	2010      	movs	r0, #16
 8006222:	f000 fdf5 	bl	8006e10 <malloc>
 8006226:	4602      	mov	r2, r0
 8006228:	6268      	str	r0, [r5, #36]	; 0x24
 800622a:	b920      	cbnz	r0, 8006236 <_dtoa_r+0x2e>
 800622c:	21ea      	movs	r1, #234	; 0xea
 800622e:	4ba8      	ldr	r3, [pc, #672]	; (80064d0 <_dtoa_r+0x2c8>)
 8006230:	48a8      	ldr	r0, [pc, #672]	; (80064d4 <_dtoa_r+0x2cc>)
 8006232:	f7ff ff3d 	bl	80060b0 <__assert_func>
 8006236:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800623a:	6004      	str	r4, [r0, #0]
 800623c:	60c4      	str	r4, [r0, #12]
 800623e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006240:	6819      	ldr	r1, [r3, #0]
 8006242:	b151      	cbz	r1, 800625a <_dtoa_r+0x52>
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	2301      	movs	r3, #1
 8006248:	4093      	lsls	r3, r2
 800624a:	604a      	str	r2, [r1, #4]
 800624c:	608b      	str	r3, [r1, #8]
 800624e:	4628      	mov	r0, r5
 8006250:	f000 fe34 	bl	8006ebc <_Bfree>
 8006254:	2200      	movs	r2, #0
 8006256:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	1e3b      	subs	r3, r7, #0
 800625c:	bfaf      	iteee	ge
 800625e:	2300      	movge	r3, #0
 8006260:	2201      	movlt	r2, #1
 8006262:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006266:	9305      	strlt	r3, [sp, #20]
 8006268:	bfa8      	it	ge
 800626a:	f8c8 3000 	strge.w	r3, [r8]
 800626e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006272:	4b99      	ldr	r3, [pc, #612]	; (80064d8 <_dtoa_r+0x2d0>)
 8006274:	bfb8      	it	lt
 8006276:	f8c8 2000 	strlt.w	r2, [r8]
 800627a:	ea33 0309 	bics.w	r3, r3, r9
 800627e:	d119      	bne.n	80062b4 <_dtoa_r+0xac>
 8006280:	f242 730f 	movw	r3, #9999	; 0x270f
 8006284:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006286:	6013      	str	r3, [r2, #0]
 8006288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800628c:	4333      	orrs	r3, r6
 800628e:	f000 857f 	beq.w	8006d90 <_dtoa_r+0xb88>
 8006292:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006294:	b953      	cbnz	r3, 80062ac <_dtoa_r+0xa4>
 8006296:	4b91      	ldr	r3, [pc, #580]	; (80064dc <_dtoa_r+0x2d4>)
 8006298:	e022      	b.n	80062e0 <_dtoa_r+0xd8>
 800629a:	4b91      	ldr	r3, [pc, #580]	; (80064e0 <_dtoa_r+0x2d8>)
 800629c:	9303      	str	r3, [sp, #12]
 800629e:	3308      	adds	r3, #8
 80062a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80062a2:	6013      	str	r3, [r2, #0]
 80062a4:	9803      	ldr	r0, [sp, #12]
 80062a6:	b019      	add	sp, #100	; 0x64
 80062a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ac:	4b8b      	ldr	r3, [pc, #556]	; (80064dc <_dtoa_r+0x2d4>)
 80062ae:	9303      	str	r3, [sp, #12]
 80062b0:	3303      	adds	r3, #3
 80062b2:	e7f5      	b.n	80062a0 <_dtoa_r+0x98>
 80062b4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80062b8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80062bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80062c0:	2200      	movs	r2, #0
 80062c2:	2300      	movs	r3, #0
 80062c4:	f7fa fb88 	bl	80009d8 <__aeabi_dcmpeq>
 80062c8:	4680      	mov	r8, r0
 80062ca:	b158      	cbz	r0, 80062e4 <_dtoa_r+0xdc>
 80062cc:	2301      	movs	r3, #1
 80062ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f000 8558 	beq.w	8006d8a <_dtoa_r+0xb82>
 80062da:	4882      	ldr	r0, [pc, #520]	; (80064e4 <_dtoa_r+0x2dc>)
 80062dc:	6018      	str	r0, [r3, #0]
 80062de:	1e43      	subs	r3, r0, #1
 80062e0:	9303      	str	r3, [sp, #12]
 80062e2:	e7df      	b.n	80062a4 <_dtoa_r+0x9c>
 80062e4:	ab16      	add	r3, sp, #88	; 0x58
 80062e6:	9301      	str	r3, [sp, #4]
 80062e8:	ab17      	add	r3, sp, #92	; 0x5c
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	4628      	mov	r0, r5
 80062ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80062f2:	f001 f8c9 	bl	8007488 <__d2b>
 80062f6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80062fa:	4683      	mov	fp, r0
 80062fc:	2c00      	cmp	r4, #0
 80062fe:	d07f      	beq.n	8006400 <_dtoa_r+0x1f8>
 8006300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006306:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800630a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800630e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006312:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006316:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800631a:	2200      	movs	r2, #0
 800631c:	4b72      	ldr	r3, [pc, #456]	; (80064e8 <_dtoa_r+0x2e0>)
 800631e:	f7f9 ff3b 	bl	8000198 <__aeabi_dsub>
 8006322:	a365      	add	r3, pc, #404	; (adr r3, 80064b8 <_dtoa_r+0x2b0>)
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	f7fa f8ee 	bl	8000508 <__aeabi_dmul>
 800632c:	a364      	add	r3, pc, #400	; (adr r3, 80064c0 <_dtoa_r+0x2b8>)
 800632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006332:	f7f9 ff33 	bl	800019c <__adddf3>
 8006336:	4606      	mov	r6, r0
 8006338:	4620      	mov	r0, r4
 800633a:	460f      	mov	r7, r1
 800633c:	f7fa f87a 	bl	8000434 <__aeabi_i2d>
 8006340:	a361      	add	r3, pc, #388	; (adr r3, 80064c8 <_dtoa_r+0x2c0>)
 8006342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006346:	f7fa f8df 	bl	8000508 <__aeabi_dmul>
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	4630      	mov	r0, r6
 8006350:	4639      	mov	r1, r7
 8006352:	f7f9 ff23 	bl	800019c <__adddf3>
 8006356:	4606      	mov	r6, r0
 8006358:	460f      	mov	r7, r1
 800635a:	f7fa fb85 	bl	8000a68 <__aeabi_d2iz>
 800635e:	2200      	movs	r2, #0
 8006360:	4682      	mov	sl, r0
 8006362:	2300      	movs	r3, #0
 8006364:	4630      	mov	r0, r6
 8006366:	4639      	mov	r1, r7
 8006368:	f7fa fb40 	bl	80009ec <__aeabi_dcmplt>
 800636c:	b148      	cbz	r0, 8006382 <_dtoa_r+0x17a>
 800636e:	4650      	mov	r0, sl
 8006370:	f7fa f860 	bl	8000434 <__aeabi_i2d>
 8006374:	4632      	mov	r2, r6
 8006376:	463b      	mov	r3, r7
 8006378:	f7fa fb2e 	bl	80009d8 <__aeabi_dcmpeq>
 800637c:	b908      	cbnz	r0, 8006382 <_dtoa_r+0x17a>
 800637e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006382:	f1ba 0f16 	cmp.w	sl, #22
 8006386:	d858      	bhi.n	800643a <_dtoa_r+0x232>
 8006388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800638c:	4b57      	ldr	r3, [pc, #348]	; (80064ec <_dtoa_r+0x2e4>)
 800638e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006396:	f7fa fb29 	bl	80009ec <__aeabi_dcmplt>
 800639a:	2800      	cmp	r0, #0
 800639c:	d04f      	beq.n	800643e <_dtoa_r+0x236>
 800639e:	2300      	movs	r3, #0
 80063a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80063a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80063a8:	1b1c      	subs	r4, r3, r4
 80063aa:	1e63      	subs	r3, r4, #1
 80063ac:	9309      	str	r3, [sp, #36]	; 0x24
 80063ae:	bf49      	itett	mi
 80063b0:	f1c4 0301 	rsbmi	r3, r4, #1
 80063b4:	2300      	movpl	r3, #0
 80063b6:	9306      	strmi	r3, [sp, #24]
 80063b8:	2300      	movmi	r3, #0
 80063ba:	bf54      	ite	pl
 80063bc:	9306      	strpl	r3, [sp, #24]
 80063be:	9309      	strmi	r3, [sp, #36]	; 0x24
 80063c0:	f1ba 0f00 	cmp.w	sl, #0
 80063c4:	db3d      	blt.n	8006442 <_dtoa_r+0x23a>
 80063c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80063cc:	4453      	add	r3, sl
 80063ce:	9309      	str	r3, [sp, #36]	; 0x24
 80063d0:	2300      	movs	r3, #0
 80063d2:	930a      	str	r3, [sp, #40]	; 0x28
 80063d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063d6:	2b09      	cmp	r3, #9
 80063d8:	f200 808c 	bhi.w	80064f4 <_dtoa_r+0x2ec>
 80063dc:	2b05      	cmp	r3, #5
 80063de:	bfc4      	itt	gt
 80063e0:	3b04      	subgt	r3, #4
 80063e2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80063e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063e6:	bfc8      	it	gt
 80063e8:	2400      	movgt	r4, #0
 80063ea:	f1a3 0302 	sub.w	r3, r3, #2
 80063ee:	bfd8      	it	le
 80063f0:	2401      	movle	r4, #1
 80063f2:	2b03      	cmp	r3, #3
 80063f4:	f200 808a 	bhi.w	800650c <_dtoa_r+0x304>
 80063f8:	e8df f003 	tbb	[pc, r3]
 80063fc:	5b4d4f2d 	.word	0x5b4d4f2d
 8006400:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006404:	441c      	add	r4, r3
 8006406:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800640a:	2b20      	cmp	r3, #32
 800640c:	bfc3      	ittte	gt
 800640e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006412:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006416:	fa09 f303 	lslgt.w	r3, r9, r3
 800641a:	f1c3 0320 	rsble	r3, r3, #32
 800641e:	bfc6      	itte	gt
 8006420:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006424:	4318      	orrgt	r0, r3
 8006426:	fa06 f003 	lslle.w	r0, r6, r3
 800642a:	f7f9 fff3 	bl	8000414 <__aeabi_ui2d>
 800642e:	2301      	movs	r3, #1
 8006430:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006434:	3c01      	subs	r4, #1
 8006436:	9313      	str	r3, [sp, #76]	; 0x4c
 8006438:	e76f      	b.n	800631a <_dtoa_r+0x112>
 800643a:	2301      	movs	r3, #1
 800643c:	e7b2      	b.n	80063a4 <_dtoa_r+0x19c>
 800643e:	900f      	str	r0, [sp, #60]	; 0x3c
 8006440:	e7b1      	b.n	80063a6 <_dtoa_r+0x19e>
 8006442:	9b06      	ldr	r3, [sp, #24]
 8006444:	eba3 030a 	sub.w	r3, r3, sl
 8006448:	9306      	str	r3, [sp, #24]
 800644a:	f1ca 0300 	rsb	r3, sl, #0
 800644e:	930a      	str	r3, [sp, #40]	; 0x28
 8006450:	2300      	movs	r3, #0
 8006452:	930e      	str	r3, [sp, #56]	; 0x38
 8006454:	e7be      	b.n	80063d4 <_dtoa_r+0x1cc>
 8006456:	2300      	movs	r3, #0
 8006458:	930b      	str	r3, [sp, #44]	; 0x2c
 800645a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800645c:	2b00      	cmp	r3, #0
 800645e:	dc58      	bgt.n	8006512 <_dtoa_r+0x30a>
 8006460:	f04f 0901 	mov.w	r9, #1
 8006464:	464b      	mov	r3, r9
 8006466:	f8cd 9020 	str.w	r9, [sp, #32]
 800646a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800646e:	2200      	movs	r2, #0
 8006470:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006472:	6042      	str	r2, [r0, #4]
 8006474:	2204      	movs	r2, #4
 8006476:	f102 0614 	add.w	r6, r2, #20
 800647a:	429e      	cmp	r6, r3
 800647c:	6841      	ldr	r1, [r0, #4]
 800647e:	d94e      	bls.n	800651e <_dtoa_r+0x316>
 8006480:	4628      	mov	r0, r5
 8006482:	f000 fcdb 	bl	8006e3c <_Balloc>
 8006486:	9003      	str	r0, [sp, #12]
 8006488:	2800      	cmp	r0, #0
 800648a:	d14c      	bne.n	8006526 <_dtoa_r+0x31e>
 800648c:	4602      	mov	r2, r0
 800648e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006492:	4b17      	ldr	r3, [pc, #92]	; (80064f0 <_dtoa_r+0x2e8>)
 8006494:	e6cc      	b.n	8006230 <_dtoa_r+0x28>
 8006496:	2301      	movs	r3, #1
 8006498:	e7de      	b.n	8006458 <_dtoa_r+0x250>
 800649a:	2300      	movs	r3, #0
 800649c:	930b      	str	r3, [sp, #44]	; 0x2c
 800649e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064a0:	eb0a 0903 	add.w	r9, sl, r3
 80064a4:	f109 0301 	add.w	r3, r9, #1
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	9308      	str	r3, [sp, #32]
 80064ac:	bfb8      	it	lt
 80064ae:	2301      	movlt	r3, #1
 80064b0:	e7dd      	b.n	800646e <_dtoa_r+0x266>
 80064b2:	2301      	movs	r3, #1
 80064b4:	e7f2      	b.n	800649c <_dtoa_r+0x294>
 80064b6:	bf00      	nop
 80064b8:	636f4361 	.word	0x636f4361
 80064bc:	3fd287a7 	.word	0x3fd287a7
 80064c0:	8b60c8b3 	.word	0x8b60c8b3
 80064c4:	3fc68a28 	.word	0x3fc68a28
 80064c8:	509f79fb 	.word	0x509f79fb
 80064cc:	3fd34413 	.word	0x3fd34413
 80064d0:	0800861c 	.word	0x0800861c
 80064d4:	080086d9 	.word	0x080086d9
 80064d8:	7ff00000 	.word	0x7ff00000
 80064dc:	080086d5 	.word	0x080086d5
 80064e0:	080086cc 	.word	0x080086cc
 80064e4:	080085f9 	.word	0x080085f9
 80064e8:	3ff80000 	.word	0x3ff80000
 80064ec:	080087d0 	.word	0x080087d0
 80064f0:	08008734 	.word	0x08008734
 80064f4:	2401      	movs	r4, #1
 80064f6:	2300      	movs	r3, #0
 80064f8:	940b      	str	r4, [sp, #44]	; 0x2c
 80064fa:	9322      	str	r3, [sp, #136]	; 0x88
 80064fc:	f04f 39ff 	mov.w	r9, #4294967295
 8006500:	2200      	movs	r2, #0
 8006502:	2312      	movs	r3, #18
 8006504:	f8cd 9020 	str.w	r9, [sp, #32]
 8006508:	9223      	str	r2, [sp, #140]	; 0x8c
 800650a:	e7b0      	b.n	800646e <_dtoa_r+0x266>
 800650c:	2301      	movs	r3, #1
 800650e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006510:	e7f4      	b.n	80064fc <_dtoa_r+0x2f4>
 8006512:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006516:	464b      	mov	r3, r9
 8006518:	f8cd 9020 	str.w	r9, [sp, #32]
 800651c:	e7a7      	b.n	800646e <_dtoa_r+0x266>
 800651e:	3101      	adds	r1, #1
 8006520:	6041      	str	r1, [r0, #4]
 8006522:	0052      	lsls	r2, r2, #1
 8006524:	e7a7      	b.n	8006476 <_dtoa_r+0x26e>
 8006526:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006528:	9a03      	ldr	r2, [sp, #12]
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	9b08      	ldr	r3, [sp, #32]
 800652e:	2b0e      	cmp	r3, #14
 8006530:	f200 80a8 	bhi.w	8006684 <_dtoa_r+0x47c>
 8006534:	2c00      	cmp	r4, #0
 8006536:	f000 80a5 	beq.w	8006684 <_dtoa_r+0x47c>
 800653a:	f1ba 0f00 	cmp.w	sl, #0
 800653e:	dd34      	ble.n	80065aa <_dtoa_r+0x3a2>
 8006540:	4a9a      	ldr	r2, [pc, #616]	; (80067ac <_dtoa_r+0x5a4>)
 8006542:	f00a 030f 	and.w	r3, sl, #15
 8006546:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800654a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800654e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006552:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006556:	ea4f 142a 	mov.w	r4, sl, asr #4
 800655a:	d016      	beq.n	800658a <_dtoa_r+0x382>
 800655c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006560:	4b93      	ldr	r3, [pc, #588]	; (80067b0 <_dtoa_r+0x5a8>)
 8006562:	2703      	movs	r7, #3
 8006564:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006568:	f7fa f8f8 	bl	800075c <__aeabi_ddiv>
 800656c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006570:	f004 040f 	and.w	r4, r4, #15
 8006574:	4e8e      	ldr	r6, [pc, #568]	; (80067b0 <_dtoa_r+0x5a8>)
 8006576:	b954      	cbnz	r4, 800658e <_dtoa_r+0x386>
 8006578:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800657c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006580:	f7fa f8ec 	bl	800075c <__aeabi_ddiv>
 8006584:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006588:	e029      	b.n	80065de <_dtoa_r+0x3d6>
 800658a:	2702      	movs	r7, #2
 800658c:	e7f2      	b.n	8006574 <_dtoa_r+0x36c>
 800658e:	07e1      	lsls	r1, r4, #31
 8006590:	d508      	bpl.n	80065a4 <_dtoa_r+0x39c>
 8006592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006596:	e9d6 2300 	ldrd	r2, r3, [r6]
 800659a:	f7f9 ffb5 	bl	8000508 <__aeabi_dmul>
 800659e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80065a2:	3701      	adds	r7, #1
 80065a4:	1064      	asrs	r4, r4, #1
 80065a6:	3608      	adds	r6, #8
 80065a8:	e7e5      	b.n	8006576 <_dtoa_r+0x36e>
 80065aa:	f000 80a5 	beq.w	80066f8 <_dtoa_r+0x4f0>
 80065ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065b2:	f1ca 0400 	rsb	r4, sl, #0
 80065b6:	4b7d      	ldr	r3, [pc, #500]	; (80067ac <_dtoa_r+0x5a4>)
 80065b8:	f004 020f 	and.w	r2, r4, #15
 80065bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c4:	f7f9 ffa0 	bl	8000508 <__aeabi_dmul>
 80065c8:	2702      	movs	r7, #2
 80065ca:	2300      	movs	r3, #0
 80065cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065d0:	4e77      	ldr	r6, [pc, #476]	; (80067b0 <_dtoa_r+0x5a8>)
 80065d2:	1124      	asrs	r4, r4, #4
 80065d4:	2c00      	cmp	r4, #0
 80065d6:	f040 8084 	bne.w	80066e2 <_dtoa_r+0x4da>
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1d2      	bne.n	8006584 <_dtoa_r+0x37c>
 80065de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 808b 	beq.w	80066fc <_dtoa_r+0x4f4>
 80065e6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80065ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80065ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065f2:	2200      	movs	r2, #0
 80065f4:	4b6f      	ldr	r3, [pc, #444]	; (80067b4 <_dtoa_r+0x5ac>)
 80065f6:	f7fa f9f9 	bl	80009ec <__aeabi_dcmplt>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d07e      	beq.n	80066fc <_dtoa_r+0x4f4>
 80065fe:	9b08      	ldr	r3, [sp, #32]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d07b      	beq.n	80066fc <_dtoa_r+0x4f4>
 8006604:	f1b9 0f00 	cmp.w	r9, #0
 8006608:	dd38      	ble.n	800667c <_dtoa_r+0x474>
 800660a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800660e:	2200      	movs	r2, #0
 8006610:	4b69      	ldr	r3, [pc, #420]	; (80067b8 <_dtoa_r+0x5b0>)
 8006612:	f7f9 ff79 	bl	8000508 <__aeabi_dmul>
 8006616:	464c      	mov	r4, r9
 8006618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800661c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006620:	3701      	adds	r7, #1
 8006622:	4638      	mov	r0, r7
 8006624:	f7f9 ff06 	bl	8000434 <__aeabi_i2d>
 8006628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800662c:	f7f9 ff6c 	bl	8000508 <__aeabi_dmul>
 8006630:	2200      	movs	r2, #0
 8006632:	4b62      	ldr	r3, [pc, #392]	; (80067bc <_dtoa_r+0x5b4>)
 8006634:	f7f9 fdb2 	bl	800019c <__adddf3>
 8006638:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800663c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006640:	9611      	str	r6, [sp, #68]	; 0x44
 8006642:	2c00      	cmp	r4, #0
 8006644:	d15d      	bne.n	8006702 <_dtoa_r+0x4fa>
 8006646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800664a:	2200      	movs	r2, #0
 800664c:	4b5c      	ldr	r3, [pc, #368]	; (80067c0 <_dtoa_r+0x5b8>)
 800664e:	f7f9 fda3 	bl	8000198 <__aeabi_dsub>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800665a:	4633      	mov	r3, r6
 800665c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800665e:	f7fa f9e3 	bl	8000a28 <__aeabi_dcmpgt>
 8006662:	2800      	cmp	r0, #0
 8006664:	f040 829c 	bne.w	8006ba0 <_dtoa_r+0x998>
 8006668:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800666c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800666e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006672:	f7fa f9bb 	bl	80009ec <__aeabi_dcmplt>
 8006676:	2800      	cmp	r0, #0
 8006678:	f040 8290 	bne.w	8006b9c <_dtoa_r+0x994>
 800667c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006680:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006684:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006686:	2b00      	cmp	r3, #0
 8006688:	f2c0 8152 	blt.w	8006930 <_dtoa_r+0x728>
 800668c:	f1ba 0f0e 	cmp.w	sl, #14
 8006690:	f300 814e 	bgt.w	8006930 <_dtoa_r+0x728>
 8006694:	4b45      	ldr	r3, [pc, #276]	; (80067ac <_dtoa_r+0x5a4>)
 8006696:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800669a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800669e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80066a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f280 80db 	bge.w	8006860 <_dtoa_r+0x658>
 80066aa:	9b08      	ldr	r3, [sp, #32]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f300 80d7 	bgt.w	8006860 <_dtoa_r+0x658>
 80066b2:	f040 8272 	bne.w	8006b9a <_dtoa_r+0x992>
 80066b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066ba:	2200      	movs	r2, #0
 80066bc:	4b40      	ldr	r3, [pc, #256]	; (80067c0 <_dtoa_r+0x5b8>)
 80066be:	f7f9 ff23 	bl	8000508 <__aeabi_dmul>
 80066c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066c6:	f7fa f9a5 	bl	8000a14 <__aeabi_dcmpge>
 80066ca:	9c08      	ldr	r4, [sp, #32]
 80066cc:	4626      	mov	r6, r4
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f040 8248 	bne.w	8006b64 <_dtoa_r+0x95c>
 80066d4:	2331      	movs	r3, #49	; 0x31
 80066d6:	9f03      	ldr	r7, [sp, #12]
 80066d8:	f10a 0a01 	add.w	sl, sl, #1
 80066dc:	f807 3b01 	strb.w	r3, [r7], #1
 80066e0:	e244      	b.n	8006b6c <_dtoa_r+0x964>
 80066e2:	07e2      	lsls	r2, r4, #31
 80066e4:	d505      	bpl.n	80066f2 <_dtoa_r+0x4ea>
 80066e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066ea:	f7f9 ff0d 	bl	8000508 <__aeabi_dmul>
 80066ee:	2301      	movs	r3, #1
 80066f0:	3701      	adds	r7, #1
 80066f2:	1064      	asrs	r4, r4, #1
 80066f4:	3608      	adds	r6, #8
 80066f6:	e76d      	b.n	80065d4 <_dtoa_r+0x3cc>
 80066f8:	2702      	movs	r7, #2
 80066fa:	e770      	b.n	80065de <_dtoa_r+0x3d6>
 80066fc:	46d0      	mov	r8, sl
 80066fe:	9c08      	ldr	r4, [sp, #32]
 8006700:	e78f      	b.n	8006622 <_dtoa_r+0x41a>
 8006702:	9903      	ldr	r1, [sp, #12]
 8006704:	4b29      	ldr	r3, [pc, #164]	; (80067ac <_dtoa_r+0x5a4>)
 8006706:	4421      	add	r1, r4
 8006708:	9112      	str	r1, [sp, #72]	; 0x48
 800670a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800670c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006710:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006714:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006718:	2900      	cmp	r1, #0
 800671a:	d055      	beq.n	80067c8 <_dtoa_r+0x5c0>
 800671c:	2000      	movs	r0, #0
 800671e:	4929      	ldr	r1, [pc, #164]	; (80067c4 <_dtoa_r+0x5bc>)
 8006720:	f7fa f81c 	bl	800075c <__aeabi_ddiv>
 8006724:	463b      	mov	r3, r7
 8006726:	4632      	mov	r2, r6
 8006728:	f7f9 fd36 	bl	8000198 <__aeabi_dsub>
 800672c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006730:	9f03      	ldr	r7, [sp, #12]
 8006732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006736:	f7fa f997 	bl	8000a68 <__aeabi_d2iz>
 800673a:	4604      	mov	r4, r0
 800673c:	f7f9 fe7a 	bl	8000434 <__aeabi_i2d>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006748:	f7f9 fd26 	bl	8000198 <__aeabi_dsub>
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	3430      	adds	r4, #48	; 0x30
 8006752:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006756:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800675a:	f807 4b01 	strb.w	r4, [r7], #1
 800675e:	f7fa f945 	bl	80009ec <__aeabi_dcmplt>
 8006762:	2800      	cmp	r0, #0
 8006764:	d174      	bne.n	8006850 <_dtoa_r+0x648>
 8006766:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800676a:	2000      	movs	r0, #0
 800676c:	4911      	ldr	r1, [pc, #68]	; (80067b4 <_dtoa_r+0x5ac>)
 800676e:	f7f9 fd13 	bl	8000198 <__aeabi_dsub>
 8006772:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006776:	f7fa f939 	bl	80009ec <__aeabi_dcmplt>
 800677a:	2800      	cmp	r0, #0
 800677c:	f040 80b7 	bne.w	80068ee <_dtoa_r+0x6e6>
 8006780:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006782:	429f      	cmp	r7, r3
 8006784:	f43f af7a 	beq.w	800667c <_dtoa_r+0x474>
 8006788:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800678c:	2200      	movs	r2, #0
 800678e:	4b0a      	ldr	r3, [pc, #40]	; (80067b8 <_dtoa_r+0x5b0>)
 8006790:	f7f9 feba 	bl	8000508 <__aeabi_dmul>
 8006794:	2200      	movs	r2, #0
 8006796:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800679a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800679e:	4b06      	ldr	r3, [pc, #24]	; (80067b8 <_dtoa_r+0x5b0>)
 80067a0:	f7f9 feb2 	bl	8000508 <__aeabi_dmul>
 80067a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067a8:	e7c3      	b.n	8006732 <_dtoa_r+0x52a>
 80067aa:	bf00      	nop
 80067ac:	080087d0 	.word	0x080087d0
 80067b0:	080087a8 	.word	0x080087a8
 80067b4:	3ff00000 	.word	0x3ff00000
 80067b8:	40240000 	.word	0x40240000
 80067bc:	401c0000 	.word	0x401c0000
 80067c0:	40140000 	.word	0x40140000
 80067c4:	3fe00000 	.word	0x3fe00000
 80067c8:	4630      	mov	r0, r6
 80067ca:	4639      	mov	r1, r7
 80067cc:	f7f9 fe9c 	bl	8000508 <__aeabi_dmul>
 80067d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067d6:	9c03      	ldr	r4, [sp, #12]
 80067d8:	9314      	str	r3, [sp, #80]	; 0x50
 80067da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067de:	f7fa f943 	bl	8000a68 <__aeabi_d2iz>
 80067e2:	9015      	str	r0, [sp, #84]	; 0x54
 80067e4:	f7f9 fe26 	bl	8000434 <__aeabi_i2d>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067f0:	f7f9 fcd2 	bl	8000198 <__aeabi_dsub>
 80067f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067f6:	4606      	mov	r6, r0
 80067f8:	3330      	adds	r3, #48	; 0x30
 80067fa:	f804 3b01 	strb.w	r3, [r4], #1
 80067fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006800:	460f      	mov	r7, r1
 8006802:	429c      	cmp	r4, r3
 8006804:	f04f 0200 	mov.w	r2, #0
 8006808:	d124      	bne.n	8006854 <_dtoa_r+0x64c>
 800680a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800680e:	4bb0      	ldr	r3, [pc, #704]	; (8006ad0 <_dtoa_r+0x8c8>)
 8006810:	f7f9 fcc4 	bl	800019c <__adddf3>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	4630      	mov	r0, r6
 800681a:	4639      	mov	r1, r7
 800681c:	f7fa f904 	bl	8000a28 <__aeabi_dcmpgt>
 8006820:	2800      	cmp	r0, #0
 8006822:	d163      	bne.n	80068ec <_dtoa_r+0x6e4>
 8006824:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006828:	2000      	movs	r0, #0
 800682a:	49a9      	ldr	r1, [pc, #676]	; (8006ad0 <_dtoa_r+0x8c8>)
 800682c:	f7f9 fcb4 	bl	8000198 <__aeabi_dsub>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	4630      	mov	r0, r6
 8006836:	4639      	mov	r1, r7
 8006838:	f7fa f8d8 	bl	80009ec <__aeabi_dcmplt>
 800683c:	2800      	cmp	r0, #0
 800683e:	f43f af1d 	beq.w	800667c <_dtoa_r+0x474>
 8006842:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006844:	1e7b      	subs	r3, r7, #1
 8006846:	9314      	str	r3, [sp, #80]	; 0x50
 8006848:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800684c:	2b30      	cmp	r3, #48	; 0x30
 800684e:	d0f8      	beq.n	8006842 <_dtoa_r+0x63a>
 8006850:	46c2      	mov	sl, r8
 8006852:	e03b      	b.n	80068cc <_dtoa_r+0x6c4>
 8006854:	4b9f      	ldr	r3, [pc, #636]	; (8006ad4 <_dtoa_r+0x8cc>)
 8006856:	f7f9 fe57 	bl	8000508 <__aeabi_dmul>
 800685a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800685e:	e7bc      	b.n	80067da <_dtoa_r+0x5d2>
 8006860:	9f03      	ldr	r7, [sp, #12]
 8006862:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006866:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800686a:	4640      	mov	r0, r8
 800686c:	4649      	mov	r1, r9
 800686e:	f7f9 ff75 	bl	800075c <__aeabi_ddiv>
 8006872:	f7fa f8f9 	bl	8000a68 <__aeabi_d2iz>
 8006876:	4604      	mov	r4, r0
 8006878:	f7f9 fddc 	bl	8000434 <__aeabi_i2d>
 800687c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006880:	f7f9 fe42 	bl	8000508 <__aeabi_dmul>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4640      	mov	r0, r8
 800688a:	4649      	mov	r1, r9
 800688c:	f7f9 fc84 	bl	8000198 <__aeabi_dsub>
 8006890:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006894:	f807 6b01 	strb.w	r6, [r7], #1
 8006898:	9e03      	ldr	r6, [sp, #12]
 800689a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800689e:	1bbe      	subs	r6, r7, r6
 80068a0:	45b4      	cmp	ip, r6
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	d136      	bne.n	8006916 <_dtoa_r+0x70e>
 80068a8:	f7f9 fc78 	bl	800019c <__adddf3>
 80068ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068b0:	4680      	mov	r8, r0
 80068b2:	4689      	mov	r9, r1
 80068b4:	f7fa f8b8 	bl	8000a28 <__aeabi_dcmpgt>
 80068b8:	bb58      	cbnz	r0, 8006912 <_dtoa_r+0x70a>
 80068ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068be:	4640      	mov	r0, r8
 80068c0:	4649      	mov	r1, r9
 80068c2:	f7fa f889 	bl	80009d8 <__aeabi_dcmpeq>
 80068c6:	b108      	cbz	r0, 80068cc <_dtoa_r+0x6c4>
 80068c8:	07e1      	lsls	r1, r4, #31
 80068ca:	d422      	bmi.n	8006912 <_dtoa_r+0x70a>
 80068cc:	4628      	mov	r0, r5
 80068ce:	4659      	mov	r1, fp
 80068d0:	f000 faf4 	bl	8006ebc <_Bfree>
 80068d4:	2300      	movs	r3, #0
 80068d6:	703b      	strb	r3, [r7, #0]
 80068d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80068da:	f10a 0001 	add.w	r0, sl, #1
 80068de:	6018      	str	r0, [r3, #0]
 80068e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f43f acde 	beq.w	80062a4 <_dtoa_r+0x9c>
 80068e8:	601f      	str	r7, [r3, #0]
 80068ea:	e4db      	b.n	80062a4 <_dtoa_r+0x9c>
 80068ec:	4627      	mov	r7, r4
 80068ee:	463b      	mov	r3, r7
 80068f0:	461f      	mov	r7, r3
 80068f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068f6:	2a39      	cmp	r2, #57	; 0x39
 80068f8:	d107      	bne.n	800690a <_dtoa_r+0x702>
 80068fa:	9a03      	ldr	r2, [sp, #12]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d1f7      	bne.n	80068f0 <_dtoa_r+0x6e8>
 8006900:	2230      	movs	r2, #48	; 0x30
 8006902:	9903      	ldr	r1, [sp, #12]
 8006904:	f108 0801 	add.w	r8, r8, #1
 8006908:	700a      	strb	r2, [r1, #0]
 800690a:	781a      	ldrb	r2, [r3, #0]
 800690c:	3201      	adds	r2, #1
 800690e:	701a      	strb	r2, [r3, #0]
 8006910:	e79e      	b.n	8006850 <_dtoa_r+0x648>
 8006912:	46d0      	mov	r8, sl
 8006914:	e7eb      	b.n	80068ee <_dtoa_r+0x6e6>
 8006916:	2200      	movs	r2, #0
 8006918:	4b6e      	ldr	r3, [pc, #440]	; (8006ad4 <_dtoa_r+0x8cc>)
 800691a:	f7f9 fdf5 	bl	8000508 <__aeabi_dmul>
 800691e:	2200      	movs	r2, #0
 8006920:	2300      	movs	r3, #0
 8006922:	4680      	mov	r8, r0
 8006924:	4689      	mov	r9, r1
 8006926:	f7fa f857 	bl	80009d8 <__aeabi_dcmpeq>
 800692a:	2800      	cmp	r0, #0
 800692c:	d09b      	beq.n	8006866 <_dtoa_r+0x65e>
 800692e:	e7cd      	b.n	80068cc <_dtoa_r+0x6c4>
 8006930:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006932:	2a00      	cmp	r2, #0
 8006934:	f000 80d0 	beq.w	8006ad8 <_dtoa_r+0x8d0>
 8006938:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800693a:	2a01      	cmp	r2, #1
 800693c:	f300 80ae 	bgt.w	8006a9c <_dtoa_r+0x894>
 8006940:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006942:	2a00      	cmp	r2, #0
 8006944:	f000 80a6 	beq.w	8006a94 <_dtoa_r+0x88c>
 8006948:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800694c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800694e:	9f06      	ldr	r7, [sp, #24]
 8006950:	9a06      	ldr	r2, [sp, #24]
 8006952:	2101      	movs	r1, #1
 8006954:	441a      	add	r2, r3
 8006956:	9206      	str	r2, [sp, #24]
 8006958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800695a:	4628      	mov	r0, r5
 800695c:	441a      	add	r2, r3
 800695e:	9209      	str	r2, [sp, #36]	; 0x24
 8006960:	f000 fb62 	bl	8007028 <__i2b>
 8006964:	4606      	mov	r6, r0
 8006966:	2f00      	cmp	r7, #0
 8006968:	dd0c      	ble.n	8006984 <_dtoa_r+0x77c>
 800696a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800696c:	2b00      	cmp	r3, #0
 800696e:	dd09      	ble.n	8006984 <_dtoa_r+0x77c>
 8006970:	42bb      	cmp	r3, r7
 8006972:	bfa8      	it	ge
 8006974:	463b      	movge	r3, r7
 8006976:	9a06      	ldr	r2, [sp, #24]
 8006978:	1aff      	subs	r7, r7, r3
 800697a:	1ad2      	subs	r2, r2, r3
 800697c:	9206      	str	r2, [sp, #24]
 800697e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	9309      	str	r3, [sp, #36]	; 0x24
 8006984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006986:	b1f3      	cbz	r3, 80069c6 <_dtoa_r+0x7be>
 8006988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 80a8 	beq.w	8006ae0 <_dtoa_r+0x8d8>
 8006990:	2c00      	cmp	r4, #0
 8006992:	dd10      	ble.n	80069b6 <_dtoa_r+0x7ae>
 8006994:	4631      	mov	r1, r6
 8006996:	4622      	mov	r2, r4
 8006998:	4628      	mov	r0, r5
 800699a:	f000 fc03 	bl	80071a4 <__pow5mult>
 800699e:	465a      	mov	r2, fp
 80069a0:	4601      	mov	r1, r0
 80069a2:	4606      	mov	r6, r0
 80069a4:	4628      	mov	r0, r5
 80069a6:	f000 fb55 	bl	8007054 <__multiply>
 80069aa:	4680      	mov	r8, r0
 80069ac:	4659      	mov	r1, fp
 80069ae:	4628      	mov	r0, r5
 80069b0:	f000 fa84 	bl	8006ebc <_Bfree>
 80069b4:	46c3      	mov	fp, r8
 80069b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069b8:	1b1a      	subs	r2, r3, r4
 80069ba:	d004      	beq.n	80069c6 <_dtoa_r+0x7be>
 80069bc:	4659      	mov	r1, fp
 80069be:	4628      	mov	r0, r5
 80069c0:	f000 fbf0 	bl	80071a4 <__pow5mult>
 80069c4:	4683      	mov	fp, r0
 80069c6:	2101      	movs	r1, #1
 80069c8:	4628      	mov	r0, r5
 80069ca:	f000 fb2d 	bl	8007028 <__i2b>
 80069ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069d0:	4604      	mov	r4, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f340 8086 	ble.w	8006ae4 <_dtoa_r+0x8dc>
 80069d8:	461a      	mov	r2, r3
 80069da:	4601      	mov	r1, r0
 80069dc:	4628      	mov	r0, r5
 80069de:	f000 fbe1 	bl	80071a4 <__pow5mult>
 80069e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069e4:	4604      	mov	r4, r0
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	dd7f      	ble.n	8006aea <_dtoa_r+0x8e2>
 80069ea:	f04f 0800 	mov.w	r8, #0
 80069ee:	6923      	ldr	r3, [r4, #16]
 80069f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069f4:	6918      	ldr	r0, [r3, #16]
 80069f6:	f000 fac9 	bl	8006f8c <__hi0bits>
 80069fa:	f1c0 0020 	rsb	r0, r0, #32
 80069fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a00:	4418      	add	r0, r3
 8006a02:	f010 001f 	ands.w	r0, r0, #31
 8006a06:	f000 8092 	beq.w	8006b2e <_dtoa_r+0x926>
 8006a0a:	f1c0 0320 	rsb	r3, r0, #32
 8006a0e:	2b04      	cmp	r3, #4
 8006a10:	f340 808a 	ble.w	8006b28 <_dtoa_r+0x920>
 8006a14:	f1c0 001c 	rsb	r0, r0, #28
 8006a18:	9b06      	ldr	r3, [sp, #24]
 8006a1a:	4407      	add	r7, r0
 8006a1c:	4403      	add	r3, r0
 8006a1e:	9306      	str	r3, [sp, #24]
 8006a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a22:	4403      	add	r3, r0
 8006a24:	9309      	str	r3, [sp, #36]	; 0x24
 8006a26:	9b06      	ldr	r3, [sp, #24]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	dd05      	ble.n	8006a38 <_dtoa_r+0x830>
 8006a2c:	4659      	mov	r1, fp
 8006a2e:	461a      	mov	r2, r3
 8006a30:	4628      	mov	r0, r5
 8006a32:	f000 fc11 	bl	8007258 <__lshift>
 8006a36:	4683      	mov	fp, r0
 8006a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	dd05      	ble.n	8006a4a <_dtoa_r+0x842>
 8006a3e:	4621      	mov	r1, r4
 8006a40:	461a      	mov	r2, r3
 8006a42:	4628      	mov	r0, r5
 8006a44:	f000 fc08 	bl	8007258 <__lshift>
 8006a48:	4604      	mov	r4, r0
 8006a4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d070      	beq.n	8006b32 <_dtoa_r+0x92a>
 8006a50:	4621      	mov	r1, r4
 8006a52:	4658      	mov	r0, fp
 8006a54:	f000 fc70 	bl	8007338 <__mcmp>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	da6a      	bge.n	8006b32 <_dtoa_r+0x92a>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	4659      	mov	r1, fp
 8006a60:	220a      	movs	r2, #10
 8006a62:	4628      	mov	r0, r5
 8006a64:	f000 fa4c 	bl	8006f00 <__multadd>
 8006a68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a6a:	4683      	mov	fp, r0
 8006a6c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 8194 	beq.w	8006d9e <_dtoa_r+0xb96>
 8006a76:	4631      	mov	r1, r6
 8006a78:	2300      	movs	r3, #0
 8006a7a:	220a      	movs	r2, #10
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f000 fa3f 	bl	8006f00 <__multadd>
 8006a82:	f1b9 0f00 	cmp.w	r9, #0
 8006a86:	4606      	mov	r6, r0
 8006a88:	f300 8093 	bgt.w	8006bb2 <_dtoa_r+0x9aa>
 8006a8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	dc57      	bgt.n	8006b42 <_dtoa_r+0x93a>
 8006a92:	e08e      	b.n	8006bb2 <_dtoa_r+0x9aa>
 8006a94:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006a96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006a9a:	e757      	b.n	800694c <_dtoa_r+0x744>
 8006a9c:	9b08      	ldr	r3, [sp, #32]
 8006a9e:	1e5c      	subs	r4, r3, #1
 8006aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa2:	42a3      	cmp	r3, r4
 8006aa4:	bfb7      	itett	lt
 8006aa6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006aa8:	1b1c      	subge	r4, r3, r4
 8006aaa:	1ae2      	sublt	r2, r4, r3
 8006aac:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006aae:	bfbe      	ittt	lt
 8006ab0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006ab2:	189b      	addlt	r3, r3, r2
 8006ab4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006ab6:	9b08      	ldr	r3, [sp, #32]
 8006ab8:	bfb8      	it	lt
 8006aba:	2400      	movlt	r4, #0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	bfbb      	ittet	lt
 8006ac0:	9b06      	ldrlt	r3, [sp, #24]
 8006ac2:	9a08      	ldrlt	r2, [sp, #32]
 8006ac4:	9f06      	ldrge	r7, [sp, #24]
 8006ac6:	1a9f      	sublt	r7, r3, r2
 8006ac8:	bfac      	ite	ge
 8006aca:	9b08      	ldrge	r3, [sp, #32]
 8006acc:	2300      	movlt	r3, #0
 8006ace:	e73f      	b.n	8006950 <_dtoa_r+0x748>
 8006ad0:	3fe00000 	.word	0x3fe00000
 8006ad4:	40240000 	.word	0x40240000
 8006ad8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006ada:	9f06      	ldr	r7, [sp, #24]
 8006adc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006ade:	e742      	b.n	8006966 <_dtoa_r+0x75e>
 8006ae0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ae2:	e76b      	b.n	80069bc <_dtoa_r+0x7b4>
 8006ae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	dc19      	bgt.n	8006b1e <_dtoa_r+0x916>
 8006aea:	9b04      	ldr	r3, [sp, #16]
 8006aec:	b9bb      	cbnz	r3, 8006b1e <_dtoa_r+0x916>
 8006aee:	9b05      	ldr	r3, [sp, #20]
 8006af0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006af4:	b99b      	cbnz	r3, 8006b1e <_dtoa_r+0x916>
 8006af6:	9b05      	ldr	r3, [sp, #20]
 8006af8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006afc:	0d1b      	lsrs	r3, r3, #20
 8006afe:	051b      	lsls	r3, r3, #20
 8006b00:	b183      	cbz	r3, 8006b24 <_dtoa_r+0x91c>
 8006b02:	f04f 0801 	mov.w	r8, #1
 8006b06:	9b06      	ldr	r3, [sp, #24]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	9306      	str	r3, [sp, #24]
 8006b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0e:	3301      	adds	r3, #1
 8006b10:	9309      	str	r3, [sp, #36]	; 0x24
 8006b12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f47f af6a 	bne.w	80069ee <_dtoa_r+0x7e6>
 8006b1a:	2001      	movs	r0, #1
 8006b1c:	e76f      	b.n	80069fe <_dtoa_r+0x7f6>
 8006b1e:	f04f 0800 	mov.w	r8, #0
 8006b22:	e7f6      	b.n	8006b12 <_dtoa_r+0x90a>
 8006b24:	4698      	mov	r8, r3
 8006b26:	e7f4      	b.n	8006b12 <_dtoa_r+0x90a>
 8006b28:	f43f af7d 	beq.w	8006a26 <_dtoa_r+0x81e>
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	301c      	adds	r0, #28
 8006b30:	e772      	b.n	8006a18 <_dtoa_r+0x810>
 8006b32:	9b08      	ldr	r3, [sp, #32]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	dc36      	bgt.n	8006ba6 <_dtoa_r+0x99e>
 8006b38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	dd33      	ble.n	8006ba6 <_dtoa_r+0x99e>
 8006b3e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b42:	f1b9 0f00 	cmp.w	r9, #0
 8006b46:	d10d      	bne.n	8006b64 <_dtoa_r+0x95c>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	464b      	mov	r3, r9
 8006b4c:	2205      	movs	r2, #5
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f000 f9d6 	bl	8006f00 <__multadd>
 8006b54:	4601      	mov	r1, r0
 8006b56:	4604      	mov	r4, r0
 8006b58:	4658      	mov	r0, fp
 8006b5a:	f000 fbed 	bl	8007338 <__mcmp>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f73f adb8 	bgt.w	80066d4 <_dtoa_r+0x4cc>
 8006b64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b66:	9f03      	ldr	r7, [sp, #12]
 8006b68:	ea6f 0a03 	mvn.w	sl, r3
 8006b6c:	f04f 0800 	mov.w	r8, #0
 8006b70:	4621      	mov	r1, r4
 8006b72:	4628      	mov	r0, r5
 8006b74:	f000 f9a2 	bl	8006ebc <_Bfree>
 8006b78:	2e00      	cmp	r6, #0
 8006b7a:	f43f aea7 	beq.w	80068cc <_dtoa_r+0x6c4>
 8006b7e:	f1b8 0f00 	cmp.w	r8, #0
 8006b82:	d005      	beq.n	8006b90 <_dtoa_r+0x988>
 8006b84:	45b0      	cmp	r8, r6
 8006b86:	d003      	beq.n	8006b90 <_dtoa_r+0x988>
 8006b88:	4641      	mov	r1, r8
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	f000 f996 	bl	8006ebc <_Bfree>
 8006b90:	4631      	mov	r1, r6
 8006b92:	4628      	mov	r0, r5
 8006b94:	f000 f992 	bl	8006ebc <_Bfree>
 8006b98:	e698      	b.n	80068cc <_dtoa_r+0x6c4>
 8006b9a:	2400      	movs	r4, #0
 8006b9c:	4626      	mov	r6, r4
 8006b9e:	e7e1      	b.n	8006b64 <_dtoa_r+0x95c>
 8006ba0:	46c2      	mov	sl, r8
 8006ba2:	4626      	mov	r6, r4
 8006ba4:	e596      	b.n	80066d4 <_dtoa_r+0x4cc>
 8006ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ba8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 80fd 	beq.w	8006dac <_dtoa_r+0xba4>
 8006bb2:	2f00      	cmp	r7, #0
 8006bb4:	dd05      	ble.n	8006bc2 <_dtoa_r+0x9ba>
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	463a      	mov	r2, r7
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f000 fb4c 	bl	8007258 <__lshift>
 8006bc0:	4606      	mov	r6, r0
 8006bc2:	f1b8 0f00 	cmp.w	r8, #0
 8006bc6:	d05c      	beq.n	8006c82 <_dtoa_r+0xa7a>
 8006bc8:	4628      	mov	r0, r5
 8006bca:	6871      	ldr	r1, [r6, #4]
 8006bcc:	f000 f936 	bl	8006e3c <_Balloc>
 8006bd0:	4607      	mov	r7, r0
 8006bd2:	b928      	cbnz	r0, 8006be0 <_dtoa_r+0x9d8>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006bda:	4b7f      	ldr	r3, [pc, #508]	; (8006dd8 <_dtoa_r+0xbd0>)
 8006bdc:	f7ff bb28 	b.w	8006230 <_dtoa_r+0x28>
 8006be0:	6932      	ldr	r2, [r6, #16]
 8006be2:	f106 010c 	add.w	r1, r6, #12
 8006be6:	3202      	adds	r2, #2
 8006be8:	0092      	lsls	r2, r2, #2
 8006bea:	300c      	adds	r0, #12
 8006bec:	f7fe fd5e 	bl	80056ac <memcpy>
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	f000 fb2f 	bl	8007258 <__lshift>
 8006bfa:	46b0      	mov	r8, r6
 8006bfc:	4606      	mov	r6, r0
 8006bfe:	9b03      	ldr	r3, [sp, #12]
 8006c00:	3301      	adds	r3, #1
 8006c02:	9308      	str	r3, [sp, #32]
 8006c04:	9b03      	ldr	r3, [sp, #12]
 8006c06:	444b      	add	r3, r9
 8006c08:	930a      	str	r3, [sp, #40]	; 0x28
 8006c0a:	9b04      	ldr	r3, [sp, #16]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	9309      	str	r3, [sp, #36]	; 0x24
 8006c12:	9b08      	ldr	r3, [sp, #32]
 8006c14:	4621      	mov	r1, r4
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4658      	mov	r0, fp
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	f7ff fa66 	bl	80060ec <quorem>
 8006c20:	4603      	mov	r3, r0
 8006c22:	4641      	mov	r1, r8
 8006c24:	3330      	adds	r3, #48	; 0x30
 8006c26:	9006      	str	r0, [sp, #24]
 8006c28:	4658      	mov	r0, fp
 8006c2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c2c:	f000 fb84 	bl	8007338 <__mcmp>
 8006c30:	4632      	mov	r2, r6
 8006c32:	4681      	mov	r9, r0
 8006c34:	4621      	mov	r1, r4
 8006c36:	4628      	mov	r0, r5
 8006c38:	f000 fb9a 	bl	8007370 <__mdiff>
 8006c3c:	68c2      	ldr	r2, [r0, #12]
 8006c3e:	4607      	mov	r7, r0
 8006c40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c42:	bb02      	cbnz	r2, 8006c86 <_dtoa_r+0xa7e>
 8006c44:	4601      	mov	r1, r0
 8006c46:	4658      	mov	r0, fp
 8006c48:	f000 fb76 	bl	8007338 <__mcmp>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c50:	4639      	mov	r1, r7
 8006c52:	4628      	mov	r0, r5
 8006c54:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006c58:	f000 f930 	bl	8006ebc <_Bfree>
 8006c5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c60:	9f08      	ldr	r7, [sp, #32]
 8006c62:	ea43 0102 	orr.w	r1, r3, r2
 8006c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c68:	430b      	orrs	r3, r1
 8006c6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c6c:	d10d      	bne.n	8006c8a <_dtoa_r+0xa82>
 8006c6e:	2b39      	cmp	r3, #57	; 0x39
 8006c70:	d029      	beq.n	8006cc6 <_dtoa_r+0xabe>
 8006c72:	f1b9 0f00 	cmp.w	r9, #0
 8006c76:	dd01      	ble.n	8006c7c <_dtoa_r+0xa74>
 8006c78:	9b06      	ldr	r3, [sp, #24]
 8006c7a:	3331      	adds	r3, #49	; 0x31
 8006c7c:	9a04      	ldr	r2, [sp, #16]
 8006c7e:	7013      	strb	r3, [r2, #0]
 8006c80:	e776      	b.n	8006b70 <_dtoa_r+0x968>
 8006c82:	4630      	mov	r0, r6
 8006c84:	e7b9      	b.n	8006bfa <_dtoa_r+0x9f2>
 8006c86:	2201      	movs	r2, #1
 8006c88:	e7e2      	b.n	8006c50 <_dtoa_r+0xa48>
 8006c8a:	f1b9 0f00 	cmp.w	r9, #0
 8006c8e:	db06      	blt.n	8006c9e <_dtoa_r+0xa96>
 8006c90:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006c92:	ea41 0909 	orr.w	r9, r1, r9
 8006c96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c98:	ea59 0101 	orrs.w	r1, r9, r1
 8006c9c:	d120      	bne.n	8006ce0 <_dtoa_r+0xad8>
 8006c9e:	2a00      	cmp	r2, #0
 8006ca0:	ddec      	ble.n	8006c7c <_dtoa_r+0xa74>
 8006ca2:	4659      	mov	r1, fp
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	9308      	str	r3, [sp, #32]
 8006caa:	f000 fad5 	bl	8007258 <__lshift>
 8006cae:	4621      	mov	r1, r4
 8006cb0:	4683      	mov	fp, r0
 8006cb2:	f000 fb41 	bl	8007338 <__mcmp>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	9b08      	ldr	r3, [sp, #32]
 8006cba:	dc02      	bgt.n	8006cc2 <_dtoa_r+0xaba>
 8006cbc:	d1de      	bne.n	8006c7c <_dtoa_r+0xa74>
 8006cbe:	07da      	lsls	r2, r3, #31
 8006cc0:	d5dc      	bpl.n	8006c7c <_dtoa_r+0xa74>
 8006cc2:	2b39      	cmp	r3, #57	; 0x39
 8006cc4:	d1d8      	bne.n	8006c78 <_dtoa_r+0xa70>
 8006cc6:	2339      	movs	r3, #57	; 0x39
 8006cc8:	9a04      	ldr	r2, [sp, #16]
 8006cca:	7013      	strb	r3, [r2, #0]
 8006ccc:	463b      	mov	r3, r7
 8006cce:	461f      	mov	r7, r3
 8006cd0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	2a39      	cmp	r2, #57	; 0x39
 8006cd8:	d050      	beq.n	8006d7c <_dtoa_r+0xb74>
 8006cda:	3201      	adds	r2, #1
 8006cdc:	701a      	strb	r2, [r3, #0]
 8006cde:	e747      	b.n	8006b70 <_dtoa_r+0x968>
 8006ce0:	2a00      	cmp	r2, #0
 8006ce2:	dd03      	ble.n	8006cec <_dtoa_r+0xae4>
 8006ce4:	2b39      	cmp	r3, #57	; 0x39
 8006ce6:	d0ee      	beq.n	8006cc6 <_dtoa_r+0xabe>
 8006ce8:	3301      	adds	r3, #1
 8006cea:	e7c7      	b.n	8006c7c <_dtoa_r+0xa74>
 8006cec:	9a08      	ldr	r2, [sp, #32]
 8006cee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006cf0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006cf4:	428a      	cmp	r2, r1
 8006cf6:	d02a      	beq.n	8006d4e <_dtoa_r+0xb46>
 8006cf8:	4659      	mov	r1, fp
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	220a      	movs	r2, #10
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f000 f8fe 	bl	8006f00 <__multadd>
 8006d04:	45b0      	cmp	r8, r6
 8006d06:	4683      	mov	fp, r0
 8006d08:	f04f 0300 	mov.w	r3, #0
 8006d0c:	f04f 020a 	mov.w	r2, #10
 8006d10:	4641      	mov	r1, r8
 8006d12:	4628      	mov	r0, r5
 8006d14:	d107      	bne.n	8006d26 <_dtoa_r+0xb1e>
 8006d16:	f000 f8f3 	bl	8006f00 <__multadd>
 8006d1a:	4680      	mov	r8, r0
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	9b08      	ldr	r3, [sp, #32]
 8006d20:	3301      	adds	r3, #1
 8006d22:	9308      	str	r3, [sp, #32]
 8006d24:	e775      	b.n	8006c12 <_dtoa_r+0xa0a>
 8006d26:	f000 f8eb 	bl	8006f00 <__multadd>
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4680      	mov	r8, r0
 8006d2e:	2300      	movs	r3, #0
 8006d30:	220a      	movs	r2, #10
 8006d32:	4628      	mov	r0, r5
 8006d34:	f000 f8e4 	bl	8006f00 <__multadd>
 8006d38:	4606      	mov	r6, r0
 8006d3a:	e7f0      	b.n	8006d1e <_dtoa_r+0xb16>
 8006d3c:	f1b9 0f00 	cmp.w	r9, #0
 8006d40:	bfcc      	ite	gt
 8006d42:	464f      	movgt	r7, r9
 8006d44:	2701      	movle	r7, #1
 8006d46:	f04f 0800 	mov.w	r8, #0
 8006d4a:	9a03      	ldr	r2, [sp, #12]
 8006d4c:	4417      	add	r7, r2
 8006d4e:	4659      	mov	r1, fp
 8006d50:	2201      	movs	r2, #1
 8006d52:	4628      	mov	r0, r5
 8006d54:	9308      	str	r3, [sp, #32]
 8006d56:	f000 fa7f 	bl	8007258 <__lshift>
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	4683      	mov	fp, r0
 8006d5e:	f000 faeb 	bl	8007338 <__mcmp>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	dcb2      	bgt.n	8006ccc <_dtoa_r+0xac4>
 8006d66:	d102      	bne.n	8006d6e <_dtoa_r+0xb66>
 8006d68:	9b08      	ldr	r3, [sp, #32]
 8006d6a:	07db      	lsls	r3, r3, #31
 8006d6c:	d4ae      	bmi.n	8006ccc <_dtoa_r+0xac4>
 8006d6e:	463b      	mov	r3, r7
 8006d70:	461f      	mov	r7, r3
 8006d72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d76:	2a30      	cmp	r2, #48	; 0x30
 8006d78:	d0fa      	beq.n	8006d70 <_dtoa_r+0xb68>
 8006d7a:	e6f9      	b.n	8006b70 <_dtoa_r+0x968>
 8006d7c:	9a03      	ldr	r2, [sp, #12]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d1a5      	bne.n	8006cce <_dtoa_r+0xac6>
 8006d82:	2331      	movs	r3, #49	; 0x31
 8006d84:	f10a 0a01 	add.w	sl, sl, #1
 8006d88:	e779      	b.n	8006c7e <_dtoa_r+0xa76>
 8006d8a:	4b14      	ldr	r3, [pc, #80]	; (8006ddc <_dtoa_r+0xbd4>)
 8006d8c:	f7ff baa8 	b.w	80062e0 <_dtoa_r+0xd8>
 8006d90:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f47f aa81 	bne.w	800629a <_dtoa_r+0x92>
 8006d98:	4b11      	ldr	r3, [pc, #68]	; (8006de0 <_dtoa_r+0xbd8>)
 8006d9a:	f7ff baa1 	b.w	80062e0 <_dtoa_r+0xd8>
 8006d9e:	f1b9 0f00 	cmp.w	r9, #0
 8006da2:	dc03      	bgt.n	8006dac <_dtoa_r+0xba4>
 8006da4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	f73f aecb 	bgt.w	8006b42 <_dtoa_r+0x93a>
 8006dac:	9f03      	ldr	r7, [sp, #12]
 8006dae:	4621      	mov	r1, r4
 8006db0:	4658      	mov	r0, fp
 8006db2:	f7ff f99b 	bl	80060ec <quorem>
 8006db6:	9a03      	ldr	r2, [sp, #12]
 8006db8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006dbc:	f807 3b01 	strb.w	r3, [r7], #1
 8006dc0:	1aba      	subs	r2, r7, r2
 8006dc2:	4591      	cmp	r9, r2
 8006dc4:	ddba      	ble.n	8006d3c <_dtoa_r+0xb34>
 8006dc6:	4659      	mov	r1, fp
 8006dc8:	2300      	movs	r3, #0
 8006dca:	220a      	movs	r2, #10
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f000 f897 	bl	8006f00 <__multadd>
 8006dd2:	4683      	mov	fp, r0
 8006dd4:	e7eb      	b.n	8006dae <_dtoa_r+0xba6>
 8006dd6:	bf00      	nop
 8006dd8:	08008734 	.word	0x08008734
 8006ddc:	080085f8 	.word	0x080085f8
 8006de0:	080086cc 	.word	0x080086cc

08006de4 <fiprintf>:
 8006de4:	b40e      	push	{r1, r2, r3}
 8006de6:	b503      	push	{r0, r1, lr}
 8006de8:	4601      	mov	r1, r0
 8006dea:	ab03      	add	r3, sp, #12
 8006dec:	4805      	ldr	r0, [pc, #20]	; (8006e04 <fiprintf+0x20>)
 8006dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df2:	6800      	ldr	r0, [r0, #0]
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	f000 fe17 	bl	8007a28 <_vfiprintf_r>
 8006dfa:	b002      	add	sp, #8
 8006dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e00:	b003      	add	sp, #12
 8006e02:	4770      	bx	lr
 8006e04:	20000010 	.word	0x20000010

08006e08 <_localeconv_r>:
 8006e08:	4800      	ldr	r0, [pc, #0]	; (8006e0c <_localeconv_r+0x4>)
 8006e0a:	4770      	bx	lr
 8006e0c:	20000164 	.word	0x20000164

08006e10 <malloc>:
 8006e10:	4b02      	ldr	r3, [pc, #8]	; (8006e1c <malloc+0xc>)
 8006e12:	4601      	mov	r1, r0
 8006e14:	6818      	ldr	r0, [r3, #0]
 8006e16:	f000 bc0f 	b.w	8007638 <_malloc_r>
 8006e1a:	bf00      	nop
 8006e1c:	20000010 	.word	0x20000010

08006e20 <memchr>:
 8006e20:	4603      	mov	r3, r0
 8006e22:	b510      	push	{r4, lr}
 8006e24:	b2c9      	uxtb	r1, r1
 8006e26:	4402      	add	r2, r0
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	d101      	bne.n	8006e32 <memchr+0x12>
 8006e2e:	2000      	movs	r0, #0
 8006e30:	e003      	b.n	8006e3a <memchr+0x1a>
 8006e32:	7804      	ldrb	r4, [r0, #0]
 8006e34:	3301      	adds	r3, #1
 8006e36:	428c      	cmp	r4, r1
 8006e38:	d1f6      	bne.n	8006e28 <memchr+0x8>
 8006e3a:	bd10      	pop	{r4, pc}

08006e3c <_Balloc>:
 8006e3c:	b570      	push	{r4, r5, r6, lr}
 8006e3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e40:	4604      	mov	r4, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	b976      	cbnz	r6, 8006e64 <_Balloc+0x28>
 8006e46:	2010      	movs	r0, #16
 8006e48:	f7ff ffe2 	bl	8006e10 <malloc>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	6260      	str	r0, [r4, #36]	; 0x24
 8006e50:	b920      	cbnz	r0, 8006e5c <_Balloc+0x20>
 8006e52:	2166      	movs	r1, #102	; 0x66
 8006e54:	4b17      	ldr	r3, [pc, #92]	; (8006eb4 <_Balloc+0x78>)
 8006e56:	4818      	ldr	r0, [pc, #96]	; (8006eb8 <_Balloc+0x7c>)
 8006e58:	f7ff f92a 	bl	80060b0 <__assert_func>
 8006e5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e60:	6006      	str	r6, [r0, #0]
 8006e62:	60c6      	str	r6, [r0, #12]
 8006e64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006e66:	68f3      	ldr	r3, [r6, #12]
 8006e68:	b183      	cbz	r3, 8006e8c <_Balloc+0x50>
 8006e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e72:	b9b8      	cbnz	r0, 8006ea4 <_Balloc+0x68>
 8006e74:	2101      	movs	r1, #1
 8006e76:	fa01 f605 	lsl.w	r6, r1, r5
 8006e7a:	1d72      	adds	r2, r6, #5
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	0092      	lsls	r2, r2, #2
 8006e80:	f000 fb5e 	bl	8007540 <_calloc_r>
 8006e84:	b160      	cbz	r0, 8006ea0 <_Balloc+0x64>
 8006e86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e8a:	e00e      	b.n	8006eaa <_Balloc+0x6e>
 8006e8c:	2221      	movs	r2, #33	; 0x21
 8006e8e:	2104      	movs	r1, #4
 8006e90:	4620      	mov	r0, r4
 8006e92:	f000 fb55 	bl	8007540 <_calloc_r>
 8006e96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e98:	60f0      	str	r0, [r6, #12]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e4      	bne.n	8006e6a <_Balloc+0x2e>
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}
 8006ea4:	6802      	ldr	r2, [r0, #0]
 8006ea6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006eb0:	e7f7      	b.n	8006ea2 <_Balloc+0x66>
 8006eb2:	bf00      	nop
 8006eb4:	0800861c 	.word	0x0800861c
 8006eb8:	08008745 	.word	0x08008745

08006ebc <_Bfree>:
 8006ebc:	b570      	push	{r4, r5, r6, lr}
 8006ebe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	b976      	cbnz	r6, 8006ee4 <_Bfree+0x28>
 8006ec6:	2010      	movs	r0, #16
 8006ec8:	f7ff ffa2 	bl	8006e10 <malloc>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	6268      	str	r0, [r5, #36]	; 0x24
 8006ed0:	b920      	cbnz	r0, 8006edc <_Bfree+0x20>
 8006ed2:	218a      	movs	r1, #138	; 0x8a
 8006ed4:	4b08      	ldr	r3, [pc, #32]	; (8006ef8 <_Bfree+0x3c>)
 8006ed6:	4809      	ldr	r0, [pc, #36]	; (8006efc <_Bfree+0x40>)
 8006ed8:	f7ff f8ea 	bl	80060b0 <__assert_func>
 8006edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ee0:	6006      	str	r6, [r0, #0]
 8006ee2:	60c6      	str	r6, [r0, #12]
 8006ee4:	b13c      	cbz	r4, 8006ef6 <_Bfree+0x3a>
 8006ee6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ee8:	6862      	ldr	r2, [r4, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ef0:	6021      	str	r1, [r4, #0]
 8006ef2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ef6:	bd70      	pop	{r4, r5, r6, pc}
 8006ef8:	0800861c 	.word	0x0800861c
 8006efc:	08008745 	.word	0x08008745

08006f00 <__multadd>:
 8006f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f04:	4607      	mov	r7, r0
 8006f06:	460c      	mov	r4, r1
 8006f08:	461e      	mov	r6, r3
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	690d      	ldr	r5, [r1, #16]
 8006f0e:	f101 0c14 	add.w	ip, r1, #20
 8006f12:	f8dc 3000 	ldr.w	r3, [ip]
 8006f16:	3001      	adds	r0, #1
 8006f18:	b299      	uxth	r1, r3
 8006f1a:	fb02 6101 	mla	r1, r2, r1, r6
 8006f1e:	0c1e      	lsrs	r6, r3, #16
 8006f20:	0c0b      	lsrs	r3, r1, #16
 8006f22:	fb02 3306 	mla	r3, r2, r6, r3
 8006f26:	b289      	uxth	r1, r1
 8006f28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f2c:	4285      	cmp	r5, r0
 8006f2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f32:	f84c 1b04 	str.w	r1, [ip], #4
 8006f36:	dcec      	bgt.n	8006f12 <__multadd+0x12>
 8006f38:	b30e      	cbz	r6, 8006f7e <__multadd+0x7e>
 8006f3a:	68a3      	ldr	r3, [r4, #8]
 8006f3c:	42ab      	cmp	r3, r5
 8006f3e:	dc19      	bgt.n	8006f74 <__multadd+0x74>
 8006f40:	6861      	ldr	r1, [r4, #4]
 8006f42:	4638      	mov	r0, r7
 8006f44:	3101      	adds	r1, #1
 8006f46:	f7ff ff79 	bl	8006e3c <_Balloc>
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	b928      	cbnz	r0, 8006f5a <__multadd+0x5a>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	21b5      	movs	r1, #181	; 0xb5
 8006f52:	4b0c      	ldr	r3, [pc, #48]	; (8006f84 <__multadd+0x84>)
 8006f54:	480c      	ldr	r0, [pc, #48]	; (8006f88 <__multadd+0x88>)
 8006f56:	f7ff f8ab 	bl	80060b0 <__assert_func>
 8006f5a:	6922      	ldr	r2, [r4, #16]
 8006f5c:	f104 010c 	add.w	r1, r4, #12
 8006f60:	3202      	adds	r2, #2
 8006f62:	0092      	lsls	r2, r2, #2
 8006f64:	300c      	adds	r0, #12
 8006f66:	f7fe fba1 	bl	80056ac <memcpy>
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff ffa5 	bl	8006ebc <_Bfree>
 8006f72:	4644      	mov	r4, r8
 8006f74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f78:	3501      	adds	r5, #1
 8006f7a:	615e      	str	r6, [r3, #20]
 8006f7c:	6125      	str	r5, [r4, #16]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f84:	08008734 	.word	0x08008734
 8006f88:	08008745 	.word	0x08008745

08006f8c <__hi0bits>:
 8006f8c:	0c02      	lsrs	r2, r0, #16
 8006f8e:	0412      	lsls	r2, r2, #16
 8006f90:	4603      	mov	r3, r0
 8006f92:	b9ca      	cbnz	r2, 8006fc8 <__hi0bits+0x3c>
 8006f94:	0403      	lsls	r3, r0, #16
 8006f96:	2010      	movs	r0, #16
 8006f98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f9c:	bf04      	itt	eq
 8006f9e:	021b      	lsleq	r3, r3, #8
 8006fa0:	3008      	addeq	r0, #8
 8006fa2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006fa6:	bf04      	itt	eq
 8006fa8:	011b      	lsleq	r3, r3, #4
 8006faa:	3004      	addeq	r0, #4
 8006fac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006fb0:	bf04      	itt	eq
 8006fb2:	009b      	lsleq	r3, r3, #2
 8006fb4:	3002      	addeq	r0, #2
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	db05      	blt.n	8006fc6 <__hi0bits+0x3a>
 8006fba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006fbe:	f100 0001 	add.w	r0, r0, #1
 8006fc2:	bf08      	it	eq
 8006fc4:	2020      	moveq	r0, #32
 8006fc6:	4770      	bx	lr
 8006fc8:	2000      	movs	r0, #0
 8006fca:	e7e5      	b.n	8006f98 <__hi0bits+0xc>

08006fcc <__lo0bits>:
 8006fcc:	6803      	ldr	r3, [r0, #0]
 8006fce:	4602      	mov	r2, r0
 8006fd0:	f013 0007 	ands.w	r0, r3, #7
 8006fd4:	d00b      	beq.n	8006fee <__lo0bits+0x22>
 8006fd6:	07d9      	lsls	r1, r3, #31
 8006fd8:	d421      	bmi.n	800701e <__lo0bits+0x52>
 8006fda:	0798      	lsls	r0, r3, #30
 8006fdc:	bf49      	itett	mi
 8006fde:	085b      	lsrmi	r3, r3, #1
 8006fe0:	089b      	lsrpl	r3, r3, #2
 8006fe2:	2001      	movmi	r0, #1
 8006fe4:	6013      	strmi	r3, [r2, #0]
 8006fe6:	bf5c      	itt	pl
 8006fe8:	2002      	movpl	r0, #2
 8006fea:	6013      	strpl	r3, [r2, #0]
 8006fec:	4770      	bx	lr
 8006fee:	b299      	uxth	r1, r3
 8006ff0:	b909      	cbnz	r1, 8006ff6 <__lo0bits+0x2a>
 8006ff2:	2010      	movs	r0, #16
 8006ff4:	0c1b      	lsrs	r3, r3, #16
 8006ff6:	b2d9      	uxtb	r1, r3
 8006ff8:	b909      	cbnz	r1, 8006ffe <__lo0bits+0x32>
 8006ffa:	3008      	adds	r0, #8
 8006ffc:	0a1b      	lsrs	r3, r3, #8
 8006ffe:	0719      	lsls	r1, r3, #28
 8007000:	bf04      	itt	eq
 8007002:	091b      	lsreq	r3, r3, #4
 8007004:	3004      	addeq	r0, #4
 8007006:	0799      	lsls	r1, r3, #30
 8007008:	bf04      	itt	eq
 800700a:	089b      	lsreq	r3, r3, #2
 800700c:	3002      	addeq	r0, #2
 800700e:	07d9      	lsls	r1, r3, #31
 8007010:	d403      	bmi.n	800701a <__lo0bits+0x4e>
 8007012:	085b      	lsrs	r3, r3, #1
 8007014:	f100 0001 	add.w	r0, r0, #1
 8007018:	d003      	beq.n	8007022 <__lo0bits+0x56>
 800701a:	6013      	str	r3, [r2, #0]
 800701c:	4770      	bx	lr
 800701e:	2000      	movs	r0, #0
 8007020:	4770      	bx	lr
 8007022:	2020      	movs	r0, #32
 8007024:	4770      	bx	lr
	...

08007028 <__i2b>:
 8007028:	b510      	push	{r4, lr}
 800702a:	460c      	mov	r4, r1
 800702c:	2101      	movs	r1, #1
 800702e:	f7ff ff05 	bl	8006e3c <_Balloc>
 8007032:	4602      	mov	r2, r0
 8007034:	b928      	cbnz	r0, 8007042 <__i2b+0x1a>
 8007036:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800703a:	4b04      	ldr	r3, [pc, #16]	; (800704c <__i2b+0x24>)
 800703c:	4804      	ldr	r0, [pc, #16]	; (8007050 <__i2b+0x28>)
 800703e:	f7ff f837 	bl	80060b0 <__assert_func>
 8007042:	2301      	movs	r3, #1
 8007044:	6144      	str	r4, [r0, #20]
 8007046:	6103      	str	r3, [r0, #16]
 8007048:	bd10      	pop	{r4, pc}
 800704a:	bf00      	nop
 800704c:	08008734 	.word	0x08008734
 8007050:	08008745 	.word	0x08008745

08007054 <__multiply>:
 8007054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007058:	4691      	mov	r9, r2
 800705a:	690a      	ldr	r2, [r1, #16]
 800705c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007060:	460c      	mov	r4, r1
 8007062:	429a      	cmp	r2, r3
 8007064:	bfbe      	ittt	lt
 8007066:	460b      	movlt	r3, r1
 8007068:	464c      	movlt	r4, r9
 800706a:	4699      	movlt	r9, r3
 800706c:	6927      	ldr	r7, [r4, #16]
 800706e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007072:	68a3      	ldr	r3, [r4, #8]
 8007074:	6861      	ldr	r1, [r4, #4]
 8007076:	eb07 060a 	add.w	r6, r7, sl
 800707a:	42b3      	cmp	r3, r6
 800707c:	b085      	sub	sp, #20
 800707e:	bfb8      	it	lt
 8007080:	3101      	addlt	r1, #1
 8007082:	f7ff fedb 	bl	8006e3c <_Balloc>
 8007086:	b930      	cbnz	r0, 8007096 <__multiply+0x42>
 8007088:	4602      	mov	r2, r0
 800708a:	f240 115d 	movw	r1, #349	; 0x15d
 800708e:	4b43      	ldr	r3, [pc, #268]	; (800719c <__multiply+0x148>)
 8007090:	4843      	ldr	r0, [pc, #268]	; (80071a0 <__multiply+0x14c>)
 8007092:	f7ff f80d 	bl	80060b0 <__assert_func>
 8007096:	f100 0514 	add.w	r5, r0, #20
 800709a:	462b      	mov	r3, r5
 800709c:	2200      	movs	r2, #0
 800709e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80070a2:	4543      	cmp	r3, r8
 80070a4:	d321      	bcc.n	80070ea <__multiply+0x96>
 80070a6:	f104 0314 	add.w	r3, r4, #20
 80070aa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80070ae:	f109 0314 	add.w	r3, r9, #20
 80070b2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80070b6:	9202      	str	r2, [sp, #8]
 80070b8:	1b3a      	subs	r2, r7, r4
 80070ba:	3a15      	subs	r2, #21
 80070bc:	f022 0203 	bic.w	r2, r2, #3
 80070c0:	3204      	adds	r2, #4
 80070c2:	f104 0115 	add.w	r1, r4, #21
 80070c6:	428f      	cmp	r7, r1
 80070c8:	bf38      	it	cc
 80070ca:	2204      	movcc	r2, #4
 80070cc:	9201      	str	r2, [sp, #4]
 80070ce:	9a02      	ldr	r2, [sp, #8]
 80070d0:	9303      	str	r3, [sp, #12]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d80c      	bhi.n	80070f0 <__multiply+0x9c>
 80070d6:	2e00      	cmp	r6, #0
 80070d8:	dd03      	ble.n	80070e2 <__multiply+0x8e>
 80070da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d059      	beq.n	8007196 <__multiply+0x142>
 80070e2:	6106      	str	r6, [r0, #16]
 80070e4:	b005      	add	sp, #20
 80070e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ea:	f843 2b04 	str.w	r2, [r3], #4
 80070ee:	e7d8      	b.n	80070a2 <__multiply+0x4e>
 80070f0:	f8b3 a000 	ldrh.w	sl, [r3]
 80070f4:	f1ba 0f00 	cmp.w	sl, #0
 80070f8:	d023      	beq.n	8007142 <__multiply+0xee>
 80070fa:	46a9      	mov	r9, r5
 80070fc:	f04f 0c00 	mov.w	ip, #0
 8007100:	f104 0e14 	add.w	lr, r4, #20
 8007104:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007108:	f8d9 1000 	ldr.w	r1, [r9]
 800710c:	fa1f fb82 	uxth.w	fp, r2
 8007110:	b289      	uxth	r1, r1
 8007112:	fb0a 110b 	mla	r1, sl, fp, r1
 8007116:	4461      	add	r1, ip
 8007118:	f8d9 c000 	ldr.w	ip, [r9]
 800711c:	0c12      	lsrs	r2, r2, #16
 800711e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007122:	fb0a c202 	mla	r2, sl, r2, ip
 8007126:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800712a:	b289      	uxth	r1, r1
 800712c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007130:	4577      	cmp	r7, lr
 8007132:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007136:	f849 1b04 	str.w	r1, [r9], #4
 800713a:	d8e3      	bhi.n	8007104 <__multiply+0xb0>
 800713c:	9a01      	ldr	r2, [sp, #4]
 800713e:	f845 c002 	str.w	ip, [r5, r2]
 8007142:	9a03      	ldr	r2, [sp, #12]
 8007144:	3304      	adds	r3, #4
 8007146:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800714a:	f1b9 0f00 	cmp.w	r9, #0
 800714e:	d020      	beq.n	8007192 <__multiply+0x13e>
 8007150:	46ae      	mov	lr, r5
 8007152:	f04f 0a00 	mov.w	sl, #0
 8007156:	6829      	ldr	r1, [r5, #0]
 8007158:	f104 0c14 	add.w	ip, r4, #20
 800715c:	f8bc b000 	ldrh.w	fp, [ip]
 8007160:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007164:	b289      	uxth	r1, r1
 8007166:	fb09 220b 	mla	r2, r9, fp, r2
 800716a:	4492      	add	sl, r2
 800716c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007170:	f84e 1b04 	str.w	r1, [lr], #4
 8007174:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007178:	f8be 1000 	ldrh.w	r1, [lr]
 800717c:	0c12      	lsrs	r2, r2, #16
 800717e:	fb09 1102 	mla	r1, r9, r2, r1
 8007182:	4567      	cmp	r7, ip
 8007184:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007188:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800718c:	d8e6      	bhi.n	800715c <__multiply+0x108>
 800718e:	9a01      	ldr	r2, [sp, #4]
 8007190:	50a9      	str	r1, [r5, r2]
 8007192:	3504      	adds	r5, #4
 8007194:	e79b      	b.n	80070ce <__multiply+0x7a>
 8007196:	3e01      	subs	r6, #1
 8007198:	e79d      	b.n	80070d6 <__multiply+0x82>
 800719a:	bf00      	nop
 800719c:	08008734 	.word	0x08008734
 80071a0:	08008745 	.word	0x08008745

080071a4 <__pow5mult>:
 80071a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071a8:	4615      	mov	r5, r2
 80071aa:	f012 0203 	ands.w	r2, r2, #3
 80071ae:	4606      	mov	r6, r0
 80071b0:	460f      	mov	r7, r1
 80071b2:	d007      	beq.n	80071c4 <__pow5mult+0x20>
 80071b4:	4c25      	ldr	r4, [pc, #148]	; (800724c <__pow5mult+0xa8>)
 80071b6:	3a01      	subs	r2, #1
 80071b8:	2300      	movs	r3, #0
 80071ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071be:	f7ff fe9f 	bl	8006f00 <__multadd>
 80071c2:	4607      	mov	r7, r0
 80071c4:	10ad      	asrs	r5, r5, #2
 80071c6:	d03d      	beq.n	8007244 <__pow5mult+0xa0>
 80071c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80071ca:	b97c      	cbnz	r4, 80071ec <__pow5mult+0x48>
 80071cc:	2010      	movs	r0, #16
 80071ce:	f7ff fe1f 	bl	8006e10 <malloc>
 80071d2:	4602      	mov	r2, r0
 80071d4:	6270      	str	r0, [r6, #36]	; 0x24
 80071d6:	b928      	cbnz	r0, 80071e4 <__pow5mult+0x40>
 80071d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80071dc:	4b1c      	ldr	r3, [pc, #112]	; (8007250 <__pow5mult+0xac>)
 80071de:	481d      	ldr	r0, [pc, #116]	; (8007254 <__pow5mult+0xb0>)
 80071e0:	f7fe ff66 	bl	80060b0 <__assert_func>
 80071e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071e8:	6004      	str	r4, [r0, #0]
 80071ea:	60c4      	str	r4, [r0, #12]
 80071ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80071f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071f4:	b94c      	cbnz	r4, 800720a <__pow5mult+0x66>
 80071f6:	f240 2171 	movw	r1, #625	; 0x271
 80071fa:	4630      	mov	r0, r6
 80071fc:	f7ff ff14 	bl	8007028 <__i2b>
 8007200:	2300      	movs	r3, #0
 8007202:	4604      	mov	r4, r0
 8007204:	f8c8 0008 	str.w	r0, [r8, #8]
 8007208:	6003      	str	r3, [r0, #0]
 800720a:	f04f 0900 	mov.w	r9, #0
 800720e:	07eb      	lsls	r3, r5, #31
 8007210:	d50a      	bpl.n	8007228 <__pow5mult+0x84>
 8007212:	4639      	mov	r1, r7
 8007214:	4622      	mov	r2, r4
 8007216:	4630      	mov	r0, r6
 8007218:	f7ff ff1c 	bl	8007054 <__multiply>
 800721c:	4680      	mov	r8, r0
 800721e:	4639      	mov	r1, r7
 8007220:	4630      	mov	r0, r6
 8007222:	f7ff fe4b 	bl	8006ebc <_Bfree>
 8007226:	4647      	mov	r7, r8
 8007228:	106d      	asrs	r5, r5, #1
 800722a:	d00b      	beq.n	8007244 <__pow5mult+0xa0>
 800722c:	6820      	ldr	r0, [r4, #0]
 800722e:	b938      	cbnz	r0, 8007240 <__pow5mult+0x9c>
 8007230:	4622      	mov	r2, r4
 8007232:	4621      	mov	r1, r4
 8007234:	4630      	mov	r0, r6
 8007236:	f7ff ff0d 	bl	8007054 <__multiply>
 800723a:	6020      	str	r0, [r4, #0]
 800723c:	f8c0 9000 	str.w	r9, [r0]
 8007240:	4604      	mov	r4, r0
 8007242:	e7e4      	b.n	800720e <__pow5mult+0x6a>
 8007244:	4638      	mov	r0, r7
 8007246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800724a:	bf00      	nop
 800724c:	08008898 	.word	0x08008898
 8007250:	0800861c 	.word	0x0800861c
 8007254:	08008745 	.word	0x08008745

08007258 <__lshift>:
 8007258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800725c:	460c      	mov	r4, r1
 800725e:	4607      	mov	r7, r0
 8007260:	4691      	mov	r9, r2
 8007262:	6923      	ldr	r3, [r4, #16]
 8007264:	6849      	ldr	r1, [r1, #4]
 8007266:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800726a:	68a3      	ldr	r3, [r4, #8]
 800726c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007270:	f108 0601 	add.w	r6, r8, #1
 8007274:	42b3      	cmp	r3, r6
 8007276:	db0b      	blt.n	8007290 <__lshift+0x38>
 8007278:	4638      	mov	r0, r7
 800727a:	f7ff fddf 	bl	8006e3c <_Balloc>
 800727e:	4605      	mov	r5, r0
 8007280:	b948      	cbnz	r0, 8007296 <__lshift+0x3e>
 8007282:	4602      	mov	r2, r0
 8007284:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007288:	4b29      	ldr	r3, [pc, #164]	; (8007330 <__lshift+0xd8>)
 800728a:	482a      	ldr	r0, [pc, #168]	; (8007334 <__lshift+0xdc>)
 800728c:	f7fe ff10 	bl	80060b0 <__assert_func>
 8007290:	3101      	adds	r1, #1
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	e7ee      	b.n	8007274 <__lshift+0x1c>
 8007296:	2300      	movs	r3, #0
 8007298:	f100 0114 	add.w	r1, r0, #20
 800729c:	f100 0210 	add.w	r2, r0, #16
 80072a0:	4618      	mov	r0, r3
 80072a2:	4553      	cmp	r3, sl
 80072a4:	db37      	blt.n	8007316 <__lshift+0xbe>
 80072a6:	6920      	ldr	r0, [r4, #16]
 80072a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072ac:	f104 0314 	add.w	r3, r4, #20
 80072b0:	f019 091f 	ands.w	r9, r9, #31
 80072b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80072bc:	d02f      	beq.n	800731e <__lshift+0xc6>
 80072be:	468a      	mov	sl, r1
 80072c0:	f04f 0c00 	mov.w	ip, #0
 80072c4:	f1c9 0e20 	rsb	lr, r9, #32
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	fa02 f209 	lsl.w	r2, r2, r9
 80072ce:	ea42 020c 	orr.w	r2, r2, ip
 80072d2:	f84a 2b04 	str.w	r2, [sl], #4
 80072d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072da:	4298      	cmp	r0, r3
 80072dc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80072e0:	d8f2      	bhi.n	80072c8 <__lshift+0x70>
 80072e2:	1b03      	subs	r3, r0, r4
 80072e4:	3b15      	subs	r3, #21
 80072e6:	f023 0303 	bic.w	r3, r3, #3
 80072ea:	3304      	adds	r3, #4
 80072ec:	f104 0215 	add.w	r2, r4, #21
 80072f0:	4290      	cmp	r0, r2
 80072f2:	bf38      	it	cc
 80072f4:	2304      	movcc	r3, #4
 80072f6:	f841 c003 	str.w	ip, [r1, r3]
 80072fa:	f1bc 0f00 	cmp.w	ip, #0
 80072fe:	d001      	beq.n	8007304 <__lshift+0xac>
 8007300:	f108 0602 	add.w	r6, r8, #2
 8007304:	3e01      	subs	r6, #1
 8007306:	4638      	mov	r0, r7
 8007308:	4621      	mov	r1, r4
 800730a:	612e      	str	r6, [r5, #16]
 800730c:	f7ff fdd6 	bl	8006ebc <_Bfree>
 8007310:	4628      	mov	r0, r5
 8007312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007316:	f842 0f04 	str.w	r0, [r2, #4]!
 800731a:	3301      	adds	r3, #1
 800731c:	e7c1      	b.n	80072a2 <__lshift+0x4a>
 800731e:	3904      	subs	r1, #4
 8007320:	f853 2b04 	ldr.w	r2, [r3], #4
 8007324:	4298      	cmp	r0, r3
 8007326:	f841 2f04 	str.w	r2, [r1, #4]!
 800732a:	d8f9      	bhi.n	8007320 <__lshift+0xc8>
 800732c:	e7ea      	b.n	8007304 <__lshift+0xac>
 800732e:	bf00      	nop
 8007330:	08008734 	.word	0x08008734
 8007334:	08008745 	.word	0x08008745

08007338 <__mcmp>:
 8007338:	4603      	mov	r3, r0
 800733a:	690a      	ldr	r2, [r1, #16]
 800733c:	6900      	ldr	r0, [r0, #16]
 800733e:	b530      	push	{r4, r5, lr}
 8007340:	1a80      	subs	r0, r0, r2
 8007342:	d10d      	bne.n	8007360 <__mcmp+0x28>
 8007344:	3314      	adds	r3, #20
 8007346:	3114      	adds	r1, #20
 8007348:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800734c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007358:	4295      	cmp	r5, r2
 800735a:	d002      	beq.n	8007362 <__mcmp+0x2a>
 800735c:	d304      	bcc.n	8007368 <__mcmp+0x30>
 800735e:	2001      	movs	r0, #1
 8007360:	bd30      	pop	{r4, r5, pc}
 8007362:	42a3      	cmp	r3, r4
 8007364:	d3f4      	bcc.n	8007350 <__mcmp+0x18>
 8007366:	e7fb      	b.n	8007360 <__mcmp+0x28>
 8007368:	f04f 30ff 	mov.w	r0, #4294967295
 800736c:	e7f8      	b.n	8007360 <__mcmp+0x28>
	...

08007370 <__mdiff>:
 8007370:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	460d      	mov	r5, r1
 8007376:	4607      	mov	r7, r0
 8007378:	4611      	mov	r1, r2
 800737a:	4628      	mov	r0, r5
 800737c:	4614      	mov	r4, r2
 800737e:	f7ff ffdb 	bl	8007338 <__mcmp>
 8007382:	1e06      	subs	r6, r0, #0
 8007384:	d111      	bne.n	80073aa <__mdiff+0x3a>
 8007386:	4631      	mov	r1, r6
 8007388:	4638      	mov	r0, r7
 800738a:	f7ff fd57 	bl	8006e3c <_Balloc>
 800738e:	4602      	mov	r2, r0
 8007390:	b928      	cbnz	r0, 800739e <__mdiff+0x2e>
 8007392:	f240 2132 	movw	r1, #562	; 0x232
 8007396:	4b3a      	ldr	r3, [pc, #232]	; (8007480 <__mdiff+0x110>)
 8007398:	483a      	ldr	r0, [pc, #232]	; (8007484 <__mdiff+0x114>)
 800739a:	f7fe fe89 	bl	80060b0 <__assert_func>
 800739e:	2301      	movs	r3, #1
 80073a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80073a4:	4610      	mov	r0, r2
 80073a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073aa:	bfa4      	itt	ge
 80073ac:	4623      	movge	r3, r4
 80073ae:	462c      	movge	r4, r5
 80073b0:	4638      	mov	r0, r7
 80073b2:	6861      	ldr	r1, [r4, #4]
 80073b4:	bfa6      	itte	ge
 80073b6:	461d      	movge	r5, r3
 80073b8:	2600      	movge	r6, #0
 80073ba:	2601      	movlt	r6, #1
 80073bc:	f7ff fd3e 	bl	8006e3c <_Balloc>
 80073c0:	4602      	mov	r2, r0
 80073c2:	b918      	cbnz	r0, 80073cc <__mdiff+0x5c>
 80073c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80073c8:	4b2d      	ldr	r3, [pc, #180]	; (8007480 <__mdiff+0x110>)
 80073ca:	e7e5      	b.n	8007398 <__mdiff+0x28>
 80073cc:	f102 0814 	add.w	r8, r2, #20
 80073d0:	46c2      	mov	sl, r8
 80073d2:	f04f 0c00 	mov.w	ip, #0
 80073d6:	6927      	ldr	r7, [r4, #16]
 80073d8:	60c6      	str	r6, [r0, #12]
 80073da:	692e      	ldr	r6, [r5, #16]
 80073dc:	f104 0014 	add.w	r0, r4, #20
 80073e0:	f105 0914 	add.w	r9, r5, #20
 80073e4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80073e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80073ec:	3410      	adds	r4, #16
 80073ee:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80073f2:	f859 3b04 	ldr.w	r3, [r9], #4
 80073f6:	fa1f f18b 	uxth.w	r1, fp
 80073fa:	448c      	add	ip, r1
 80073fc:	b299      	uxth	r1, r3
 80073fe:	0c1b      	lsrs	r3, r3, #16
 8007400:	ebac 0101 	sub.w	r1, ip, r1
 8007404:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007408:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800740c:	b289      	uxth	r1, r1
 800740e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007412:	454e      	cmp	r6, r9
 8007414:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007418:	f84a 3b04 	str.w	r3, [sl], #4
 800741c:	d8e7      	bhi.n	80073ee <__mdiff+0x7e>
 800741e:	1b73      	subs	r3, r6, r5
 8007420:	3b15      	subs	r3, #21
 8007422:	f023 0303 	bic.w	r3, r3, #3
 8007426:	3515      	adds	r5, #21
 8007428:	3304      	adds	r3, #4
 800742a:	42ae      	cmp	r6, r5
 800742c:	bf38      	it	cc
 800742e:	2304      	movcc	r3, #4
 8007430:	4418      	add	r0, r3
 8007432:	4443      	add	r3, r8
 8007434:	461e      	mov	r6, r3
 8007436:	4605      	mov	r5, r0
 8007438:	4575      	cmp	r5, lr
 800743a:	d30e      	bcc.n	800745a <__mdiff+0xea>
 800743c:	f10e 0103 	add.w	r1, lr, #3
 8007440:	1a09      	subs	r1, r1, r0
 8007442:	f021 0103 	bic.w	r1, r1, #3
 8007446:	3803      	subs	r0, #3
 8007448:	4586      	cmp	lr, r0
 800744a:	bf38      	it	cc
 800744c:	2100      	movcc	r1, #0
 800744e:	4419      	add	r1, r3
 8007450:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007454:	b18b      	cbz	r3, 800747a <__mdiff+0x10a>
 8007456:	6117      	str	r7, [r2, #16]
 8007458:	e7a4      	b.n	80073a4 <__mdiff+0x34>
 800745a:	f855 8b04 	ldr.w	r8, [r5], #4
 800745e:	fa1f f188 	uxth.w	r1, r8
 8007462:	4461      	add	r1, ip
 8007464:	140c      	asrs	r4, r1, #16
 8007466:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800746a:	b289      	uxth	r1, r1
 800746c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007470:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007474:	f846 1b04 	str.w	r1, [r6], #4
 8007478:	e7de      	b.n	8007438 <__mdiff+0xc8>
 800747a:	3f01      	subs	r7, #1
 800747c:	e7e8      	b.n	8007450 <__mdiff+0xe0>
 800747e:	bf00      	nop
 8007480:	08008734 	.word	0x08008734
 8007484:	08008745 	.word	0x08008745

08007488 <__d2b>:
 8007488:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800748c:	2101      	movs	r1, #1
 800748e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007492:	4690      	mov	r8, r2
 8007494:	461d      	mov	r5, r3
 8007496:	f7ff fcd1 	bl	8006e3c <_Balloc>
 800749a:	4604      	mov	r4, r0
 800749c:	b930      	cbnz	r0, 80074ac <__d2b+0x24>
 800749e:	4602      	mov	r2, r0
 80074a0:	f240 310a 	movw	r1, #778	; 0x30a
 80074a4:	4b24      	ldr	r3, [pc, #144]	; (8007538 <__d2b+0xb0>)
 80074a6:	4825      	ldr	r0, [pc, #148]	; (800753c <__d2b+0xb4>)
 80074a8:	f7fe fe02 	bl	80060b0 <__assert_func>
 80074ac:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80074b0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80074b4:	bb2d      	cbnz	r5, 8007502 <__d2b+0x7a>
 80074b6:	9301      	str	r3, [sp, #4]
 80074b8:	f1b8 0300 	subs.w	r3, r8, #0
 80074bc:	d026      	beq.n	800750c <__d2b+0x84>
 80074be:	4668      	mov	r0, sp
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	f7ff fd83 	bl	8006fcc <__lo0bits>
 80074c6:	9900      	ldr	r1, [sp, #0]
 80074c8:	b1f0      	cbz	r0, 8007508 <__d2b+0x80>
 80074ca:	9a01      	ldr	r2, [sp, #4]
 80074cc:	f1c0 0320 	rsb	r3, r0, #32
 80074d0:	fa02 f303 	lsl.w	r3, r2, r3
 80074d4:	430b      	orrs	r3, r1
 80074d6:	40c2      	lsrs	r2, r0
 80074d8:	6163      	str	r3, [r4, #20]
 80074da:	9201      	str	r2, [sp, #4]
 80074dc:	9b01      	ldr	r3, [sp, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	bf14      	ite	ne
 80074e2:	2102      	movne	r1, #2
 80074e4:	2101      	moveq	r1, #1
 80074e6:	61a3      	str	r3, [r4, #24]
 80074e8:	6121      	str	r1, [r4, #16]
 80074ea:	b1c5      	cbz	r5, 800751e <__d2b+0x96>
 80074ec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80074f0:	4405      	add	r5, r0
 80074f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80074f6:	603d      	str	r5, [r7, #0]
 80074f8:	6030      	str	r0, [r6, #0]
 80074fa:	4620      	mov	r0, r4
 80074fc:	b002      	add	sp, #8
 80074fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007502:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007506:	e7d6      	b.n	80074b6 <__d2b+0x2e>
 8007508:	6161      	str	r1, [r4, #20]
 800750a:	e7e7      	b.n	80074dc <__d2b+0x54>
 800750c:	a801      	add	r0, sp, #4
 800750e:	f7ff fd5d 	bl	8006fcc <__lo0bits>
 8007512:	2101      	movs	r1, #1
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	6121      	str	r1, [r4, #16]
 8007518:	6163      	str	r3, [r4, #20]
 800751a:	3020      	adds	r0, #32
 800751c:	e7e5      	b.n	80074ea <__d2b+0x62>
 800751e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007522:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007526:	6038      	str	r0, [r7, #0]
 8007528:	6918      	ldr	r0, [r3, #16]
 800752a:	f7ff fd2f 	bl	8006f8c <__hi0bits>
 800752e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007532:	6031      	str	r1, [r6, #0]
 8007534:	e7e1      	b.n	80074fa <__d2b+0x72>
 8007536:	bf00      	nop
 8007538:	08008734 	.word	0x08008734
 800753c:	08008745 	.word	0x08008745

08007540 <_calloc_r>:
 8007540:	b570      	push	{r4, r5, r6, lr}
 8007542:	fba1 5402 	umull	r5, r4, r1, r2
 8007546:	b934      	cbnz	r4, 8007556 <_calloc_r+0x16>
 8007548:	4629      	mov	r1, r5
 800754a:	f000 f875 	bl	8007638 <_malloc_r>
 800754e:	4606      	mov	r6, r0
 8007550:	b928      	cbnz	r0, 800755e <_calloc_r+0x1e>
 8007552:	4630      	mov	r0, r6
 8007554:	bd70      	pop	{r4, r5, r6, pc}
 8007556:	220c      	movs	r2, #12
 8007558:	2600      	movs	r6, #0
 800755a:	6002      	str	r2, [r0, #0]
 800755c:	e7f9      	b.n	8007552 <_calloc_r+0x12>
 800755e:	462a      	mov	r2, r5
 8007560:	4621      	mov	r1, r4
 8007562:	f7fe f8b1 	bl	80056c8 <memset>
 8007566:	e7f4      	b.n	8007552 <_calloc_r+0x12>

08007568 <_free_r>:
 8007568:	b538      	push	{r3, r4, r5, lr}
 800756a:	4605      	mov	r5, r0
 800756c:	2900      	cmp	r1, #0
 800756e:	d040      	beq.n	80075f2 <_free_r+0x8a>
 8007570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007574:	1f0c      	subs	r4, r1, #4
 8007576:	2b00      	cmp	r3, #0
 8007578:	bfb8      	it	lt
 800757a:	18e4      	addlt	r4, r4, r3
 800757c:	f000 fea4 	bl	80082c8 <__malloc_lock>
 8007580:	4a1c      	ldr	r2, [pc, #112]	; (80075f4 <_free_r+0x8c>)
 8007582:	6813      	ldr	r3, [r2, #0]
 8007584:	b933      	cbnz	r3, 8007594 <_free_r+0x2c>
 8007586:	6063      	str	r3, [r4, #4]
 8007588:	6014      	str	r4, [r2, #0]
 800758a:	4628      	mov	r0, r5
 800758c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007590:	f000 bea0 	b.w	80082d4 <__malloc_unlock>
 8007594:	42a3      	cmp	r3, r4
 8007596:	d908      	bls.n	80075aa <_free_r+0x42>
 8007598:	6820      	ldr	r0, [r4, #0]
 800759a:	1821      	adds	r1, r4, r0
 800759c:	428b      	cmp	r3, r1
 800759e:	bf01      	itttt	eq
 80075a0:	6819      	ldreq	r1, [r3, #0]
 80075a2:	685b      	ldreq	r3, [r3, #4]
 80075a4:	1809      	addeq	r1, r1, r0
 80075a6:	6021      	streq	r1, [r4, #0]
 80075a8:	e7ed      	b.n	8007586 <_free_r+0x1e>
 80075aa:	461a      	mov	r2, r3
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	b10b      	cbz	r3, 80075b4 <_free_r+0x4c>
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d9fa      	bls.n	80075aa <_free_r+0x42>
 80075b4:	6811      	ldr	r1, [r2, #0]
 80075b6:	1850      	adds	r0, r2, r1
 80075b8:	42a0      	cmp	r0, r4
 80075ba:	d10b      	bne.n	80075d4 <_free_r+0x6c>
 80075bc:	6820      	ldr	r0, [r4, #0]
 80075be:	4401      	add	r1, r0
 80075c0:	1850      	adds	r0, r2, r1
 80075c2:	4283      	cmp	r3, r0
 80075c4:	6011      	str	r1, [r2, #0]
 80075c6:	d1e0      	bne.n	800758a <_free_r+0x22>
 80075c8:	6818      	ldr	r0, [r3, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	4401      	add	r1, r0
 80075ce:	6011      	str	r1, [r2, #0]
 80075d0:	6053      	str	r3, [r2, #4]
 80075d2:	e7da      	b.n	800758a <_free_r+0x22>
 80075d4:	d902      	bls.n	80075dc <_free_r+0x74>
 80075d6:	230c      	movs	r3, #12
 80075d8:	602b      	str	r3, [r5, #0]
 80075da:	e7d6      	b.n	800758a <_free_r+0x22>
 80075dc:	6820      	ldr	r0, [r4, #0]
 80075de:	1821      	adds	r1, r4, r0
 80075e0:	428b      	cmp	r3, r1
 80075e2:	bf01      	itttt	eq
 80075e4:	6819      	ldreq	r1, [r3, #0]
 80075e6:	685b      	ldreq	r3, [r3, #4]
 80075e8:	1809      	addeq	r1, r1, r0
 80075ea:	6021      	streq	r1, [r4, #0]
 80075ec:	6063      	str	r3, [r4, #4]
 80075ee:	6054      	str	r4, [r2, #4]
 80075f0:	e7cb      	b.n	800758a <_free_r+0x22>
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
 80075f4:	200003e4 	.word	0x200003e4

080075f8 <sbrk_aligned>:
 80075f8:	b570      	push	{r4, r5, r6, lr}
 80075fa:	4e0e      	ldr	r6, [pc, #56]	; (8007634 <sbrk_aligned+0x3c>)
 80075fc:	460c      	mov	r4, r1
 80075fe:	6831      	ldr	r1, [r6, #0]
 8007600:	4605      	mov	r5, r0
 8007602:	b911      	cbnz	r1, 800760a <sbrk_aligned+0x12>
 8007604:	f000 fb40 	bl	8007c88 <_sbrk_r>
 8007608:	6030      	str	r0, [r6, #0]
 800760a:	4621      	mov	r1, r4
 800760c:	4628      	mov	r0, r5
 800760e:	f000 fb3b 	bl	8007c88 <_sbrk_r>
 8007612:	1c43      	adds	r3, r0, #1
 8007614:	d00a      	beq.n	800762c <sbrk_aligned+0x34>
 8007616:	1cc4      	adds	r4, r0, #3
 8007618:	f024 0403 	bic.w	r4, r4, #3
 800761c:	42a0      	cmp	r0, r4
 800761e:	d007      	beq.n	8007630 <sbrk_aligned+0x38>
 8007620:	1a21      	subs	r1, r4, r0
 8007622:	4628      	mov	r0, r5
 8007624:	f000 fb30 	bl	8007c88 <_sbrk_r>
 8007628:	3001      	adds	r0, #1
 800762a:	d101      	bne.n	8007630 <sbrk_aligned+0x38>
 800762c:	f04f 34ff 	mov.w	r4, #4294967295
 8007630:	4620      	mov	r0, r4
 8007632:	bd70      	pop	{r4, r5, r6, pc}
 8007634:	200003e8 	.word	0x200003e8

08007638 <_malloc_r>:
 8007638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800763c:	1ccd      	adds	r5, r1, #3
 800763e:	f025 0503 	bic.w	r5, r5, #3
 8007642:	3508      	adds	r5, #8
 8007644:	2d0c      	cmp	r5, #12
 8007646:	bf38      	it	cc
 8007648:	250c      	movcc	r5, #12
 800764a:	2d00      	cmp	r5, #0
 800764c:	4607      	mov	r7, r0
 800764e:	db01      	blt.n	8007654 <_malloc_r+0x1c>
 8007650:	42a9      	cmp	r1, r5
 8007652:	d905      	bls.n	8007660 <_malloc_r+0x28>
 8007654:	230c      	movs	r3, #12
 8007656:	2600      	movs	r6, #0
 8007658:	603b      	str	r3, [r7, #0]
 800765a:	4630      	mov	r0, r6
 800765c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007660:	4e2e      	ldr	r6, [pc, #184]	; (800771c <_malloc_r+0xe4>)
 8007662:	f000 fe31 	bl	80082c8 <__malloc_lock>
 8007666:	6833      	ldr	r3, [r6, #0]
 8007668:	461c      	mov	r4, r3
 800766a:	bb34      	cbnz	r4, 80076ba <_malloc_r+0x82>
 800766c:	4629      	mov	r1, r5
 800766e:	4638      	mov	r0, r7
 8007670:	f7ff ffc2 	bl	80075f8 <sbrk_aligned>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	4604      	mov	r4, r0
 8007678:	d14d      	bne.n	8007716 <_malloc_r+0xde>
 800767a:	6834      	ldr	r4, [r6, #0]
 800767c:	4626      	mov	r6, r4
 800767e:	2e00      	cmp	r6, #0
 8007680:	d140      	bne.n	8007704 <_malloc_r+0xcc>
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	4631      	mov	r1, r6
 8007686:	4638      	mov	r0, r7
 8007688:	eb04 0803 	add.w	r8, r4, r3
 800768c:	f000 fafc 	bl	8007c88 <_sbrk_r>
 8007690:	4580      	cmp	r8, r0
 8007692:	d13a      	bne.n	800770a <_malloc_r+0xd2>
 8007694:	6821      	ldr	r1, [r4, #0]
 8007696:	3503      	adds	r5, #3
 8007698:	1a6d      	subs	r5, r5, r1
 800769a:	f025 0503 	bic.w	r5, r5, #3
 800769e:	3508      	adds	r5, #8
 80076a0:	2d0c      	cmp	r5, #12
 80076a2:	bf38      	it	cc
 80076a4:	250c      	movcc	r5, #12
 80076a6:	4638      	mov	r0, r7
 80076a8:	4629      	mov	r1, r5
 80076aa:	f7ff ffa5 	bl	80075f8 <sbrk_aligned>
 80076ae:	3001      	adds	r0, #1
 80076b0:	d02b      	beq.n	800770a <_malloc_r+0xd2>
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	442b      	add	r3, r5
 80076b6:	6023      	str	r3, [r4, #0]
 80076b8:	e00e      	b.n	80076d8 <_malloc_r+0xa0>
 80076ba:	6822      	ldr	r2, [r4, #0]
 80076bc:	1b52      	subs	r2, r2, r5
 80076be:	d41e      	bmi.n	80076fe <_malloc_r+0xc6>
 80076c0:	2a0b      	cmp	r2, #11
 80076c2:	d916      	bls.n	80076f2 <_malloc_r+0xba>
 80076c4:	1961      	adds	r1, r4, r5
 80076c6:	42a3      	cmp	r3, r4
 80076c8:	6025      	str	r5, [r4, #0]
 80076ca:	bf18      	it	ne
 80076cc:	6059      	strne	r1, [r3, #4]
 80076ce:	6863      	ldr	r3, [r4, #4]
 80076d0:	bf08      	it	eq
 80076d2:	6031      	streq	r1, [r6, #0]
 80076d4:	5162      	str	r2, [r4, r5]
 80076d6:	604b      	str	r3, [r1, #4]
 80076d8:	4638      	mov	r0, r7
 80076da:	f104 060b 	add.w	r6, r4, #11
 80076de:	f000 fdf9 	bl	80082d4 <__malloc_unlock>
 80076e2:	f026 0607 	bic.w	r6, r6, #7
 80076e6:	1d23      	adds	r3, r4, #4
 80076e8:	1af2      	subs	r2, r6, r3
 80076ea:	d0b6      	beq.n	800765a <_malloc_r+0x22>
 80076ec:	1b9b      	subs	r3, r3, r6
 80076ee:	50a3      	str	r3, [r4, r2]
 80076f0:	e7b3      	b.n	800765a <_malloc_r+0x22>
 80076f2:	6862      	ldr	r2, [r4, #4]
 80076f4:	42a3      	cmp	r3, r4
 80076f6:	bf0c      	ite	eq
 80076f8:	6032      	streq	r2, [r6, #0]
 80076fa:	605a      	strne	r2, [r3, #4]
 80076fc:	e7ec      	b.n	80076d8 <_malloc_r+0xa0>
 80076fe:	4623      	mov	r3, r4
 8007700:	6864      	ldr	r4, [r4, #4]
 8007702:	e7b2      	b.n	800766a <_malloc_r+0x32>
 8007704:	4634      	mov	r4, r6
 8007706:	6876      	ldr	r6, [r6, #4]
 8007708:	e7b9      	b.n	800767e <_malloc_r+0x46>
 800770a:	230c      	movs	r3, #12
 800770c:	4638      	mov	r0, r7
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	f000 fde0 	bl	80082d4 <__malloc_unlock>
 8007714:	e7a1      	b.n	800765a <_malloc_r+0x22>
 8007716:	6025      	str	r5, [r4, #0]
 8007718:	e7de      	b.n	80076d8 <_malloc_r+0xa0>
 800771a:	bf00      	nop
 800771c:	200003e4 	.word	0x200003e4

08007720 <__ssputs_r>:
 8007720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007724:	688e      	ldr	r6, [r1, #8]
 8007726:	4682      	mov	sl, r0
 8007728:	429e      	cmp	r6, r3
 800772a:	460c      	mov	r4, r1
 800772c:	4690      	mov	r8, r2
 800772e:	461f      	mov	r7, r3
 8007730:	d838      	bhi.n	80077a4 <__ssputs_r+0x84>
 8007732:	898a      	ldrh	r2, [r1, #12]
 8007734:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007738:	d032      	beq.n	80077a0 <__ssputs_r+0x80>
 800773a:	6825      	ldr	r5, [r4, #0]
 800773c:	6909      	ldr	r1, [r1, #16]
 800773e:	3301      	adds	r3, #1
 8007740:	eba5 0901 	sub.w	r9, r5, r1
 8007744:	6965      	ldr	r5, [r4, #20]
 8007746:	444b      	add	r3, r9
 8007748:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800774c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007750:	106d      	asrs	r5, r5, #1
 8007752:	429d      	cmp	r5, r3
 8007754:	bf38      	it	cc
 8007756:	461d      	movcc	r5, r3
 8007758:	0553      	lsls	r3, r2, #21
 800775a:	d531      	bpl.n	80077c0 <__ssputs_r+0xa0>
 800775c:	4629      	mov	r1, r5
 800775e:	f7ff ff6b 	bl	8007638 <_malloc_r>
 8007762:	4606      	mov	r6, r0
 8007764:	b950      	cbnz	r0, 800777c <__ssputs_r+0x5c>
 8007766:	230c      	movs	r3, #12
 8007768:	f04f 30ff 	mov.w	r0, #4294967295
 800776c:	f8ca 3000 	str.w	r3, [sl]
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800777c:	464a      	mov	r2, r9
 800777e:	6921      	ldr	r1, [r4, #16]
 8007780:	f7fd ff94 	bl	80056ac <memcpy>
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800778a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	6126      	str	r6, [r4, #16]
 8007792:	444e      	add	r6, r9
 8007794:	6026      	str	r6, [r4, #0]
 8007796:	463e      	mov	r6, r7
 8007798:	6165      	str	r5, [r4, #20]
 800779a:	eba5 0509 	sub.w	r5, r5, r9
 800779e:	60a5      	str	r5, [r4, #8]
 80077a0:	42be      	cmp	r6, r7
 80077a2:	d900      	bls.n	80077a6 <__ssputs_r+0x86>
 80077a4:	463e      	mov	r6, r7
 80077a6:	4632      	mov	r2, r6
 80077a8:	4641      	mov	r1, r8
 80077aa:	6820      	ldr	r0, [r4, #0]
 80077ac:	f000 fd72 	bl	8008294 <memmove>
 80077b0:	68a3      	ldr	r3, [r4, #8]
 80077b2:	2000      	movs	r0, #0
 80077b4:	1b9b      	subs	r3, r3, r6
 80077b6:	60a3      	str	r3, [r4, #8]
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	4433      	add	r3, r6
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	e7db      	b.n	8007778 <__ssputs_r+0x58>
 80077c0:	462a      	mov	r2, r5
 80077c2:	f000 fd8d 	bl	80082e0 <_realloc_r>
 80077c6:	4606      	mov	r6, r0
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d1e1      	bne.n	8007790 <__ssputs_r+0x70>
 80077cc:	4650      	mov	r0, sl
 80077ce:	6921      	ldr	r1, [r4, #16]
 80077d0:	f7ff feca 	bl	8007568 <_free_r>
 80077d4:	e7c7      	b.n	8007766 <__ssputs_r+0x46>
	...

080077d8 <_svfiprintf_r>:
 80077d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077dc:	4698      	mov	r8, r3
 80077de:	898b      	ldrh	r3, [r1, #12]
 80077e0:	4607      	mov	r7, r0
 80077e2:	061b      	lsls	r3, r3, #24
 80077e4:	460d      	mov	r5, r1
 80077e6:	4614      	mov	r4, r2
 80077e8:	b09d      	sub	sp, #116	; 0x74
 80077ea:	d50e      	bpl.n	800780a <_svfiprintf_r+0x32>
 80077ec:	690b      	ldr	r3, [r1, #16]
 80077ee:	b963      	cbnz	r3, 800780a <_svfiprintf_r+0x32>
 80077f0:	2140      	movs	r1, #64	; 0x40
 80077f2:	f7ff ff21 	bl	8007638 <_malloc_r>
 80077f6:	6028      	str	r0, [r5, #0]
 80077f8:	6128      	str	r0, [r5, #16]
 80077fa:	b920      	cbnz	r0, 8007806 <_svfiprintf_r+0x2e>
 80077fc:	230c      	movs	r3, #12
 80077fe:	603b      	str	r3, [r7, #0]
 8007800:	f04f 30ff 	mov.w	r0, #4294967295
 8007804:	e0d1      	b.n	80079aa <_svfiprintf_r+0x1d2>
 8007806:	2340      	movs	r3, #64	; 0x40
 8007808:	616b      	str	r3, [r5, #20]
 800780a:	2300      	movs	r3, #0
 800780c:	9309      	str	r3, [sp, #36]	; 0x24
 800780e:	2320      	movs	r3, #32
 8007810:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007814:	2330      	movs	r3, #48	; 0x30
 8007816:	f04f 0901 	mov.w	r9, #1
 800781a:	f8cd 800c 	str.w	r8, [sp, #12]
 800781e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80079c4 <_svfiprintf_r+0x1ec>
 8007822:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007826:	4623      	mov	r3, r4
 8007828:	469a      	mov	sl, r3
 800782a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800782e:	b10a      	cbz	r2, 8007834 <_svfiprintf_r+0x5c>
 8007830:	2a25      	cmp	r2, #37	; 0x25
 8007832:	d1f9      	bne.n	8007828 <_svfiprintf_r+0x50>
 8007834:	ebba 0b04 	subs.w	fp, sl, r4
 8007838:	d00b      	beq.n	8007852 <_svfiprintf_r+0x7a>
 800783a:	465b      	mov	r3, fp
 800783c:	4622      	mov	r2, r4
 800783e:	4629      	mov	r1, r5
 8007840:	4638      	mov	r0, r7
 8007842:	f7ff ff6d 	bl	8007720 <__ssputs_r>
 8007846:	3001      	adds	r0, #1
 8007848:	f000 80aa 	beq.w	80079a0 <_svfiprintf_r+0x1c8>
 800784c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800784e:	445a      	add	r2, fp
 8007850:	9209      	str	r2, [sp, #36]	; 0x24
 8007852:	f89a 3000 	ldrb.w	r3, [sl]
 8007856:	2b00      	cmp	r3, #0
 8007858:	f000 80a2 	beq.w	80079a0 <_svfiprintf_r+0x1c8>
 800785c:	2300      	movs	r3, #0
 800785e:	f04f 32ff 	mov.w	r2, #4294967295
 8007862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007866:	f10a 0a01 	add.w	sl, sl, #1
 800786a:	9304      	str	r3, [sp, #16]
 800786c:	9307      	str	r3, [sp, #28]
 800786e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007872:	931a      	str	r3, [sp, #104]	; 0x68
 8007874:	4654      	mov	r4, sl
 8007876:	2205      	movs	r2, #5
 8007878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800787c:	4851      	ldr	r0, [pc, #324]	; (80079c4 <_svfiprintf_r+0x1ec>)
 800787e:	f7ff facf 	bl	8006e20 <memchr>
 8007882:	9a04      	ldr	r2, [sp, #16]
 8007884:	b9d8      	cbnz	r0, 80078be <_svfiprintf_r+0xe6>
 8007886:	06d0      	lsls	r0, r2, #27
 8007888:	bf44      	itt	mi
 800788a:	2320      	movmi	r3, #32
 800788c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007890:	0711      	lsls	r1, r2, #28
 8007892:	bf44      	itt	mi
 8007894:	232b      	movmi	r3, #43	; 0x2b
 8007896:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800789a:	f89a 3000 	ldrb.w	r3, [sl]
 800789e:	2b2a      	cmp	r3, #42	; 0x2a
 80078a0:	d015      	beq.n	80078ce <_svfiprintf_r+0xf6>
 80078a2:	4654      	mov	r4, sl
 80078a4:	2000      	movs	r0, #0
 80078a6:	f04f 0c0a 	mov.w	ip, #10
 80078aa:	9a07      	ldr	r2, [sp, #28]
 80078ac:	4621      	mov	r1, r4
 80078ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078b2:	3b30      	subs	r3, #48	; 0x30
 80078b4:	2b09      	cmp	r3, #9
 80078b6:	d94e      	bls.n	8007956 <_svfiprintf_r+0x17e>
 80078b8:	b1b0      	cbz	r0, 80078e8 <_svfiprintf_r+0x110>
 80078ba:	9207      	str	r2, [sp, #28]
 80078bc:	e014      	b.n	80078e8 <_svfiprintf_r+0x110>
 80078be:	eba0 0308 	sub.w	r3, r0, r8
 80078c2:	fa09 f303 	lsl.w	r3, r9, r3
 80078c6:	4313      	orrs	r3, r2
 80078c8:	46a2      	mov	sl, r4
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	e7d2      	b.n	8007874 <_svfiprintf_r+0x9c>
 80078ce:	9b03      	ldr	r3, [sp, #12]
 80078d0:	1d19      	adds	r1, r3, #4
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	9103      	str	r1, [sp, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	bfbb      	ittet	lt
 80078da:	425b      	neglt	r3, r3
 80078dc:	f042 0202 	orrlt.w	r2, r2, #2
 80078e0:	9307      	strge	r3, [sp, #28]
 80078e2:	9307      	strlt	r3, [sp, #28]
 80078e4:	bfb8      	it	lt
 80078e6:	9204      	strlt	r2, [sp, #16]
 80078e8:	7823      	ldrb	r3, [r4, #0]
 80078ea:	2b2e      	cmp	r3, #46	; 0x2e
 80078ec:	d10c      	bne.n	8007908 <_svfiprintf_r+0x130>
 80078ee:	7863      	ldrb	r3, [r4, #1]
 80078f0:	2b2a      	cmp	r3, #42	; 0x2a
 80078f2:	d135      	bne.n	8007960 <_svfiprintf_r+0x188>
 80078f4:	9b03      	ldr	r3, [sp, #12]
 80078f6:	3402      	adds	r4, #2
 80078f8:	1d1a      	adds	r2, r3, #4
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	9203      	str	r2, [sp, #12]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	bfb8      	it	lt
 8007902:	f04f 33ff 	movlt.w	r3, #4294967295
 8007906:	9305      	str	r3, [sp, #20]
 8007908:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80079c8 <_svfiprintf_r+0x1f0>
 800790c:	2203      	movs	r2, #3
 800790e:	4650      	mov	r0, sl
 8007910:	7821      	ldrb	r1, [r4, #0]
 8007912:	f7ff fa85 	bl	8006e20 <memchr>
 8007916:	b140      	cbz	r0, 800792a <_svfiprintf_r+0x152>
 8007918:	2340      	movs	r3, #64	; 0x40
 800791a:	eba0 000a 	sub.w	r0, r0, sl
 800791e:	fa03 f000 	lsl.w	r0, r3, r0
 8007922:	9b04      	ldr	r3, [sp, #16]
 8007924:	3401      	adds	r4, #1
 8007926:	4303      	orrs	r3, r0
 8007928:	9304      	str	r3, [sp, #16]
 800792a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800792e:	2206      	movs	r2, #6
 8007930:	4826      	ldr	r0, [pc, #152]	; (80079cc <_svfiprintf_r+0x1f4>)
 8007932:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007936:	f7ff fa73 	bl	8006e20 <memchr>
 800793a:	2800      	cmp	r0, #0
 800793c:	d038      	beq.n	80079b0 <_svfiprintf_r+0x1d8>
 800793e:	4b24      	ldr	r3, [pc, #144]	; (80079d0 <_svfiprintf_r+0x1f8>)
 8007940:	bb1b      	cbnz	r3, 800798a <_svfiprintf_r+0x1b2>
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	3307      	adds	r3, #7
 8007946:	f023 0307 	bic.w	r3, r3, #7
 800794a:	3308      	adds	r3, #8
 800794c:	9303      	str	r3, [sp, #12]
 800794e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007950:	4433      	add	r3, r6
 8007952:	9309      	str	r3, [sp, #36]	; 0x24
 8007954:	e767      	b.n	8007826 <_svfiprintf_r+0x4e>
 8007956:	460c      	mov	r4, r1
 8007958:	2001      	movs	r0, #1
 800795a:	fb0c 3202 	mla	r2, ip, r2, r3
 800795e:	e7a5      	b.n	80078ac <_svfiprintf_r+0xd4>
 8007960:	2300      	movs	r3, #0
 8007962:	f04f 0c0a 	mov.w	ip, #10
 8007966:	4619      	mov	r1, r3
 8007968:	3401      	adds	r4, #1
 800796a:	9305      	str	r3, [sp, #20]
 800796c:	4620      	mov	r0, r4
 800796e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007972:	3a30      	subs	r2, #48	; 0x30
 8007974:	2a09      	cmp	r2, #9
 8007976:	d903      	bls.n	8007980 <_svfiprintf_r+0x1a8>
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0c5      	beq.n	8007908 <_svfiprintf_r+0x130>
 800797c:	9105      	str	r1, [sp, #20]
 800797e:	e7c3      	b.n	8007908 <_svfiprintf_r+0x130>
 8007980:	4604      	mov	r4, r0
 8007982:	2301      	movs	r3, #1
 8007984:	fb0c 2101 	mla	r1, ip, r1, r2
 8007988:	e7f0      	b.n	800796c <_svfiprintf_r+0x194>
 800798a:	ab03      	add	r3, sp, #12
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	462a      	mov	r2, r5
 8007990:	4638      	mov	r0, r7
 8007992:	4b10      	ldr	r3, [pc, #64]	; (80079d4 <_svfiprintf_r+0x1fc>)
 8007994:	a904      	add	r1, sp, #16
 8007996:	f7fd ff3d 	bl	8005814 <_printf_float>
 800799a:	1c42      	adds	r2, r0, #1
 800799c:	4606      	mov	r6, r0
 800799e:	d1d6      	bne.n	800794e <_svfiprintf_r+0x176>
 80079a0:	89ab      	ldrh	r3, [r5, #12]
 80079a2:	065b      	lsls	r3, r3, #25
 80079a4:	f53f af2c 	bmi.w	8007800 <_svfiprintf_r+0x28>
 80079a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079aa:	b01d      	add	sp, #116	; 0x74
 80079ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b0:	ab03      	add	r3, sp, #12
 80079b2:	9300      	str	r3, [sp, #0]
 80079b4:	462a      	mov	r2, r5
 80079b6:	4638      	mov	r0, r7
 80079b8:	4b06      	ldr	r3, [pc, #24]	; (80079d4 <_svfiprintf_r+0x1fc>)
 80079ba:	a904      	add	r1, sp, #16
 80079bc:	f7fe f9c6 	bl	8005d4c <_printf_i>
 80079c0:	e7eb      	b.n	800799a <_svfiprintf_r+0x1c2>
 80079c2:	bf00      	nop
 80079c4:	080088a4 	.word	0x080088a4
 80079c8:	080088aa 	.word	0x080088aa
 80079cc:	080088ae 	.word	0x080088ae
 80079d0:	08005815 	.word	0x08005815
 80079d4:	08007721 	.word	0x08007721

080079d8 <__sfputc_r>:
 80079d8:	6893      	ldr	r3, [r2, #8]
 80079da:	b410      	push	{r4}
 80079dc:	3b01      	subs	r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	6093      	str	r3, [r2, #8]
 80079e2:	da07      	bge.n	80079f4 <__sfputc_r+0x1c>
 80079e4:	6994      	ldr	r4, [r2, #24]
 80079e6:	42a3      	cmp	r3, r4
 80079e8:	db01      	blt.n	80079ee <__sfputc_r+0x16>
 80079ea:	290a      	cmp	r1, #10
 80079ec:	d102      	bne.n	80079f4 <__sfputc_r+0x1c>
 80079ee:	bc10      	pop	{r4}
 80079f0:	f000 b95a 	b.w	8007ca8 <__swbuf_r>
 80079f4:	6813      	ldr	r3, [r2, #0]
 80079f6:	1c58      	adds	r0, r3, #1
 80079f8:	6010      	str	r0, [r2, #0]
 80079fa:	7019      	strb	r1, [r3, #0]
 80079fc:	4608      	mov	r0, r1
 80079fe:	bc10      	pop	{r4}
 8007a00:	4770      	bx	lr

08007a02 <__sfputs_r>:
 8007a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a04:	4606      	mov	r6, r0
 8007a06:	460f      	mov	r7, r1
 8007a08:	4614      	mov	r4, r2
 8007a0a:	18d5      	adds	r5, r2, r3
 8007a0c:	42ac      	cmp	r4, r5
 8007a0e:	d101      	bne.n	8007a14 <__sfputs_r+0x12>
 8007a10:	2000      	movs	r0, #0
 8007a12:	e007      	b.n	8007a24 <__sfputs_r+0x22>
 8007a14:	463a      	mov	r2, r7
 8007a16:	4630      	mov	r0, r6
 8007a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a1c:	f7ff ffdc 	bl	80079d8 <__sfputc_r>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d1f3      	bne.n	8007a0c <__sfputs_r+0xa>
 8007a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a28 <_vfiprintf_r>:
 8007a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a2c:	460d      	mov	r5, r1
 8007a2e:	4614      	mov	r4, r2
 8007a30:	4698      	mov	r8, r3
 8007a32:	4606      	mov	r6, r0
 8007a34:	b09d      	sub	sp, #116	; 0x74
 8007a36:	b118      	cbz	r0, 8007a40 <_vfiprintf_r+0x18>
 8007a38:	6983      	ldr	r3, [r0, #24]
 8007a3a:	b90b      	cbnz	r3, 8007a40 <_vfiprintf_r+0x18>
 8007a3c:	f000 fb12 	bl	8008064 <__sinit>
 8007a40:	4b89      	ldr	r3, [pc, #548]	; (8007c68 <_vfiprintf_r+0x240>)
 8007a42:	429d      	cmp	r5, r3
 8007a44:	d11b      	bne.n	8007a7e <_vfiprintf_r+0x56>
 8007a46:	6875      	ldr	r5, [r6, #4]
 8007a48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a4a:	07d9      	lsls	r1, r3, #31
 8007a4c:	d405      	bmi.n	8007a5a <_vfiprintf_r+0x32>
 8007a4e:	89ab      	ldrh	r3, [r5, #12]
 8007a50:	059a      	lsls	r2, r3, #22
 8007a52:	d402      	bmi.n	8007a5a <_vfiprintf_r+0x32>
 8007a54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a56:	f000 fba3 	bl	80081a0 <__retarget_lock_acquire_recursive>
 8007a5a:	89ab      	ldrh	r3, [r5, #12]
 8007a5c:	071b      	lsls	r3, r3, #28
 8007a5e:	d501      	bpl.n	8007a64 <_vfiprintf_r+0x3c>
 8007a60:	692b      	ldr	r3, [r5, #16]
 8007a62:	b9eb      	cbnz	r3, 8007aa0 <_vfiprintf_r+0x78>
 8007a64:	4629      	mov	r1, r5
 8007a66:	4630      	mov	r0, r6
 8007a68:	f000 f970 	bl	8007d4c <__swsetup_r>
 8007a6c:	b1c0      	cbz	r0, 8007aa0 <_vfiprintf_r+0x78>
 8007a6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a70:	07dc      	lsls	r4, r3, #31
 8007a72:	d50e      	bpl.n	8007a92 <_vfiprintf_r+0x6a>
 8007a74:	f04f 30ff 	mov.w	r0, #4294967295
 8007a78:	b01d      	add	sp, #116	; 0x74
 8007a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7e:	4b7b      	ldr	r3, [pc, #492]	; (8007c6c <_vfiprintf_r+0x244>)
 8007a80:	429d      	cmp	r5, r3
 8007a82:	d101      	bne.n	8007a88 <_vfiprintf_r+0x60>
 8007a84:	68b5      	ldr	r5, [r6, #8]
 8007a86:	e7df      	b.n	8007a48 <_vfiprintf_r+0x20>
 8007a88:	4b79      	ldr	r3, [pc, #484]	; (8007c70 <_vfiprintf_r+0x248>)
 8007a8a:	429d      	cmp	r5, r3
 8007a8c:	bf08      	it	eq
 8007a8e:	68f5      	ldreq	r5, [r6, #12]
 8007a90:	e7da      	b.n	8007a48 <_vfiprintf_r+0x20>
 8007a92:	89ab      	ldrh	r3, [r5, #12]
 8007a94:	0598      	lsls	r0, r3, #22
 8007a96:	d4ed      	bmi.n	8007a74 <_vfiprintf_r+0x4c>
 8007a98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a9a:	f000 fb82 	bl	80081a2 <__retarget_lock_release_recursive>
 8007a9e:	e7e9      	b.n	8007a74 <_vfiprintf_r+0x4c>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa4:	2320      	movs	r3, #32
 8007aa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007aaa:	2330      	movs	r3, #48	; 0x30
 8007aac:	f04f 0901 	mov.w	r9, #1
 8007ab0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ab4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007c74 <_vfiprintf_r+0x24c>
 8007ab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007abc:	4623      	mov	r3, r4
 8007abe:	469a      	mov	sl, r3
 8007ac0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ac4:	b10a      	cbz	r2, 8007aca <_vfiprintf_r+0xa2>
 8007ac6:	2a25      	cmp	r2, #37	; 0x25
 8007ac8:	d1f9      	bne.n	8007abe <_vfiprintf_r+0x96>
 8007aca:	ebba 0b04 	subs.w	fp, sl, r4
 8007ace:	d00b      	beq.n	8007ae8 <_vfiprintf_r+0xc0>
 8007ad0:	465b      	mov	r3, fp
 8007ad2:	4622      	mov	r2, r4
 8007ad4:	4629      	mov	r1, r5
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f7ff ff93 	bl	8007a02 <__sfputs_r>
 8007adc:	3001      	adds	r0, #1
 8007ade:	f000 80aa 	beq.w	8007c36 <_vfiprintf_r+0x20e>
 8007ae2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ae4:	445a      	add	r2, fp
 8007ae6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ae8:	f89a 3000 	ldrb.w	r3, [sl]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 80a2 	beq.w	8007c36 <_vfiprintf_r+0x20e>
 8007af2:	2300      	movs	r3, #0
 8007af4:	f04f 32ff 	mov.w	r2, #4294967295
 8007af8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007afc:	f10a 0a01 	add.w	sl, sl, #1
 8007b00:	9304      	str	r3, [sp, #16]
 8007b02:	9307      	str	r3, [sp, #28]
 8007b04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b08:	931a      	str	r3, [sp, #104]	; 0x68
 8007b0a:	4654      	mov	r4, sl
 8007b0c:	2205      	movs	r2, #5
 8007b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b12:	4858      	ldr	r0, [pc, #352]	; (8007c74 <_vfiprintf_r+0x24c>)
 8007b14:	f7ff f984 	bl	8006e20 <memchr>
 8007b18:	9a04      	ldr	r2, [sp, #16]
 8007b1a:	b9d8      	cbnz	r0, 8007b54 <_vfiprintf_r+0x12c>
 8007b1c:	06d1      	lsls	r1, r2, #27
 8007b1e:	bf44      	itt	mi
 8007b20:	2320      	movmi	r3, #32
 8007b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b26:	0713      	lsls	r3, r2, #28
 8007b28:	bf44      	itt	mi
 8007b2a:	232b      	movmi	r3, #43	; 0x2b
 8007b2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b30:	f89a 3000 	ldrb.w	r3, [sl]
 8007b34:	2b2a      	cmp	r3, #42	; 0x2a
 8007b36:	d015      	beq.n	8007b64 <_vfiprintf_r+0x13c>
 8007b38:	4654      	mov	r4, sl
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	f04f 0c0a 	mov.w	ip, #10
 8007b40:	9a07      	ldr	r2, [sp, #28]
 8007b42:	4621      	mov	r1, r4
 8007b44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b48:	3b30      	subs	r3, #48	; 0x30
 8007b4a:	2b09      	cmp	r3, #9
 8007b4c:	d94e      	bls.n	8007bec <_vfiprintf_r+0x1c4>
 8007b4e:	b1b0      	cbz	r0, 8007b7e <_vfiprintf_r+0x156>
 8007b50:	9207      	str	r2, [sp, #28]
 8007b52:	e014      	b.n	8007b7e <_vfiprintf_r+0x156>
 8007b54:	eba0 0308 	sub.w	r3, r0, r8
 8007b58:	fa09 f303 	lsl.w	r3, r9, r3
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	46a2      	mov	sl, r4
 8007b60:	9304      	str	r3, [sp, #16]
 8007b62:	e7d2      	b.n	8007b0a <_vfiprintf_r+0xe2>
 8007b64:	9b03      	ldr	r3, [sp, #12]
 8007b66:	1d19      	adds	r1, r3, #4
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	9103      	str	r1, [sp, #12]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	bfbb      	ittet	lt
 8007b70:	425b      	neglt	r3, r3
 8007b72:	f042 0202 	orrlt.w	r2, r2, #2
 8007b76:	9307      	strge	r3, [sp, #28]
 8007b78:	9307      	strlt	r3, [sp, #28]
 8007b7a:	bfb8      	it	lt
 8007b7c:	9204      	strlt	r2, [sp, #16]
 8007b7e:	7823      	ldrb	r3, [r4, #0]
 8007b80:	2b2e      	cmp	r3, #46	; 0x2e
 8007b82:	d10c      	bne.n	8007b9e <_vfiprintf_r+0x176>
 8007b84:	7863      	ldrb	r3, [r4, #1]
 8007b86:	2b2a      	cmp	r3, #42	; 0x2a
 8007b88:	d135      	bne.n	8007bf6 <_vfiprintf_r+0x1ce>
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	3402      	adds	r4, #2
 8007b8e:	1d1a      	adds	r2, r3, #4
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	9203      	str	r2, [sp, #12]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bfb8      	it	lt
 8007b98:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b9c:	9305      	str	r3, [sp, #20]
 8007b9e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007c78 <_vfiprintf_r+0x250>
 8007ba2:	2203      	movs	r2, #3
 8007ba4:	4650      	mov	r0, sl
 8007ba6:	7821      	ldrb	r1, [r4, #0]
 8007ba8:	f7ff f93a 	bl	8006e20 <memchr>
 8007bac:	b140      	cbz	r0, 8007bc0 <_vfiprintf_r+0x198>
 8007bae:	2340      	movs	r3, #64	; 0x40
 8007bb0:	eba0 000a 	sub.w	r0, r0, sl
 8007bb4:	fa03 f000 	lsl.w	r0, r3, r0
 8007bb8:	9b04      	ldr	r3, [sp, #16]
 8007bba:	3401      	adds	r4, #1
 8007bbc:	4303      	orrs	r3, r0
 8007bbe:	9304      	str	r3, [sp, #16]
 8007bc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bc4:	2206      	movs	r2, #6
 8007bc6:	482d      	ldr	r0, [pc, #180]	; (8007c7c <_vfiprintf_r+0x254>)
 8007bc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bcc:	f7ff f928 	bl	8006e20 <memchr>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	d03f      	beq.n	8007c54 <_vfiprintf_r+0x22c>
 8007bd4:	4b2a      	ldr	r3, [pc, #168]	; (8007c80 <_vfiprintf_r+0x258>)
 8007bd6:	bb1b      	cbnz	r3, 8007c20 <_vfiprintf_r+0x1f8>
 8007bd8:	9b03      	ldr	r3, [sp, #12]
 8007bda:	3307      	adds	r3, #7
 8007bdc:	f023 0307 	bic.w	r3, r3, #7
 8007be0:	3308      	adds	r3, #8
 8007be2:	9303      	str	r3, [sp, #12]
 8007be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be6:	443b      	add	r3, r7
 8007be8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bea:	e767      	b.n	8007abc <_vfiprintf_r+0x94>
 8007bec:	460c      	mov	r4, r1
 8007bee:	2001      	movs	r0, #1
 8007bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bf4:	e7a5      	b.n	8007b42 <_vfiprintf_r+0x11a>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	f04f 0c0a 	mov.w	ip, #10
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	3401      	adds	r4, #1
 8007c00:	9305      	str	r3, [sp, #20]
 8007c02:	4620      	mov	r0, r4
 8007c04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c08:	3a30      	subs	r2, #48	; 0x30
 8007c0a:	2a09      	cmp	r2, #9
 8007c0c:	d903      	bls.n	8007c16 <_vfiprintf_r+0x1ee>
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d0c5      	beq.n	8007b9e <_vfiprintf_r+0x176>
 8007c12:	9105      	str	r1, [sp, #20]
 8007c14:	e7c3      	b.n	8007b9e <_vfiprintf_r+0x176>
 8007c16:	4604      	mov	r4, r0
 8007c18:	2301      	movs	r3, #1
 8007c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c1e:	e7f0      	b.n	8007c02 <_vfiprintf_r+0x1da>
 8007c20:	ab03      	add	r3, sp, #12
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	462a      	mov	r2, r5
 8007c26:	4630      	mov	r0, r6
 8007c28:	4b16      	ldr	r3, [pc, #88]	; (8007c84 <_vfiprintf_r+0x25c>)
 8007c2a:	a904      	add	r1, sp, #16
 8007c2c:	f7fd fdf2 	bl	8005814 <_printf_float>
 8007c30:	4607      	mov	r7, r0
 8007c32:	1c78      	adds	r0, r7, #1
 8007c34:	d1d6      	bne.n	8007be4 <_vfiprintf_r+0x1bc>
 8007c36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c38:	07d9      	lsls	r1, r3, #31
 8007c3a:	d405      	bmi.n	8007c48 <_vfiprintf_r+0x220>
 8007c3c:	89ab      	ldrh	r3, [r5, #12]
 8007c3e:	059a      	lsls	r2, r3, #22
 8007c40:	d402      	bmi.n	8007c48 <_vfiprintf_r+0x220>
 8007c42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c44:	f000 faad 	bl	80081a2 <__retarget_lock_release_recursive>
 8007c48:	89ab      	ldrh	r3, [r5, #12]
 8007c4a:	065b      	lsls	r3, r3, #25
 8007c4c:	f53f af12 	bmi.w	8007a74 <_vfiprintf_r+0x4c>
 8007c50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c52:	e711      	b.n	8007a78 <_vfiprintf_r+0x50>
 8007c54:	ab03      	add	r3, sp, #12
 8007c56:	9300      	str	r3, [sp, #0]
 8007c58:	462a      	mov	r2, r5
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	4b09      	ldr	r3, [pc, #36]	; (8007c84 <_vfiprintf_r+0x25c>)
 8007c5e:	a904      	add	r1, sp, #16
 8007c60:	f7fe f874 	bl	8005d4c <_printf_i>
 8007c64:	e7e4      	b.n	8007c30 <_vfiprintf_r+0x208>
 8007c66:	bf00      	nop
 8007c68:	080088d8 	.word	0x080088d8
 8007c6c:	080088f8 	.word	0x080088f8
 8007c70:	080088b8 	.word	0x080088b8
 8007c74:	080088a4 	.word	0x080088a4
 8007c78:	080088aa 	.word	0x080088aa
 8007c7c:	080088ae 	.word	0x080088ae
 8007c80:	08005815 	.word	0x08005815
 8007c84:	08007a03 	.word	0x08007a03

08007c88 <_sbrk_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4d05      	ldr	r5, [pc, #20]	; (8007ca4 <_sbrk_r+0x1c>)
 8007c8e:	4604      	mov	r4, r0
 8007c90:	4608      	mov	r0, r1
 8007c92:	602b      	str	r3, [r5, #0]
 8007c94:	f7fa f8ca 	bl	8001e2c <_sbrk>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_sbrk_r+0x1a>
 8007c9c:	682b      	ldr	r3, [r5, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_sbrk_r+0x1a>
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	200003f0 	.word	0x200003f0

08007ca8 <__swbuf_r>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	460e      	mov	r6, r1
 8007cac:	4614      	mov	r4, r2
 8007cae:	4605      	mov	r5, r0
 8007cb0:	b118      	cbz	r0, 8007cba <__swbuf_r+0x12>
 8007cb2:	6983      	ldr	r3, [r0, #24]
 8007cb4:	b90b      	cbnz	r3, 8007cba <__swbuf_r+0x12>
 8007cb6:	f000 f9d5 	bl	8008064 <__sinit>
 8007cba:	4b21      	ldr	r3, [pc, #132]	; (8007d40 <__swbuf_r+0x98>)
 8007cbc:	429c      	cmp	r4, r3
 8007cbe:	d12b      	bne.n	8007d18 <__swbuf_r+0x70>
 8007cc0:	686c      	ldr	r4, [r5, #4]
 8007cc2:	69a3      	ldr	r3, [r4, #24]
 8007cc4:	60a3      	str	r3, [r4, #8]
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	071a      	lsls	r2, r3, #28
 8007cca:	d52f      	bpl.n	8007d2c <__swbuf_r+0x84>
 8007ccc:	6923      	ldr	r3, [r4, #16]
 8007cce:	b36b      	cbz	r3, 8007d2c <__swbuf_r+0x84>
 8007cd0:	6923      	ldr	r3, [r4, #16]
 8007cd2:	6820      	ldr	r0, [r4, #0]
 8007cd4:	b2f6      	uxtb	r6, r6
 8007cd6:	1ac0      	subs	r0, r0, r3
 8007cd8:	6963      	ldr	r3, [r4, #20]
 8007cda:	4637      	mov	r7, r6
 8007cdc:	4283      	cmp	r3, r0
 8007cde:	dc04      	bgt.n	8007cea <__swbuf_r+0x42>
 8007ce0:	4621      	mov	r1, r4
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	f000 f92a 	bl	8007f3c <_fflush_r>
 8007ce8:	bb30      	cbnz	r0, 8007d38 <__swbuf_r+0x90>
 8007cea:	68a3      	ldr	r3, [r4, #8]
 8007cec:	3001      	adds	r0, #1
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	60a3      	str	r3, [r4, #8]
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	1c5a      	adds	r2, r3, #1
 8007cf6:	6022      	str	r2, [r4, #0]
 8007cf8:	701e      	strb	r6, [r3, #0]
 8007cfa:	6963      	ldr	r3, [r4, #20]
 8007cfc:	4283      	cmp	r3, r0
 8007cfe:	d004      	beq.n	8007d0a <__swbuf_r+0x62>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	07db      	lsls	r3, r3, #31
 8007d04:	d506      	bpl.n	8007d14 <__swbuf_r+0x6c>
 8007d06:	2e0a      	cmp	r6, #10
 8007d08:	d104      	bne.n	8007d14 <__swbuf_r+0x6c>
 8007d0a:	4621      	mov	r1, r4
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	f000 f915 	bl	8007f3c <_fflush_r>
 8007d12:	b988      	cbnz	r0, 8007d38 <__swbuf_r+0x90>
 8007d14:	4638      	mov	r0, r7
 8007d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d18:	4b0a      	ldr	r3, [pc, #40]	; (8007d44 <__swbuf_r+0x9c>)
 8007d1a:	429c      	cmp	r4, r3
 8007d1c:	d101      	bne.n	8007d22 <__swbuf_r+0x7a>
 8007d1e:	68ac      	ldr	r4, [r5, #8]
 8007d20:	e7cf      	b.n	8007cc2 <__swbuf_r+0x1a>
 8007d22:	4b09      	ldr	r3, [pc, #36]	; (8007d48 <__swbuf_r+0xa0>)
 8007d24:	429c      	cmp	r4, r3
 8007d26:	bf08      	it	eq
 8007d28:	68ec      	ldreq	r4, [r5, #12]
 8007d2a:	e7ca      	b.n	8007cc2 <__swbuf_r+0x1a>
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	4628      	mov	r0, r5
 8007d30:	f000 f80c 	bl	8007d4c <__swsetup_r>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d0cb      	beq.n	8007cd0 <__swbuf_r+0x28>
 8007d38:	f04f 37ff 	mov.w	r7, #4294967295
 8007d3c:	e7ea      	b.n	8007d14 <__swbuf_r+0x6c>
 8007d3e:	bf00      	nop
 8007d40:	080088d8 	.word	0x080088d8
 8007d44:	080088f8 	.word	0x080088f8
 8007d48:	080088b8 	.word	0x080088b8

08007d4c <__swsetup_r>:
 8007d4c:	4b32      	ldr	r3, [pc, #200]	; (8007e18 <__swsetup_r+0xcc>)
 8007d4e:	b570      	push	{r4, r5, r6, lr}
 8007d50:	681d      	ldr	r5, [r3, #0]
 8007d52:	4606      	mov	r6, r0
 8007d54:	460c      	mov	r4, r1
 8007d56:	b125      	cbz	r5, 8007d62 <__swsetup_r+0x16>
 8007d58:	69ab      	ldr	r3, [r5, #24]
 8007d5a:	b913      	cbnz	r3, 8007d62 <__swsetup_r+0x16>
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	f000 f981 	bl	8008064 <__sinit>
 8007d62:	4b2e      	ldr	r3, [pc, #184]	; (8007e1c <__swsetup_r+0xd0>)
 8007d64:	429c      	cmp	r4, r3
 8007d66:	d10f      	bne.n	8007d88 <__swsetup_r+0x3c>
 8007d68:	686c      	ldr	r4, [r5, #4]
 8007d6a:	89a3      	ldrh	r3, [r4, #12]
 8007d6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d70:	0719      	lsls	r1, r3, #28
 8007d72:	d42c      	bmi.n	8007dce <__swsetup_r+0x82>
 8007d74:	06dd      	lsls	r5, r3, #27
 8007d76:	d411      	bmi.n	8007d9c <__swsetup_r+0x50>
 8007d78:	2309      	movs	r3, #9
 8007d7a:	6033      	str	r3, [r6, #0]
 8007d7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d80:	f04f 30ff 	mov.w	r0, #4294967295
 8007d84:	81a3      	strh	r3, [r4, #12]
 8007d86:	e03e      	b.n	8007e06 <__swsetup_r+0xba>
 8007d88:	4b25      	ldr	r3, [pc, #148]	; (8007e20 <__swsetup_r+0xd4>)
 8007d8a:	429c      	cmp	r4, r3
 8007d8c:	d101      	bne.n	8007d92 <__swsetup_r+0x46>
 8007d8e:	68ac      	ldr	r4, [r5, #8]
 8007d90:	e7eb      	b.n	8007d6a <__swsetup_r+0x1e>
 8007d92:	4b24      	ldr	r3, [pc, #144]	; (8007e24 <__swsetup_r+0xd8>)
 8007d94:	429c      	cmp	r4, r3
 8007d96:	bf08      	it	eq
 8007d98:	68ec      	ldreq	r4, [r5, #12]
 8007d9a:	e7e6      	b.n	8007d6a <__swsetup_r+0x1e>
 8007d9c:	0758      	lsls	r0, r3, #29
 8007d9e:	d512      	bpl.n	8007dc6 <__swsetup_r+0x7a>
 8007da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007da2:	b141      	cbz	r1, 8007db6 <__swsetup_r+0x6a>
 8007da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007da8:	4299      	cmp	r1, r3
 8007daa:	d002      	beq.n	8007db2 <__swsetup_r+0x66>
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff fbdb 	bl	8007568 <_free_r>
 8007db2:	2300      	movs	r3, #0
 8007db4:	6363      	str	r3, [r4, #52]	; 0x34
 8007db6:	89a3      	ldrh	r3, [r4, #12]
 8007db8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007dbc:	81a3      	strh	r3, [r4, #12]
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	6063      	str	r3, [r4, #4]
 8007dc2:	6923      	ldr	r3, [r4, #16]
 8007dc4:	6023      	str	r3, [r4, #0]
 8007dc6:	89a3      	ldrh	r3, [r4, #12]
 8007dc8:	f043 0308 	orr.w	r3, r3, #8
 8007dcc:	81a3      	strh	r3, [r4, #12]
 8007dce:	6923      	ldr	r3, [r4, #16]
 8007dd0:	b94b      	cbnz	r3, 8007de6 <__swsetup_r+0x9a>
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ddc:	d003      	beq.n	8007de6 <__swsetup_r+0x9a>
 8007dde:	4621      	mov	r1, r4
 8007de0:	4630      	mov	r0, r6
 8007de2:	f000 fa05 	bl	80081f0 <__smakebuf_r>
 8007de6:	89a0      	ldrh	r0, [r4, #12]
 8007de8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dec:	f010 0301 	ands.w	r3, r0, #1
 8007df0:	d00a      	beq.n	8007e08 <__swsetup_r+0xbc>
 8007df2:	2300      	movs	r3, #0
 8007df4:	60a3      	str	r3, [r4, #8]
 8007df6:	6963      	ldr	r3, [r4, #20]
 8007df8:	425b      	negs	r3, r3
 8007dfa:	61a3      	str	r3, [r4, #24]
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	b943      	cbnz	r3, 8007e12 <__swsetup_r+0xc6>
 8007e00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e04:	d1ba      	bne.n	8007d7c <__swsetup_r+0x30>
 8007e06:	bd70      	pop	{r4, r5, r6, pc}
 8007e08:	0781      	lsls	r1, r0, #30
 8007e0a:	bf58      	it	pl
 8007e0c:	6963      	ldrpl	r3, [r4, #20]
 8007e0e:	60a3      	str	r3, [r4, #8]
 8007e10:	e7f4      	b.n	8007dfc <__swsetup_r+0xb0>
 8007e12:	2000      	movs	r0, #0
 8007e14:	e7f7      	b.n	8007e06 <__swsetup_r+0xba>
 8007e16:	bf00      	nop
 8007e18:	20000010 	.word	0x20000010
 8007e1c:	080088d8 	.word	0x080088d8
 8007e20:	080088f8 	.word	0x080088f8
 8007e24:	080088b8 	.word	0x080088b8

08007e28 <abort>:
 8007e28:	2006      	movs	r0, #6
 8007e2a:	b508      	push	{r3, lr}
 8007e2c:	f000 fab0 	bl	8008390 <raise>
 8007e30:	2001      	movs	r0, #1
 8007e32:	f7f9 ff88 	bl	8001d46 <_exit>
	...

08007e38 <__sflush_r>:
 8007e38:	898a      	ldrh	r2, [r1, #12]
 8007e3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3c:	4605      	mov	r5, r0
 8007e3e:	0710      	lsls	r0, r2, #28
 8007e40:	460c      	mov	r4, r1
 8007e42:	d457      	bmi.n	8007ef4 <__sflush_r+0xbc>
 8007e44:	684b      	ldr	r3, [r1, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	dc04      	bgt.n	8007e54 <__sflush_r+0x1c>
 8007e4a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	dc01      	bgt.n	8007e54 <__sflush_r+0x1c>
 8007e50:	2000      	movs	r0, #0
 8007e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e56:	2e00      	cmp	r6, #0
 8007e58:	d0fa      	beq.n	8007e50 <__sflush_r+0x18>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e60:	682f      	ldr	r7, [r5, #0]
 8007e62:	602b      	str	r3, [r5, #0]
 8007e64:	d032      	beq.n	8007ecc <__sflush_r+0x94>
 8007e66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e68:	89a3      	ldrh	r3, [r4, #12]
 8007e6a:	075a      	lsls	r2, r3, #29
 8007e6c:	d505      	bpl.n	8007e7a <__sflush_r+0x42>
 8007e6e:	6863      	ldr	r3, [r4, #4]
 8007e70:	1ac0      	subs	r0, r0, r3
 8007e72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e74:	b10b      	cbz	r3, 8007e7a <__sflush_r+0x42>
 8007e76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e78:	1ac0      	subs	r0, r0, r3
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e80:	4628      	mov	r0, r5
 8007e82:	6a21      	ldr	r1, [r4, #32]
 8007e84:	47b0      	blx	r6
 8007e86:	1c43      	adds	r3, r0, #1
 8007e88:	89a3      	ldrh	r3, [r4, #12]
 8007e8a:	d106      	bne.n	8007e9a <__sflush_r+0x62>
 8007e8c:	6829      	ldr	r1, [r5, #0]
 8007e8e:	291d      	cmp	r1, #29
 8007e90:	d82c      	bhi.n	8007eec <__sflush_r+0xb4>
 8007e92:	4a29      	ldr	r2, [pc, #164]	; (8007f38 <__sflush_r+0x100>)
 8007e94:	40ca      	lsrs	r2, r1
 8007e96:	07d6      	lsls	r6, r2, #31
 8007e98:	d528      	bpl.n	8007eec <__sflush_r+0xb4>
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	6062      	str	r2, [r4, #4]
 8007e9e:	6922      	ldr	r2, [r4, #16]
 8007ea0:	04d9      	lsls	r1, r3, #19
 8007ea2:	6022      	str	r2, [r4, #0]
 8007ea4:	d504      	bpl.n	8007eb0 <__sflush_r+0x78>
 8007ea6:	1c42      	adds	r2, r0, #1
 8007ea8:	d101      	bne.n	8007eae <__sflush_r+0x76>
 8007eaa:	682b      	ldr	r3, [r5, #0]
 8007eac:	b903      	cbnz	r3, 8007eb0 <__sflush_r+0x78>
 8007eae:	6560      	str	r0, [r4, #84]	; 0x54
 8007eb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007eb2:	602f      	str	r7, [r5, #0]
 8007eb4:	2900      	cmp	r1, #0
 8007eb6:	d0cb      	beq.n	8007e50 <__sflush_r+0x18>
 8007eb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ebc:	4299      	cmp	r1, r3
 8007ebe:	d002      	beq.n	8007ec6 <__sflush_r+0x8e>
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	f7ff fb51 	bl	8007568 <_free_r>
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	6360      	str	r0, [r4, #52]	; 0x34
 8007eca:	e7c2      	b.n	8007e52 <__sflush_r+0x1a>
 8007ecc:	6a21      	ldr	r1, [r4, #32]
 8007ece:	2301      	movs	r3, #1
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	47b0      	blx	r6
 8007ed4:	1c41      	adds	r1, r0, #1
 8007ed6:	d1c7      	bne.n	8007e68 <__sflush_r+0x30>
 8007ed8:	682b      	ldr	r3, [r5, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0c4      	beq.n	8007e68 <__sflush_r+0x30>
 8007ede:	2b1d      	cmp	r3, #29
 8007ee0:	d001      	beq.n	8007ee6 <__sflush_r+0xae>
 8007ee2:	2b16      	cmp	r3, #22
 8007ee4:	d101      	bne.n	8007eea <__sflush_r+0xb2>
 8007ee6:	602f      	str	r7, [r5, #0]
 8007ee8:	e7b2      	b.n	8007e50 <__sflush_r+0x18>
 8007eea:	89a3      	ldrh	r3, [r4, #12]
 8007eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ef0:	81a3      	strh	r3, [r4, #12]
 8007ef2:	e7ae      	b.n	8007e52 <__sflush_r+0x1a>
 8007ef4:	690f      	ldr	r7, [r1, #16]
 8007ef6:	2f00      	cmp	r7, #0
 8007ef8:	d0aa      	beq.n	8007e50 <__sflush_r+0x18>
 8007efa:	0793      	lsls	r3, r2, #30
 8007efc:	bf18      	it	ne
 8007efe:	2300      	movne	r3, #0
 8007f00:	680e      	ldr	r6, [r1, #0]
 8007f02:	bf08      	it	eq
 8007f04:	694b      	ldreq	r3, [r1, #20]
 8007f06:	1bf6      	subs	r6, r6, r7
 8007f08:	600f      	str	r7, [r1, #0]
 8007f0a:	608b      	str	r3, [r1, #8]
 8007f0c:	2e00      	cmp	r6, #0
 8007f0e:	dd9f      	ble.n	8007e50 <__sflush_r+0x18>
 8007f10:	4633      	mov	r3, r6
 8007f12:	463a      	mov	r2, r7
 8007f14:	4628      	mov	r0, r5
 8007f16:	6a21      	ldr	r1, [r4, #32]
 8007f18:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007f1c:	47e0      	blx	ip
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	dc06      	bgt.n	8007f30 <__sflush_r+0xf8>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	f04f 30ff 	mov.w	r0, #4294967295
 8007f28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f2c:	81a3      	strh	r3, [r4, #12]
 8007f2e:	e790      	b.n	8007e52 <__sflush_r+0x1a>
 8007f30:	4407      	add	r7, r0
 8007f32:	1a36      	subs	r6, r6, r0
 8007f34:	e7ea      	b.n	8007f0c <__sflush_r+0xd4>
 8007f36:	bf00      	nop
 8007f38:	20400001 	.word	0x20400001

08007f3c <_fflush_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	690b      	ldr	r3, [r1, #16]
 8007f40:	4605      	mov	r5, r0
 8007f42:	460c      	mov	r4, r1
 8007f44:	b913      	cbnz	r3, 8007f4c <_fflush_r+0x10>
 8007f46:	2500      	movs	r5, #0
 8007f48:	4628      	mov	r0, r5
 8007f4a:	bd38      	pop	{r3, r4, r5, pc}
 8007f4c:	b118      	cbz	r0, 8007f56 <_fflush_r+0x1a>
 8007f4e:	6983      	ldr	r3, [r0, #24]
 8007f50:	b90b      	cbnz	r3, 8007f56 <_fflush_r+0x1a>
 8007f52:	f000 f887 	bl	8008064 <__sinit>
 8007f56:	4b14      	ldr	r3, [pc, #80]	; (8007fa8 <_fflush_r+0x6c>)
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	d11b      	bne.n	8007f94 <_fflush_r+0x58>
 8007f5c:	686c      	ldr	r4, [r5, #4]
 8007f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0ef      	beq.n	8007f46 <_fflush_r+0xa>
 8007f66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f68:	07d0      	lsls	r0, r2, #31
 8007f6a:	d404      	bmi.n	8007f76 <_fflush_r+0x3a>
 8007f6c:	0599      	lsls	r1, r3, #22
 8007f6e:	d402      	bmi.n	8007f76 <_fflush_r+0x3a>
 8007f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f72:	f000 f915 	bl	80081a0 <__retarget_lock_acquire_recursive>
 8007f76:	4628      	mov	r0, r5
 8007f78:	4621      	mov	r1, r4
 8007f7a:	f7ff ff5d 	bl	8007e38 <__sflush_r>
 8007f7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f80:	4605      	mov	r5, r0
 8007f82:	07da      	lsls	r2, r3, #31
 8007f84:	d4e0      	bmi.n	8007f48 <_fflush_r+0xc>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	059b      	lsls	r3, r3, #22
 8007f8a:	d4dd      	bmi.n	8007f48 <_fflush_r+0xc>
 8007f8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f8e:	f000 f908 	bl	80081a2 <__retarget_lock_release_recursive>
 8007f92:	e7d9      	b.n	8007f48 <_fflush_r+0xc>
 8007f94:	4b05      	ldr	r3, [pc, #20]	; (8007fac <_fflush_r+0x70>)
 8007f96:	429c      	cmp	r4, r3
 8007f98:	d101      	bne.n	8007f9e <_fflush_r+0x62>
 8007f9a:	68ac      	ldr	r4, [r5, #8]
 8007f9c:	e7df      	b.n	8007f5e <_fflush_r+0x22>
 8007f9e:	4b04      	ldr	r3, [pc, #16]	; (8007fb0 <_fflush_r+0x74>)
 8007fa0:	429c      	cmp	r4, r3
 8007fa2:	bf08      	it	eq
 8007fa4:	68ec      	ldreq	r4, [r5, #12]
 8007fa6:	e7da      	b.n	8007f5e <_fflush_r+0x22>
 8007fa8:	080088d8 	.word	0x080088d8
 8007fac:	080088f8 	.word	0x080088f8
 8007fb0:	080088b8 	.word	0x080088b8

08007fb4 <std>:
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	b510      	push	{r4, lr}
 8007fb8:	4604      	mov	r4, r0
 8007fba:	e9c0 3300 	strd	r3, r3, [r0]
 8007fbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fc2:	6083      	str	r3, [r0, #8]
 8007fc4:	8181      	strh	r1, [r0, #12]
 8007fc6:	6643      	str	r3, [r0, #100]	; 0x64
 8007fc8:	81c2      	strh	r2, [r0, #14]
 8007fca:	6183      	str	r3, [r0, #24]
 8007fcc:	4619      	mov	r1, r3
 8007fce:	2208      	movs	r2, #8
 8007fd0:	305c      	adds	r0, #92	; 0x5c
 8007fd2:	f7fd fb79 	bl	80056c8 <memset>
 8007fd6:	4b05      	ldr	r3, [pc, #20]	; (8007fec <std+0x38>)
 8007fd8:	6224      	str	r4, [r4, #32]
 8007fda:	6263      	str	r3, [r4, #36]	; 0x24
 8007fdc:	4b04      	ldr	r3, [pc, #16]	; (8007ff0 <std+0x3c>)
 8007fde:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fe0:	4b04      	ldr	r3, [pc, #16]	; (8007ff4 <std+0x40>)
 8007fe2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fe4:	4b04      	ldr	r3, [pc, #16]	; (8007ff8 <std+0x44>)
 8007fe6:	6323      	str	r3, [r4, #48]	; 0x30
 8007fe8:	bd10      	pop	{r4, pc}
 8007fea:	bf00      	nop
 8007fec:	080083c9 	.word	0x080083c9
 8007ff0:	080083eb 	.word	0x080083eb
 8007ff4:	08008423 	.word	0x08008423
 8007ff8:	08008447 	.word	0x08008447

08007ffc <_cleanup_r>:
 8007ffc:	4901      	ldr	r1, [pc, #4]	; (8008004 <_cleanup_r+0x8>)
 8007ffe:	f000 b8af 	b.w	8008160 <_fwalk_reent>
 8008002:	bf00      	nop
 8008004:	08007f3d 	.word	0x08007f3d

08008008 <__sfmoreglue>:
 8008008:	2268      	movs	r2, #104	; 0x68
 800800a:	b570      	push	{r4, r5, r6, lr}
 800800c:	1e4d      	subs	r5, r1, #1
 800800e:	4355      	muls	r5, r2
 8008010:	460e      	mov	r6, r1
 8008012:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008016:	f7ff fb0f 	bl	8007638 <_malloc_r>
 800801a:	4604      	mov	r4, r0
 800801c:	b140      	cbz	r0, 8008030 <__sfmoreglue+0x28>
 800801e:	2100      	movs	r1, #0
 8008020:	e9c0 1600 	strd	r1, r6, [r0]
 8008024:	300c      	adds	r0, #12
 8008026:	60a0      	str	r0, [r4, #8]
 8008028:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800802c:	f7fd fb4c 	bl	80056c8 <memset>
 8008030:	4620      	mov	r0, r4
 8008032:	bd70      	pop	{r4, r5, r6, pc}

08008034 <__sfp_lock_acquire>:
 8008034:	4801      	ldr	r0, [pc, #4]	; (800803c <__sfp_lock_acquire+0x8>)
 8008036:	f000 b8b3 	b.w	80081a0 <__retarget_lock_acquire_recursive>
 800803a:	bf00      	nop
 800803c:	200003ed 	.word	0x200003ed

08008040 <__sfp_lock_release>:
 8008040:	4801      	ldr	r0, [pc, #4]	; (8008048 <__sfp_lock_release+0x8>)
 8008042:	f000 b8ae 	b.w	80081a2 <__retarget_lock_release_recursive>
 8008046:	bf00      	nop
 8008048:	200003ed 	.word	0x200003ed

0800804c <__sinit_lock_acquire>:
 800804c:	4801      	ldr	r0, [pc, #4]	; (8008054 <__sinit_lock_acquire+0x8>)
 800804e:	f000 b8a7 	b.w	80081a0 <__retarget_lock_acquire_recursive>
 8008052:	bf00      	nop
 8008054:	200003ee 	.word	0x200003ee

08008058 <__sinit_lock_release>:
 8008058:	4801      	ldr	r0, [pc, #4]	; (8008060 <__sinit_lock_release+0x8>)
 800805a:	f000 b8a2 	b.w	80081a2 <__retarget_lock_release_recursive>
 800805e:	bf00      	nop
 8008060:	200003ee 	.word	0x200003ee

08008064 <__sinit>:
 8008064:	b510      	push	{r4, lr}
 8008066:	4604      	mov	r4, r0
 8008068:	f7ff fff0 	bl	800804c <__sinit_lock_acquire>
 800806c:	69a3      	ldr	r3, [r4, #24]
 800806e:	b11b      	cbz	r3, 8008078 <__sinit+0x14>
 8008070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008074:	f7ff bff0 	b.w	8008058 <__sinit_lock_release>
 8008078:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800807c:	6523      	str	r3, [r4, #80]	; 0x50
 800807e:	4b13      	ldr	r3, [pc, #76]	; (80080cc <__sinit+0x68>)
 8008080:	4a13      	ldr	r2, [pc, #76]	; (80080d0 <__sinit+0x6c>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	62a2      	str	r2, [r4, #40]	; 0x28
 8008086:	42a3      	cmp	r3, r4
 8008088:	bf08      	it	eq
 800808a:	2301      	moveq	r3, #1
 800808c:	4620      	mov	r0, r4
 800808e:	bf08      	it	eq
 8008090:	61a3      	streq	r3, [r4, #24]
 8008092:	f000 f81f 	bl	80080d4 <__sfp>
 8008096:	6060      	str	r0, [r4, #4]
 8008098:	4620      	mov	r0, r4
 800809a:	f000 f81b 	bl	80080d4 <__sfp>
 800809e:	60a0      	str	r0, [r4, #8]
 80080a0:	4620      	mov	r0, r4
 80080a2:	f000 f817 	bl	80080d4 <__sfp>
 80080a6:	2200      	movs	r2, #0
 80080a8:	2104      	movs	r1, #4
 80080aa:	60e0      	str	r0, [r4, #12]
 80080ac:	6860      	ldr	r0, [r4, #4]
 80080ae:	f7ff ff81 	bl	8007fb4 <std>
 80080b2:	2201      	movs	r2, #1
 80080b4:	2109      	movs	r1, #9
 80080b6:	68a0      	ldr	r0, [r4, #8]
 80080b8:	f7ff ff7c 	bl	8007fb4 <std>
 80080bc:	2202      	movs	r2, #2
 80080be:	2112      	movs	r1, #18
 80080c0:	68e0      	ldr	r0, [r4, #12]
 80080c2:	f7ff ff77 	bl	8007fb4 <std>
 80080c6:	2301      	movs	r3, #1
 80080c8:	61a3      	str	r3, [r4, #24]
 80080ca:	e7d1      	b.n	8008070 <__sinit+0xc>
 80080cc:	080085e4 	.word	0x080085e4
 80080d0:	08007ffd 	.word	0x08007ffd

080080d4 <__sfp>:
 80080d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d6:	4607      	mov	r7, r0
 80080d8:	f7ff ffac 	bl	8008034 <__sfp_lock_acquire>
 80080dc:	4b1e      	ldr	r3, [pc, #120]	; (8008158 <__sfp+0x84>)
 80080de:	681e      	ldr	r6, [r3, #0]
 80080e0:	69b3      	ldr	r3, [r6, #24]
 80080e2:	b913      	cbnz	r3, 80080ea <__sfp+0x16>
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7ff ffbd 	bl	8008064 <__sinit>
 80080ea:	3648      	adds	r6, #72	; 0x48
 80080ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	d503      	bpl.n	80080fc <__sfp+0x28>
 80080f4:	6833      	ldr	r3, [r6, #0]
 80080f6:	b30b      	cbz	r3, 800813c <__sfp+0x68>
 80080f8:	6836      	ldr	r6, [r6, #0]
 80080fa:	e7f7      	b.n	80080ec <__sfp+0x18>
 80080fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008100:	b9d5      	cbnz	r5, 8008138 <__sfp+0x64>
 8008102:	4b16      	ldr	r3, [pc, #88]	; (800815c <__sfp+0x88>)
 8008104:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008108:	60e3      	str	r3, [r4, #12]
 800810a:	6665      	str	r5, [r4, #100]	; 0x64
 800810c:	f000 f847 	bl	800819e <__retarget_lock_init_recursive>
 8008110:	f7ff ff96 	bl	8008040 <__sfp_lock_release>
 8008114:	2208      	movs	r2, #8
 8008116:	4629      	mov	r1, r5
 8008118:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800811c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008120:	6025      	str	r5, [r4, #0]
 8008122:	61a5      	str	r5, [r4, #24]
 8008124:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008128:	f7fd face 	bl	80056c8 <memset>
 800812c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008130:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008134:	4620      	mov	r0, r4
 8008136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008138:	3468      	adds	r4, #104	; 0x68
 800813a:	e7d9      	b.n	80080f0 <__sfp+0x1c>
 800813c:	2104      	movs	r1, #4
 800813e:	4638      	mov	r0, r7
 8008140:	f7ff ff62 	bl	8008008 <__sfmoreglue>
 8008144:	4604      	mov	r4, r0
 8008146:	6030      	str	r0, [r6, #0]
 8008148:	2800      	cmp	r0, #0
 800814a:	d1d5      	bne.n	80080f8 <__sfp+0x24>
 800814c:	f7ff ff78 	bl	8008040 <__sfp_lock_release>
 8008150:	230c      	movs	r3, #12
 8008152:	603b      	str	r3, [r7, #0]
 8008154:	e7ee      	b.n	8008134 <__sfp+0x60>
 8008156:	bf00      	nop
 8008158:	080085e4 	.word	0x080085e4
 800815c:	ffff0001 	.word	0xffff0001

08008160 <_fwalk_reent>:
 8008160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008164:	4606      	mov	r6, r0
 8008166:	4688      	mov	r8, r1
 8008168:	2700      	movs	r7, #0
 800816a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800816e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008172:	f1b9 0901 	subs.w	r9, r9, #1
 8008176:	d505      	bpl.n	8008184 <_fwalk_reent+0x24>
 8008178:	6824      	ldr	r4, [r4, #0]
 800817a:	2c00      	cmp	r4, #0
 800817c:	d1f7      	bne.n	800816e <_fwalk_reent+0xe>
 800817e:	4638      	mov	r0, r7
 8008180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008184:	89ab      	ldrh	r3, [r5, #12]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d907      	bls.n	800819a <_fwalk_reent+0x3a>
 800818a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800818e:	3301      	adds	r3, #1
 8008190:	d003      	beq.n	800819a <_fwalk_reent+0x3a>
 8008192:	4629      	mov	r1, r5
 8008194:	4630      	mov	r0, r6
 8008196:	47c0      	blx	r8
 8008198:	4307      	orrs	r7, r0
 800819a:	3568      	adds	r5, #104	; 0x68
 800819c:	e7e9      	b.n	8008172 <_fwalk_reent+0x12>

0800819e <__retarget_lock_init_recursive>:
 800819e:	4770      	bx	lr

080081a0 <__retarget_lock_acquire_recursive>:
 80081a0:	4770      	bx	lr

080081a2 <__retarget_lock_release_recursive>:
 80081a2:	4770      	bx	lr

080081a4 <__swhatbuf_r>:
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	460e      	mov	r6, r1
 80081a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081ac:	4614      	mov	r4, r2
 80081ae:	2900      	cmp	r1, #0
 80081b0:	461d      	mov	r5, r3
 80081b2:	b096      	sub	sp, #88	; 0x58
 80081b4:	da08      	bge.n	80081c8 <__swhatbuf_r+0x24>
 80081b6:	2200      	movs	r2, #0
 80081b8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80081bc:	602a      	str	r2, [r5, #0]
 80081be:	061a      	lsls	r2, r3, #24
 80081c0:	d410      	bmi.n	80081e4 <__swhatbuf_r+0x40>
 80081c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c6:	e00e      	b.n	80081e6 <__swhatbuf_r+0x42>
 80081c8:	466a      	mov	r2, sp
 80081ca:	f000 f96f 	bl	80084ac <_fstat_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	dbf1      	blt.n	80081b6 <__swhatbuf_r+0x12>
 80081d2:	9a01      	ldr	r2, [sp, #4]
 80081d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081dc:	425a      	negs	r2, r3
 80081de:	415a      	adcs	r2, r3
 80081e0:	602a      	str	r2, [r5, #0]
 80081e2:	e7ee      	b.n	80081c2 <__swhatbuf_r+0x1e>
 80081e4:	2340      	movs	r3, #64	; 0x40
 80081e6:	2000      	movs	r0, #0
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	b016      	add	sp, #88	; 0x58
 80081ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080081f0 <__smakebuf_r>:
 80081f0:	898b      	ldrh	r3, [r1, #12]
 80081f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081f4:	079d      	lsls	r5, r3, #30
 80081f6:	4606      	mov	r6, r0
 80081f8:	460c      	mov	r4, r1
 80081fa:	d507      	bpl.n	800820c <__smakebuf_r+0x1c>
 80081fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008200:	6023      	str	r3, [r4, #0]
 8008202:	6123      	str	r3, [r4, #16]
 8008204:	2301      	movs	r3, #1
 8008206:	6163      	str	r3, [r4, #20]
 8008208:	b002      	add	sp, #8
 800820a:	bd70      	pop	{r4, r5, r6, pc}
 800820c:	466a      	mov	r2, sp
 800820e:	ab01      	add	r3, sp, #4
 8008210:	f7ff ffc8 	bl	80081a4 <__swhatbuf_r>
 8008214:	9900      	ldr	r1, [sp, #0]
 8008216:	4605      	mov	r5, r0
 8008218:	4630      	mov	r0, r6
 800821a:	f7ff fa0d 	bl	8007638 <_malloc_r>
 800821e:	b948      	cbnz	r0, 8008234 <__smakebuf_r+0x44>
 8008220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008224:	059a      	lsls	r2, r3, #22
 8008226:	d4ef      	bmi.n	8008208 <__smakebuf_r+0x18>
 8008228:	f023 0303 	bic.w	r3, r3, #3
 800822c:	f043 0302 	orr.w	r3, r3, #2
 8008230:	81a3      	strh	r3, [r4, #12]
 8008232:	e7e3      	b.n	80081fc <__smakebuf_r+0xc>
 8008234:	4b0d      	ldr	r3, [pc, #52]	; (800826c <__smakebuf_r+0x7c>)
 8008236:	62b3      	str	r3, [r6, #40]	; 0x28
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	6020      	str	r0, [r4, #0]
 800823c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008240:	81a3      	strh	r3, [r4, #12]
 8008242:	9b00      	ldr	r3, [sp, #0]
 8008244:	6120      	str	r0, [r4, #16]
 8008246:	6163      	str	r3, [r4, #20]
 8008248:	9b01      	ldr	r3, [sp, #4]
 800824a:	b15b      	cbz	r3, 8008264 <__smakebuf_r+0x74>
 800824c:	4630      	mov	r0, r6
 800824e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008252:	f000 f93d 	bl	80084d0 <_isatty_r>
 8008256:	b128      	cbz	r0, 8008264 <__smakebuf_r+0x74>
 8008258:	89a3      	ldrh	r3, [r4, #12]
 800825a:	f023 0303 	bic.w	r3, r3, #3
 800825e:	f043 0301 	orr.w	r3, r3, #1
 8008262:	81a3      	strh	r3, [r4, #12]
 8008264:	89a0      	ldrh	r0, [r4, #12]
 8008266:	4305      	orrs	r5, r0
 8008268:	81a5      	strh	r5, [r4, #12]
 800826a:	e7cd      	b.n	8008208 <__smakebuf_r+0x18>
 800826c:	08007ffd 	.word	0x08007ffd

08008270 <__ascii_mbtowc>:
 8008270:	b082      	sub	sp, #8
 8008272:	b901      	cbnz	r1, 8008276 <__ascii_mbtowc+0x6>
 8008274:	a901      	add	r1, sp, #4
 8008276:	b142      	cbz	r2, 800828a <__ascii_mbtowc+0x1a>
 8008278:	b14b      	cbz	r3, 800828e <__ascii_mbtowc+0x1e>
 800827a:	7813      	ldrb	r3, [r2, #0]
 800827c:	600b      	str	r3, [r1, #0]
 800827e:	7812      	ldrb	r2, [r2, #0]
 8008280:	1e10      	subs	r0, r2, #0
 8008282:	bf18      	it	ne
 8008284:	2001      	movne	r0, #1
 8008286:	b002      	add	sp, #8
 8008288:	4770      	bx	lr
 800828a:	4610      	mov	r0, r2
 800828c:	e7fb      	b.n	8008286 <__ascii_mbtowc+0x16>
 800828e:	f06f 0001 	mvn.w	r0, #1
 8008292:	e7f8      	b.n	8008286 <__ascii_mbtowc+0x16>

08008294 <memmove>:
 8008294:	4288      	cmp	r0, r1
 8008296:	b510      	push	{r4, lr}
 8008298:	eb01 0402 	add.w	r4, r1, r2
 800829c:	d902      	bls.n	80082a4 <memmove+0x10>
 800829e:	4284      	cmp	r4, r0
 80082a0:	4623      	mov	r3, r4
 80082a2:	d807      	bhi.n	80082b4 <memmove+0x20>
 80082a4:	1e43      	subs	r3, r0, #1
 80082a6:	42a1      	cmp	r1, r4
 80082a8:	d008      	beq.n	80082bc <memmove+0x28>
 80082aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082b2:	e7f8      	b.n	80082a6 <memmove+0x12>
 80082b4:	4601      	mov	r1, r0
 80082b6:	4402      	add	r2, r0
 80082b8:	428a      	cmp	r2, r1
 80082ba:	d100      	bne.n	80082be <memmove+0x2a>
 80082bc:	bd10      	pop	{r4, pc}
 80082be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082c6:	e7f7      	b.n	80082b8 <memmove+0x24>

080082c8 <__malloc_lock>:
 80082c8:	4801      	ldr	r0, [pc, #4]	; (80082d0 <__malloc_lock+0x8>)
 80082ca:	f7ff bf69 	b.w	80081a0 <__retarget_lock_acquire_recursive>
 80082ce:	bf00      	nop
 80082d0:	200003ec 	.word	0x200003ec

080082d4 <__malloc_unlock>:
 80082d4:	4801      	ldr	r0, [pc, #4]	; (80082dc <__malloc_unlock+0x8>)
 80082d6:	f7ff bf64 	b.w	80081a2 <__retarget_lock_release_recursive>
 80082da:	bf00      	nop
 80082dc:	200003ec 	.word	0x200003ec

080082e0 <_realloc_r>:
 80082e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e4:	4680      	mov	r8, r0
 80082e6:	4614      	mov	r4, r2
 80082e8:	460e      	mov	r6, r1
 80082ea:	b921      	cbnz	r1, 80082f6 <_realloc_r+0x16>
 80082ec:	4611      	mov	r1, r2
 80082ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082f2:	f7ff b9a1 	b.w	8007638 <_malloc_r>
 80082f6:	b92a      	cbnz	r2, 8008304 <_realloc_r+0x24>
 80082f8:	f7ff f936 	bl	8007568 <_free_r>
 80082fc:	4625      	mov	r5, r4
 80082fe:	4628      	mov	r0, r5
 8008300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008304:	f000 f906 	bl	8008514 <_malloc_usable_size_r>
 8008308:	4284      	cmp	r4, r0
 800830a:	4607      	mov	r7, r0
 800830c:	d802      	bhi.n	8008314 <_realloc_r+0x34>
 800830e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008312:	d812      	bhi.n	800833a <_realloc_r+0x5a>
 8008314:	4621      	mov	r1, r4
 8008316:	4640      	mov	r0, r8
 8008318:	f7ff f98e 	bl	8007638 <_malloc_r>
 800831c:	4605      	mov	r5, r0
 800831e:	2800      	cmp	r0, #0
 8008320:	d0ed      	beq.n	80082fe <_realloc_r+0x1e>
 8008322:	42bc      	cmp	r4, r7
 8008324:	4622      	mov	r2, r4
 8008326:	4631      	mov	r1, r6
 8008328:	bf28      	it	cs
 800832a:	463a      	movcs	r2, r7
 800832c:	f7fd f9be 	bl	80056ac <memcpy>
 8008330:	4631      	mov	r1, r6
 8008332:	4640      	mov	r0, r8
 8008334:	f7ff f918 	bl	8007568 <_free_r>
 8008338:	e7e1      	b.n	80082fe <_realloc_r+0x1e>
 800833a:	4635      	mov	r5, r6
 800833c:	e7df      	b.n	80082fe <_realloc_r+0x1e>

0800833e <_raise_r>:
 800833e:	291f      	cmp	r1, #31
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	4604      	mov	r4, r0
 8008344:	460d      	mov	r5, r1
 8008346:	d904      	bls.n	8008352 <_raise_r+0x14>
 8008348:	2316      	movs	r3, #22
 800834a:	6003      	str	r3, [r0, #0]
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	bd38      	pop	{r3, r4, r5, pc}
 8008352:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008354:	b112      	cbz	r2, 800835c <_raise_r+0x1e>
 8008356:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800835a:	b94b      	cbnz	r3, 8008370 <_raise_r+0x32>
 800835c:	4620      	mov	r0, r4
 800835e:	f000 f831 	bl	80083c4 <_getpid_r>
 8008362:	462a      	mov	r2, r5
 8008364:	4601      	mov	r1, r0
 8008366:	4620      	mov	r0, r4
 8008368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800836c:	f000 b818 	b.w	80083a0 <_kill_r>
 8008370:	2b01      	cmp	r3, #1
 8008372:	d00a      	beq.n	800838a <_raise_r+0x4c>
 8008374:	1c59      	adds	r1, r3, #1
 8008376:	d103      	bne.n	8008380 <_raise_r+0x42>
 8008378:	2316      	movs	r3, #22
 800837a:	6003      	str	r3, [r0, #0]
 800837c:	2001      	movs	r0, #1
 800837e:	e7e7      	b.n	8008350 <_raise_r+0x12>
 8008380:	2400      	movs	r4, #0
 8008382:	4628      	mov	r0, r5
 8008384:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008388:	4798      	blx	r3
 800838a:	2000      	movs	r0, #0
 800838c:	e7e0      	b.n	8008350 <_raise_r+0x12>
	...

08008390 <raise>:
 8008390:	4b02      	ldr	r3, [pc, #8]	; (800839c <raise+0xc>)
 8008392:	4601      	mov	r1, r0
 8008394:	6818      	ldr	r0, [r3, #0]
 8008396:	f7ff bfd2 	b.w	800833e <_raise_r>
 800839a:	bf00      	nop
 800839c:	20000010 	.word	0x20000010

080083a0 <_kill_r>:
 80083a0:	b538      	push	{r3, r4, r5, lr}
 80083a2:	2300      	movs	r3, #0
 80083a4:	4d06      	ldr	r5, [pc, #24]	; (80083c0 <_kill_r+0x20>)
 80083a6:	4604      	mov	r4, r0
 80083a8:	4608      	mov	r0, r1
 80083aa:	4611      	mov	r1, r2
 80083ac:	602b      	str	r3, [r5, #0]
 80083ae:	f7f9 fcba 	bl	8001d26 <_kill>
 80083b2:	1c43      	adds	r3, r0, #1
 80083b4:	d102      	bne.n	80083bc <_kill_r+0x1c>
 80083b6:	682b      	ldr	r3, [r5, #0]
 80083b8:	b103      	cbz	r3, 80083bc <_kill_r+0x1c>
 80083ba:	6023      	str	r3, [r4, #0]
 80083bc:	bd38      	pop	{r3, r4, r5, pc}
 80083be:	bf00      	nop
 80083c0:	200003f0 	.word	0x200003f0

080083c4 <_getpid_r>:
 80083c4:	f7f9 bca8 	b.w	8001d18 <_getpid>

080083c8 <__sread>:
 80083c8:	b510      	push	{r4, lr}
 80083ca:	460c      	mov	r4, r1
 80083cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083d0:	f000 f8a8 	bl	8008524 <_read_r>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	bfab      	itete	ge
 80083d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80083da:	89a3      	ldrhlt	r3, [r4, #12]
 80083dc:	181b      	addge	r3, r3, r0
 80083de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80083e2:	bfac      	ite	ge
 80083e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80083e6:	81a3      	strhlt	r3, [r4, #12]
 80083e8:	bd10      	pop	{r4, pc}

080083ea <__swrite>:
 80083ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ee:	461f      	mov	r7, r3
 80083f0:	898b      	ldrh	r3, [r1, #12]
 80083f2:	4605      	mov	r5, r0
 80083f4:	05db      	lsls	r3, r3, #23
 80083f6:	460c      	mov	r4, r1
 80083f8:	4616      	mov	r6, r2
 80083fa:	d505      	bpl.n	8008408 <__swrite+0x1e>
 80083fc:	2302      	movs	r3, #2
 80083fe:	2200      	movs	r2, #0
 8008400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008404:	f000 f874 	bl	80084f0 <_lseek_r>
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	4632      	mov	r2, r6
 800840c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008410:	81a3      	strh	r3, [r4, #12]
 8008412:	4628      	mov	r0, r5
 8008414:	463b      	mov	r3, r7
 8008416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800841a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800841e:	f000 b823 	b.w	8008468 <_write_r>

08008422 <__sseek>:
 8008422:	b510      	push	{r4, lr}
 8008424:	460c      	mov	r4, r1
 8008426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842a:	f000 f861 	bl	80084f0 <_lseek_r>
 800842e:	1c43      	adds	r3, r0, #1
 8008430:	89a3      	ldrh	r3, [r4, #12]
 8008432:	bf15      	itete	ne
 8008434:	6560      	strne	r0, [r4, #84]	; 0x54
 8008436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800843a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800843e:	81a3      	strheq	r3, [r4, #12]
 8008440:	bf18      	it	ne
 8008442:	81a3      	strhne	r3, [r4, #12]
 8008444:	bd10      	pop	{r4, pc}

08008446 <__sclose>:
 8008446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800844a:	f000 b81f 	b.w	800848c <_close_r>

0800844e <__ascii_wctomb>:
 800844e:	4603      	mov	r3, r0
 8008450:	4608      	mov	r0, r1
 8008452:	b141      	cbz	r1, 8008466 <__ascii_wctomb+0x18>
 8008454:	2aff      	cmp	r2, #255	; 0xff
 8008456:	d904      	bls.n	8008462 <__ascii_wctomb+0x14>
 8008458:	228a      	movs	r2, #138	; 0x8a
 800845a:	f04f 30ff 	mov.w	r0, #4294967295
 800845e:	601a      	str	r2, [r3, #0]
 8008460:	4770      	bx	lr
 8008462:	2001      	movs	r0, #1
 8008464:	700a      	strb	r2, [r1, #0]
 8008466:	4770      	bx	lr

08008468 <_write_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	4604      	mov	r4, r0
 800846c:	4608      	mov	r0, r1
 800846e:	4611      	mov	r1, r2
 8008470:	2200      	movs	r2, #0
 8008472:	4d05      	ldr	r5, [pc, #20]	; (8008488 <_write_r+0x20>)
 8008474:	602a      	str	r2, [r5, #0]
 8008476:	461a      	mov	r2, r3
 8008478:	f7f9 fc8c 	bl	8001d94 <_write>
 800847c:	1c43      	adds	r3, r0, #1
 800847e:	d102      	bne.n	8008486 <_write_r+0x1e>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	b103      	cbz	r3, 8008486 <_write_r+0x1e>
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	bd38      	pop	{r3, r4, r5, pc}
 8008488:	200003f0 	.word	0x200003f0

0800848c <_close_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	2300      	movs	r3, #0
 8008490:	4d05      	ldr	r5, [pc, #20]	; (80084a8 <_close_r+0x1c>)
 8008492:	4604      	mov	r4, r0
 8008494:	4608      	mov	r0, r1
 8008496:	602b      	str	r3, [r5, #0]
 8008498:	f7f9 fc98 	bl	8001dcc <_close>
 800849c:	1c43      	adds	r3, r0, #1
 800849e:	d102      	bne.n	80084a6 <_close_r+0x1a>
 80084a0:	682b      	ldr	r3, [r5, #0]
 80084a2:	b103      	cbz	r3, 80084a6 <_close_r+0x1a>
 80084a4:	6023      	str	r3, [r4, #0]
 80084a6:	bd38      	pop	{r3, r4, r5, pc}
 80084a8:	200003f0 	.word	0x200003f0

080084ac <_fstat_r>:
 80084ac:	b538      	push	{r3, r4, r5, lr}
 80084ae:	2300      	movs	r3, #0
 80084b0:	4d06      	ldr	r5, [pc, #24]	; (80084cc <_fstat_r+0x20>)
 80084b2:	4604      	mov	r4, r0
 80084b4:	4608      	mov	r0, r1
 80084b6:	4611      	mov	r1, r2
 80084b8:	602b      	str	r3, [r5, #0]
 80084ba:	f7f9 fc92 	bl	8001de2 <_fstat>
 80084be:	1c43      	adds	r3, r0, #1
 80084c0:	d102      	bne.n	80084c8 <_fstat_r+0x1c>
 80084c2:	682b      	ldr	r3, [r5, #0]
 80084c4:	b103      	cbz	r3, 80084c8 <_fstat_r+0x1c>
 80084c6:	6023      	str	r3, [r4, #0]
 80084c8:	bd38      	pop	{r3, r4, r5, pc}
 80084ca:	bf00      	nop
 80084cc:	200003f0 	.word	0x200003f0

080084d0 <_isatty_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	2300      	movs	r3, #0
 80084d4:	4d05      	ldr	r5, [pc, #20]	; (80084ec <_isatty_r+0x1c>)
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	602b      	str	r3, [r5, #0]
 80084dc:	f7f9 fc90 	bl	8001e00 <_isatty>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_isatty_r+0x1a>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_isatty_r+0x1a>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	200003f0 	.word	0x200003f0

080084f0 <_lseek_r>:
 80084f0:	b538      	push	{r3, r4, r5, lr}
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	4611      	mov	r1, r2
 80084f8:	2200      	movs	r2, #0
 80084fa:	4d05      	ldr	r5, [pc, #20]	; (8008510 <_lseek_r+0x20>)
 80084fc:	602a      	str	r2, [r5, #0]
 80084fe:	461a      	mov	r2, r3
 8008500:	f7f9 fc88 	bl	8001e14 <_lseek>
 8008504:	1c43      	adds	r3, r0, #1
 8008506:	d102      	bne.n	800850e <_lseek_r+0x1e>
 8008508:	682b      	ldr	r3, [r5, #0]
 800850a:	b103      	cbz	r3, 800850e <_lseek_r+0x1e>
 800850c:	6023      	str	r3, [r4, #0]
 800850e:	bd38      	pop	{r3, r4, r5, pc}
 8008510:	200003f0 	.word	0x200003f0

08008514 <_malloc_usable_size_r>:
 8008514:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008518:	1f18      	subs	r0, r3, #4
 800851a:	2b00      	cmp	r3, #0
 800851c:	bfbc      	itt	lt
 800851e:	580b      	ldrlt	r3, [r1, r0]
 8008520:	18c0      	addlt	r0, r0, r3
 8008522:	4770      	bx	lr

08008524 <_read_r>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	4604      	mov	r4, r0
 8008528:	4608      	mov	r0, r1
 800852a:	4611      	mov	r1, r2
 800852c:	2200      	movs	r2, #0
 800852e:	4d05      	ldr	r5, [pc, #20]	; (8008544 <_read_r+0x20>)
 8008530:	602a      	str	r2, [r5, #0]
 8008532:	461a      	mov	r2, r3
 8008534:	f7f9 fc11 	bl	8001d5a <_read>
 8008538:	1c43      	adds	r3, r0, #1
 800853a:	d102      	bne.n	8008542 <_read_r+0x1e>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	b103      	cbz	r3, 8008542 <_read_r+0x1e>
 8008540:	6023      	str	r3, [r4, #0]
 8008542:	bd38      	pop	{r3, r4, r5, pc}
 8008544:	200003f0 	.word	0x200003f0

08008548 <_init>:
 8008548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854a:	bf00      	nop
 800854c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800854e:	bc08      	pop	{r3}
 8008550:	469e      	mov	lr, r3
 8008552:	4770      	bx	lr

08008554 <_fini>:
 8008554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008556:	bf00      	nop
 8008558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800855a:	bc08      	pop	{r3}
 800855c:	469e      	mov	lr, r3
 800855e:	4770      	bx	lr
