<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-center">
Go <a href="mod55.html#l1">back</a>
<pre class="code"><br clear=all>
1246                      always @(posedge clk) begin
1247       1/1              if(_zz_decode_RegFilePlugin_rs1Data) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1248       1/1                _zz_RegFilePlugin_regFile_port0 &lt;= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1249                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1250                      end
1251                    
1252                      always @(posedge clk) begin
1253       1/1              if(_zz_decode_RegFilePlugin_rs2Data) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1254       1/1                _zz_RegFilePlugin_regFile_port1 &lt;= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1255                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1256                      end
1257                    
1258                      always @(posedge clk) begin
1259       1/1              if(_zz_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1260       1/1                RegFilePlugin_regFile[lastStageRegFileWrite_payload_address] &lt;= lastStageRegFileWrite_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1261                        end
                        MISSING_ELSE
1262                      end
1263                    
1264                      InstructionCache IBusCachedPlugin_cache (
1265                        .io_flush                                 (IBusCachedPlugin_cache_io_flush                       ), //i
1266                        .io_cpu_prefetch_isValid                  (IBusCachedPlugin_cache_io_cpu_prefetch_isValid        ), //i
1267                        .io_cpu_prefetch_haltIt                   (IBusCachedPlugin_cache_io_cpu_prefetch_haltIt         ), //o
1268                        .io_cpu_prefetch_pc                       (IBusCachedPlugin_iBusRsp_stages_0_input_payload       ), //i
1269                        .io_cpu_fetch_isValid                     (IBusCachedPlugin_cache_io_cpu_fetch_isValid           ), //i
1270                        .io_cpu_fetch_isStuck                     (IBusCachedPlugin_cache_io_cpu_fetch_isStuck           ), //i
1271                        .io_cpu_fetch_isRemoved                   (IBusCachedPlugin_cache_io_cpu_fetch_isRemoved         ), //i
1272                        .io_cpu_fetch_pc                          (IBusCachedPlugin_iBusRsp_stages_1_input_payload       ), //i
1273                        .io_cpu_fetch_data                        (IBusCachedPlugin_cache_io_cpu_fetch_data              ), //o
1274                        .io_cpu_fetch_mmuRsp_physicalAddress      (IBusCachedPlugin_mmuBus_rsp_physicalAddress           ), //i
1275                        .io_cpu_fetch_mmuRsp_isIoAccess           (IBusCachedPlugin_mmuBus_rsp_isIoAccess                ), //i
1276                        .io_cpu_fetch_mmuRsp_isPaging             (IBusCachedPlugin_mmuBus_rsp_isPaging                  ), //i
1277                        .io_cpu_fetch_mmuRsp_allowRead            (IBusCachedPlugin_mmuBus_rsp_allowRead                 ), //i
1278                        .io_cpu_fetch_mmuRsp_allowWrite           (IBusCachedPlugin_mmuBus_rsp_allowWrite                ), //i
1279                        .io_cpu_fetch_mmuRsp_allowExecute         (IBusCachedPlugin_mmuBus_rsp_allowExecute              ), //i
1280                        .io_cpu_fetch_mmuRsp_exception            (IBusCachedPlugin_mmuBus_rsp_exception                 ), //i
1281                        .io_cpu_fetch_mmuRsp_refilling            (IBusCachedPlugin_mmuBus_rsp_refilling                 ), //i
1282                        .io_cpu_fetch_mmuRsp_bypassTranslation    (IBusCachedPlugin_mmuBus_rsp_bypassTranslation         ), //i
1283                        .io_cpu_fetch_physicalAddress             (IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress   ), //o
1284                        .io_cpu_decode_isValid                    (IBusCachedPlugin_cache_io_cpu_decode_isValid          ), //i
1285                        .io_cpu_decode_isStuck                    (IBusCachedPlugin_cache_io_cpu_decode_isStuck          ), //i
1286                        .io_cpu_decode_pc                         (IBusCachedPlugin_iBusRsp_stages_2_input_payload       ), //i
1287                        .io_cpu_decode_physicalAddress            (IBusCachedPlugin_cache_io_cpu_decode_physicalAddress  ), //o
1288                        .io_cpu_decode_data                       (IBusCachedPlugin_cache_io_cpu_decode_data             ), //o
1289                        .io_cpu_decode_cacheMiss                  (IBusCachedPlugin_cache_io_cpu_decode_cacheMiss        ), //o
1290                        .io_cpu_decode_error                      (IBusCachedPlugin_cache_io_cpu_decode_error            ), //o
1291                        .io_cpu_decode_mmuRefilling               (IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling     ), //o
1292                        .io_cpu_decode_mmuException               (IBusCachedPlugin_cache_io_cpu_decode_mmuException     ), //o
1293                        .io_cpu_decode_isUser                     (IBusCachedPlugin_cache_io_cpu_decode_isUser           ), //i
1294                        .io_cpu_fill_valid                        (IBusCachedPlugin_cache_io_cpu_fill_valid              ), //i
1295                        .io_cpu_fill_payload                      (IBusCachedPlugin_cache_io_cpu_decode_physicalAddress  ), //i
1296                        .io_mem_cmd_valid                         (IBusCachedPlugin_cache_io_mem_cmd_valid               ), //o
1297                        .io_mem_cmd_ready                         (iBus_cmd_ready                                        ), //i
1298                        .io_mem_cmd_payload_address               (IBusCachedPlugin_cache_io_mem_cmd_payload_address     ), //o
1299                        .io_mem_cmd_payload_size                  (IBusCachedPlugin_cache_io_mem_cmd_payload_size        ), //o
1300                        .io_mem_rsp_valid                         (iBus_rsp_valid                                        ), //i
1301                        .io_mem_rsp_payload_data                  (iBus_rsp_payload_data                                 ), //i
1302                        .io_mem_rsp_payload_error                 (iBus_rsp_payload_error                                ), //i
1303                        ._zz_when_Fetcher_l398                    (switch_Fetcher_l362                                   ), //i
1304                        ._zz_io_cpu_fetch_data_regNextWhen        (IBusCachedPlugin_injectionPort_payload                ), //i
1305                        .clk                                      (clk                                                   ), //i
1306                        .reset                                    (reset                                                 )  //i
1307                      );
1308                      `ifndef SYNTHESIS
1309                      always @(*) begin
1310       1/1              case(_zz_memory_to_writeBack_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1311       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_memory_to_writeBack_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1312       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_memory_to_writeBack_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1313       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_memory_to_writeBack_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1314       1/1                default : _zz_memory_to_writeBack_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1315                        endcase
1316                      end
1317                      always @(*) begin
1318       1/1              case(_zz_memory_to_writeBack_ENV_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1319       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_memory_to_writeBack_ENV_CTRL_1_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1320       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_memory_to_writeBack_ENV_CTRL_1_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1321       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_memory_to_writeBack_ENV_CTRL_1_string = &quot;ECALL&quot;;</font>
1322       1/1                default : _zz_memory_to_writeBack_ENV_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1323                        endcase
1324                      end
1325                      always @(*) begin
1326       1/1              case(_zz_execute_to_memory_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1327       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_execute_to_memory_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1328       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_execute_to_memory_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1329       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_execute_to_memory_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1330       1/1                default : _zz_execute_to_memory_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1331                        endcase
1332                      end
1333                      always @(*) begin
1334       1/1              case(_zz_execute_to_memory_ENV_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1335       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_execute_to_memory_ENV_CTRL_1_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1336       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_execute_to_memory_ENV_CTRL_1_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1337       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_execute_to_memory_ENV_CTRL_1_string = &quot;ECALL&quot;;</font>
1338       1/1                default : _zz_execute_to_memory_ENV_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1339                        endcase
1340                      end
1341                      always @(*) begin
1342       1/1              case(decode_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1343       1/1                `EnvCtrlEnum_binary_sequential_NONE : decode_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1344       1/1                `EnvCtrlEnum_binary_sequential_XRET : decode_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1345       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : decode_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1346       1/1                default : decode_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1347                        endcase
1348                      end
1349                      always @(*) begin
1350       1/1              case(_zz_decode_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1351       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_decode_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1352       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_decode_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1353       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_decode_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1354       1/1                default : _zz_decode_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1355                        endcase
1356                      end
1357                      always @(*) begin
1358       1/1              case(_zz_decode_to_execute_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1359       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_decode_to_execute_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1360       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_decode_to_execute_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1361       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_decode_to_execute_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1362       1/1                default : _zz_decode_to_execute_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1363                        endcase
1364                      end
1365                      always @(*) begin
1366       1/1              case(_zz_decode_to_execute_ENV_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1367       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_decode_to_execute_ENV_CTRL_1_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1368       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_decode_to_execute_ENV_CTRL_1_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1369       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_decode_to_execute_ENV_CTRL_1_string = &quot;ECALL&quot;;</font>
1370       1/1                default : _zz_decode_to_execute_ENV_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1371                        endcase
1372                      end
1373                      always @(*) begin
1374       1/1              case(decode_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1375       1/1                `BranchCtrlEnum_binary_sequential_INC : decode_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1376       1/1                `BranchCtrlEnum_binary_sequential_B : decode_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1377       1/1                `BranchCtrlEnum_binary_sequential_JAL : decode_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1378       1/1                `BranchCtrlEnum_binary_sequential_JALR : decode_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1379       1/1                default : decode_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1380                        endcase
1381                      end
1382                      always @(*) begin
1383       1/1              case(_zz_decode_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1384       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_decode_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1385       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_decode_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1386       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_decode_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1387       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_decode_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1388       1/1                default : _zz_decode_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1389                        endcase
1390                      end
1391                      always @(*) begin
1392       1/1              case(_zz_decode_to_execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1393       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_decode_to_execute_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1394       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_decode_to_execute_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1395       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_decode_to_execute_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1396       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_decode_to_execute_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1397       1/1                default : _zz_decode_to_execute_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1398                        endcase
1399                      end
1400                      always @(*) begin
1401       1/1              case(_zz_decode_to_execute_BRANCH_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1402       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_decode_to_execute_BRANCH_CTRL_1_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1403       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_decode_to_execute_BRANCH_CTRL_1_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1404       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_decode_to_execute_BRANCH_CTRL_1_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1405       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_decode_to_execute_BRANCH_CTRL_1_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1406       1/1                default : _zz_decode_to_execute_BRANCH_CTRL_1_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1407                        endcase
1408                      end
1409                      always @(*) begin
1410       1/1              case(decode_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1411       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : decode_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1412       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : decode_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1413       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : decode_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1414       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : decode_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1415       1/1                default : decode_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1416                        endcase
1417                      end
1418                      always @(*) begin
1419       1/1              case(_zz_decode_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1420       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_decode_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1421       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_decode_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1422       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_decode_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1423       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_decode_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1424       1/1                default : _zz_decode_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1425                        endcase
1426                      end
1427                      always @(*) begin
1428       1/1              case(_zz_decode_to_execute_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1429       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_decode_to_execute_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1430       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_decode_to_execute_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1431       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_decode_to_execute_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1432       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_decode_to_execute_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1433       1/1                default : _zz_decode_to_execute_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1434                        endcase
1435                      end
1436                      always @(*) begin
1437       1/1              case(_zz_decode_to_execute_SHIFT_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1438       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_decode_to_execute_SHIFT_CTRL_1_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1439       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_decode_to_execute_SHIFT_CTRL_1_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1440       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_decode_to_execute_SHIFT_CTRL_1_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1441       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_decode_to_execute_SHIFT_CTRL_1_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1442       1/1                default : _zz_decode_to_execute_SHIFT_CTRL_1_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1443                        endcase
1444                      end
1445                      always @(*) begin
1446       1/1              case(decode_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1447       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : decode_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1448       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : decode_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1449       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : decode_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1450       1/1                default : decode_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1451                        endcase
1452                      end
1453                      always @(*) begin
1454       1/1              case(_zz_decode_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1455       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_decode_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1456       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_decode_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1457       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_decode_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1458       1/1                default : _zz_decode_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1459                        endcase
1460                      end
1461                      always @(*) begin
1462       1/1              case(_zz_decode_to_execute_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1463       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1464       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1465       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1466       1/1                default : _zz_decode_to_execute_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1467                        endcase
1468                      end
1469                      always @(*) begin
1470       1/1              case(_zz_decode_to_execute_ALU_BITWISE_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1471       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_1_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1472       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_1_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1473       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_decode_to_execute_ALU_BITWISE_CTRL_1_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1474       1/1                default : _zz_decode_to_execute_ALU_BITWISE_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1475                        endcase
1476                      end
1477                      always @(*) begin
1478       1/1              case(decode_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1479       1/1                `Src2CtrlEnum_binary_sequential_RS : decode_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1480       1/1                `Src2CtrlEnum_binary_sequential_IMI : decode_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1481       1/1                `Src2CtrlEnum_binary_sequential_IMS : decode_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1482       1/1                `Src2CtrlEnum_binary_sequential_PC : decode_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1483       1/1                default : decode_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1484                        endcase
1485                      end
1486                      always @(*) begin
1487       1/1              case(_zz_decode_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1488       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_decode_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1489       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_decode_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1490       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_decode_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1491       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_decode_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1492       1/1                default : _zz_decode_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1493                        endcase
1494                      end
1495                      always @(*) begin
1496       1/1              case(_zz_decode_to_execute_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1497       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_decode_to_execute_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1498       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_decode_to_execute_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1499       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_decode_to_execute_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1500       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_decode_to_execute_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1501       1/1                default : _zz_decode_to_execute_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1502                        endcase
1503                      end
1504                      always @(*) begin
1505       1/1              case(_zz_decode_to_execute_SRC2_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1506       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_decode_to_execute_SRC2_CTRL_1_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1507       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_decode_to_execute_SRC2_CTRL_1_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1508       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_decode_to_execute_SRC2_CTRL_1_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1509       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_decode_to_execute_SRC2_CTRL_1_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1510       1/1                default : _zz_decode_to_execute_SRC2_CTRL_1_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1511                        endcase
1512                      end
1513                      always @(*) begin
1514       1/1              case(decode_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1515       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : decode_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1516       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : decode_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1517       1/1                `AluCtrlEnum_binary_sequential_BITWISE : decode_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1518       1/1                default : decode_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1519                        endcase
1520                      end
1521                      always @(*) begin
1522       1/1              case(_zz_decode_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1523       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_decode_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1524       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_decode_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1525       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_decode_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1526       1/1                default : _zz_decode_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1527                        endcase
1528                      end
1529                      always @(*) begin
1530       1/1              case(_zz_decode_to_execute_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1531       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_decode_to_execute_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1532       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_decode_to_execute_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1533       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_decode_to_execute_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1534       1/1                default : _zz_decode_to_execute_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1535                        endcase
1536                      end
1537                      always @(*) begin
1538       1/1              case(_zz_decode_to_execute_ALU_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1539       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_decode_to_execute_ALU_CTRL_1_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1540       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_decode_to_execute_ALU_CTRL_1_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1541       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_decode_to_execute_ALU_CTRL_1_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1542       1/1                default : _zz_decode_to_execute_ALU_CTRL_1_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1543                        endcase
1544                      end
1545                      always @(*) begin
1546       1/1              case(decode_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1547       1/1                `Src1CtrlEnum_binary_sequential_RS : decode_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1548       1/1                `Src1CtrlEnum_binary_sequential_IMU : decode_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1549       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : decode_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1550       1/1                `Src1CtrlEnum_binary_sequential_URS1 : decode_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1551       1/1                default : decode_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1552                        endcase
1553                      end
1554                      always @(*) begin
1555       1/1              case(_zz_decode_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1556       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_decode_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1557       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_decode_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1558       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_decode_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1559       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_decode_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1560       1/1                default : _zz_decode_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1561                        endcase
1562                      end
1563                      always @(*) begin
1564       1/1              case(_zz_decode_to_execute_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1565       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_decode_to_execute_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1566       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_decode_to_execute_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1567       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_decode_to_execute_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1568       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_decode_to_execute_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1569       1/1                default : _zz_decode_to_execute_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1570                        endcase
1571                      end
1572                      always @(*) begin
1573       1/1              case(_zz_decode_to_execute_SRC1_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1574       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_decode_to_execute_SRC1_CTRL_1_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1575       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_decode_to_execute_SRC1_CTRL_1_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1576       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_decode_to_execute_SRC1_CTRL_1_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1577       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_decode_to_execute_SRC1_CTRL_1_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1578       1/1                default : _zz_decode_to_execute_SRC1_CTRL_1_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1579                        endcase
1580                      end
1581                      always @(*) begin
1582       1/1              case(memory_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1583       1/1                `EnvCtrlEnum_binary_sequential_NONE : memory_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1584       1/1                `EnvCtrlEnum_binary_sequential_XRET : memory_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1585       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : memory_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1586       1/1                default : memory_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1587                        endcase
1588                      end
1589                      always @(*) begin
1590       1/1              case(_zz_memory_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1591       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_memory_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1592       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_memory_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1593       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_memory_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1594       1/1                default : _zz_memory_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1595                        endcase
1596                      end
1597                      always @(*) begin
1598       1/1              case(execute_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1599       1/1                `EnvCtrlEnum_binary_sequential_NONE : execute_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1600       1/1                `EnvCtrlEnum_binary_sequential_XRET : execute_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1601       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : execute_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1602       1/1                default : execute_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1603                        endcase
1604                      end
1605                      always @(*) begin
1606       1/1              case(_zz_execute_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1607       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_execute_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1608       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_execute_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1609       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_execute_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1610       1/1                default : _zz_execute_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1611                        endcase
1612                      end
1613                      always @(*) begin
1614       1/1              case(writeBack_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1615       1/1                `EnvCtrlEnum_binary_sequential_NONE : writeBack_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1616       1/1                `EnvCtrlEnum_binary_sequential_XRET : writeBack_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1617       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : writeBack_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1618       1/1                default : writeBack_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1619                        endcase
1620                      end
1621                      always @(*) begin
1622       1/1              case(_zz_writeBack_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1623       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_writeBack_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1624       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_writeBack_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1625       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_writeBack_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1626       1/1                default : _zz_writeBack_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1627                        endcase
1628                      end
1629                      always @(*) begin
1630       1/1              case(execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1631       1/1                `BranchCtrlEnum_binary_sequential_INC : execute_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1632       1/1                `BranchCtrlEnum_binary_sequential_B : execute_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1633       1/1                `BranchCtrlEnum_binary_sequential_JAL : execute_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1634       1/1                `BranchCtrlEnum_binary_sequential_JALR : execute_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1635       1/1                default : execute_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1636                        endcase
1637                      end
1638                      always @(*) begin
1639       1/1              case(_zz_execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1640       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_execute_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1641       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_execute_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1642       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_execute_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1643       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_execute_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1644       1/1                default : _zz_execute_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1645                        endcase
1646                      end
1647                      always @(*) begin
1648       1/1              case(execute_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1649       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : execute_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1650       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : execute_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1651       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : execute_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1652       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : execute_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1653       1/1                default : execute_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1654                        endcase
1655                      end
1656                      always @(*) begin
1657       1/1              case(_zz_execute_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1658       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_execute_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1659       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_execute_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1660       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_execute_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1661       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_execute_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1662       1/1                default : _zz_execute_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1663                        endcase
1664                      end
1665                      always @(*) begin
1666       1/1              case(execute_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1667       1/1                `Src2CtrlEnum_binary_sequential_RS : execute_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1668       1/1                `Src2CtrlEnum_binary_sequential_IMI : execute_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1669       1/1                `Src2CtrlEnum_binary_sequential_IMS : execute_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1670       1/1                `Src2CtrlEnum_binary_sequential_PC : execute_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1671       1/1                default : execute_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1672                        endcase
1673                      end
1674                      always @(*) begin
1675       1/1              case(_zz_execute_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1676       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_execute_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1677       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_execute_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1678       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_execute_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1679       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_execute_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1680       1/1                default : _zz_execute_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1681                        endcase
1682                      end
1683                      always @(*) begin
1684       1/1              case(execute_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1685       1/1                `Src1CtrlEnum_binary_sequential_RS : execute_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1686       1/1                `Src1CtrlEnum_binary_sequential_IMU : execute_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1687       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : execute_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1688       1/1                `Src1CtrlEnum_binary_sequential_URS1 : execute_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1689       1/1                default : execute_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1690                        endcase
1691                      end
1692                      always @(*) begin
1693       1/1              case(_zz_execute_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1694       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_execute_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1695       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_execute_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1696       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_execute_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1697       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_execute_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1698       1/1                default : _zz_execute_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1699                        endcase
1700                      end
1701                      always @(*) begin
1702       1/1              case(execute_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1703       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : execute_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1704       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : execute_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1705       1/1                `AluCtrlEnum_binary_sequential_BITWISE : execute_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1706       1/1                default : execute_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1707                        endcase
1708                      end
1709                      always @(*) begin
1710       1/1              case(_zz_execute_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1711       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_execute_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1712       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_execute_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1713       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_execute_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1714       1/1                default : _zz_execute_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1715                        endcase
1716                      end
1717                      always @(*) begin
1718       1/1              case(execute_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1719       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : execute_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1720       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : execute_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1721       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : execute_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1722       1/1                default : execute_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1723                        endcase
1724                      end
1725                      always @(*) begin
1726       1/1              case(_zz_execute_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1727       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_execute_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1728       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_execute_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1729       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_execute_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1730       1/1                default : _zz_execute_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1731                        endcase
1732                      end
1733                      always @(*) begin
1734       1/1              case(_zz_decode_ENV_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1735       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_decode_ENV_CTRL_1_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1736       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_decode_ENV_CTRL_1_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1737       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_decode_ENV_CTRL_1_string = &quot;ECALL&quot;;</font>
1738       1/1                default : _zz_decode_ENV_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1739                        endcase
1740                      end
1741                      always @(*) begin
1742       1/1              case(_zz_decode_BRANCH_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1743       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_decode_BRANCH_CTRL_1_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1744       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_decode_BRANCH_CTRL_1_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1745       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_decode_BRANCH_CTRL_1_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1746       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_decode_BRANCH_CTRL_1_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1747       1/1                default : _zz_decode_BRANCH_CTRL_1_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1748                        endcase
1749                      end
1750                      always @(*) begin
1751       1/1              case(_zz_decode_SHIFT_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1752       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_decode_SHIFT_CTRL_1_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1753       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_decode_SHIFT_CTRL_1_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1754       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_decode_SHIFT_CTRL_1_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1755       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_decode_SHIFT_CTRL_1_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1756       1/1                default : _zz_decode_SHIFT_CTRL_1_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1757                        endcase
1758                      end
1759                      always @(*) begin
1760       1/1              case(_zz_decode_ALU_BITWISE_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1761       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_decode_ALU_BITWISE_CTRL_1_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1762       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_decode_ALU_BITWISE_CTRL_1_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1763       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_decode_ALU_BITWISE_CTRL_1_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1764       1/1                default : _zz_decode_ALU_BITWISE_CTRL_1_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1765                        endcase
1766                      end
1767                      always @(*) begin
1768       1/1              case(_zz_decode_SRC2_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1769       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_decode_SRC2_CTRL_1_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1770       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_decode_SRC2_CTRL_1_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1771       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_decode_SRC2_CTRL_1_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1772       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_decode_SRC2_CTRL_1_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1773       1/1                default : _zz_decode_SRC2_CTRL_1_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1774                        endcase
1775                      end
1776                      always @(*) begin
1777       1/1              case(_zz_decode_ALU_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1778       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_decode_ALU_CTRL_1_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1779       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_decode_ALU_CTRL_1_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1780       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_decode_ALU_CTRL_1_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1781       1/1                default : _zz_decode_ALU_CTRL_1_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1782                        endcase
1783                      end
1784                      always @(*) begin
1785       1/1              case(_zz_decode_SRC1_CTRL_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1786       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_decode_SRC1_CTRL_1_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1787       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_decode_SRC1_CTRL_1_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1788       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_decode_SRC1_CTRL_1_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1789       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_decode_SRC1_CTRL_1_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1790       1/1                default : _zz_decode_SRC1_CTRL_1_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1791                        endcase
1792                      end
1793                      always @(*) begin
1794       1/1              case(_zz_decode_SRC1_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1795       1/1                `Src1CtrlEnum_binary_sequential_RS : _zz_decode_SRC1_CTRL_2_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1796       1/1                `Src1CtrlEnum_binary_sequential_IMU : _zz_decode_SRC1_CTRL_2_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1797       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : _zz_decode_SRC1_CTRL_2_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1798       1/1                `Src1CtrlEnum_binary_sequential_URS1 : _zz_decode_SRC1_CTRL_2_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1799       1/1                default : _zz_decode_SRC1_CTRL_2_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1800                        endcase
1801                      end
1802                      always @(*) begin
1803       1/1              case(_zz_decode_ALU_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1804       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : _zz_decode_ALU_CTRL_2_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1805       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : _zz_decode_ALU_CTRL_2_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1806       1/1                `AluCtrlEnum_binary_sequential_BITWISE : _zz_decode_ALU_CTRL_2_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1807       1/1                default : _zz_decode_ALU_CTRL_2_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1808                        endcase
1809                      end
1810                      always @(*) begin
1811       1/1              case(_zz_decode_SRC2_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1812       1/1                `Src2CtrlEnum_binary_sequential_RS : _zz_decode_SRC2_CTRL_2_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1813       1/1                `Src2CtrlEnum_binary_sequential_IMI : _zz_decode_SRC2_CTRL_2_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1814       1/1                `Src2CtrlEnum_binary_sequential_IMS : _zz_decode_SRC2_CTRL_2_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1815       1/1                `Src2CtrlEnum_binary_sequential_PC : _zz_decode_SRC2_CTRL_2_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1816       1/1                default : _zz_decode_SRC2_CTRL_2_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1817                        endcase
1818                      end
1819                      always @(*) begin
1820       1/1              case(_zz_decode_ALU_BITWISE_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1821       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : _zz_decode_ALU_BITWISE_CTRL_2_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1822       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : _zz_decode_ALU_BITWISE_CTRL_2_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1823       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : _zz_decode_ALU_BITWISE_CTRL_2_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1824       1/1                default : _zz_decode_ALU_BITWISE_CTRL_2_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1825                        endcase
1826                      end
1827                      always @(*) begin
1828       1/1              case(_zz_decode_SHIFT_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1829       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : _zz_decode_SHIFT_CTRL_2_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1830       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : _zz_decode_SHIFT_CTRL_2_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1831       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : _zz_decode_SHIFT_CTRL_2_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1832       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : _zz_decode_SHIFT_CTRL_2_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1833       1/1                default : _zz_decode_SHIFT_CTRL_2_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1834                        endcase
1835                      end
1836                      always @(*) begin
1837       1/1              case(_zz_decode_BRANCH_CTRL_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1838       1/1                `BranchCtrlEnum_binary_sequential_INC : _zz_decode_BRANCH_CTRL_2_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1839       1/1                `BranchCtrlEnum_binary_sequential_B : _zz_decode_BRANCH_CTRL_2_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1840       1/1                `BranchCtrlEnum_binary_sequential_JAL : _zz_decode_BRANCH_CTRL_2_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1841       1/1                `BranchCtrlEnum_binary_sequential_JALR : _zz_decode_BRANCH_CTRL_2_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1842       1/1                default : _zz_decode_BRANCH_CTRL_2_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1843                        endcase
1844                      end
1845                      always @(*) begin
1846       1/1              case(_zz_decode_ENV_CTRL_7)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1847       1/1                `EnvCtrlEnum_binary_sequential_NONE : _zz_decode_ENV_CTRL_7_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1848       1/1                `EnvCtrlEnum_binary_sequential_XRET : _zz_decode_ENV_CTRL_7_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1849       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : _zz_decode_ENV_CTRL_7_string = &quot;ECALL&quot;;</font>
1850       1/1                default : _zz_decode_ENV_CTRL_7_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1851                        endcase
1852                      end
1853                      always @(*) begin
1854       1/1              case(decode_to_execute_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1855       1/1                `Src1CtrlEnum_binary_sequential_RS : decode_to_execute_SRC1_CTRL_string = &quot;RS          &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1856       1/1                `Src1CtrlEnum_binary_sequential_IMU : decode_to_execute_SRC1_CTRL_string = &quot;IMU         &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1857       1/1                `Src1CtrlEnum_binary_sequential_PC_INCREMENT : decode_to_execute_SRC1_CTRL_string = &quot;PC_INCREMENT&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1858       1/1                `Src1CtrlEnum_binary_sequential_URS1 : decode_to_execute_SRC1_CTRL_string = &quot;URS1        &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1859       1/1                default : decode_to_execute_SRC1_CTRL_string = &quot;????????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1860                        endcase
1861                      end
1862                      always @(*) begin
1863       1/1              case(decode_to_execute_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1864       1/1                `AluCtrlEnum_binary_sequential_ADD_SUB : decode_to_execute_ALU_CTRL_string = &quot;ADD_SUB &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1865       1/1                `AluCtrlEnum_binary_sequential_SLT_SLTU : decode_to_execute_ALU_CTRL_string = &quot;SLT_SLTU&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1866       1/1                `AluCtrlEnum_binary_sequential_BITWISE : decode_to_execute_ALU_CTRL_string = &quot;BITWISE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1867       1/1                default : decode_to_execute_ALU_CTRL_string = &quot;????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1868                        endcase
1869                      end
1870                      always @(*) begin
1871       1/1              case(decode_to_execute_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1872       1/1                `Src2CtrlEnum_binary_sequential_RS : decode_to_execute_SRC2_CTRL_string = &quot;RS &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1873       1/1                `Src2CtrlEnum_binary_sequential_IMI : decode_to_execute_SRC2_CTRL_string = &quot;IMI&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1874       1/1                `Src2CtrlEnum_binary_sequential_IMS : decode_to_execute_SRC2_CTRL_string = &quot;IMS&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1875       1/1                `Src2CtrlEnum_binary_sequential_PC : decode_to_execute_SRC2_CTRL_string = &quot;PC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1876       1/1                default : decode_to_execute_SRC2_CTRL_string = &quot;???&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1877                        endcase
1878                      end
1879                      always @(*) begin
1880       1/1              case(decode_to_execute_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1881       1/1                `AluBitwiseCtrlEnum_binary_sequential_XOR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = &quot;XOR_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1882       1/1                `AluBitwiseCtrlEnum_binary_sequential_OR_1 : decode_to_execute_ALU_BITWISE_CTRL_string = &quot;OR_1 &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1883       1/1                `AluBitwiseCtrlEnum_binary_sequential_AND_1 : decode_to_execute_ALU_BITWISE_CTRL_string = &quot;AND_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1884       1/1                default : decode_to_execute_ALU_BITWISE_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1885                        endcase
1886                      end
1887                      always @(*) begin
1888       1/1              case(decode_to_execute_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1889       1/1                `ShiftCtrlEnum_binary_sequential_DISABLE_1 : decode_to_execute_SHIFT_CTRL_string = &quot;DISABLE_1&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1890       1/1                `ShiftCtrlEnum_binary_sequential_SLL_1 : decode_to_execute_SHIFT_CTRL_string = &quot;SLL_1    &quot;;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1891       1/1                `ShiftCtrlEnum_binary_sequential_SRL_1 : decode_to_execute_SHIFT_CTRL_string = &quot;SRL_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1892       1/1                `ShiftCtrlEnum_binary_sequential_SRA_1 : decode_to_execute_SHIFT_CTRL_string = &quot;SRA_1    &quot;;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
1893       1/1                default : decode_to_execute_SHIFT_CTRL_string = &quot;?????????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1894                        endcase
1895                      end
1896                      always @(*) begin
1897       1/1              case(decode_to_execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1898       1/1                `BranchCtrlEnum_binary_sequential_INC : decode_to_execute_BRANCH_CTRL_string = &quot;INC &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1899       1/1                `BranchCtrlEnum_binary_sequential_B : decode_to_execute_BRANCH_CTRL_string = &quot;B   &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1900       1/1                `BranchCtrlEnum_binary_sequential_JAL : decode_to_execute_BRANCH_CTRL_string = &quot;JAL &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1901       1/1                `BranchCtrlEnum_binary_sequential_JALR : decode_to_execute_BRANCH_CTRL_string = &quot;JALR&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1902       1/1                default : decode_to_execute_BRANCH_CTRL_string = &quot;????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1903                        endcase
1904                      end
1905                      always @(*) begin
1906       1/1              case(decode_to_execute_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1907       1/1                `EnvCtrlEnum_binary_sequential_NONE : decode_to_execute_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1908       1/1                `EnvCtrlEnum_binary_sequential_XRET : decode_to_execute_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1909       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : decode_to_execute_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1910       1/1                default : decode_to_execute_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1911                        endcase
1912                      end
1913                      always @(*) begin
1914       1/1              case(execute_to_memory_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1915       1/1                `EnvCtrlEnum_binary_sequential_NONE : execute_to_memory_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1916       1/1                `EnvCtrlEnum_binary_sequential_XRET : execute_to_memory_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1917       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : execute_to_memory_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1918       1/1                default : execute_to_memory_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1919                        endcase
1920                      end
1921                      always @(*) begin
1922       1/1              case(memory_to_writeBack_ENV_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1923       1/1                `EnvCtrlEnum_binary_sequential_NONE : memory_to_writeBack_ENV_CTRL_string = &quot;NONE &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1924       1/1                `EnvCtrlEnum_binary_sequential_XRET : memory_to_writeBack_ENV_CTRL_string = &quot;XRET &quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1925       <font color = "red">0/1     ==>        `EnvCtrlEnum_binary_sequential_ECALL : memory_to_writeBack_ENV_CTRL_string = &quot;ECALL&quot;;</font>
1926       1/1                default : memory_to_writeBack_ENV_CTRL_string = &quot;?????&quot;;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1927                        endcase
1928                      end
1929                      `endif
1930                    
1931                      assign memory_MEMORY_READ_DATA = dBus_rsp_data;
1932                      assign execute_BRANCH_CALC = {execute_BranchPlugin_branchAdder[31 : 1],1'b0};
1933                      assign execute_BRANCH_DO = _zz_execute_BRANCH_DO_1;
1934                      assign writeBack_REGFILE_WRITE_DATA = memory_to_writeBack_REGFILE_WRITE_DATA;
1935                      assign execute_REGFILE_WRITE_DATA = _zz_execute_REGFILE_WRITE_DATA;
1936                      assign memory_MEMORY_ADDRESS_LOW = execute_to_memory_MEMORY_ADDRESS_LOW;
1937                      assign execute_MEMORY_ADDRESS_LOW = dBus_cmd_payload_address[1 : 0];
1938                      assign decode_DO_EBREAK = (((! DebugPlugin_haltIt) &amp;&amp; (decode_IS_EBREAK || 1'b0)) &amp;&amp; DebugPlugin_allowEBreak);
1939                      assign decode_CSR_READ_OPCODE = (decode_INSTRUCTION[13 : 7] != 7'h20);
1940                      assign decode_CSR_WRITE_OPCODE = (! (((decode_INSTRUCTION[14 : 13] == 2'b01) &amp;&amp; (decode_INSTRUCTION[19 : 15] == 5'h0)) || ((decode_INSTRUCTION[14 : 13] == 2'b11) &amp;&amp; (decode_INSTRUCTION[19 : 15] == 5'h0))));
1941                      assign decode_SRC2_FORCE_ZERO = (decode_SRC_ADD_ZERO &amp;&amp; (! decode_SRC_USE_SUB_LESS));
1942                      assign decode_RS2 = decode_RegFilePlugin_rs2Data;
1943                      assign decode_RS1 = decode_RegFilePlugin_rs1Data;
1944                      assign _zz_memory_to_writeBack_ENV_CTRL = _zz_memory_to_writeBack_ENV_CTRL_1;
1945                      assign _zz_execute_to_memory_ENV_CTRL = _zz_execute_to_memory_ENV_CTRL_1;
1946                      assign decode_ENV_CTRL = _zz_decode_ENV_CTRL;
1947                      assign _zz_decode_to_execute_ENV_CTRL = _zz_decode_to_execute_ENV_CTRL_1;
1948                      assign decode_IS_CSR = _zz_decode_ENV_CTRL_2[24];
1949                      assign decode_BRANCH_CTRL = _zz_decode_BRANCH_CTRL;
1950                      assign _zz_decode_to_execute_BRANCH_CTRL = _zz_decode_to_execute_BRANCH_CTRL_1;
1951                      assign decode_SHIFT_CTRL = _zz_decode_SHIFT_CTRL;
1952                      assign _zz_decode_to_execute_SHIFT_CTRL = _zz_decode_to_execute_SHIFT_CTRL_1;
1953                      assign decode_ALU_BITWISE_CTRL = _zz_decode_ALU_BITWISE_CTRL;
1954                      assign _zz_decode_to_execute_ALU_BITWISE_CTRL = _zz_decode_to_execute_ALU_BITWISE_CTRL_1;
1955                      assign decode_SRC_LESS_UNSIGNED = _zz_decode_ENV_CTRL_2[16];
1956                      assign decode_MEMORY_STORE = _zz_decode_ENV_CTRL_2[13];
1957                      assign execute_BYPASSABLE_MEMORY_STAGE = decode_to_execute_BYPASSABLE_MEMORY_STAGE;
1958                      assign decode_BYPASSABLE_MEMORY_STAGE = _zz_decode_ENV_CTRL_2[12];
1959                      assign decode_BYPASSABLE_EXECUTE_STAGE = _zz_decode_ENV_CTRL_2[11];
1960                      assign decode_SRC2_CTRL = _zz_decode_SRC2_CTRL;
1961                      assign _zz_decode_to_execute_SRC2_CTRL = _zz_decode_to_execute_SRC2_CTRL_1;
1962                      assign decode_ALU_CTRL = _zz_decode_ALU_CTRL;
1963                      assign _zz_decode_to_execute_ALU_CTRL = _zz_decode_to_execute_ALU_CTRL_1;
1964                      assign decode_MEMORY_ENABLE = _zz_decode_ENV_CTRL_2[4];
1965                      assign decode_SRC1_CTRL = _zz_decode_SRC1_CTRL;
1966                      assign _zz_decode_to_execute_SRC1_CTRL = _zz_decode_to_execute_SRC1_CTRL_1;
1967                      assign writeBack_FORMAL_PC_NEXT = memory_to_writeBack_FORMAL_PC_NEXT;
1968                      assign memory_FORMAL_PC_NEXT = execute_to_memory_FORMAL_PC_NEXT;
1969                      assign execute_FORMAL_PC_NEXT = decode_to_execute_FORMAL_PC_NEXT;
1970                      assign decode_FORMAL_PC_NEXT = (decode_PC + 32'h00000004);
1971                      assign memory_PC = execute_to_memory_PC;
1972                      assign execute_DO_EBREAK = decode_to_execute_DO_EBREAK;
1973                      assign decode_IS_EBREAK = _zz_decode_ENV_CTRL_2[27];
1974                      assign execute_CSR_READ_OPCODE = decode_to_execute_CSR_READ_OPCODE;
1975                      assign execute_CSR_WRITE_OPCODE = decode_to_execute_CSR_WRITE_OPCODE;
1976                      assign execute_IS_CSR = decode_to_execute_IS_CSR;
1977                      assign memory_ENV_CTRL = _zz_memory_ENV_CTRL;
1978                      assign execute_ENV_CTRL = _zz_execute_ENV_CTRL;
1979                      assign writeBack_ENV_CTRL = _zz_writeBack_ENV_CTRL;
1980                      assign memory_BRANCH_CALC = execute_to_memory_BRANCH_CALC;
1981                      assign memory_BRANCH_DO = execute_to_memory_BRANCH_DO;
1982                      assign execute_PC = decode_to_execute_PC;
1983                      assign execute_RS1 = decode_to_execute_RS1;
1984                      assign execute_BRANCH_CTRL = _zz_execute_BRANCH_CTRL;
1985                      assign decode_RS2_USE = _zz_decode_ENV_CTRL_2[15];
1986                      assign decode_RS1_USE = _zz_decode_ENV_CTRL_2[5];
1987                      assign execute_REGFILE_WRITE_VALID = decode_to_execute_REGFILE_WRITE_VALID;
1988                      assign execute_BYPASSABLE_EXECUTE_STAGE = decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
1989                      assign memory_REGFILE_WRITE_VALID = execute_to_memory_REGFILE_WRITE_VALID;
1990                      assign memory_INSTRUCTION = execute_to_memory_INSTRUCTION;
1991                      assign memory_BYPASSABLE_MEMORY_STAGE = execute_to_memory_BYPASSABLE_MEMORY_STAGE;
1992                      assign writeBack_REGFILE_WRITE_VALID = memory_to_writeBack_REGFILE_WRITE_VALID;
1993                      always @(*) begin
1994       1/1              _zz_execute_to_memory_REGFILE_WRITE_DATA = execute_REGFILE_WRITE_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1995       1/1              if(when_ShiftPlugins_l169) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1996       1/1                _zz_execute_to_memory_REGFILE_WRITE_DATA = _zz_execute_to_memory_REGFILE_WRITE_DATA_1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1997                        end
                        MISSING_ELSE
1998       1/1              if(when_CsrPlugin_l1176) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1999       1/1                _zz_execute_to_memory_REGFILE_WRITE_DATA = CsrPlugin_csrMapping_readDataSignal;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2000                        end
                        MISSING_ELSE
2001                      end
2002                    
2003                      assign execute_SHIFT_CTRL = _zz_execute_SHIFT_CTRL;
2004                      assign execute_SRC_LESS_UNSIGNED = decode_to_execute_SRC_LESS_UNSIGNED;
2005                      assign execute_SRC2_FORCE_ZERO = decode_to_execute_SRC2_FORCE_ZERO;
2006                      assign execute_SRC_USE_SUB_LESS = decode_to_execute_SRC_USE_SUB_LESS;
2007                      assign _zz_execute_SRC2 = execute_PC;
2008                      assign execute_SRC2_CTRL = _zz_execute_SRC2_CTRL;
2009                      assign execute_SRC1_CTRL = _zz_execute_SRC1_CTRL;
2010                      assign decode_SRC_USE_SUB_LESS = _zz_decode_ENV_CTRL_2[3];
2011                      assign decode_SRC_ADD_ZERO = _zz_decode_ENV_CTRL_2[19];
2012                      assign execute_SRC_ADD_SUB = execute_SrcPlugin_addSub;
2013                      assign execute_SRC_LESS = execute_SrcPlugin_less;
2014                      assign execute_ALU_CTRL = _zz_execute_ALU_CTRL;
2015                      assign execute_SRC2 = _zz_execute_SRC2_5;
2016                      assign execute_SRC1 = _zz_execute_SRC1;
2017                      assign execute_ALU_BITWISE_CTRL = _zz_execute_ALU_BITWISE_CTRL;
2018                      assign _zz_lastStageRegFileWrite_payload_address = writeBack_INSTRUCTION;
2019                      assign _zz_lastStageRegFileWrite_valid = writeBack_REGFILE_WRITE_VALID;
2020                      always @(*) begin
2021       1/1              _zz_1 = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2022       1/1              if(lastStageRegFileWrite_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2023       1/1                _zz_1 = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2024                        end
                        MISSING_ELSE
2025                      end
2026                    
2027                      assign decode_INSTRUCTION_ANTICIPATED = (decode_arbitration_isStuck ? decode_INSTRUCTION : IBusCachedPlugin_cache_io_cpu_fetch_data);
2028                      always @(*) begin
2029       1/1              decode_REGFILE_WRITE_VALID = _zz_decode_ENV_CTRL_2[10];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2030       1/1              if(when_RegFilePlugin_l63) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2031       1/1                decode_REGFILE_WRITE_VALID = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2032                        end
                        MISSING_ELSE
2033                      end
2034                    
2035                      assign decode_LEGAL_INSTRUCTION = ({((decode_INSTRUCTION &amp; 32'h0000005f) == 32'h00000017),{((decode_INSTRUCTION &amp; 32'h0000007f) == 32'h0000006f),{((decode_INSTRUCTION &amp; 32'h0000106f) == 32'h00000003),{((decode_INSTRUCTION &amp; _zz_decode_LEGAL_INSTRUCTION) == 32'h00001073),{(_zz_decode_LEGAL_INSTRUCTION_1 == _zz_decode_LEGAL_INSTRUCTION_2),{_zz_decode_LEGAL_INSTRUCTION_3,{_zz_decode_LEGAL_INSTRUCTION_4,_zz_decode_LEGAL_INSTRUCTION_5}}}}}}} != 20'h0);
2036                      assign writeBack_MEMORY_STORE = memory_to_writeBack_MEMORY_STORE;
2037                      always @(*) begin
2038       1/1              _zz_lastStageRegFileWrite_payload_data = writeBack_REGFILE_WRITE_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2039       1/1              if(when_DBusSimplePlugin_l558) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2040       1/1                _zz_lastStageRegFileWrite_payload_data = writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2041                        end
                        MISSING_ELSE
2042                      end
2043                    
2044                      assign writeBack_MEMORY_ENABLE = memory_to_writeBack_MEMORY_ENABLE;
2045                      assign writeBack_MEMORY_ADDRESS_LOW = memory_to_writeBack_MEMORY_ADDRESS_LOW;
2046                      assign writeBack_MEMORY_READ_DATA = memory_to_writeBack_MEMORY_READ_DATA;
2047                      assign memory_ALIGNEMENT_FAULT = execute_to_memory_ALIGNEMENT_FAULT;
2048                      assign memory_REGFILE_WRITE_DATA = execute_to_memory_REGFILE_WRITE_DATA;
2049                      assign memory_MEMORY_STORE = execute_to_memory_MEMORY_STORE;
2050                      assign memory_MEMORY_ENABLE = execute_to_memory_MEMORY_ENABLE;
2051                      assign execute_SRC_ADD = execute_SrcPlugin_addSub;
2052                      assign execute_RS2 = decode_to_execute_RS2;
2053                      assign execute_INSTRUCTION = decode_to_execute_INSTRUCTION;
2054                      assign execute_MEMORY_STORE = decode_to_execute_MEMORY_STORE;
2055                      assign execute_MEMORY_ENABLE = decode_to_execute_MEMORY_ENABLE;
2056                      assign execute_ALIGNEMENT_FAULT = (((dBus_cmd_payload_size == 2'b10) &amp;&amp; (dBus_cmd_payload_address[1 : 0] != 2'b00)) || ((dBus_cmd_payload_size == 2'b01) &amp;&amp; (dBus_cmd_payload_address[0 : 0] != 1'b0)));
2057                      assign decode_FLUSH_ALL = _zz_decode_ENV_CTRL_2[0];
2058                      always @(*) begin
2059       1/1              IBusCachedPlugin_rsp_issueDetected_4 = IBusCachedPlugin_rsp_issueDetected_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2060       1/1              if(when_IBusCachedPlugin_l256) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2061       <font color = "red">0/1     ==>        IBusCachedPlugin_rsp_issueDetected_4 = 1'b1;</font>
2062                        end
                        MISSING_ELSE
2063                      end
2064                    
2065                      always @(*) begin
2066       1/1              IBusCachedPlugin_rsp_issueDetected_3 = IBusCachedPlugin_rsp_issueDetected_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2067       1/1              if(when_IBusCachedPlugin_l250) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2068       1/1                IBusCachedPlugin_rsp_issueDetected_3 = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2069                        end
                        MISSING_ELSE
2070                      end
2071                    
2072                      always @(*) begin
2073       1/1              IBusCachedPlugin_rsp_issueDetected_2 = IBusCachedPlugin_rsp_issueDetected_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2074       1/1              if(when_IBusCachedPlugin_l244) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2075       <font color = "red">0/1     ==>        IBusCachedPlugin_rsp_issueDetected_2 = 1'b1;</font>
2076                        end
                        MISSING_ELSE
2077                      end
2078                    
2079                      always @(*) begin
2080       1/1              IBusCachedPlugin_rsp_issueDetected_1 = IBusCachedPlugin_rsp_issueDetected;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2081       1/1              if(when_IBusCachedPlugin_l239) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2082       <font color = "red">0/1     ==>        IBusCachedPlugin_rsp_issueDetected_1 = 1'b1;</font>
2083                        end
                        MISSING_ELSE
2084                      end
2085                    
2086                      assign decode_INSTRUCTION = IBusCachedPlugin_iBusRsp_output_payload_rsp_inst;
2087                      always @(*) begin
2088       1/1              _zz_memory_to_writeBack_FORMAL_PC_NEXT = memory_FORMAL_PC_NEXT;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2089       1/1              if(BranchPlugin_jumpInterface_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2090       1/1                _zz_memory_to_writeBack_FORMAL_PC_NEXT = BranchPlugin_jumpInterface_payload;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2091                        end
                        MISSING_ELSE
2092                      end
2093                    
2094                      assign decode_PC = IBusCachedPlugin_iBusRsp_output_payload_pc;
2095                      assign writeBack_PC = memory_to_writeBack_PC;
2096                      assign writeBack_INSTRUCTION = memory_to_writeBack_INSTRUCTION;
2097                      always @(*) begin
2098       1/1              decode_arbitration_haltItself = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2099       1/1              case(switch_Fetcher_l362)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2100                          3'b010 : begin
2101       <font color = "red">0/1     ==>          decode_arbitration_haltItself = 1'b1;</font>
2102                          end
2103                          default : begin
2104                          end
2105                        endcase
2106                      end
2107                    
2108                      always @(*) begin
2109       1/1              decode_arbitration_haltByOther = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2110       1/1              if(when_HazardSimplePlugin_l113) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2111       1/1                decode_arbitration_haltByOther = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2112                        end
                        MISSING_ELSE
2113       1/1              if(CsrPlugin_pipelineLiberator_active) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2114       1/1                decode_arbitration_haltByOther = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2115                        end
                        MISSING_ELSE
2116       1/1              if(when_CsrPlugin_l1116) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2117       1/1                decode_arbitration_haltByOther = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2118                        end
                        MISSING_ELSE
2119                      end
2120                    
2121                      always @(*) begin
2122       1/1              decode_arbitration_removeIt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2123       1/1              if(_zz_when) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2124       1/1                decode_arbitration_removeIt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2125                        end
                        MISSING_ELSE
2126       1/1              if(decode_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2127       1/1                decode_arbitration_removeIt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2128                        end
                        MISSING_ELSE
2129                      end
2130                    
2131                      assign decode_arbitration_flushIt = 1'b0;
2132                      always @(*) begin
2133       1/1              decode_arbitration_flushNext = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2134       1/1              if(_zz_when) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2135       1/1                decode_arbitration_flushNext = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2136                        end
                        MISSING_ELSE
2137                      end
2138                    
2139                      always @(*) begin
2140       1/1              execute_arbitration_haltItself = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2141       1/1              if(when_DBusSimplePlugin_l426) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2142       1/1                execute_arbitration_haltItself = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2143                        end
                        MISSING_ELSE
2144       1/1              if(when_ShiftPlugins_l169) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2145       1/1                if(when_ShiftPlugins_l184) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2146       1/1                  execute_arbitration_haltItself = 1'b1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2147                          end
                        MISSING_ELSE
2148                        end
                        MISSING_ELSE
2149       1/1              if(when_CsrPlugin_l1180) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2150       1/1                if(execute_CsrPlugin_blockedBySideEffects) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2151       1/1                  execute_arbitration_haltItself = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2152                          end
                        MISSING_ELSE
2153                        end
                        MISSING_ELSE
2154                      end
2155                    
2156                      always @(*) begin
2157       1/1              execute_arbitration_haltByOther = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2158       1/1              if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2159       <font color = "red">0/1     ==>        execute_arbitration_haltByOther = 1'b1;</font>
2160                        end
                        MISSING_ELSE
2161                      end
2162                    
2163                      always @(*) begin
2164       1/1              execute_arbitration_removeIt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2165       1/1              if(CsrPlugin_selfException_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2166       <font color = "red">0/1     ==>        execute_arbitration_removeIt = 1'b1;</font>
2167                        end
                        MISSING_ELSE
2168       1/1              if(execute_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2169       1/1                execute_arbitration_removeIt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2170                        end
                        MISSING_ELSE
2171                      end
2172                    
2173                      always @(*) begin
2174       1/1              execute_arbitration_flushIt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2175       1/1              if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2176       <font color = "red">0/1     ==>        if(when_DebugPlugin_l287) begin</font>
2177       <font color = "red">0/1     ==>          execute_arbitration_flushIt = 1'b1;</font>
2178                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2179                        end
                        MISSING_ELSE
2180                      end
2181                    
2182                      always @(*) begin
2183       1/1              execute_arbitration_flushNext = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2184       1/1              if(CsrPlugin_selfException_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2185       <font color = "red">0/1     ==>        execute_arbitration_flushNext = 1'b1;</font>
2186                        end
                        MISSING_ELSE
2187       1/1              if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2188       <font color = "red">0/1     ==>        if(when_DebugPlugin_l287) begin</font>
2189       <font color = "red">0/1     ==>          execute_arbitration_flushNext = 1'b1;</font>
2190                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2191                        end
                        MISSING_ELSE
2192                      end
2193                    
2194                      always @(*) begin
2195       1/1              memory_arbitration_haltItself = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2196       1/1              if(when_DBusSimplePlugin_l479) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2197       1/1                memory_arbitration_haltItself = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2198                        end
                        MISSING_ELSE
2199                      end
2200                    
2201                      assign memory_arbitration_haltByOther = 1'b0;
2202                      always @(*) begin
2203       1/1              memory_arbitration_removeIt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2204       1/1              if(_zz_when_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2205       <font color = "red">0/1     ==>        memory_arbitration_removeIt = 1'b1;</font>
2206                        end
                        MISSING_ELSE
2207       1/1              if(memory_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2208       1/1                memory_arbitration_removeIt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2209                        end
                        MISSING_ELSE
2210                      end
2211                    
2212                      assign memory_arbitration_flushIt = 1'b0;
2213                      always @(*) begin
2214       1/1              memory_arbitration_flushNext = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2215       1/1              if(BranchPlugin_jumpInterface_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2216       1/1                memory_arbitration_flushNext = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2217                        end
                        MISSING_ELSE
2218       1/1              if(_zz_when_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2219       <font color = "red">0/1     ==>        memory_arbitration_flushNext = 1'b1;</font>
2220                        end
                        MISSING_ELSE
2221                      end
2222                    
2223                      assign writeBack_arbitration_haltItself = 1'b0;
2224                      assign writeBack_arbitration_haltByOther = 1'b0;
2225                      always @(*) begin
2226       1/1              writeBack_arbitration_removeIt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2227       1/1              if(writeBack_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2228       <font color = "red">0/1     ==>        writeBack_arbitration_removeIt = 1'b1;</font>
2229                        end
                        MISSING_ELSE
2230                      end
2231                    
2232                      assign writeBack_arbitration_flushIt = 1'b0;
2233                      always @(*) begin
2234       1/1              writeBack_arbitration_flushNext = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2235       1/1              if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2236       1/1                writeBack_arbitration_flushNext = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2237                        end
                        MISSING_ELSE
2238       1/1              if(when_CsrPlugin_l1064) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2239       1/1                writeBack_arbitration_flushNext = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2240                        end
                        MISSING_ELSE
2241                      end
2242                    
2243                      assign lastStageInstruction = writeBack_INSTRUCTION;
2244                      assign lastStagePc = writeBack_PC;
2245                      assign lastStageIsValid = writeBack_arbitration_isValid;
2246                      assign lastStageIsFiring = writeBack_arbitration_isFiring;
2247                      always @(*) begin
2248       1/1              IBusCachedPlugin_fetcherHalt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2249       1/1              if(when_CsrPlugin_l922) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2250       1/1                IBusCachedPlugin_fetcherHalt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2251                        end
                        MISSING_ELSE
2252       1/1              if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2253       1/1                IBusCachedPlugin_fetcherHalt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2254                        end
                        MISSING_ELSE
2255       1/1              if(when_CsrPlugin_l1064) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2256       1/1                IBusCachedPlugin_fetcherHalt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2257                        end
                        MISSING_ELSE
2258       1/1              if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2259       <font color = "red">0/1     ==>        if(when_DebugPlugin_l287) begin</font>
2260       <font color = "red">0/1     ==>          IBusCachedPlugin_fetcherHalt = 1'b1;</font>
2261                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2262                        end
                        MISSING_ELSE
2263       1/1              if(DebugPlugin_haltIt) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2264       <font color = "red">0/1     ==>        IBusCachedPlugin_fetcherHalt = 1'b1;</font>
2265                        end
                        MISSING_ELSE
2266       1/1              if(when_DebugPlugin_l300) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2267       <font color = "red">0/1     ==>        IBusCachedPlugin_fetcherHalt = 1'b1;</font>
2268                        end
                        MISSING_ELSE
2269                      end
2270                    
2271                      always @(*) begin
2272       1/1              IBusCachedPlugin_incomingInstruction = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2273       1/1              if(when_Fetcher_l240) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2274       1/1                IBusCachedPlugin_incomingInstruction = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2275                        end
                        MISSING_ELSE
2276                      end
2277                    
2278                      assign CsrPlugin_csrMapping_allowCsrSignal = 1'b0;
2279                      assign CsrPlugin_csrMapping_readDataSignal = CsrPlugin_csrMapping_readDataInit;
2280                      assign CsrPlugin_inWfi = 1'b0;
2281                      always @(*) begin
2282       1/1              CsrPlugin_thirdPartyWake = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2283       1/1              if(DebugPlugin_haltIt) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2284       <font color = "red">0/1     ==>        CsrPlugin_thirdPartyWake = 1'b1;</font>
2285                        end
                        MISSING_ELSE
2286                      end
2287                    
2288                      always @(*) begin
2289       1/1              CsrPlugin_jumpInterface_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2290       1/1              if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2291       1/1                CsrPlugin_jumpInterface_valid = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2292                        end
                        MISSING_ELSE
2293       1/1              if(when_CsrPlugin_l1064) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2294       1/1                CsrPlugin_jumpInterface_valid = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2295                        end
                        MISSING_ELSE
2296                      end
2297                    
2298                      always @(*) begin
2299       1/1              CsrPlugin_jumpInterface_payload = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2300       1/1              if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2301       1/1                CsrPlugin_jumpInterface_payload = {CsrPlugin_xtvec_base,2'b00};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2302                        end
                        MISSING_ELSE
2303       1/1              if(when_CsrPlugin_l1064) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2304       1/1                case(switch_CsrPlugin_l1068)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2305                            2'b11 : begin
2306       1/1                    CsrPlugin_jumpInterface_payload = CsrPlugin_mepc;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2307                            end
2308                            default : begin
2309                            end
2310                          endcase
2311                        end
                        MISSING_ELSE
2312                      end
2313                    
2314                      always @(*) begin
2315       1/1              CsrPlugin_forceMachineWire = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2316       1/1              if(DebugPlugin_godmode) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2317       <font color = "red">0/1     ==>        CsrPlugin_forceMachineWire = 1'b1;</font>
2318                        end
                        MISSING_ELSE
2319                      end
2320                    
2321                      always @(*) begin
2322       1/1              CsrPlugin_allowInterrupts = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2323       1/1              if(when_DebugPlugin_l316) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2324       <font color = "red">0/1     ==>        CsrPlugin_allowInterrupts = 1'b0;</font>
2325                        end
                        MISSING_ELSE
2326                      end
2327                    
2328                      always @(*) begin
2329       1/1              CsrPlugin_allowException = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2330       1/1              if(DebugPlugin_godmode) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2331       <font color = "red">0/1     ==>        CsrPlugin_allowException = 1'b0;</font>
2332                        end
                        MISSING_ELSE
2333                      end
2334                    
2335                      always @(*) begin
2336       1/1              CsrPlugin_allowEbreakException = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2337       1/1              if(DebugPlugin_allowEBreak) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2338       <font color = "red">0/1     ==>        CsrPlugin_allowEbreakException = 1'b0;</font>
2339                        end
                        MISSING_ELSE
2340                      end
2341                    
2342                      assign IBusCachedPlugin_externalFlush = ({writeBack_arbitration_flushNext,{memory_arbitration_flushNext,{execute_arbitration_flushNext,decode_arbitration_flushNext}}} != 4'b0000);
2343                      assign IBusCachedPlugin_jump_pcLoad_valid = ({CsrPlugin_jumpInterface_valid,BranchPlugin_jumpInterface_valid} != 2'b00);
2344                      assign _zz_IBusCachedPlugin_jump_pcLoad_payload = {BranchPlugin_jumpInterface_valid,CsrPlugin_jumpInterface_valid};
2345                      assign IBusCachedPlugin_jump_pcLoad_payload = (_zz_IBusCachedPlugin_jump_pcLoad_payload_1[0] ? CsrPlugin_jumpInterface_payload : BranchPlugin_jumpInterface_payload);
2346                      always @(*) begin
2347       1/1              IBusCachedPlugin_fetchPc_correction = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2348       1/1              if(IBusCachedPlugin_fetchPc_redo_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2349       1/1                IBusCachedPlugin_fetchPc_correction = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2350                        end
                        MISSING_ELSE
2351       1/1              if(IBusCachedPlugin_jump_pcLoad_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2352       1/1                IBusCachedPlugin_fetchPc_correction = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2353                        end
                        MISSING_ELSE
2354                      end
2355                    
2356                      assign IBusCachedPlugin_fetchPc_output_fire = (IBusCachedPlugin_fetchPc_output_valid &amp;&amp; IBusCachedPlugin_fetchPc_output_ready);
2357                      assign IBusCachedPlugin_fetchPc_corrected = (IBusCachedPlugin_fetchPc_correction || IBusCachedPlugin_fetchPc_correctionReg);
2358                      always @(*) begin
2359       1/1              IBusCachedPlugin_fetchPc_pcRegPropagate = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2360       1/1              if(IBusCachedPlugin_iBusRsp_stages_1_input_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2361       1/1                IBusCachedPlugin_fetchPc_pcRegPropagate = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2362                        end
                        MISSING_ELSE
2363                      end
2364                    
2365                      assign when_Fetcher_l131 = (IBusCachedPlugin_fetchPc_correction || IBusCachedPlugin_fetchPc_pcRegPropagate);
2366                      assign IBusCachedPlugin_fetchPc_output_fire_1 = (IBusCachedPlugin_fetchPc_output_valid &amp;&amp; IBusCachedPlugin_fetchPc_output_ready);
2367                      assign when_Fetcher_l131_1 = ((! IBusCachedPlugin_fetchPc_output_valid) &amp;&amp; IBusCachedPlugin_fetchPc_output_ready);
2368                      always @(*) begin
2369       1/1              IBusCachedPlugin_fetchPc_pc = (IBusCachedPlugin_fetchPc_pcReg + _zz_IBusCachedPlugin_fetchPc_pc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2370       1/1              if(IBusCachedPlugin_fetchPc_redo_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2371       1/1                IBusCachedPlugin_fetchPc_pc = IBusCachedPlugin_fetchPc_redo_payload;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2372                        end
                        MISSING_ELSE
2373       1/1              if(IBusCachedPlugin_jump_pcLoad_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2374       1/1                IBusCachedPlugin_fetchPc_pc = IBusCachedPlugin_jump_pcLoad_payload;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2375                        end
                        MISSING_ELSE
2376       1/1              IBusCachedPlugin_fetchPc_pc[0] = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2377       1/1              IBusCachedPlugin_fetchPc_pc[1] = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2378                      end
2379                    
2380                      always @(*) begin
2381       1/1              IBusCachedPlugin_fetchPc_flushed = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2382       1/1              if(IBusCachedPlugin_fetchPc_redo_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2383       1/1                IBusCachedPlugin_fetchPc_flushed = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2384                        end
                        MISSING_ELSE
2385       1/1              if(IBusCachedPlugin_jump_pcLoad_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2386       1/1                IBusCachedPlugin_fetchPc_flushed = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2387                        end
                        MISSING_ELSE
2388                      end
2389                    
2390                      assign when_Fetcher_l158 = (IBusCachedPlugin_fetchPc_booted &amp;&amp; ((IBusCachedPlugin_fetchPc_output_ready || IBusCachedPlugin_fetchPc_correction) || IBusCachedPlugin_fetchPc_pcRegPropagate));
2391                      assign IBusCachedPlugin_fetchPc_output_valid = ((! IBusCachedPlugin_fetcherHalt) &amp;&amp; IBusCachedPlugin_fetchPc_booted);
2392                      assign IBusCachedPlugin_fetchPc_output_payload = IBusCachedPlugin_fetchPc_pc;
2393                      always @(*) begin
2394       1/1              IBusCachedPlugin_iBusRsp_redoFetch = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2395       1/1              if(IBusCachedPlugin_rsp_redoFetch) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2396       1/1                IBusCachedPlugin_iBusRsp_redoFetch = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2397                        end
                        MISSING_ELSE
2398                      end
2399                    
2400                      assign IBusCachedPlugin_iBusRsp_stages_0_input_valid = IBusCachedPlugin_fetchPc_output_valid;
2401                      assign IBusCachedPlugin_fetchPc_output_ready = IBusCachedPlugin_iBusRsp_stages_0_input_ready;
2402                      assign IBusCachedPlugin_iBusRsp_stages_0_input_payload = IBusCachedPlugin_fetchPc_output_payload;
2403                      always @(*) begin
2404       1/1              IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2405       1/1              if(IBusCachedPlugin_cache_io_cpu_prefetch_haltIt) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2406       1/1                IBusCachedPlugin_iBusRsp_stages_0_halt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2407                        end
                        MISSING_ELSE
2408                      end
2409                    
2410                      assign _zz_IBusCachedPlugin_iBusRsp_stages_0_input_ready = (! IBusCachedPlugin_iBusRsp_stages_0_halt);
2411                      assign IBusCachedPlugin_iBusRsp_stages_0_input_ready = (IBusCachedPlugin_iBusRsp_stages_0_output_ready &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_0_input_ready);
2412                      assign IBusCachedPlugin_iBusRsp_stages_0_output_valid = (IBusCachedPlugin_iBusRsp_stages_0_input_valid &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_0_input_ready);
2413                      assign IBusCachedPlugin_iBusRsp_stages_0_output_payload = IBusCachedPlugin_iBusRsp_stages_0_input_payload;
2414                      always @(*) begin
2415       1/1              IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2416       1/1              if(IBusCachedPlugin_mmuBus_busy) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2417       <font color = "red">0/1     ==>        IBusCachedPlugin_iBusRsp_stages_1_halt = 1'b1;</font>
2418                        end
                        MISSING_ELSE
2419                      end
2420                    
2421                      assign _zz_IBusCachedPlugin_iBusRsp_stages_1_input_ready = (! IBusCachedPlugin_iBusRsp_stages_1_halt);
2422                      assign IBusCachedPlugin_iBusRsp_stages_1_input_ready = (IBusCachedPlugin_iBusRsp_stages_1_output_ready &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_1_input_ready);
2423                      assign IBusCachedPlugin_iBusRsp_stages_1_output_valid = (IBusCachedPlugin_iBusRsp_stages_1_input_valid &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_1_input_ready);
2424                      assign IBusCachedPlugin_iBusRsp_stages_1_output_payload = IBusCachedPlugin_iBusRsp_stages_1_input_payload;
2425                      always @(*) begin
2426       1/1              IBusCachedPlugin_iBusRsp_stages_2_halt = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2427       1/1              if(when_IBusCachedPlugin_l267) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2428       1/1                IBusCachedPlugin_iBusRsp_stages_2_halt = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2429                        end
                        MISSING_ELSE
2430                      end
2431                    
2432                      assign _zz_IBusCachedPlugin_iBusRsp_stages_2_input_ready = (! IBusCachedPlugin_iBusRsp_stages_2_halt);
2433                      assign IBusCachedPlugin_iBusRsp_stages_2_input_ready = (IBusCachedPlugin_iBusRsp_stages_2_output_ready &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_2_input_ready);
2434                      assign IBusCachedPlugin_iBusRsp_stages_2_output_valid = (IBusCachedPlugin_iBusRsp_stages_2_input_valid &amp;&amp; _zz_IBusCachedPlugin_iBusRsp_stages_2_input_ready);
2435                      assign IBusCachedPlugin_iBusRsp_stages_2_output_payload = IBusCachedPlugin_iBusRsp_stages_2_input_payload;
2436                      assign IBusCachedPlugin_fetchPc_redo_valid = IBusCachedPlugin_iBusRsp_redoFetch;
2437                      assign IBusCachedPlugin_fetchPc_redo_payload = IBusCachedPlugin_iBusRsp_stages_2_input_payload;
2438                      assign IBusCachedPlugin_iBusRsp_flush = ((decode_arbitration_removeIt || (decode_arbitration_flushNext &amp;&amp; (! decode_arbitration_isStuck))) || IBusCachedPlugin_iBusRsp_redoFetch);
2439                      assign IBusCachedPlugin_iBusRsp_stages_0_output_ready = _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready;
2440                      assign _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready = ((1'b0 &amp;&amp; (! _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_1)) || IBusCachedPlugin_iBusRsp_stages_1_input_ready);
2441                      assign _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_1 = _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2;
2442                      assign IBusCachedPlugin_iBusRsp_stages_1_input_valid = _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_1;
2443                      assign IBusCachedPlugin_iBusRsp_stages_1_input_payload = IBusCachedPlugin_fetchPc_pcReg;
2444                      assign IBusCachedPlugin_iBusRsp_stages_1_output_ready = ((1'b0 &amp;&amp; (! IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid)) || IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready);
2445                      assign IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid = _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
2446                      assign IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload = _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
2447                      assign IBusCachedPlugin_iBusRsp_stages_2_input_valid = IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
2448                      assign IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready = IBusCachedPlugin_iBusRsp_stages_2_input_ready;
2449                      assign IBusCachedPlugin_iBusRsp_stages_2_input_payload = IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
2450                      always @(*) begin
2451       1/1              IBusCachedPlugin_iBusRsp_readyForError = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2452       1/1              if(when_Fetcher_l320) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2453       1/1                IBusCachedPlugin_iBusRsp_readyForError = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2454                        end
                        MISSING_ELSE
2455                      end
2456                    
2457                      assign when_Fetcher_l240 = (IBusCachedPlugin_iBusRsp_stages_1_input_valid || IBusCachedPlugin_iBusRsp_stages_2_input_valid);
2458                      assign when_Fetcher_l320 = (! IBusCachedPlugin_pcValids_0);
2459                      assign when_Fetcher_l329 = (! (! IBusCachedPlugin_iBusRsp_stages_1_input_ready));
2460                      assign when_Fetcher_l329_1 = (! (! IBusCachedPlugin_iBusRsp_stages_2_input_ready));
2461                      assign when_Fetcher_l329_2 = (! execute_arbitration_isStuck);
2462                      assign when_Fetcher_l329_3 = (! memory_arbitration_isStuck);
2463                      assign when_Fetcher_l329_4 = (! writeBack_arbitration_isStuck);
2464                      assign IBusCachedPlugin_pcValids_0 = IBusCachedPlugin_injector_nextPcCalc_valids_1;
2465                      assign IBusCachedPlugin_pcValids_1 = IBusCachedPlugin_injector_nextPcCalc_valids_2;
2466                      assign IBusCachedPlugin_pcValids_2 = IBusCachedPlugin_injector_nextPcCalc_valids_3;
2467                      assign IBusCachedPlugin_pcValids_3 = IBusCachedPlugin_injector_nextPcCalc_valids_4;
2468                      assign IBusCachedPlugin_iBusRsp_output_ready = (! decode_arbitration_isStuck);
2469                      always @(*) begin
2470       1/1              decode_arbitration_isValid = IBusCachedPlugin_iBusRsp_output_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2471       1/1              case(switch_Fetcher_l362)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2472                          3'b010 : begin
2473       <font color = "red">0/1     ==>          decode_arbitration_isValid = 1'b1;</font>
2474                          end
2475                          3'b011 : begin
2476       <font color = "red">0/1     ==>          decode_arbitration_isValid = 1'b1;</font>
2477                          end
2478                          default : begin
2479                          end
2480                        endcase
2481                      end
2482                    
2483                      assign iBus_cmd_valid = IBusCachedPlugin_cache_io_mem_cmd_valid;
2484                      always @(*) begin
2485       1/1              iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2486       1/1              iBus_cmd_payload_address = IBusCachedPlugin_cache_io_mem_cmd_payload_address;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2487                      end
2488                    
2489                      assign iBus_cmd_payload_size = IBusCachedPlugin_cache_io_mem_cmd_payload_size;
2490                      assign IBusCachedPlugin_s0_tightlyCoupledHit = 1'b0;
2491                      assign IBusCachedPlugin_cache_io_cpu_prefetch_isValid = (IBusCachedPlugin_iBusRsp_stages_0_input_valid &amp;&amp; (! IBusCachedPlugin_s0_tightlyCoupledHit));
2492                      assign IBusCachedPlugin_cache_io_cpu_fetch_isValid = (IBusCachedPlugin_iBusRsp_stages_1_input_valid &amp;&amp; (! IBusCachedPlugin_s1_tightlyCoupledHit));
2493                      assign IBusCachedPlugin_cache_io_cpu_fetch_isStuck = (! IBusCachedPlugin_iBusRsp_stages_1_input_ready);
2494                      assign IBusCachedPlugin_mmuBus_cmd_0_isValid = IBusCachedPlugin_cache_io_cpu_fetch_isValid;
2495                      assign IBusCachedPlugin_mmuBus_cmd_0_isStuck = (! IBusCachedPlugin_iBusRsp_stages_1_input_ready);
2496                      assign IBusCachedPlugin_mmuBus_cmd_0_virtualAddress = IBusCachedPlugin_iBusRsp_stages_1_input_payload;
2497                      assign IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation = 1'b0;
2498                      assign IBusCachedPlugin_mmuBus_end = (IBusCachedPlugin_iBusRsp_stages_1_input_ready || IBusCachedPlugin_externalFlush);
2499                      assign IBusCachedPlugin_cache_io_cpu_decode_isValid = (IBusCachedPlugin_iBusRsp_stages_2_input_valid &amp;&amp; (! IBusCachedPlugin_s2_tightlyCoupledHit));
2500                      assign IBusCachedPlugin_cache_io_cpu_decode_isStuck = (! IBusCachedPlugin_iBusRsp_stages_2_input_ready);
2501                      assign IBusCachedPlugin_cache_io_cpu_decode_isUser = (CsrPlugin_privilege == 2'b00);
2502                      assign IBusCachedPlugin_rsp_iBusRspOutputHalt = 1'b0;
2503                      assign IBusCachedPlugin_rsp_issueDetected = 1'b0;
2504                      always @(*) begin
2505       1/1              IBusCachedPlugin_rsp_redoFetch = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2506       1/1              if(when_IBusCachedPlugin_l239) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2507       <font color = "red">0/1     ==>        IBusCachedPlugin_rsp_redoFetch = 1'b1;</font>
2508                        end
                        MISSING_ELSE
2509       1/1              if(when_IBusCachedPlugin_l250) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2510       1/1                IBusCachedPlugin_rsp_redoFetch = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2511                        end
                        MISSING_ELSE
2512                      end
2513                    
2514                      always @(*) begin
2515       1/1              IBusCachedPlugin_cache_io_cpu_fill_valid = (IBusCachedPlugin_rsp_redoFetch &amp;&amp; (! IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2516       1/1              if(when_IBusCachedPlugin_l250) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2517       1/1                IBusCachedPlugin_cache_io_cpu_fill_valid = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2518                        end
                        MISSING_ELSE
2519                      end
2520                    
2521                      always @(*) begin
2522       1/1              IBusCachedPlugin_decodeExceptionPort_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2523       1/1              if(when_IBusCachedPlugin_l244) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2524       <font color = "red">0/1     ==>        IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError;</font>
2525                        end
                        MISSING_ELSE
2526       1/1              if(when_IBusCachedPlugin_l256) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2527       <font color = "red">0/1     ==>        IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError;</font>
2528                        end
                        MISSING_ELSE
2529                      end
2530                    
2531                      always @(*) begin
2532       1/1              IBusCachedPlugin_decodeExceptionPort_payload_code = 4'bxxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2533       1/1              if(when_IBusCachedPlugin_l244) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2534       <font color = "red">0/1     ==>        IBusCachedPlugin_decodeExceptionPort_payload_code = 4'b1100;</font>
2535                        end
                        MISSING_ELSE
2536       1/1              if(when_IBusCachedPlugin_l256) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2537       <font color = "red">0/1     ==>        IBusCachedPlugin_decodeExceptionPort_payload_code = 4'b0001;</font>
2538                        end
                        MISSING_ELSE
2539                      end
2540                    
2541                      assign IBusCachedPlugin_decodeExceptionPort_payload_badAddr = {IBusCachedPlugin_iBusRsp_stages_2_input_payload[31 : 2],2'b00};
2542                      assign when_IBusCachedPlugin_l239 = ((IBusCachedPlugin_cache_io_cpu_decode_isValid &amp;&amp; IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling) &amp;&amp; (! IBusCachedPlugin_rsp_issueDetected));
2543                      assign when_IBusCachedPlugin_l244 = ((IBusCachedPlugin_cache_io_cpu_decode_isValid &amp;&amp; IBusCachedPlugin_cache_io_cpu_decode_mmuException) &amp;&amp; (! IBusCachedPlugin_rsp_issueDetected_1));
2544                      assign when_IBusCachedPlugin_l250 = ((IBusCachedPlugin_cache_io_cpu_decode_isValid &amp;&amp; IBusCachedPlugin_cache_io_cpu_decode_cacheMiss) &amp;&amp; (! IBusCachedPlugin_rsp_issueDetected_2));
2545                      assign when_IBusCachedPlugin_l256 = ((IBusCachedPlugin_cache_io_cpu_decode_isValid &amp;&amp; IBusCachedPlugin_cache_io_cpu_decode_error) &amp;&amp; (! IBusCachedPlugin_rsp_issueDetected_3));
2546                      assign when_IBusCachedPlugin_l267 = (IBusCachedPlugin_rsp_issueDetected_4 || IBusCachedPlugin_rsp_iBusRspOutputHalt);
2547                      assign IBusCachedPlugin_iBusRsp_output_valid = IBusCachedPlugin_iBusRsp_stages_2_output_valid;
2548                      assign IBusCachedPlugin_iBusRsp_stages_2_output_ready = IBusCachedPlugin_iBusRsp_output_ready;
2549                      assign IBusCachedPlugin_iBusRsp_output_payload_rsp_inst = IBusCachedPlugin_cache_io_cpu_decode_data;
2550                      assign IBusCachedPlugin_iBusRsp_output_payload_pc = IBusCachedPlugin_iBusRsp_stages_2_output_payload;
2551                      assign IBusCachedPlugin_cache_io_flush = (decode_arbitration_isValid &amp;&amp; decode_FLUSH_ALL);
2552                      assign _zz_dBus_cmd_valid = 1'b0;
2553                      always @(*) begin
2554       1/1              execute_DBusSimplePlugin_skipCmd = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2555       1/1              if(execute_ALIGNEMENT_FAULT) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2556       1/1                execute_DBusSimplePlugin_skipCmd = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2557                        end
                        MISSING_ELSE
2558                      end
2559                    
2560                      assign dBus_cmd_valid = (((((execute_arbitration_isValid &amp;&amp; execute_MEMORY_ENABLE) &amp;&amp; (! execute_arbitration_isStuckByOthers)) &amp;&amp; (! execute_arbitration_isFlushed)) &amp;&amp; (! execute_DBusSimplePlugin_skipCmd)) &amp;&amp; (! _zz_dBus_cmd_valid));
2561                      assign dBus_cmd_payload_wr = execute_MEMORY_STORE;
2562                      assign dBus_cmd_payload_size = execute_INSTRUCTION[13 : 12];
2563                      always @(*) begin
2564       1/1              case(dBus_cmd_payload_size)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2565                          2'b00 : begin
2566       1/1                  _zz_dBus_cmd_payload_data = {{{execute_RS2[7 : 0],execute_RS2[7 : 0]},execute_RS2[7 : 0]},execute_RS2[7 : 0]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2567                          end
2568                          2'b01 : begin
2569       1/1                  _zz_dBus_cmd_payload_data = {execute_RS2[15 : 0],execute_RS2[15 : 0]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2570                          end
2571                          default : begin
2572       1/1                  _zz_dBus_cmd_payload_data = execute_RS2[31 : 0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2573                          end
2574                        endcase
2575                      end
2576                    
2577                      assign dBus_cmd_payload_data = _zz_dBus_cmd_payload_data;
2578                      assign when_DBusSimplePlugin_l426 = ((((execute_arbitration_isValid &amp;&amp; execute_MEMORY_ENABLE) &amp;&amp; (! dBus_cmd_ready)) &amp;&amp; (! execute_DBusSimplePlugin_skipCmd)) &amp;&amp; (! _zz_dBus_cmd_valid));
2579                      always @(*) begin
2580       1/1              case(dBus_cmd_payload_size)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2581                          2'b00 : begin
2582       1/1                  _zz_execute_DBusSimplePlugin_formalMask = 4'b0001;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2583                          end
2584                          2'b01 : begin
2585       1/1                  _zz_execute_DBusSimplePlugin_formalMask = 4'b0011;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2586                          end
2587                          default : begin
2588       1/1                  _zz_execute_DBusSimplePlugin_formalMask = 4'b1111;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2589                          end
2590                        endcase
2591                      end
2592                    
2593                      assign execute_DBusSimplePlugin_formalMask = (_zz_execute_DBusSimplePlugin_formalMask &lt;&lt;&lt; dBus_cmd_payload_address[1 : 0]);
2594                      assign dBus_cmd_payload_address = execute_SRC_ADD;
2595                      assign when_DBusSimplePlugin_l479 = (((memory_arbitration_isValid &amp;&amp; memory_MEMORY_ENABLE) &amp;&amp; (! memory_MEMORY_STORE)) &amp;&amp; ((! dBus_rsp_ready) || 1'b0));
2596                      always @(*) begin
2597       1/1              DBusSimplePlugin_memoryExceptionPort_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2598       1/1              if(when_DBusSimplePlugin_l486) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2599       <font color = "red">0/1     ==>        DBusSimplePlugin_memoryExceptionPort_valid = 1'b1;</font>
2600                        end
                        MISSING_ELSE
2601       1/1              if(memory_ALIGNEMENT_FAULT) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2602       1/1                DBusSimplePlugin_memoryExceptionPort_valid = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2603                        end
                        MISSING_ELSE
2604       1/1              if(when_DBusSimplePlugin_l512) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2605       1/1                DBusSimplePlugin_memoryExceptionPort_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2606                        end
                        MISSING_ELSE
2607                      end
2608                    
2609                      always @(*) begin
2610       1/1              DBusSimplePlugin_memoryExceptionPort_payload_code = 4'bxxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2611       1/1              if(when_DBusSimplePlugin_l486) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2612       <font color = "red">0/1     ==>        DBusSimplePlugin_memoryExceptionPort_payload_code = 4'b0101;</font>
2613                        end
                        MISSING_ELSE
2614       1/1              if(memory_ALIGNEMENT_FAULT) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2615       1/1                DBusSimplePlugin_memoryExceptionPort_payload_code = {1'd0, _zz_DBusSimplePlugin_memoryExceptionPort_payload_code};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2616                        end
                        MISSING_ELSE
2617                      end
2618                    
2619                      assign DBusSimplePlugin_memoryExceptionPort_payload_badAddr = memory_REGFILE_WRITE_DATA;
2620                      assign when_DBusSimplePlugin_l486 = ((dBus_rsp_ready &amp;&amp; dBus_rsp_error) &amp;&amp; (! memory_MEMORY_STORE));
2621                      assign when_DBusSimplePlugin_l512 = (! ((memory_arbitration_isValid &amp;&amp; memory_MEMORY_ENABLE) &amp;&amp; (1'b1 || (! memory_arbitration_isStuckByOthers))));
2622                      always @(*) begin
2623       1/1              writeBack_DBusSimplePlugin_rspShifted = writeBack_MEMORY_READ_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2624       1/1              case(writeBack_MEMORY_ADDRESS_LOW)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2625                          2'b01 : begin
2626       1/1                  writeBack_DBusSimplePlugin_rspShifted[7 : 0] = writeBack_MEMORY_READ_DATA[15 : 8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2627                          end
2628                          2'b10 : begin
2629       1/1                  writeBack_DBusSimplePlugin_rspShifted[15 : 0] = writeBack_MEMORY_READ_DATA[31 : 16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2630                          end
2631                          2'b11 : begin
2632       1/1                  writeBack_DBusSimplePlugin_rspShifted[7 : 0] = writeBack_MEMORY_READ_DATA[31 : 24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2633                          end
2634                          default : begin
2635                          end
2636                        endcase
2637                      end
2638                    
2639                      assign switch_Misc_l200 = writeBack_INSTRUCTION[13 : 12];
2640                      assign _zz_writeBack_DBusSimplePlugin_rspFormated = (writeBack_DBusSimplePlugin_rspShifted[7] &amp;&amp; (! writeBack_INSTRUCTION[14]));
2641                      always @(*) begin
2642       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[31] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2643       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[30] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2644       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[29] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2645       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[28] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2646       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[27] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2647       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[26] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2648       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[25] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2649       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[24] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2650       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[23] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2651       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[22] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2652       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[21] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2653       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[20] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2654       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[19] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2655       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[18] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2656       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[17] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2657       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[16] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2658       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[15] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2659       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[14] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2660       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[13] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2661       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[12] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2662       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[11] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2663       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[10] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2664       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[9] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2665       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[8] = _zz_writeBack_DBusSimplePlugin_rspFormated;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2666       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_1[7 : 0] = writeBack_DBusSimplePlugin_rspShifted[7 : 0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2667                      end
2668                    
2669                      assign _zz_writeBack_DBusSimplePlugin_rspFormated_2 = (writeBack_DBusSimplePlugin_rspShifted[15] &amp;&amp; (! writeBack_INSTRUCTION[14]));
2670                      always @(*) begin
2671       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[31] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2672       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[30] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2673       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[29] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2674       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[28] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2675       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[27] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2676       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[26] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2677       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[25] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2678       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[24] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2679       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[23] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2680       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[22] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2681       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[21] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2682       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[20] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2683       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[19] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2684       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[18] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2685       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[17] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2686       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[16] = _zz_writeBack_DBusSimplePlugin_rspFormated_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2687       1/1              _zz_writeBack_DBusSimplePlugin_rspFormated_3[15 : 0] = writeBack_DBusSimplePlugin_rspShifted[15 : 0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2688                      end
2689                    
2690                      always @(*) begin
2691       1/1              case(switch_Misc_l200)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2692                          2'b00 : begin
2693       1/1                  writeBack_DBusSimplePlugin_rspFormated = _zz_writeBack_DBusSimplePlugin_rspFormated_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2694                          end
2695                          2'b01 : begin
2696       1/1                  writeBack_DBusSimplePlugin_rspFormated = _zz_writeBack_DBusSimplePlugin_rspFormated_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2697                          end
2698                          default : begin
2699       1/1                  writeBack_DBusSimplePlugin_rspFormated = writeBack_DBusSimplePlugin_rspShifted;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2700                          end
2701                        endcase
2702                      end
2703                    
2704                      assign when_DBusSimplePlugin_l558 = (writeBack_arbitration_isValid &amp;&amp; writeBack_MEMORY_ENABLE);
2705                      assign IBusCachedPlugin_mmuBus_rsp_physicalAddress = IBusCachedPlugin_mmuBus_cmd_0_virtualAddress;
2706                      assign IBusCachedPlugin_mmuBus_rsp_allowRead = 1'b1;
2707                      assign IBusCachedPlugin_mmuBus_rsp_allowWrite = 1'b1;
2708                      assign IBusCachedPlugin_mmuBus_rsp_allowExecute = 1'b1;
2709                      assign IBusCachedPlugin_mmuBus_rsp_isIoAccess = IBusCachedPlugin_mmuBus_rsp_physicalAddress[31];
2710                      assign IBusCachedPlugin_mmuBus_rsp_isPaging = 1'b0;
2711                      assign IBusCachedPlugin_mmuBus_rsp_exception = 1'b0;
2712                      assign IBusCachedPlugin_mmuBus_rsp_refilling = 1'b0;
2713                      assign IBusCachedPlugin_mmuBus_busy = 1'b0;
2714                      assign _zz_decode_ENV_CTRL_3 = ((decode_INSTRUCTION &amp; 32'h00004050) == 32'h00004050);
2715                      assign _zz_decode_ENV_CTRL_4 = ((decode_INSTRUCTION &amp; 32'h00000004) == 32'h00000004);
2716                      assign _zz_decode_ENV_CTRL_5 = ((decode_INSTRUCTION &amp; 32'h00000050) == 32'h00000010);
2717                      assign _zz_decode_ENV_CTRL_6 = ((decode_INSTRUCTION &amp; 32'h00000048) == 32'h00000048);
2718                      assign _zz_decode_ENV_CTRL_2 = {(((decode_INSTRUCTION &amp; _zz__zz_decode_ENV_CTRL_2) == 32'h00100050) != 1'b0),{((_zz__zz_decode_ENV_CTRL_2_1 == _zz__zz_decode_ENV_CTRL_2_2) != 1'b0),{(_zz__zz_decode_ENV_CTRL_2_3 != 1'b0),{(_zz__zz_decode_ENV_CTRL_2_4 != _zz__zz_decode_ENV_CTRL_2_9),{_zz__zz_decode_ENV_CTRL_2_10,{_zz__zz_decode_ENV_CTRL_2_12,_zz__zz_decode_ENV_CTRL_2_14}}}}}};
2719                      assign _zz_decode_SRC1_CTRL_2 = _zz_decode_ENV_CTRL_2[2 : 1];
2720                      assign _zz_decode_SRC1_CTRL_1 = _zz_decode_SRC1_CTRL_2;
2721                      assign _zz_decode_ALU_CTRL_2 = _zz_decode_ENV_CTRL_2[7 : 6];
2722                      assign _zz_decode_ALU_CTRL_1 = _zz_decode_ALU_CTRL_2;
2723                      assign _zz_decode_SRC2_CTRL_2 = _zz_decode_ENV_CTRL_2[9 : 8];
2724                      assign _zz_decode_SRC2_CTRL_1 = _zz_decode_SRC2_CTRL_2;
2725                      assign _zz_decode_ALU_BITWISE_CTRL_2 = _zz_decode_ENV_CTRL_2[18 : 17];
2726                      assign _zz_decode_ALU_BITWISE_CTRL_1 = _zz_decode_ALU_BITWISE_CTRL_2;
2727                      assign _zz_decode_SHIFT_CTRL_2 = _zz_decode_ENV_CTRL_2[21 : 20];
2728                      assign _zz_decode_SHIFT_CTRL_1 = _zz_decode_SHIFT_CTRL_2;
2729                      assign _zz_decode_BRANCH_CTRL_2 = _zz_decode_ENV_CTRL_2[23 : 22];
2730                      assign _zz_decode_BRANCH_CTRL_1 = _zz_decode_BRANCH_CTRL_2;
2731                      assign _zz_decode_ENV_CTRL_7 = _zz_decode_ENV_CTRL_2[26 : 25];
2732                      assign _zz_decode_ENV_CTRL_1 = _zz_decode_ENV_CTRL_7;
2733                      assign decodeExceptionPort_valid = (decode_arbitration_isValid &amp;&amp; (! decode_LEGAL_INSTRUCTION));
2734                      assign decodeExceptionPort_payload_code = 4'b0010;
2735                      assign decodeExceptionPort_payload_badAddr = decode_INSTRUCTION;
2736                      assign when_RegFilePlugin_l63 = (decode_INSTRUCTION[11 : 7] == 5'h0);
2737                      assign decode_RegFilePlugin_regFileReadAddress1 = decode_INSTRUCTION_ANTICIPATED[19 : 15];
2738                      assign decode_RegFilePlugin_regFileReadAddress2 = decode_INSTRUCTION_ANTICIPATED[24 : 20];
2739                      assign decode_RegFilePlugin_rs1Data = _zz_RegFilePlugin_regFile_port0;
2740                      assign decode_RegFilePlugin_rs2Data = _zz_RegFilePlugin_regFile_port1;
2741                      always @(*) begin
2742       1/1              lastStageRegFileWrite_valid = (_zz_lastStageRegFileWrite_valid &amp;&amp; writeBack_arbitration_isFiring);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2743       1/1              if(_zz_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2744       1/1                lastStageRegFileWrite_valid = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2745                        end
                        MISSING_ELSE
2746                      end
2747                    
2748                      always @(*) begin
2749       1/1              lastStageRegFileWrite_payload_address = _zz_lastStageRegFileWrite_payload_address[11 : 7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2750       1/1              if(_zz_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2751       1/1                lastStageRegFileWrite_payload_address = 5'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2752                        end
                        MISSING_ELSE
2753                      end
2754                    
2755                      always @(*) begin
2756       1/1              lastStageRegFileWrite_payload_data = _zz_lastStageRegFileWrite_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2757       1/1              if(_zz_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2758       1/1                lastStageRegFileWrite_payload_data = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2759                        end
                        MISSING_ELSE
2760                      end
2761                    
2762                      always @(*) begin
2763       1/1              case(execute_ALU_BITWISE_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2764                          `AluBitwiseCtrlEnum_binary_sequential_AND_1 : begin
2765       1/1                  execute_IntAluPlugin_bitwise = (execute_SRC1 &amp; execute_SRC2);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2766                          end
2767                          `AluBitwiseCtrlEnum_binary_sequential_OR_1 : begin
2768       1/1                  execute_IntAluPlugin_bitwise = (execute_SRC1 | execute_SRC2);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2769                          end
2770                          default : begin
2771       1/1                  execute_IntAluPlugin_bitwise = (execute_SRC1 ^ execute_SRC2);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2772                          end
2773                        endcase
2774                      end
2775                    
2776                      always @(*) begin
2777       1/1              case(execute_ALU_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2778                          `AluCtrlEnum_binary_sequential_BITWISE : begin
2779       1/1                  _zz_execute_REGFILE_WRITE_DATA = execute_IntAluPlugin_bitwise;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
2780                          end
2781                          `AluCtrlEnum_binary_sequential_SLT_SLTU : begin
2782       1/1                  _zz_execute_REGFILE_WRITE_DATA = {31'd0, _zz__zz_execute_REGFILE_WRITE_DATA};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
2783                          end
2784                          default : begin
2785       1/1                  _zz_execute_REGFILE_WRITE_DATA = execute_SRC_ADD_SUB;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2786                          end
2787                        endcase
2788                      end
2789                    
2790                      always @(*) begin
2791       1/1              case(execute_SRC1_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2792                          `Src1CtrlEnum_binary_sequential_RS : begin
2793       1/1                  _zz_execute_SRC1 = execute_RS1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2794                          end
2795                          `Src1CtrlEnum_binary_sequential_PC_INCREMENT : begin
2796       1/1                  _zz_execute_SRC1 = {29'd0, _zz__zz_execute_SRC1};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2797                          end
2798                          `Src1CtrlEnum_binary_sequential_IMU : begin
2799       1/1                  _zz_execute_SRC1 = {execute_INSTRUCTION[31 : 12],12'h0};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2800                          end
2801                          default : begin
2802       1/1                  _zz_execute_SRC1 = {27'd0, _zz__zz_execute_SRC1_1};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2803                          end
2804                        endcase
2805                      end
2806                    
2807                      assign _zz_execute_SRC2_1 = execute_INSTRUCTION[31];
2808                      always @(*) begin
2809       1/1              _zz_execute_SRC2_2[19] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2810       1/1              _zz_execute_SRC2_2[18] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2811       1/1              _zz_execute_SRC2_2[17] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2812       1/1              _zz_execute_SRC2_2[16] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2813       1/1              _zz_execute_SRC2_2[15] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2814       1/1              _zz_execute_SRC2_2[14] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2815       1/1              _zz_execute_SRC2_2[13] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2816       1/1              _zz_execute_SRC2_2[12] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2817       1/1              _zz_execute_SRC2_2[11] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2818       1/1              _zz_execute_SRC2_2[10] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2819       1/1              _zz_execute_SRC2_2[9] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2820       1/1              _zz_execute_SRC2_2[8] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2821       1/1              _zz_execute_SRC2_2[7] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2822       1/1              _zz_execute_SRC2_2[6] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2823       1/1              _zz_execute_SRC2_2[5] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2824       1/1              _zz_execute_SRC2_2[4] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2825       1/1              _zz_execute_SRC2_2[3] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2826       1/1              _zz_execute_SRC2_2[2] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2827       1/1              _zz_execute_SRC2_2[1] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2828       1/1              _zz_execute_SRC2_2[0] = _zz_execute_SRC2_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2829                      end
2830                    
2831                      assign _zz_execute_SRC2_3 = _zz__zz_execute_SRC2_3[11];
2832                      always @(*) begin
2833       1/1              _zz_execute_SRC2_4[19] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2834       1/1              _zz_execute_SRC2_4[18] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2835       1/1              _zz_execute_SRC2_4[17] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2836       1/1              _zz_execute_SRC2_4[16] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2837       1/1              _zz_execute_SRC2_4[15] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2838       1/1              _zz_execute_SRC2_4[14] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2839       1/1              _zz_execute_SRC2_4[13] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2840       1/1              _zz_execute_SRC2_4[12] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2841       1/1              _zz_execute_SRC2_4[11] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2842       1/1              _zz_execute_SRC2_4[10] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2843       1/1              _zz_execute_SRC2_4[9] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2844       1/1              _zz_execute_SRC2_4[8] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2845       1/1              _zz_execute_SRC2_4[7] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2846       1/1              _zz_execute_SRC2_4[6] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2847       1/1              _zz_execute_SRC2_4[5] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2848       1/1              _zz_execute_SRC2_4[4] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2849       1/1              _zz_execute_SRC2_4[3] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2850       1/1              _zz_execute_SRC2_4[2] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2851       1/1              _zz_execute_SRC2_4[1] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2852       1/1              _zz_execute_SRC2_4[0] = _zz_execute_SRC2_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2853                      end
2854                    
2855                      always @(*) begin
2856       1/1              case(execute_SRC2_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2857                          `Src2CtrlEnum_binary_sequential_RS : begin
2858       1/1                  _zz_execute_SRC2_5 = execute_RS2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2859                          end
2860                          `Src2CtrlEnum_binary_sequential_IMI : begin
2861       1/1                  _zz_execute_SRC2_5 = {_zz_execute_SRC2_2,execute_INSTRUCTION[31 : 20]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2862                          end
2863                          `Src2CtrlEnum_binary_sequential_IMS : begin
2864       1/1                  _zz_execute_SRC2_5 = {_zz_execute_SRC2_4,{execute_INSTRUCTION[31 : 25],execute_INSTRUCTION[11 : 7]}};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2865                          end
2866                          default : begin
2867       1/1                  _zz_execute_SRC2_5 = _zz_execute_SRC2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2868                          end
2869                        endcase
2870                      end
2871                    
2872                      always @(*) begin
2873       1/1              execute_SrcPlugin_addSub = _zz_execute_SrcPlugin_addSub;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2874       1/1              if(execute_SRC2_FORCE_ZERO) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2875       1/1                execute_SrcPlugin_addSub = execute_SRC1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2876                        end
                        MISSING_ELSE
2877                      end
2878                    
2879                      assign execute_SrcPlugin_less = ((execute_SRC1[31] == execute_SRC2[31]) ? execute_SrcPlugin_addSub[31] : (execute_SRC_LESS_UNSIGNED ? execute_SRC2[31] : execute_SRC1[31]));
2880                      assign execute_LightShifterPlugin_isShift = (execute_SHIFT_CTRL != `ShiftCtrlEnum_binary_sequential_DISABLE_1);
2881                      assign execute_LightShifterPlugin_amplitude = (execute_LightShifterPlugin_isActive ? execute_LightShifterPlugin_amplitudeReg : execute_SRC2[4 : 0]);
2882                      assign execute_LightShifterPlugin_shiftInput = (execute_LightShifterPlugin_isActive ? memory_REGFILE_WRITE_DATA : execute_SRC1);
2883                      assign execute_LightShifterPlugin_done = (execute_LightShifterPlugin_amplitude[4 : 1] == 4'b0000);
2884                      assign when_ShiftPlugins_l169 = ((execute_arbitration_isValid &amp;&amp; execute_LightShifterPlugin_isShift) &amp;&amp; (execute_SRC2[4 : 0] != 5'h0));
2885                      always @(*) begin
2886       1/1              case(execute_SHIFT_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2887                          `ShiftCtrlEnum_binary_sequential_SLL_1 : begin
2888       1/1                  _zz_execute_to_memory_REGFILE_WRITE_DATA_1 = (execute_LightShifterPlugin_shiftInput &lt;&lt;&lt; 1);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2889                          end
2890                          default : begin
2891       1/1                  _zz_execute_to_memory_REGFILE_WRITE_DATA_1 = _zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2892                          end
2893                        endcase
2894                      end
2895                    
2896                      assign when_ShiftPlugins_l175 = (! execute_arbitration_isStuckByOthers);
2897                      assign when_ShiftPlugins_l184 = (! execute_LightShifterPlugin_done);
2898                      always @(*) begin
2899       1/1              HazardSimplePlugin_src0Hazard = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2900       1/1              if(HazardSimplePlugin_writeBackBuffer_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2901       1/1                if(HazardSimplePlugin_addr0Match) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2902       1/1                  HazardSimplePlugin_src0Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2903                          end
                        MISSING_ELSE
2904                        end
                        MISSING_ELSE
2905       1/1              if(when_HazardSimplePlugin_l57) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2906       1/1                if(when_HazardSimplePlugin_l58) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2907       1/1                  if(when_HazardSimplePlugin_l59) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2908       1/1                    HazardSimplePlugin_src0Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2909                            end
                        MISSING_ELSE
2910                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2911                        end
                        MISSING_ELSE
2912       1/1              if(when_HazardSimplePlugin_l57_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2913       1/1                if(when_HazardSimplePlugin_l58_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2914       1/1                  if(when_HazardSimplePlugin_l59_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2915       1/1                    HazardSimplePlugin_src0Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2916                            end
                        MISSING_ELSE
2917                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2918                        end
                        MISSING_ELSE
2919       1/1              if(when_HazardSimplePlugin_l57_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2920       1/1                if(when_HazardSimplePlugin_l58_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2921       1/1                  if(when_HazardSimplePlugin_l59_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2922       1/1                    HazardSimplePlugin_src0Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2923                            end
                        MISSING_ELSE
2924                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2925                        end
                        MISSING_ELSE
2926       1/1              if(when_HazardSimplePlugin_l105) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2927       1/1                HazardSimplePlugin_src0Hazard = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2928                        end
                        MISSING_ELSE
2929                      end
2930                    
2931                      always @(*) begin
2932       1/1              HazardSimplePlugin_src1Hazard = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2933       1/1              if(HazardSimplePlugin_writeBackBuffer_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2934       1/1                if(HazardSimplePlugin_addr1Match) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2935       1/1                  HazardSimplePlugin_src1Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2936                          end
                        MISSING_ELSE
2937                        end
                        MISSING_ELSE
2938       1/1              if(when_HazardSimplePlugin_l57) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2939       1/1                if(when_HazardSimplePlugin_l58) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2940       1/1                  if(when_HazardSimplePlugin_l62) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2941       1/1                    HazardSimplePlugin_src1Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2942                            end
                        MISSING_ELSE
2943                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2944                        end
                        MISSING_ELSE
2945       1/1              if(when_HazardSimplePlugin_l57_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2946       1/1                if(when_HazardSimplePlugin_l58_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2947       1/1                  if(when_HazardSimplePlugin_l62_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2948       1/1                    HazardSimplePlugin_src1Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2949                            end
                        MISSING_ELSE
2950                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2951                        end
                        MISSING_ELSE
2952       1/1              if(when_HazardSimplePlugin_l57_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2953       1/1                if(when_HazardSimplePlugin_l58_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2954       1/1                  if(when_HazardSimplePlugin_l62_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2955       1/1                    HazardSimplePlugin_src1Hazard = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2956                            end
                        MISSING_ELSE
2957                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2958                        end
                        MISSING_ELSE
2959       1/1              if(when_HazardSimplePlugin_l108) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2960       1/1                HazardSimplePlugin_src1Hazard = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2961                        end
                        MISSING_ELSE
2962                      end
2963                    
2964                      assign HazardSimplePlugin_writeBackWrites_valid = (_zz_lastStageRegFileWrite_valid &amp;&amp; writeBack_arbitration_isFiring);
2965                      assign HazardSimplePlugin_writeBackWrites_payload_address = _zz_lastStageRegFileWrite_payload_address[11 : 7];
2966                      assign HazardSimplePlugin_writeBackWrites_payload_data = _zz_lastStageRegFileWrite_payload_data;
2967                      assign HazardSimplePlugin_addr0Match = (HazardSimplePlugin_writeBackBuffer_payload_address == decode_INSTRUCTION[19 : 15]);
2968                      assign HazardSimplePlugin_addr1Match = (HazardSimplePlugin_writeBackBuffer_payload_address == decode_INSTRUCTION[24 : 20]);
2969                      assign when_HazardSimplePlugin_l59 = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]);
2970                      assign when_HazardSimplePlugin_l62 = (writeBack_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]);
2971                      assign when_HazardSimplePlugin_l57 = (writeBack_arbitration_isValid &amp;&amp; writeBack_REGFILE_WRITE_VALID);
2972                      assign when_HazardSimplePlugin_l58 = (1'b1 || (! 1'b1));
2973                      assign when_HazardSimplePlugin_l59_1 = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]);
2974                      assign when_HazardSimplePlugin_l62_1 = (memory_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]);
2975                      assign when_HazardSimplePlugin_l57_1 = (memory_arbitration_isValid &amp;&amp; memory_REGFILE_WRITE_VALID);
2976                      assign when_HazardSimplePlugin_l58_1 = (1'b1 || (! memory_BYPASSABLE_MEMORY_STAGE));
2977                      assign when_HazardSimplePlugin_l59_2 = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[19 : 15]);
2978                      assign when_HazardSimplePlugin_l62_2 = (execute_INSTRUCTION[11 : 7] == decode_INSTRUCTION[24 : 20]);
2979                      assign when_HazardSimplePlugin_l57_2 = (execute_arbitration_isValid &amp;&amp; execute_REGFILE_WRITE_VALID);
2980                      assign when_HazardSimplePlugin_l58_2 = (1'b1 || (! execute_BYPASSABLE_EXECUTE_STAGE));
2981                      assign when_HazardSimplePlugin_l105 = (! decode_RS1_USE);
2982                      assign when_HazardSimplePlugin_l108 = (! decode_RS2_USE);
2983                      assign when_HazardSimplePlugin_l113 = (decode_arbitration_isValid &amp;&amp; (HazardSimplePlugin_src0Hazard || HazardSimplePlugin_src1Hazard));
2984                      assign execute_BranchPlugin_eq = (execute_SRC1 == execute_SRC2);
2985                      assign switch_Misc_l200_1 = execute_INSTRUCTION[14 : 12];
2986                      always @(*) begin
2987       1/1              casez(switch_Misc_l200_1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2988                          3'b000 : begin
2989       1/1                  _zz_execute_BRANCH_DO = execute_BranchPlugin_eq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2990                          end
2991                          3'b001 : begin
2992       1/1                  _zz_execute_BRANCH_DO = (! execute_BranchPlugin_eq);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2993                          end
2994                          3'b1?1 : begin
2995       1/1                  _zz_execute_BRANCH_DO = (! execute_SRC_LESS);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2996                          end
2997                          default : begin
2998       1/1                  _zz_execute_BRANCH_DO = execute_SRC_LESS;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2999                          end
3000                        endcase
3001                      end
3002                    
3003                      always @(*) begin
3004       1/1              case(execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3005                          `BranchCtrlEnum_binary_sequential_INC : begin
3006       1/1                  _zz_execute_BRANCH_DO_1 = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3007                          end
3008                          `BranchCtrlEnum_binary_sequential_JAL : begin
3009       1/1                  _zz_execute_BRANCH_DO_1 = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3010                          end
3011                          `BranchCtrlEnum_binary_sequential_JALR : begin
3012       1/1                  _zz_execute_BRANCH_DO_1 = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3013                          end
3014                          default : begin
3015       1/1                  _zz_execute_BRANCH_DO_1 = _zz_execute_BRANCH_DO;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3016                          end
3017                        endcase
3018                      end
3019                    
3020                      assign execute_BranchPlugin_branch_src1 = ((execute_BRANCH_CTRL == `BranchCtrlEnum_binary_sequential_JALR) ? execute_RS1 : execute_PC);
3021                      assign _zz_execute_BranchPlugin_branch_src2 = _zz__zz_execute_BranchPlugin_branch_src2[19];
3022                      always @(*) begin
3023       1/1              _zz_execute_BranchPlugin_branch_src2_1[10] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3024       1/1              _zz_execute_BranchPlugin_branch_src2_1[9] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3025       1/1              _zz_execute_BranchPlugin_branch_src2_1[8] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3026       1/1              _zz_execute_BranchPlugin_branch_src2_1[7] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3027       1/1              _zz_execute_BranchPlugin_branch_src2_1[6] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3028       1/1              _zz_execute_BranchPlugin_branch_src2_1[5] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3029       1/1              _zz_execute_BranchPlugin_branch_src2_1[4] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3030       1/1              _zz_execute_BranchPlugin_branch_src2_1[3] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3031       1/1              _zz_execute_BranchPlugin_branch_src2_1[2] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3032       1/1              _zz_execute_BranchPlugin_branch_src2_1[1] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3033       1/1              _zz_execute_BranchPlugin_branch_src2_1[0] = _zz_execute_BranchPlugin_branch_src2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3034                      end
3035                    
3036                      assign _zz_execute_BranchPlugin_branch_src2_2 = execute_INSTRUCTION[31];
3037                      always @(*) begin
3038       1/1              _zz_execute_BranchPlugin_branch_src2_3[19] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3039       1/1              _zz_execute_BranchPlugin_branch_src2_3[18] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3040       1/1              _zz_execute_BranchPlugin_branch_src2_3[17] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3041       1/1              _zz_execute_BranchPlugin_branch_src2_3[16] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3042       1/1              _zz_execute_BranchPlugin_branch_src2_3[15] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3043       1/1              _zz_execute_BranchPlugin_branch_src2_3[14] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3044       1/1              _zz_execute_BranchPlugin_branch_src2_3[13] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3045       1/1              _zz_execute_BranchPlugin_branch_src2_3[12] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3046       1/1              _zz_execute_BranchPlugin_branch_src2_3[11] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3047       1/1              _zz_execute_BranchPlugin_branch_src2_3[10] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3048       1/1              _zz_execute_BranchPlugin_branch_src2_3[9] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3049       1/1              _zz_execute_BranchPlugin_branch_src2_3[8] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3050       1/1              _zz_execute_BranchPlugin_branch_src2_3[7] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3051       1/1              _zz_execute_BranchPlugin_branch_src2_3[6] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3052       1/1              _zz_execute_BranchPlugin_branch_src2_3[5] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3053       1/1              _zz_execute_BranchPlugin_branch_src2_3[4] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3054       1/1              _zz_execute_BranchPlugin_branch_src2_3[3] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3055       1/1              _zz_execute_BranchPlugin_branch_src2_3[2] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3056       1/1              _zz_execute_BranchPlugin_branch_src2_3[1] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3057       1/1              _zz_execute_BranchPlugin_branch_src2_3[0] = _zz_execute_BranchPlugin_branch_src2_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3058                      end
3059                    
3060                      assign _zz_execute_BranchPlugin_branch_src2_4 = _zz__zz_execute_BranchPlugin_branch_src2_4[11];
3061                      always @(*) begin
3062       1/1              _zz_execute_BranchPlugin_branch_src2_5[18] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3063       1/1              _zz_execute_BranchPlugin_branch_src2_5[17] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3064       1/1              _zz_execute_BranchPlugin_branch_src2_5[16] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3065       1/1              _zz_execute_BranchPlugin_branch_src2_5[15] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3066       1/1              _zz_execute_BranchPlugin_branch_src2_5[14] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3067       1/1              _zz_execute_BranchPlugin_branch_src2_5[13] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3068       1/1              _zz_execute_BranchPlugin_branch_src2_5[12] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3069       1/1              _zz_execute_BranchPlugin_branch_src2_5[11] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3070       1/1              _zz_execute_BranchPlugin_branch_src2_5[10] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3071       1/1              _zz_execute_BranchPlugin_branch_src2_5[9] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3072       1/1              _zz_execute_BranchPlugin_branch_src2_5[8] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3073       1/1              _zz_execute_BranchPlugin_branch_src2_5[7] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3074       1/1              _zz_execute_BranchPlugin_branch_src2_5[6] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3075       1/1              _zz_execute_BranchPlugin_branch_src2_5[5] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3076       1/1              _zz_execute_BranchPlugin_branch_src2_5[4] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3077       1/1              _zz_execute_BranchPlugin_branch_src2_5[3] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3078       1/1              _zz_execute_BranchPlugin_branch_src2_5[2] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3079       1/1              _zz_execute_BranchPlugin_branch_src2_5[1] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3080       1/1              _zz_execute_BranchPlugin_branch_src2_5[0] = _zz_execute_BranchPlugin_branch_src2_4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3081                      end
3082                    
3083                      always @(*) begin
3084       1/1              case(execute_BRANCH_CTRL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3085                          `BranchCtrlEnum_binary_sequential_JAL : begin
3086       1/1                  _zz_execute_BranchPlugin_branch_src2_6 = {{_zz_execute_BranchPlugin_branch_src2_1,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[19 : 12]},execute_INSTRUCTION[20]},execute_INSTRUCTION[30 : 21]}},1'b0};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3087                          end
3088                          `BranchCtrlEnum_binary_sequential_JALR : begin
3089       1/1                  _zz_execute_BranchPlugin_branch_src2_6 = {_zz_execute_BranchPlugin_branch_src2_3,execute_INSTRUCTION[31 : 20]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3090                          end
3091                          default : begin
3092       1/1                  _zz_execute_BranchPlugin_branch_src2_6 = {{_zz_execute_BranchPlugin_branch_src2_5,{{{execute_INSTRUCTION[31],execute_INSTRUCTION[7]},execute_INSTRUCTION[30 : 25]},execute_INSTRUCTION[11 : 8]}},1'b0};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3093                          end
3094                        endcase
3095                      end
3096                    
3097                      assign execute_BranchPlugin_branch_src2 = _zz_execute_BranchPlugin_branch_src2_6;
3098                      assign execute_BranchPlugin_branchAdder = (execute_BranchPlugin_branch_src1 + execute_BranchPlugin_branch_src2);
3099                      assign BranchPlugin_jumpInterface_valid = ((memory_arbitration_isValid &amp;&amp; memory_BRANCH_DO) &amp;&amp; (! 1'b0));
3100                      assign BranchPlugin_jumpInterface_payload = memory_BRANCH_CALC;
3101                      assign BranchPlugin_branchExceptionPort_valid = ((memory_arbitration_isValid &amp;&amp; memory_BRANCH_DO) &amp;&amp; BranchPlugin_jumpInterface_payload[1]);
3102                      assign BranchPlugin_branchExceptionPort_payload_code = 4'b0000;
3103                      assign BranchPlugin_branchExceptionPort_payload_badAddr = BranchPlugin_jumpInterface_payload;
3104                      always @(*) begin
3105       1/1              CsrPlugin_privilege = 2'b11;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3106       1/1              if(CsrPlugin_forceMachineWire) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3107       <font color = "red">0/1     ==>        CsrPlugin_privilege = 2'b11;</font>
3108                        end
                        MISSING_ELSE
3109                      end
3110                    
3111                      assign CsrPlugin_misa_base = 2'b01;
3112                      assign CsrPlugin_misa_extensions = 26'h0000042;
3113                      assign _zz_when_CsrPlugin_l952 = (CsrPlugin_mip_MTIP &amp;&amp; CsrPlugin_mie_MTIE);
3114                      assign _zz_when_CsrPlugin_l952_1 = (CsrPlugin_mip_MSIP &amp;&amp; CsrPlugin_mie_MSIE);
3115                      assign _zz_when_CsrPlugin_l952_2 = (CsrPlugin_mip_MEIP &amp;&amp; CsrPlugin_mie_MEIE);
3116                      assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped = 2'b11;
3117                      assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege = ((CsrPlugin_privilege &lt; CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped) ? CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped : CsrPlugin_privilege);
3118                      assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code = {decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid};
3119                      assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 = _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1[0];
3120                      assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_2 = {BranchPlugin_branchExceptionPort_valid,DBusSimplePlugin_memoryExceptionPort_valid};
3121                      assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 = _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3[0];
3122                      always @(*) begin
3123       1/1              CsrPlugin_exceptionPortCtrl_exceptionValids_decode = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3124       1/1              if(_zz_when) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3125       1/1                CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3126                        end
                        MISSING_ELSE
3127       1/1              if(decode_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3128       1/1                CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3129                        end
                        MISSING_ELSE
3130                      end
3131                    
3132                      always @(*) begin
3133       1/1              CsrPlugin_exceptionPortCtrl_exceptionValids_execute = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3134       1/1              if(CsrPlugin_selfException_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3135       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b1;</font>
3136                        end
                        MISSING_ELSE
3137       1/1              if(execute_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3138       1/1                CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3139                        end
                        MISSING_ELSE
3140                      end
3141                    
3142                      always @(*) begin
3143       1/1              CsrPlugin_exceptionPortCtrl_exceptionValids_memory = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3144       1/1              if(_zz_when_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3145       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b1;</font>
3146                        end
                        MISSING_ELSE
3147       1/1              if(memory_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3148       1/1                CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3149                        end
                        MISSING_ELSE
3150                      end
3151                    
3152                      always @(*) begin
3153       1/1              CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3154       1/1              if(writeBack_arbitration_isFlushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3155       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b0;</font>
3156                        end
                        MISSING_ELSE
3157                      end
3158                    
3159                      assign when_CsrPlugin_l909 = (! decode_arbitration_isStuck);
3160                      assign when_CsrPlugin_l909_1 = (! execute_arbitration_isStuck);
3161                      assign when_CsrPlugin_l909_2 = (! memory_arbitration_isStuck);
3162                      assign when_CsrPlugin_l909_3 = (! writeBack_arbitration_isStuck);
3163                      assign when_CsrPlugin_l922 = ({CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValids_memory,{CsrPlugin_exceptionPortCtrl_exceptionValids_execute,CsrPlugin_exceptionPortCtrl_exceptionValids_decode}}} != 4'b0000);
3164                      assign CsrPlugin_exceptionPendings_0 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
3165                      assign CsrPlugin_exceptionPendings_1 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
3166                      assign CsrPlugin_exceptionPendings_2 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
3167                      assign CsrPlugin_exceptionPendings_3 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
3168                      assign when_CsrPlugin_l946 = (CsrPlugin_mstatus_MIE || (CsrPlugin_privilege &lt; 2'b11));
3169                      assign when_CsrPlugin_l952 = ((_zz_when_CsrPlugin_l952 &amp;&amp; 1'b1) &amp;&amp; (! 1'b0));
3170                      assign when_CsrPlugin_l952_1 = ((_zz_when_CsrPlugin_l952_1 &amp;&amp; 1'b1) &amp;&amp; (! 1'b0));
3171                      assign when_CsrPlugin_l952_2 = ((_zz_when_CsrPlugin_l952_2 &amp;&amp; 1'b1) &amp;&amp; (! 1'b0));
3172                      assign CsrPlugin_exception = (CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack &amp;&amp; CsrPlugin_allowException);
3173                      assign CsrPlugin_lastStageWasWfi = 1'b0;
3174                      assign CsrPlugin_pipelineLiberator_active = ((CsrPlugin_interrupt_valid &amp;&amp; CsrPlugin_allowInterrupts) &amp;&amp; decode_arbitration_isValid);
3175                      assign when_CsrPlugin_l980 = (! execute_arbitration_isStuck);
3176                      assign when_CsrPlugin_l980_1 = (! memory_arbitration_isStuck);
3177                      assign when_CsrPlugin_l980_2 = (! writeBack_arbitration_isStuck);
3178                      assign when_CsrPlugin_l985 = ((! CsrPlugin_pipelineLiberator_active) || decode_arbitration_removeIt);
3179                      always @(*) begin
3180       1/1              CsrPlugin_pipelineLiberator_done = CsrPlugin_pipelineLiberator_pcValids_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3181       1/1              if(when_CsrPlugin_l991) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3182       1/1                CsrPlugin_pipelineLiberator_done = 1'b0;
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3183                        end
                        MISSING_ELSE
3184       1/1              if(CsrPlugin_hadException) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3185       <font color = "red">0/1     ==>        CsrPlugin_pipelineLiberator_done = 1'b0;</font>
3186                        end
                        MISSING_ELSE
3187                      end
3188                    
3189                      assign when_CsrPlugin_l991 = ({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute}} != 3'b000);
3190                      assign CsrPlugin_interruptJump = ((CsrPlugin_interrupt_valid &amp;&amp; CsrPlugin_pipelineLiberator_done) &amp;&amp; CsrPlugin_allowInterrupts);
3191                      always @(*) begin
3192       1/1              CsrPlugin_targetPrivilege = CsrPlugin_interrupt_targetPrivilege;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3193       1/1              if(CsrPlugin_hadException) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3194       <font color = "red">0/1     ==>        CsrPlugin_targetPrivilege = CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege;</font>
3195                        end
                        MISSING_ELSE
3196                      end
3197                    
3198                      always @(*) begin
3199       1/1              CsrPlugin_trapCause = CsrPlugin_interrupt_code;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3200       1/1              if(CsrPlugin_hadException) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3201       <font color = "red">0/1     ==>        CsrPlugin_trapCause = CsrPlugin_exceptionPortCtrl_exceptionContext_code;</font>
3202                        end
                        MISSING_ELSE
3203                      end
3204                    
3205                      always @(*) begin
3206       1/1              CsrPlugin_xtvec_mode = 2'bxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3207       1/1              case(CsrPlugin_targetPrivilege)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3208                          2'b11 : begin
3209       1/1                  CsrPlugin_xtvec_mode = CsrPlugin_mtvec_mode;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3210                          end
3211                          default : begin
3212                          end
3213                        endcase
3214                      end
3215                    
3216                      always @(*) begin
3217       1/1              CsrPlugin_xtvec_base = 30'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3218       1/1              case(CsrPlugin_targetPrivilege)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3219                          2'b11 : begin
3220       1/1                  CsrPlugin_xtvec_base = CsrPlugin_mtvec_base;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3221                          end
3222                          default : begin
3223                          end
3224                        endcase
3225                      end
3226                    
3227                      assign when_CsrPlugin_l1019 = (CsrPlugin_hadException || CsrPlugin_interruptJump);
3228                      assign when_CsrPlugin_l1064 = (writeBack_arbitration_isValid &amp;&amp; (writeBack_ENV_CTRL == `EnvCtrlEnum_binary_sequential_XRET));
3229                      assign switch_CsrPlugin_l1068 = writeBack_INSTRUCTION[29 : 28];
3230                      assign contextSwitching = CsrPlugin_jumpInterface_valid;
3231                      assign when_CsrPlugin_l1116 = ({(writeBack_arbitration_isValid &amp;&amp; (writeBack_ENV_CTRL == `EnvCtrlEnum_binary_sequential_XRET)),{(memory_arbitration_isValid &amp;&amp; (memory_ENV_CTRL == `EnvCtrlEnum_binary_sequential_XRET)),(execute_arbitration_isValid &amp;&amp; (execute_ENV_CTRL == `EnvCtrlEnum_binary_sequential_XRET))}} != 3'b000);
3232                      assign execute_CsrPlugin_blockedBySideEffects = (({writeBack_arbitration_isValid,memory_arbitration_isValid} != 2'b00) || 1'b0);
3233                      always @(*) begin
3234       1/1              execute_CsrPlugin_illegalAccess = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3235       1/1              if(execute_CsrPlugin_csr_768) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3236       1/1                execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/user_address_space">T39</span>&nbsp;
3237                        end
                        MISSING_ELSE
3238       1/1              if(execute_CsrPlugin_csr_836) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3239       <font color = "red">0/1     ==>        execute_CsrPlugin_illegalAccess = 1'b0;</font>
3240                        end
                        MISSING_ELSE
3241       1/1              if(execute_CsrPlugin_csr_772) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3242       1/1                execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3243                        end
                        MISSING_ELSE
3244       1/1              if(execute_CsrPlugin_csr_773) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3245       1/1                if(execute_CSR_WRITE_OPCODE) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3246       1/1                  execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3247                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3248                        end
                        MISSING_ELSE
3249       1/1              if(execute_CsrPlugin_csr_833) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3250       <font color = "red">0/1     ==>        execute_CsrPlugin_illegalAccess = 1'b0;</font>
3251                        end
                        MISSING_ELSE
3252       1/1              if(execute_CsrPlugin_csr_834) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3253       <font color = "red">0/1     ==>        if(execute_CSR_READ_OPCODE) begin</font>
3254       <font color = "red">0/1     ==>          execute_CsrPlugin_illegalAccess = 1'b0;</font>
3255                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3256                        end
                        MISSING_ELSE
3257       1/1              if(execute_CsrPlugin_csr_835) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3258       <font color = "red">0/1     ==>        if(execute_CSR_READ_OPCODE) begin</font>
3259       <font color = "red">0/1     ==>          execute_CsrPlugin_illegalAccess = 1'b0;</font>
3260                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3261                        end
                        MISSING_ELSE
3262       1/1              if(execute_CsrPlugin_csr_3008) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3263       1/1                execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3264                        end
                        MISSING_ELSE
3265       1/1              if(execute_CsrPlugin_csr_4032) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3266       1/1                if(execute_CSR_READ_OPCODE) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
3267       1/1                  execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
3268                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3269                        end
                        MISSING_ELSE
3270       1/1              if(CsrPlugin_csrMapping_allowCsrSignal) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3271       <font color = "red">0/1     ==>        execute_CsrPlugin_illegalAccess = 1'b0;</font>
3272                        end
                        MISSING_ELSE
3273       1/1              if(when_CsrPlugin_l1297) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3274       <font color = "red">0/1     ==>        execute_CsrPlugin_illegalAccess = 1'b1;</font>
3275                        end
                        MISSING_ELSE
3276       1/1              if(when_CsrPlugin_l1302) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3277       1/1                execute_CsrPlugin_illegalAccess = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3278                        end
                        MISSING_ELSE
3279                      end
3280                    
3281                      always @(*) begin
3282       1/1              execute_CsrPlugin_illegalInstruction = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3283       1/1              if(when_CsrPlugin_l1136) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3284       1/1                if(when_CsrPlugin_l1137) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3285       <font color = "red">0/1     ==>          execute_CsrPlugin_illegalInstruction = 1'b1;</font>
3286                          end
                        MISSING_ELSE
3287                        end
                        MISSING_ELSE
3288                      end
3289                    
3290                      always @(*) begin
3291       1/1              CsrPlugin_selfException_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3292       1/1              if(when_CsrPlugin_l1144) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3293       <font color = "red">0/1     ==>        CsrPlugin_selfException_valid = 1'b1;</font>
3294                        end
                        MISSING_ELSE
3295                      end
3296                    
3297                      always @(*) begin
3298       1/1              CsrPlugin_selfException_payload_code = 4'bxxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3299       1/1              if(when_CsrPlugin_l1144) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3300       <font color = "red">0/1     ==>        case(CsrPlugin_privilege)</font>
3301                            2'b00 : begin
3302       <font color = "red">0/1     ==>            CsrPlugin_selfException_payload_code = 4'b1000;</font>
3303                            end
3304                            default : begin
3305       <font color = "red">0/1     ==>            CsrPlugin_selfException_payload_code = 4'b1011;</font>
3306                            end
3307                          endcase
3308                        end
                        MISSING_ELSE
3309                      end
3310                    
3311                      assign CsrPlugin_selfException_payload_badAddr = execute_INSTRUCTION;
3312                      assign when_CsrPlugin_l1136 = (execute_arbitration_isValid &amp;&amp; (execute_ENV_CTRL == `EnvCtrlEnum_binary_sequential_XRET));
3313                      assign when_CsrPlugin_l1137 = (CsrPlugin_privilege &lt; execute_INSTRUCTION[29 : 28]);
3314                      assign when_CsrPlugin_l1144 = (execute_arbitration_isValid &amp;&amp; (execute_ENV_CTRL == `EnvCtrlEnum_binary_sequential_ECALL));
3315                      always @(*) begin
3316       1/1              execute_CsrPlugin_writeInstruction = ((execute_arbitration_isValid &amp;&amp; execute_IS_CSR) &amp;&amp; execute_CSR_WRITE_OPCODE);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3317       1/1              if(when_CsrPlugin_l1297) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3318       <font color = "red">0/1     ==>        execute_CsrPlugin_writeInstruction = 1'b0;</font>
3319                        end
                        MISSING_ELSE
3320                      end
3321                    
3322                      always @(*) begin
3323       1/1              execute_CsrPlugin_readInstruction = ((execute_arbitration_isValid &amp;&amp; execute_IS_CSR) &amp;&amp; execute_CSR_READ_OPCODE);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3324       1/1              if(when_CsrPlugin_l1297) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3325       <font color = "red">0/1     ==>        execute_CsrPlugin_readInstruction = 1'b0;</font>
3326                        end
                        MISSING_ELSE
3327                      end
3328                    
3329                      assign execute_CsrPlugin_writeEnable = (execute_CsrPlugin_writeInstruction &amp;&amp; (! execute_arbitration_isStuck));
3330                      assign execute_CsrPlugin_readEnable = (execute_CsrPlugin_readInstruction &amp;&amp; (! execute_arbitration_isStuck));
3331                      assign CsrPlugin_csrMapping_hazardFree = (! execute_CsrPlugin_blockedBySideEffects);
3332                      assign execute_CsrPlugin_readToWriteData = CsrPlugin_csrMapping_readDataSignal;
3333                      assign switch_Misc_l200_2 = execute_INSTRUCTION[13];
3334                      always @(*) begin
3335       1/1              case(switch_Misc_l200_2)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3336                          1'b0 : begin
3337       1/1                  _zz_CsrPlugin_csrMapping_writeDataSignal = execute_SRC1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3338                          end
3339                          default : begin
3340       1/1                  _zz_CsrPlugin_csrMapping_writeDataSignal = (execute_INSTRUCTION[12] ? (execute_CsrPlugin_readToWriteData &amp; (~ execute_SRC1)) : (execute_CsrPlugin_readToWriteData | execute_SRC1));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3341                          end
3342                        endcase
3343                      end
3344                    
3345                      assign CsrPlugin_csrMapping_writeDataSignal = _zz_CsrPlugin_csrMapping_writeDataSignal;
3346                      assign when_CsrPlugin_l1176 = (execute_arbitration_isValid &amp;&amp; execute_IS_CSR);
3347                      assign when_CsrPlugin_l1180 = (execute_arbitration_isValid &amp;&amp; (execute_IS_CSR || 1'b0));
3348                      assign execute_CsrPlugin_csrAddress = execute_INSTRUCTION[31 : 20];
3349                      assign _zz_CsrPlugin_csrMapping_readDataInit_1 = (_zz_CsrPlugin_csrMapping_readDataInit &amp; externalInterruptArray_regNext);
3350                      assign externalInterrupt = (_zz_CsrPlugin_csrMapping_readDataInit_1 != 32'h0);
3351                      assign when_DebugPlugin_l225 = (DebugPlugin_haltIt &amp;&amp; (! DebugPlugin_isPipBusy));
3352                      assign DebugPlugin_allowEBreak = (DebugPlugin_debugUsed &amp;&amp; (! DebugPlugin_disableEbreak));
3353                      always @(*) begin
3354       1/1              debug_bus_cmd_ready = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3355       1/1              if(debug_bus_cmd_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3356       <font color = "red">0/1     ==>        case(switch_DebugPlugin_l256)</font>
3357                            6'h01 : begin
3358       <font color = "red">0/1     ==>            if(debug_bus_cmd_payload_wr) begin</font>
3359       <font color = "red">0/1     ==>              debug_bus_cmd_ready = IBusCachedPlugin_injectionPort_ready;</font>
3360                              end
                   <font color = "red">==>  MISSING_ELSE</font>
3361                            end
3362                            default : begin
3363                            end
3364                          endcase
3365                        end
                        MISSING_ELSE
3366                      end
3367                    
3368                      always @(*) begin
3369       1/1              debug_bus_rsp_data = DebugPlugin_busReadDataReg;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3370       1/1              if(when_DebugPlugin_l244) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3371       1/1                debug_bus_rsp_data[0] = DebugPlugin_resetIt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3372       1/1                debug_bus_rsp_data[1] = DebugPlugin_haltIt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3373       1/1                debug_bus_rsp_data[2] = DebugPlugin_isPipBusy;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3374       1/1                debug_bus_rsp_data[3] = DebugPlugin_haltedByBreak;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3375       1/1                debug_bus_rsp_data[4] = DebugPlugin_stepIt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3376                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3377                      end
3378                    
3379                      assign when_DebugPlugin_l244 = (! _zz_when_DebugPlugin_l244);
3380                      always @(*) begin
3381       1/1              IBusCachedPlugin_injectionPort_valid = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3382       1/1              if(debug_bus_cmd_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3383       <font color = "red">0/1     ==>        case(switch_DebugPlugin_l256)</font>
3384                            6'h01 : begin
3385       <font color = "red">0/1     ==>            if(debug_bus_cmd_payload_wr) begin</font>
3386       <font color = "red">0/1     ==>              IBusCachedPlugin_injectionPort_valid = 1'b1;</font>
3387                              end
                   <font color = "red">==>  MISSING_ELSE</font>
3388                            end
3389                            default : begin
3390                            end
3391                          endcase
3392                        end
                        MISSING_ELSE
3393                      end
3394                    
3395                      assign IBusCachedPlugin_injectionPort_payload = debug_bus_cmd_payload_data;
3396                      assign switch_DebugPlugin_l256 = debug_bus_cmd_payload_address[7 : 2];
3397                      assign when_DebugPlugin_l260 = debug_bus_cmd_payload_data[16];
3398                      assign when_DebugPlugin_l260_1 = debug_bus_cmd_payload_data[24];
3399                      assign when_DebugPlugin_l261 = debug_bus_cmd_payload_data[17];
3400                      assign when_DebugPlugin_l261_1 = debug_bus_cmd_payload_data[25];
3401                      assign when_DebugPlugin_l262 = debug_bus_cmd_payload_data[25];
3402                      assign when_DebugPlugin_l263 = debug_bus_cmd_payload_data[25];
3403                      assign when_DebugPlugin_l264 = debug_bus_cmd_payload_data[18];
3404                      assign when_DebugPlugin_l264_1 = debug_bus_cmd_payload_data[26];
3405                      assign when_DebugPlugin_l284 = (execute_arbitration_isValid &amp;&amp; execute_DO_EBREAK);
3406                      assign when_DebugPlugin_l287 = (({writeBack_arbitration_isValid,memory_arbitration_isValid} != 2'b00) == 1'b0);
3407                      assign when_DebugPlugin_l300 = (DebugPlugin_stepIt &amp;&amp; IBusCachedPlugin_incomingInstruction);
3408                      assign debug_resetOut = DebugPlugin_resetIt_regNext;
3409                      assign when_DebugPlugin_l316 = (DebugPlugin_haltIt || DebugPlugin_stepIt);
3410                      assign when_Pipeline_l124 = (! execute_arbitration_isStuck);
3411                      assign when_Pipeline_l124_1 = (! memory_arbitration_isStuck);
3412                      assign when_Pipeline_l124_2 = ((! writeBack_arbitration_isStuck) &amp;&amp; (! CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack));
3413                      assign when_Pipeline_l124_3 = (! execute_arbitration_isStuck);
3414                      assign when_Pipeline_l124_4 = (! memory_arbitration_isStuck);
3415                      assign when_Pipeline_l124_5 = (! writeBack_arbitration_isStuck);
3416                      assign when_Pipeline_l124_6 = (! execute_arbitration_isStuck);
3417                      assign when_Pipeline_l124_7 = (! memory_arbitration_isStuck);
3418                      assign when_Pipeline_l124_8 = (! writeBack_arbitration_isStuck);
3419                      assign _zz_decode_to_execute_SRC1_CTRL_1 = decode_SRC1_CTRL;
3420                      assign _zz_decode_SRC1_CTRL = _zz_decode_SRC1_CTRL_1;
3421                      assign when_Pipeline_l124_9 = (! execute_arbitration_isStuck);
3422                      assign _zz_execute_SRC1_CTRL = decode_to_execute_SRC1_CTRL;
3423                      assign when_Pipeline_l124_10 = (! execute_arbitration_isStuck);
3424                      assign when_Pipeline_l124_11 = (! execute_arbitration_isStuck);
3425                      assign when_Pipeline_l124_12 = (! memory_arbitration_isStuck);
3426                      assign when_Pipeline_l124_13 = (! writeBack_arbitration_isStuck);
3427                      assign _zz_decode_to_execute_ALU_CTRL_1 = decode_ALU_CTRL;
3428                      assign _zz_decode_ALU_CTRL = _zz_decode_ALU_CTRL_1;
3429                      assign when_Pipeline_l124_14 = (! execute_arbitration_isStuck);
3430                      assign _zz_execute_ALU_CTRL = decode_to_execute_ALU_CTRL;
3431                      assign _zz_decode_to_execute_SRC2_CTRL_1 = decode_SRC2_CTRL;
3432                      assign _zz_decode_SRC2_CTRL = _zz_decode_SRC2_CTRL_1;
3433                      assign when_Pipeline_l124_15 = (! execute_arbitration_isStuck);
3434                      assign _zz_execute_SRC2_CTRL = decode_to_execute_SRC2_CTRL;
3435                      assign when_Pipeline_l124_16 = (! execute_arbitration_isStuck);
3436                      assign when_Pipeline_l124_17 = (! memory_arbitration_isStuck);
3437                      assign when_Pipeline_l124_18 = (! writeBack_arbitration_isStuck);
3438                      assign when_Pipeline_l124_19 = (! execute_arbitration_isStuck);
3439                      assign when_Pipeline_l124_20 = (! execute_arbitration_isStuck);
3440                      assign when_Pipeline_l124_21 = (! memory_arbitration_isStuck);
3441                      assign when_Pipeline_l124_22 = (! execute_arbitration_isStuck);
3442                      assign when_Pipeline_l124_23 = (! memory_arbitration_isStuck);
3443                      assign when_Pipeline_l124_24 = (! writeBack_arbitration_isStuck);
3444                      assign when_Pipeline_l124_25 = (! execute_arbitration_isStuck);
3445                      assign _zz_decode_to_execute_ALU_BITWISE_CTRL_1 = decode_ALU_BITWISE_CTRL;
3446                      assign _zz_decode_ALU_BITWISE_CTRL = _zz_decode_ALU_BITWISE_CTRL_1;
3447                      assign when_Pipeline_l124_26 = (! execute_arbitration_isStuck);
3448                      assign _zz_execute_ALU_BITWISE_CTRL = decode_to_execute_ALU_BITWISE_CTRL;
3449                      assign _zz_decode_to_execute_SHIFT_CTRL_1 = decode_SHIFT_CTRL;
3450                      assign _zz_decode_SHIFT_CTRL = _zz_decode_SHIFT_CTRL_1;
3451                      assign when_Pipeline_l124_27 = (! execute_arbitration_isStuck);
3452                      assign _zz_execute_SHIFT_CTRL = decode_to_execute_SHIFT_CTRL;
3453                      assign _zz_decode_to_execute_BRANCH_CTRL_1 = decode_BRANCH_CTRL;
3454                      assign _zz_decode_BRANCH_CTRL = _zz_decode_BRANCH_CTRL_1;
3455                      assign when_Pipeline_l124_28 = (! execute_arbitration_isStuck);
3456                      assign _zz_execute_BRANCH_CTRL = decode_to_execute_BRANCH_CTRL;
3457                      assign when_Pipeline_l124_29 = (! execute_arbitration_isStuck);
3458                      assign _zz_decode_to_execute_ENV_CTRL_1 = decode_ENV_CTRL;
3459                      assign _zz_execute_to_memory_ENV_CTRL_1 = execute_ENV_CTRL;
3460                      assign _zz_memory_to_writeBack_ENV_CTRL_1 = memory_ENV_CTRL;
3461                      assign _zz_decode_ENV_CTRL = _zz_decode_ENV_CTRL_1;
3462                      assign when_Pipeline_l124_30 = (! execute_arbitration_isStuck);
3463                      assign _zz_execute_ENV_CTRL = decode_to_execute_ENV_CTRL;
3464                      assign when_Pipeline_l124_31 = (! memory_arbitration_isStuck);
3465                      assign _zz_memory_ENV_CTRL = execute_to_memory_ENV_CTRL;
3466                      assign when_Pipeline_l124_32 = (! writeBack_arbitration_isStuck);
3467                      assign _zz_writeBack_ENV_CTRL = memory_to_writeBack_ENV_CTRL;
3468                      assign when_Pipeline_l124_33 = (! execute_arbitration_isStuck);
3469                      assign when_Pipeline_l124_34 = (! execute_arbitration_isStuck);
3470                      assign when_Pipeline_l124_35 = (! execute_arbitration_isStuck);
3471                      assign when_Pipeline_l124_36 = (! execute_arbitration_isStuck);
3472                      assign when_Pipeline_l124_37 = (! execute_arbitration_isStuck);
3473                      assign when_Pipeline_l124_38 = (! execute_arbitration_isStuck);
3474                      assign when_Pipeline_l124_39 = (! memory_arbitration_isStuck);
3475                      assign when_Pipeline_l124_40 = (! memory_arbitration_isStuck);
3476                      assign when_Pipeline_l124_41 = (! writeBack_arbitration_isStuck);
3477                      assign when_Pipeline_l124_42 = ((! memory_arbitration_isStuck) &amp;&amp; (! execute_arbitration_isStuckByOthers));
3478                      assign when_Pipeline_l124_43 = (! writeBack_arbitration_isStuck);
3479                      assign when_Pipeline_l124_44 = (! memory_arbitration_isStuck);
3480                      assign when_Pipeline_l124_45 = (! memory_arbitration_isStuck);
3481                      assign when_Pipeline_l124_46 = (! writeBack_arbitration_isStuck);
3482                      assign decode_arbitration_isFlushed = (({writeBack_arbitration_flushNext,{memory_arbitration_flushNext,execute_arbitration_flushNext}} != 3'b000) || ({writeBack_arbitration_flushIt,{memory_arbitration_flushIt,{execute_arbitration_flushIt,decode_arbitration_flushIt}}} != 4'b0000));
3483                      assign execute_arbitration_isFlushed = (({writeBack_arbitration_flushNext,memory_arbitration_flushNext} != 2'b00) || ({writeBack_arbitration_flushIt,{memory_arbitration_flushIt,execute_arbitration_flushIt}} != 3'b000));
3484                      assign memory_arbitration_isFlushed = ((writeBack_arbitration_flushNext != 1'b0) || ({writeBack_arbitration_flushIt,memory_arbitration_flushIt} != 2'b00));
3485                      assign writeBack_arbitration_isFlushed = (1'b0 || (writeBack_arbitration_flushIt != 1'b0));
3486                      assign decode_arbitration_isStuckByOthers = (decode_arbitration_haltByOther || (((1'b0 || execute_arbitration_isStuck) || memory_arbitration_isStuck) || writeBack_arbitration_isStuck));
3487                      assign decode_arbitration_isStuck = (decode_arbitration_haltItself || decode_arbitration_isStuckByOthers);
3488                      assign decode_arbitration_isMoving = ((! decode_arbitration_isStuck) &amp;&amp; (! decode_arbitration_removeIt));
3489                      assign decode_arbitration_isFiring = ((decode_arbitration_isValid &amp;&amp; (! decode_arbitration_isStuck)) &amp;&amp; (! decode_arbitration_removeIt));
3490                      assign execute_arbitration_isStuckByOthers = (execute_arbitration_haltByOther || ((1'b0 || memory_arbitration_isStuck) || writeBack_arbitration_isStuck));
3491                      assign execute_arbitration_isStuck = (execute_arbitration_haltItself || execute_arbitration_isStuckByOthers);
3492                      assign execute_arbitration_isMoving = ((! execute_arbitration_isStuck) &amp;&amp; (! execute_arbitration_removeIt));
3493                      assign execute_arbitration_isFiring = ((execute_arbitration_isValid &amp;&amp; (! execute_arbitration_isStuck)) &amp;&amp; (! execute_arbitration_removeIt));
3494                      assign memory_arbitration_isStuckByOthers = (memory_arbitration_haltByOther || (1'b0 || writeBack_arbitration_isStuck));
3495                      assign memory_arbitration_isStuck = (memory_arbitration_haltItself || memory_arbitration_isStuckByOthers);
3496                      assign memory_arbitration_isMoving = ((! memory_arbitration_isStuck) &amp;&amp; (! memory_arbitration_removeIt));
3497                      assign memory_arbitration_isFiring = ((memory_arbitration_isValid &amp;&amp; (! memory_arbitration_isStuck)) &amp;&amp; (! memory_arbitration_removeIt));
3498                      assign writeBack_arbitration_isStuckByOthers = (writeBack_arbitration_haltByOther || 1'b0);
3499                      assign writeBack_arbitration_isStuck = (writeBack_arbitration_haltItself || writeBack_arbitration_isStuckByOthers);
3500                      assign writeBack_arbitration_isMoving = ((! writeBack_arbitration_isStuck) &amp;&amp; (! writeBack_arbitration_removeIt));
3501                      assign writeBack_arbitration_isFiring = ((writeBack_arbitration_isValid &amp;&amp; (! writeBack_arbitration_isStuck)) &amp;&amp; (! writeBack_arbitration_removeIt));
3502                      assign when_Pipeline_l151 = ((! execute_arbitration_isStuck) || execute_arbitration_removeIt);
3503                      assign when_Pipeline_l154 = ((! decode_arbitration_isStuck) &amp;&amp; (! decode_arbitration_removeIt));
3504                      assign when_Pipeline_l151_1 = ((! memory_arbitration_isStuck) || memory_arbitration_removeIt);
3505                      assign when_Pipeline_l154_1 = ((! execute_arbitration_isStuck) &amp;&amp; (! execute_arbitration_removeIt));
3506                      assign when_Pipeline_l151_2 = ((! writeBack_arbitration_isStuck) || writeBack_arbitration_removeIt);
3507                      assign when_Pipeline_l154_2 = ((! memory_arbitration_isStuck) &amp;&amp; (! memory_arbitration_removeIt));
3508                      always @(*) begin
3509       1/1              IBusCachedPlugin_injectionPort_ready = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3510       1/1              case(switch_Fetcher_l362)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3511                          3'b100 : begin
3512       <font color = "red">0/1     ==>          IBusCachedPlugin_injectionPort_ready = 1'b1;</font>
3513                          end
3514                          default : begin
3515                          end
3516                        endcase
3517                      end
3518                    
3519                      assign when_Fetcher_l378 = (! decode_arbitration_isStuck);
3520                      assign when_CsrPlugin_l1264 = (! execute_arbitration_isStuck);
3521                      assign when_CsrPlugin_l1264_1 = (! execute_arbitration_isStuck);
3522                      assign when_CsrPlugin_l1264_2 = (! execute_arbitration_isStuck);
3523                      assign when_CsrPlugin_l1264_3 = (! execute_arbitration_isStuck);
3524                      assign when_CsrPlugin_l1264_4 = (! execute_arbitration_isStuck);
3525                      assign when_CsrPlugin_l1264_5 = (! execute_arbitration_isStuck);
3526                      assign when_CsrPlugin_l1264_6 = (! execute_arbitration_isStuck);
3527                      assign when_CsrPlugin_l1264_7 = (! execute_arbitration_isStuck);
3528                      assign when_CsrPlugin_l1264_8 = (! execute_arbitration_isStuck);
3529                      always @(*) begin
3530       1/1              _zz_CsrPlugin_csrMapping_readDataInit_2 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3531       1/1              if(execute_CsrPlugin_csr_768) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3532       1/1                _zz_CsrPlugin_csrMapping_readDataInit_2[12 : 11] = CsrPlugin_mstatus_MPP;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/user_address_space">T39</span>&nbsp;
3533       1/1                _zz_CsrPlugin_csrMapping_readDataInit_2[7 : 7] = CsrPlugin_mstatus_MPIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/user_address_space">T39</span>&nbsp;
3534       1/1                _zz_CsrPlugin_csrMapping_readDataInit_2[3 : 3] = CsrPlugin_mstatus_MIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/user_address_space">T39</span>&nbsp;
3535                        end
                        MISSING_ELSE
3536                      end
3537                    
3538                      always @(*) begin
3539       1/1              _zz_CsrPlugin_csrMapping_readDataInit_3 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3540       1/1              if(execute_CsrPlugin_csr_836) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3541       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_3[11 : 11] = CsrPlugin_mip_MEIP;</font>
3542       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_3[7 : 7] = CsrPlugin_mip_MTIP;</font>
3543       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_3[3 : 3] = CsrPlugin_mip_MSIP;</font>
3544                        end
                        MISSING_ELSE
3545                      end
3546                    
3547                      always @(*) begin
3548       1/1              _zz_CsrPlugin_csrMapping_readDataInit_4 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3549       1/1              if(execute_CsrPlugin_csr_772) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3550       1/1                _zz_CsrPlugin_csrMapping_readDataInit_4[11 : 11] = CsrPlugin_mie_MEIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3551       1/1                _zz_CsrPlugin_csrMapping_readDataInit_4[7 : 7] = CsrPlugin_mie_MTIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3552       1/1                _zz_CsrPlugin_csrMapping_readDataInit_4[3 : 3] = CsrPlugin_mie_MSIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3553                        end
                        MISSING_ELSE
3554                      end
3555                    
3556                      always @(*) begin
3557       1/1              _zz_CsrPlugin_csrMapping_readDataInit_5 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3558       1/1              if(execute_CsrPlugin_csr_833) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3559       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_5[31 : 0] = CsrPlugin_mepc;</font>
3560                        end
                        MISSING_ELSE
3561                      end
3562                    
3563                      always @(*) begin
3564       1/1              _zz_CsrPlugin_csrMapping_readDataInit_6 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3565       1/1              if(execute_CsrPlugin_csr_834) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3566       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_6[31 : 31] = CsrPlugin_mcause_interrupt;</font>
3567       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_6[3 : 0] = CsrPlugin_mcause_exceptionCode;</font>
3568                        end
                        MISSING_ELSE
3569                      end
3570                    
3571                      always @(*) begin
3572       1/1              _zz_CsrPlugin_csrMapping_readDataInit_7 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3573       1/1              if(execute_CsrPlugin_csr_835) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3574       <font color = "red">0/1     ==>        _zz_CsrPlugin_csrMapping_readDataInit_7[31 : 0] = CsrPlugin_mtval;</font>
3575                        end
                        MISSING_ELSE
3576                      end
3577                    
3578                      always @(*) begin
3579       1/1              _zz_CsrPlugin_csrMapping_readDataInit_8 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3580       1/1              if(execute_CsrPlugin_csr_3008) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3581       1/1                _zz_CsrPlugin_csrMapping_readDataInit_8[31 : 0] = _zz_CsrPlugin_csrMapping_readDataInit;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3582                        end
                        MISSING_ELSE
3583                      end
3584                    
3585                      always @(*) begin
3586       1/1              _zz_CsrPlugin_csrMapping_readDataInit_9 = 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3587       1/1              if(execute_CsrPlugin_csr_4032) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3588       1/1                _zz_CsrPlugin_csrMapping_readDataInit_9[31 : 0] = _zz_CsrPlugin_csrMapping_readDataInit_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
3589                        end
                        MISSING_ELSE
3590                      end
3591                    
3592                      assign CsrPlugin_csrMapping_readDataInit = (((_zz_CsrPlugin_csrMapping_readDataInit_2 | _zz_CsrPlugin_csrMapping_readDataInit_3) | (_zz_CsrPlugin_csrMapping_readDataInit_4 | _zz_CsrPlugin_csrMapping_readDataInit_5)) | ((_zz_CsrPlugin_csrMapping_readDataInit_6 | _zz_CsrPlugin_csrMapping_readDataInit_7) | (_zz_CsrPlugin_csrMapping_readDataInit_8 | _zz_CsrPlugin_csrMapping_readDataInit_9)));
3593                      assign when_CsrPlugin_l1297 = (CsrPlugin_privilege &lt; execute_CsrPlugin_csrAddress[9 : 8]);
3594                      assign when_CsrPlugin_l1302 = ((! execute_arbitration_isValid) || (! execute_IS_CSR));
3595                      assign iBusWishbone_ADR = {_zz_iBusWishbone_ADR_1,_zz_iBusWishbone_ADR};
3596                      assign iBusWishbone_CTI = ((_zz_iBusWishbone_ADR == 3'b111) ? 3'b111 : 3'b010);
3597                      assign iBusWishbone_BTE = 2'b00;
3598                      assign iBusWishbone_SEL = 4'b1111;
3599                      assign iBusWishbone_WE = 1'b0;
3600                      assign iBusWishbone_DAT_MOSI = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
3601                      always @(*) begin
3602       1/1              iBusWishbone_CYC = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3603       1/1              if(when_InstructionCache_l239) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                iBusWishbone_CYC = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3605                        end
                        MISSING_ELSE
3606                      end
3607                    
3608                      always @(*) begin
3609       1/1              iBusWishbone_STB = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3610       1/1              if(when_InstructionCache_l239) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3611       1/1                iBusWishbone_STB = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3612                        end
                        MISSING_ELSE
3613                      end
3614                    
3615                      assign when_InstructionCache_l239 = (iBus_cmd_valid || (_zz_iBusWishbone_ADR != 3'b000));
3616                      assign iBus_cmd_ready = (iBus_cmd_valid &amp;&amp; iBusWishbone_ACK);
3617                      assign iBus_rsp_valid = _zz_iBus_rsp_valid;
3618                      assign iBus_rsp_payload_data = iBusWishbone_DAT_MISO_regNext;
3619                      assign iBus_rsp_payload_error = 1'b0;
3620                      assign dBus_cmd_halfPipe_fire = (dBus_cmd_halfPipe_valid &amp;&amp; dBus_cmd_halfPipe_ready);
3621                      assign dBus_cmd_ready = (! dBus_cmd_rValid);
3622                      assign dBus_cmd_halfPipe_valid = dBus_cmd_rValid;
3623                      assign dBus_cmd_halfPipe_payload_wr = dBus_cmd_rData_wr;
3624                      assign dBus_cmd_halfPipe_payload_address = dBus_cmd_rData_address;
3625                      assign dBus_cmd_halfPipe_payload_data = dBus_cmd_rData_data;
3626                      assign dBus_cmd_halfPipe_payload_size = dBus_cmd_rData_size;
3627                      assign dBusWishbone_ADR = (dBus_cmd_halfPipe_payload_address &gt;&gt;&gt; 2);
3628                      assign dBusWishbone_CTI = 3'b000;
3629                      assign dBusWishbone_BTE = 2'b00;
3630                      always @(*) begin
3631       1/1              case(dBus_cmd_halfPipe_payload_size)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3632                          2'b00 : begin
3633       1/1                  _zz_dBusWishbone_SEL = 4'b0001;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3634                          end
3635                          2'b01 : begin
3636       1/1                  _zz_dBusWishbone_SEL = 4'b0011;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3637                          end
3638                          default : begin
3639       1/1                  _zz_dBusWishbone_SEL = 4'b1111;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3640                          end
3641                        endcase
3642                      end
3643                    
3644                      always @(*) begin
3645       1/1              dBusWishbone_SEL = (_zz_dBusWishbone_SEL &lt;&lt;&lt; dBus_cmd_halfPipe_payload_address[1 : 0]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3646       1/1              if(when_DBusSimplePlugin_l189) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3647       1/1                dBusWishbone_SEL = 4'b1111;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3648                        end
                        MISSING_ELSE
3649                      end
3650                    
3651                      assign when_DBusSimplePlugin_l189 = (! dBus_cmd_halfPipe_payload_wr);
3652                      assign dBusWishbone_WE = dBus_cmd_halfPipe_payload_wr;
3653                      assign dBusWishbone_DAT_MOSI = dBus_cmd_halfPipe_payload_data;
3654                      assign dBus_cmd_halfPipe_ready = (dBus_cmd_halfPipe_valid &amp;&amp; dBusWishbone_ACK);
3655                      assign dBusWishbone_CYC = dBus_cmd_halfPipe_valid;
3656                      assign dBusWishbone_STB = dBus_cmd_halfPipe_valid;
3657                      assign dBus_rsp_ready = ((dBus_cmd_halfPipe_valid &amp;&amp; (! dBusWishbone_WE)) &amp;&amp; dBusWishbone_ACK);
3658                      assign dBus_rsp_data = dBusWishbone_DAT_MISO;
3659                      assign dBus_rsp_error = 1'b0;
3660                      always @(posedge clk) begin
3661       1/1              if(reset) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662       1/1                IBusCachedPlugin_fetchPc_pcReg &lt;= externalResetVector;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3663       1/1                IBusCachedPlugin_fetchPc_correctionReg &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664       1/1                IBusCachedPlugin_fetchPc_booted &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3665       1/1                IBusCachedPlugin_fetchPc_inc &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666       1/1                _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3667       1/1                _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668       1/1                IBusCachedPlugin_injector_nextPcCalc_valids_0 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3669       1/1                IBusCachedPlugin_injector_nextPcCalc_valids_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670       1/1                IBusCachedPlugin_injector_nextPcCalc_valids_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3671       1/1                IBusCachedPlugin_injector_nextPcCalc_valids_3 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672       1/1                IBusCachedPlugin_injector_nextPcCalc_valids_4 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3673       1/1                IBusCachedPlugin_rspCounter &lt;= _zz_IBusCachedPlugin_rspCounter;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3674       1/1                IBusCachedPlugin_rspCounter &lt;= 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3675       1/1                _zz_2 &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3676       1/1                execute_LightShifterPlugin_isActive &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3677       1/1                HazardSimplePlugin_writeBackBuffer_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3678       1/1                CsrPlugin_mstatus_MIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3679       1/1                CsrPlugin_mstatus_MPIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3680       1/1                CsrPlugin_mstatus_MPP &lt;= 2'b11;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681       1/1                CsrPlugin_mie_MEIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3682       1/1                CsrPlugin_mie_MTIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683       1/1                CsrPlugin_mie_MSIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3684       1/1                CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685       1/1                CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3686       1/1                CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687       1/1                CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3688       1/1                CsrPlugin_interrupt_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689       1/1                CsrPlugin_pipelineLiberator_pcValids_0 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3690       1/1                CsrPlugin_pipelineLiberator_pcValids_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691       1/1                CsrPlugin_pipelineLiberator_pcValids_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3692       1/1                CsrPlugin_hadException &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3693       1/1                execute_CsrPlugin_wfiWake &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3694       1/1                _zz_CsrPlugin_csrMapping_readDataInit &lt;= 32'h0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3695       1/1                execute_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3696       1/1                memory_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3697       1/1                writeBack_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3698       1/1                switch_Fetcher_l362 &lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3699       1/1                _zz_iBusWishbone_ADR &lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700       1/1                _zz_iBus_rsp_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3701       1/1                dBus_cmd_rValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end else begin
3703       1/1                if(IBusCachedPlugin_fetchPc_correction) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704       1/1                  IBusCachedPlugin_fetchPc_correctionReg &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3705                          end
                        MISSING_ELSE
3706       1/1                if(IBusCachedPlugin_fetchPc_output_fire) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3707       1/1                  IBusCachedPlugin_fetchPc_correctionReg &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                          end
                        MISSING_ELSE
3709       1/1                IBusCachedPlugin_fetchPc_booted &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710       1/1                if(when_Fetcher_l131) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3711       1/1                  IBusCachedPlugin_fetchPc_inc &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3712                          end
                        MISSING_ELSE
3713       1/1                if(IBusCachedPlugin_fetchPc_output_fire_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3714       1/1                  IBusCachedPlugin_fetchPc_inc &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3715                          end
                        MISSING_ELSE
3716       1/1                if(when_Fetcher_l131_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3717       1/1                  IBusCachedPlugin_fetchPc_inc &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3718                          end
                        MISSING_ELSE
3719       1/1                if(when_Fetcher_l158) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3720       1/1                  IBusCachedPlugin_fetchPc_pcReg &lt;= IBusCachedPlugin_fetchPc_pc;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                          end
                        MISSING_ELSE
3722       1/1                if(IBusCachedPlugin_iBusRsp_flush) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723       1/1                  _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3724                          end
                        MISSING_ELSE
3725       1/1                if(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3726       1/1                  _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 &lt;= (IBusCachedPlugin_iBusRsp_stages_0_output_valid &amp;&amp; (! 1'b0));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                          end
                        MISSING_ELSE
3728       1/1                if(IBusCachedPlugin_iBusRsp_flush) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729       1/1                  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3730                          end
                        MISSING_ELSE
3731       1/1                if(IBusCachedPlugin_iBusRsp_stages_1_output_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3732       1/1                  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid &lt;= (IBusCachedPlugin_iBusRsp_stages_1_output_valid &amp;&amp; (! IBusCachedPlugin_iBusRsp_flush));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3733                          end
                        MISSING_ELSE
3734       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3735       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_0 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3736                          end
                        MISSING_ELSE
3737       1/1                if(when_Fetcher_l329) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_0 &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3739                          end
                        MISSING_ELSE
3740       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3741       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                          end
                        MISSING_ELSE
3743       1/1                if(when_Fetcher_l329_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_1 &lt;= IBusCachedPlugin_injector_nextPcCalc_valids_0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3745                          end
                        MISSING_ELSE
3746       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3747       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                          end
                        MISSING_ELSE
3749       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3750       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3751                          end
                        MISSING_ELSE
3752       1/1                if(when_Fetcher_l329_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3753       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_2 &lt;= IBusCachedPlugin_injector_nextPcCalc_valids_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3754                          end
                        MISSING_ELSE
3755       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3756       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                          end
                        MISSING_ELSE
3758       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_3 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3760                          end
                        MISSING_ELSE
3761       1/1                if(when_Fetcher_l329_3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3762       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_3 &lt;= IBusCachedPlugin_injector_nextPcCalc_valids_2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                          end
                        MISSING_ELSE
3764       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_3 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3766                          end
                        MISSING_ELSE
3767       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3768       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_4 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3769                          end
                        MISSING_ELSE
3770       1/1                if(when_Fetcher_l329_4) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3771       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_4 &lt;= IBusCachedPlugin_injector_nextPcCalc_valids_3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3772                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3773       1/1                if(IBusCachedPlugin_fetchPc_flushed) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3774       1/1                  IBusCachedPlugin_injector_nextPcCalc_valids_4 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3775                          end
                        MISSING_ELSE
3776       1/1                if(iBus_rsp_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3777       1/1                  IBusCachedPlugin_rspCounter &lt;= (IBusCachedPlugin_rspCounter + 32'h00000001);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                          end
                        MISSING_ELSE
3779                          `ifndef SYNTHESIS
3780                            `ifdef FORMAL
3781                              assert((! (((dBus_rsp_ready &amp;&amp; memory_MEMORY_ENABLE) &amp;&amp; memory_arbitration_isValid) &amp;&amp; memory_arbitration_isStuck)));
3782                            `else
3783       1/1                    if(!(! (((dBus_rsp_ready &amp;&amp; memory_MEMORY_ENABLE) &amp;&amp; memory_arbitration_isValid) &amp;&amp; memory_arbitration_isStuck))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784       <font color = "red">0/1     ==>              $display(&quot;FAILURE DBusSimplePlugin doesn't allow memory stage stall when read happend&quot;);</font>
3785       <font color = "red">0/1     ==>              $finish;</font>
3786                              end
                        MISSING_ELSE
3787                            `endif
3788                          `endif
3789                          `ifndef SYNTHESIS
3790                            `ifdef FORMAL
3791                              assert((! (((writeBack_arbitration_isValid &amp;&amp; writeBack_MEMORY_ENABLE) &amp;&amp; (! writeBack_MEMORY_STORE)) &amp;&amp; writeBack_arbitration_isStuck)));
3792                            `else
3793       1/1                    if(!(! (((writeBack_arbitration_isValid &amp;&amp; writeBack_MEMORY_ENABLE) &amp;&amp; (! writeBack_MEMORY_STORE)) &amp;&amp; writeBack_arbitration_isStuck))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3794       <font color = "red">0/1     ==>              $display(&quot;FAILURE DBusSimplePlugin doesn't allow writeback stage stall when read happend&quot;);</font>
3795       <font color = "red">0/1     ==>              $finish;</font>
3796                              end
                        MISSING_ELSE
3797                            `endif
3798                          `endif
3799       1/1                _zz_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3800       1/1                if(when_ShiftPlugins_l169) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801       1/1                  if(when_ShiftPlugins_l175) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3802       1/1                    execute_LightShifterPlugin_isActive &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3803       1/1                    if(execute_LightShifterPlugin_done) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3804       1/1                      execute_LightShifterPlugin_isActive &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3805                              end
                        MISSING_ELSE
3806                            end
                   <font color = "red">==>  MISSING_ELSE</font>
3807                          end
                        MISSING_ELSE
3808       1/1                if(execute_arbitration_removeIt) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3809       1/1                  execute_LightShifterPlugin_isActive &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3810                          end
                        MISSING_ELSE
3811       1/1                HazardSimplePlugin_writeBackBuffer_valid &lt;= HazardSimplePlugin_writeBackWrites_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3812       1/1                if(when_CsrPlugin_l909) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3813       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                          end else begin
3815       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode &lt;= CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                          end
3817       1/1                if(when_CsrPlugin_l909_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute &lt;= (CsrPlugin_exceptionPortCtrl_exceptionValids_decode &amp;&amp; (! decode_arbitration_isStuck));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3819                          end else begin
3820       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute &lt;= CsrPlugin_exceptionPortCtrl_exceptionValids_execute;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3821                          end
3822       1/1                if(when_CsrPlugin_l909_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3823       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory &lt;= (CsrPlugin_exceptionPortCtrl_exceptionValids_execute &amp;&amp; (! execute_arbitration_isStuck));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3824                          end else begin
3825       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory &lt;= CsrPlugin_exceptionPortCtrl_exceptionValids_memory;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                          end
3827       1/1                if(when_CsrPlugin_l909_3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828       1/1                  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack &lt;= (CsrPlugin_exceptionPortCtrl_exceptionValids_memory &amp;&amp; (! memory_arbitration_isStuck));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3829                          end else begin
3830       <font color = "red">0/1     ==>          CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack &lt;= 1'b0;</font>
3831                          end
3832       1/1                CsrPlugin_interrupt_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3833       1/1                if(when_CsrPlugin_l946) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3834       1/1                  if(when_CsrPlugin_l952) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3835       <font color = "red">0/1     ==>            CsrPlugin_interrupt_valid &lt;= 1'b1;</font>
3836                            end
                        MISSING_ELSE
3837       1/1                  if(when_CsrPlugin_l952_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3838       <font color = "red">0/1     ==>            CsrPlugin_interrupt_valid &lt;= 1'b1;</font>
3839                            end
                        MISSING_ELSE
3840       1/1                  if(when_CsrPlugin_l952_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3841       1/1                    CsrPlugin_interrupt_valid &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3842                            end
                        MISSING_ELSE
3843                          end
                        MISSING_ELSE
3844       1/1                if(CsrPlugin_pipelineLiberator_active) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3845       1/1                  if(when_CsrPlugin_l980) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3846       1/1                    CsrPlugin_pipelineLiberator_pcValids_0 &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3847                            end
                        MISSING_ELSE
3848       1/1                  if(when_CsrPlugin_l980_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3849       1/1                    CsrPlugin_pipelineLiberator_pcValids_1 &lt;= CsrPlugin_pipelineLiberator_pcValids_0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3850                            end
                        MISSING_ELSE
3851       1/1                  if(when_CsrPlugin_l980_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3852       1/1                    CsrPlugin_pipelineLiberator_pcValids_2 &lt;= CsrPlugin_pipelineLiberator_pcValids_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3853                            end
                   <font color = "red">==>  MISSING_ELSE</font>
3854                          end
                        MISSING_ELSE
3855       1/1                if(when_CsrPlugin_l985) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3856       1/1                  CsrPlugin_pipelineLiberator_pcValids_0 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3857       1/1                  CsrPlugin_pipelineLiberator_pcValids_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858       1/1                  CsrPlugin_pipelineLiberator_pcValids_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3859                          end
                        MISSING_ELSE
3860       1/1                if(CsrPlugin_interruptJump) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3861       1/1                  CsrPlugin_interrupt_valid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3862                          end
                        MISSING_ELSE
3863       1/1                CsrPlugin_hadException &lt;= CsrPlugin_exception;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3864       1/1                if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3865       1/1                  case(CsrPlugin_targetPrivilege)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3866                              2'b11 : begin
3867       1/1                      CsrPlugin_mstatus_MIE &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3868       1/1                      CsrPlugin_mstatus_MPIE &lt;= CsrPlugin_mstatus_MIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3869       1/1                      CsrPlugin_mstatus_MPP &lt;= CsrPlugin_privilege;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3870                              end
3871                              default : begin
3872                              end
3873                            endcase
3874                          end
                        MISSING_ELSE
3875       1/1                if(when_CsrPlugin_l1064) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3876       1/1                  case(switch_CsrPlugin_l1068)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3877                              2'b11 : begin
3878       1/1                      CsrPlugin_mstatus_MPP &lt;= 2'b00;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3879       1/1                      CsrPlugin_mstatus_MIE &lt;= CsrPlugin_mstatus_MPIE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3880       1/1                      CsrPlugin_mstatus_MPIE &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3881                              end
3882                              default : begin
3883                              end
3884                            endcase
3885                          end
                        MISSING_ELSE
3886       1/1                execute_CsrPlugin_wfiWake &lt;= (({_zz_when_CsrPlugin_l952_2,{_zz_when_CsrPlugin_l952_1,_zz_when_CsrPlugin_l952}} != 3'b000) || CsrPlugin_thirdPartyWake);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3887       1/1                if(when_Pipeline_l151) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3888       1/1                  execute_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3889                          end
                        MISSING_ELSE
3890       1/1                if(when_Pipeline_l154) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1                  execute_arbitration_isValid &lt;= decode_arbitration_isValid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892                          end
                        MISSING_ELSE
3893       1/1                if(when_Pipeline_l151_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1                  memory_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895                          end
                        MISSING_ELSE
3896       1/1                if(when_Pipeline_l154_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1                  memory_arbitration_isValid &lt;= execute_arbitration_isValid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898                          end
                        MISSING_ELSE
3899       1/1                if(when_Pipeline_l151_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1                  writeBack_arbitration_isValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3902       1/1                if(when_Pipeline_l154_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1                  writeBack_arbitration_isValid &lt;= memory_arbitration_isValid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                          end
                        MISSING_ELSE
3905       1/1                case(switch_Fetcher_l362)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3906                            3'b000 : begin
3907       1/1                    if(IBusCachedPlugin_injectionPort_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908       <font color = "red">0/1     ==>              switch_Fetcher_l362 &lt;= 3'b001;</font>
3909                              end
                        MISSING_ELSE
3910                            end
3911                            3'b001 : begin
3912       <font color = "red">0/1     ==>            switch_Fetcher_l362 &lt;= 3'b010;</font>
3913                            end
3914                            3'b010 : begin
3915       <font color = "red">0/1     ==>            switch_Fetcher_l362 &lt;= 3'b011;</font>
3916                            end
3917                            3'b011 : begin
3918       <font color = "red">0/1     ==>            if(when_Fetcher_l378) begin</font>
3919       <font color = "red">0/1     ==>              switch_Fetcher_l362 &lt;= 3'b100;</font>
3920                              end
                   <font color = "red">==>  MISSING_ELSE</font>
3921                            end
3922                            3'b100 : begin
3923       <font color = "red">0/1     ==>            switch_Fetcher_l362 &lt;= 3'b000;</font>
3924                            end
3925                            default : begin
3926                            end
3927                          endcase
3928       1/1                if(execute_CsrPlugin_csr_768) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3929       1/1                  if(execute_CsrPlugin_writeEnable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/user_address_space">T39</span>&nbsp;
3930       1/1                    CsrPlugin_mstatus_MPP &lt;= CsrPlugin_csrMapping_writeDataSignal[12 : 11];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3931       1/1                    CsrPlugin_mstatus_MPIE &lt;= CsrPlugin_csrMapping_writeDataSignal[7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3932       1/1                    CsrPlugin_mstatus_MIE &lt;= CsrPlugin_csrMapping_writeDataSignal[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3933                            end
                        MISSING_ELSE
3934                          end
                        MISSING_ELSE
3935       1/1                if(execute_CsrPlugin_csr_772) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3936       1/1                  if(execute_CsrPlugin_writeEnable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937       1/1                    CsrPlugin_mie_MEIE &lt;= CsrPlugin_csrMapping_writeDataSignal[11];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3938       1/1                    CsrPlugin_mie_MTIE &lt;= CsrPlugin_csrMapping_writeDataSignal[7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939       1/1                    CsrPlugin_mie_MSIE &lt;= CsrPlugin_csrMapping_writeDataSignal[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3940                            end
                        MISSING_ELSE
3941                          end
                        MISSING_ELSE
3942       1/1                if(execute_CsrPlugin_csr_3008) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3943       1/1                  if(execute_CsrPlugin_writeEnable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3944       1/1                    _zz_CsrPlugin_csrMapping_readDataInit &lt;= CsrPlugin_csrMapping_writeDataSignal[31 : 0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
3945                            end
                        MISSING_ELSE
3946                          end
                        MISSING_ELSE
3947       1/1                if(when_InstructionCache_l239) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3948       1/1                  if(iBusWishbone_ACK) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3949       1/1                    _zz_iBusWishbone_ADR &lt;= (_zz_iBusWishbone_ADR + 3'b001);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3950                            end
                        MISSING_ELSE
3951                          end
                        MISSING_ELSE
3952       1/1                _zz_iBus_rsp_valid &lt;= (iBusWishbone_CYC &amp;&amp; iBusWishbone_ACK);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3953       1/1                if(dBus_cmd_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3954       1/1                  dBus_cmd_rValid &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3955                          end
                        MISSING_ELSE
3956       1/1                if(dBus_cmd_halfPipe_fire) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3957       1/1                  dBus_cmd_rValid &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3958                          end
                        MISSING_ELSE
3959                        end
3960                      end
3961                    
3962                      always @(posedge clk) begin
3963       1/1              if(IBusCachedPlugin_iBusRsp_stages_1_output_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3964       1/1                _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload &lt;= IBusCachedPlugin_iBusRsp_stages_1_output_payload;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3965                        end
                        MISSING_ELSE
3966       1/1              if(IBusCachedPlugin_iBusRsp_stages_1_input_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3967       1/1                IBusCachedPlugin_s1_tightlyCoupledHit &lt;= IBusCachedPlugin_s0_tightlyCoupledHit;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3968                        end
                        MISSING_ELSE
3969       1/1              if(IBusCachedPlugin_iBusRsp_stages_2_input_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3970       1/1                IBusCachedPlugin_s2_tightlyCoupledHit &lt;= IBusCachedPlugin_s1_tightlyCoupledHit;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3971                        end
                        MISSING_ELSE
3972       1/1              if(when_ShiftPlugins_l169) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3973       1/1                if(when_ShiftPlugins_l175) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3974       1/1                  execute_LightShifterPlugin_amplitudeReg &lt;= (execute_LightShifterPlugin_amplitude - 5'h01);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3975                          end
                   <font color = "red">==>  MISSING_ELSE</font>
3976                        end
                        MISSING_ELSE
3977       1/1              HazardSimplePlugin_writeBackBuffer_payload_address &lt;= HazardSimplePlugin_writeBackWrites_payload_address;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3978       1/1              HazardSimplePlugin_writeBackBuffer_payload_data &lt;= HazardSimplePlugin_writeBackWrites_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3979       1/1              CsrPlugin_mip_MEIP &lt;= externalInterrupt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3980       1/1              CsrPlugin_mip_MTIP &lt;= timerInterrupt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981       1/1              CsrPlugin_mip_MSIP &lt;= softwareInterrupt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3982       1/1              CsrPlugin_mcycle &lt;= (CsrPlugin_mcycle + 64'h0000000000000001);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983       1/1              if(writeBack_arbitration_isFiring) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3984       1/1                CsrPlugin_minstret &lt;= (CsrPlugin_minstret + 64'h0000000000000001);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3985                        end
                        MISSING_ELSE
3986       1/1              if(_zz_when) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3987       1/1                CsrPlugin_exceptionPortCtrl_exceptionContext_code &lt;= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 ? IBusCachedPlugin_decodeExceptionPort_payload_code : decodeExceptionPort_payload_code);
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3988       1/1                CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr &lt;= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 ? IBusCachedPlugin_decodeExceptionPort_payload_badAddr : decodeExceptionPort_payload_badAddr);
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3989                        end
                        MISSING_ELSE
3990       1/1              if(CsrPlugin_selfException_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3991       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionContext_code &lt;= CsrPlugin_selfException_payload_code;</font>
3992       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr &lt;= CsrPlugin_selfException_payload_badAddr;</font>
3993                        end
                        MISSING_ELSE
3994       1/1              if(_zz_when_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3995       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionContext_code &lt;= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 ? DBusSimplePlugin_memoryExceptionPort_payload_code : BranchPlugin_branchExceptionPort_payload_code);</font>
3996       <font color = "red">0/1     ==>        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr &lt;= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 ? DBusSimplePlugin_memoryExceptionPort_payload_badAddr : BranchPlugin_branchExceptionPort_payload_badAddr);</font>
3997                        end
                        MISSING_ELSE
3998       1/1              if(when_CsrPlugin_l946) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3999       1/1                if(when_CsrPlugin_l952) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4000       <font color = "red">0/1     ==>          CsrPlugin_interrupt_code &lt;= 4'b0111;</font>
4001       <font color = "red">0/1     ==>          CsrPlugin_interrupt_targetPrivilege &lt;= 2'b11;</font>
4002                          end
                        MISSING_ELSE
4003       1/1                if(when_CsrPlugin_l952_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4004       <font color = "red">0/1     ==>          CsrPlugin_interrupt_code &lt;= 4'b0011;</font>
4005       <font color = "red">0/1     ==>          CsrPlugin_interrupt_targetPrivilege &lt;= 2'b11;</font>
4006                          end
                        MISSING_ELSE
4007       1/1                if(when_CsrPlugin_l952_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4008       1/1                  CsrPlugin_interrupt_code &lt;= 4'b1011;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4009       1/1                  CsrPlugin_interrupt_targetPrivilege &lt;= 2'b11;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4010                          end
                        MISSING_ELSE
4011                        end
                        MISSING_ELSE
4012       1/1              if(when_CsrPlugin_l1019) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4013       1/1                case(CsrPlugin_targetPrivilege)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4014                            2'b11 : begin
4015       1/1                    CsrPlugin_mcause_interrupt &lt;= (! CsrPlugin_hadException);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4016       1/1                    CsrPlugin_mcause_exceptionCode &lt;= CsrPlugin_trapCause;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4017       1/1                    CsrPlugin_mepc &lt;= writeBack_PC;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4018       1/1                    if(CsrPlugin_hadException) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4019       <font color = "red">0/1     ==>              CsrPlugin_mtval &lt;= CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;</font>
4020                              end
                        MISSING_ELSE
4021                            end
4022                            default : begin
4023                            end
4024                          endcase
4025                        end
                        MISSING_ELSE
4026       1/1              externalInterruptArray_regNext &lt;= externalInterruptArray;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027       1/1              if(when_Pipeline_l124) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4028       1/1                decode_to_execute_PC &lt;= decode_PC;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4029                        end
                        MISSING_ELSE
4030       1/1              if(when_Pipeline_l124_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4031       1/1                execute_to_memory_PC &lt;= _zz_execute_SRC2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4032                        end
                        MISSING_ELSE
4033       1/1              if(when_Pipeline_l124_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4034       1/1                memory_to_writeBack_PC &lt;= memory_PC;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4035                        end
                        MISSING_ELSE
4036       1/1              if(when_Pipeline_l124_3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4037       1/1                decode_to_execute_INSTRUCTION &lt;= decode_INSTRUCTION;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4038                        end
                        MISSING_ELSE
4039       1/1              if(when_Pipeline_l124_4) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4040       1/1                execute_to_memory_INSTRUCTION &lt;= execute_INSTRUCTION;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4041                        end
                        MISSING_ELSE
4042       1/1              if(when_Pipeline_l124_5) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4043       1/1                memory_to_writeBack_INSTRUCTION &lt;= memory_INSTRUCTION;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4044                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4045       1/1              if(when_Pipeline_l124_6) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4046       1/1                decode_to_execute_FORMAL_PC_NEXT &lt;= decode_FORMAL_PC_NEXT;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        end
                        MISSING_ELSE
4048       1/1              if(when_Pipeline_l124_7) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049       1/1                execute_to_memory_FORMAL_PC_NEXT &lt;= execute_FORMAL_PC_NEXT;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4050                        end
                        MISSING_ELSE
4051       1/1              if(when_Pipeline_l124_8) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4052       1/1                memory_to_writeBack_FORMAL_PC_NEXT &lt;= _zz_memory_to_writeBack_FORMAL_PC_NEXT;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4053                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4054       1/1              if(when_Pipeline_l124_9) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4055       1/1                decode_to_execute_SRC1_CTRL &lt;= _zz_decode_to_execute_SRC1_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4056                        end
                        MISSING_ELSE
4057       1/1              if(when_Pipeline_l124_10) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4058       1/1                decode_to_execute_SRC_USE_SUB_LESS &lt;= decode_SRC_USE_SUB_LESS;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4059                        end
                        MISSING_ELSE
4060       1/1              if(when_Pipeline_l124_11) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4061       1/1                decode_to_execute_MEMORY_ENABLE &lt;= decode_MEMORY_ENABLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4062                        end
                        MISSING_ELSE
4063       1/1              if(when_Pipeline_l124_12) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4064       1/1                execute_to_memory_MEMORY_ENABLE &lt;= execute_MEMORY_ENABLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4065                        end
                        MISSING_ELSE
4066       1/1              if(when_Pipeline_l124_13) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4067       1/1                memory_to_writeBack_MEMORY_ENABLE &lt;= memory_MEMORY_ENABLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4068                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4069       1/1              if(when_Pipeline_l124_14) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4070       1/1                decode_to_execute_ALU_CTRL &lt;= _zz_decode_to_execute_ALU_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                        end
                        MISSING_ELSE
4072       1/1              if(when_Pipeline_l124_15) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4073       1/1                decode_to_execute_SRC2_CTRL &lt;= _zz_decode_to_execute_SRC2_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4074                        end
                        MISSING_ELSE
4075       1/1              if(when_Pipeline_l124_16) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4076       1/1                decode_to_execute_REGFILE_WRITE_VALID &lt;= decode_REGFILE_WRITE_VALID;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4077                        end
                        MISSING_ELSE
4078       1/1              if(when_Pipeline_l124_17) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4079       1/1                execute_to_memory_REGFILE_WRITE_VALID &lt;= execute_REGFILE_WRITE_VALID;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4080                        end
                        MISSING_ELSE
4081       1/1              if(when_Pipeline_l124_18) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4082       1/1                memory_to_writeBack_REGFILE_WRITE_VALID &lt;= memory_REGFILE_WRITE_VALID;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4083                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4084       1/1              if(when_Pipeline_l124_19) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4085       1/1                decode_to_execute_BYPASSABLE_EXECUTE_STAGE &lt;= decode_BYPASSABLE_EXECUTE_STAGE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4086                        end
                        MISSING_ELSE
4087       1/1              if(when_Pipeline_l124_20) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4088       1/1                decode_to_execute_BYPASSABLE_MEMORY_STAGE &lt;= decode_BYPASSABLE_MEMORY_STAGE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4089                        end
                        MISSING_ELSE
4090       1/1              if(when_Pipeline_l124_21) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091       1/1                execute_to_memory_BYPASSABLE_MEMORY_STAGE &lt;= execute_BYPASSABLE_MEMORY_STAGE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4092                        end
                        MISSING_ELSE
4093       1/1              if(when_Pipeline_l124_22) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4094       1/1                decode_to_execute_MEMORY_STORE &lt;= decode_MEMORY_STORE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4095                        end
                        MISSING_ELSE
4096       1/1              if(when_Pipeline_l124_23) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4097       1/1                execute_to_memory_MEMORY_STORE &lt;= execute_MEMORY_STORE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4098                        end
                        MISSING_ELSE
4099       1/1              if(when_Pipeline_l124_24) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4100       1/1                memory_to_writeBack_MEMORY_STORE &lt;= memory_MEMORY_STORE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4101                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4102       1/1              if(when_Pipeline_l124_25) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4103       1/1                decode_to_execute_SRC_LESS_UNSIGNED &lt;= decode_SRC_LESS_UNSIGNED;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4104                        end
                        MISSING_ELSE
4105       1/1              if(when_Pipeline_l124_26) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4106       1/1                decode_to_execute_ALU_BITWISE_CTRL &lt;= _zz_decode_to_execute_ALU_BITWISE_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4107                        end
                        MISSING_ELSE
4108       1/1              if(when_Pipeline_l124_27) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4109       1/1                decode_to_execute_SHIFT_CTRL &lt;= _zz_decode_to_execute_SHIFT_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4110                        end
                        MISSING_ELSE
4111       1/1              if(when_Pipeline_l124_28) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4112       1/1                decode_to_execute_BRANCH_CTRL &lt;= _zz_decode_to_execute_BRANCH_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        end
                        MISSING_ELSE
4114       1/1              if(when_Pipeline_l124_29) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115       1/1                decode_to_execute_IS_CSR &lt;= decode_IS_CSR;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4116                        end
                        MISSING_ELSE
4117       1/1              if(when_Pipeline_l124_30) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4118       1/1                decode_to_execute_ENV_CTRL &lt;= _zz_decode_to_execute_ENV_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4119                        end
                        MISSING_ELSE
4120       1/1              if(when_Pipeline_l124_31) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4121       1/1                execute_to_memory_ENV_CTRL &lt;= _zz_execute_to_memory_ENV_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4122                        end
                        MISSING_ELSE
4123       1/1              if(when_Pipeline_l124_32) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4124       1/1                memory_to_writeBack_ENV_CTRL &lt;= _zz_memory_to_writeBack_ENV_CTRL;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4125                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4126       1/1              if(when_Pipeline_l124_33) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4127       1/1                decode_to_execute_RS1 &lt;= decode_RS1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4128                        end
                        MISSING_ELSE
4129       1/1              if(when_Pipeline_l124_34) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4130       1/1                decode_to_execute_RS2 &lt;= decode_RS2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4131                        end
                        MISSING_ELSE
4132       1/1              if(when_Pipeline_l124_35) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4133       1/1                decode_to_execute_SRC2_FORCE_ZERO &lt;= decode_SRC2_FORCE_ZERO;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4134                        end
                        MISSING_ELSE
4135       1/1              if(when_Pipeline_l124_36) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4136       1/1                decode_to_execute_CSR_WRITE_OPCODE &lt;= decode_CSR_WRITE_OPCODE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                        end
                        MISSING_ELSE
4138       1/1              if(when_Pipeline_l124_37) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4139       1/1                decode_to_execute_CSR_READ_OPCODE &lt;= decode_CSR_READ_OPCODE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4140                        end
                        MISSING_ELSE
4141       1/1              if(when_Pipeline_l124_38) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4142       1/1                decode_to_execute_DO_EBREAK &lt;= decode_DO_EBREAK;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4143                        end
                        MISSING_ELSE
4144       1/1              if(when_Pipeline_l124_39) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4145       1/1                execute_to_memory_ALIGNEMENT_FAULT &lt;= execute_ALIGNEMENT_FAULT;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4146                        end
                        MISSING_ELSE
4147       1/1              if(when_Pipeline_l124_40) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4148       1/1                execute_to_memory_MEMORY_ADDRESS_LOW &lt;= execute_MEMORY_ADDRESS_LOW;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4149                        end
                        MISSING_ELSE
4150       1/1              if(when_Pipeline_l124_41) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4151       1/1                memory_to_writeBack_MEMORY_ADDRESS_LOW &lt;= memory_MEMORY_ADDRESS_LOW;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4152                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4153       1/1              if(when_Pipeline_l124_42) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4154       1/1                execute_to_memory_REGFILE_WRITE_DATA &lt;= _zz_execute_to_memory_REGFILE_WRITE_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4155                        end
                        MISSING_ELSE
4156       1/1              if(when_Pipeline_l124_43) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157       1/1                memory_to_writeBack_REGFILE_WRITE_DATA &lt;= memory_REGFILE_WRITE_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4158                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4159       1/1              if(when_Pipeline_l124_44) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4160       1/1                execute_to_memory_BRANCH_DO &lt;= execute_BRANCH_DO;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4161                        end
                        MISSING_ELSE
4162       1/1              if(when_Pipeline_l124_45) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4163       1/1                execute_to_memory_BRANCH_CALC &lt;= execute_BRANCH_CALC;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4164                        end
                        MISSING_ELSE
4165       1/1              if(when_Pipeline_l124_46) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4166       1/1                memory_to_writeBack_MEMORY_READ_DATA &lt;= memory_MEMORY_READ_DATA;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4167                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4168       1/1              if(when_CsrPlugin_l1264) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4169       1/1                execute_CsrPlugin_csr_768 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h300);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4170                        end
                        MISSING_ELSE
4171       1/1              if(when_CsrPlugin_l1264_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4172       1/1                execute_CsrPlugin_csr_836 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h344);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4173                        end
                        MISSING_ELSE
4174       1/1              if(when_CsrPlugin_l1264_2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4175       1/1                execute_CsrPlugin_csr_772 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h304);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4176                        end
                        MISSING_ELSE
4177       1/1              if(when_CsrPlugin_l1264_3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4178       1/1                execute_CsrPlugin_csr_773 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h305);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        end
                        MISSING_ELSE
4180       1/1              if(when_CsrPlugin_l1264_4) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181       1/1                execute_CsrPlugin_csr_833 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h341);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4182                        end
                        MISSING_ELSE
4183       1/1              if(when_CsrPlugin_l1264_5) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4184       1/1                execute_CsrPlugin_csr_834 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h342);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4185                        end
                        MISSING_ELSE
4186       1/1              if(when_CsrPlugin_l1264_6) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4187       1/1                execute_CsrPlugin_csr_835 &lt;= (decode_INSTRUCTION[31 : 20] == 12'h343);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4188                        end
                        MISSING_ELSE
4189       1/1              if(when_CsrPlugin_l1264_7) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4190       1/1                execute_CsrPlugin_csr_3008 &lt;= (decode_INSTRUCTION[31 : 20] == 12'hbc0);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4191                        end
                        MISSING_ELSE
4192       1/1              if(when_CsrPlugin_l1264_8) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4193       1/1                execute_CsrPlugin_csr_4032 &lt;= (decode_INSTRUCTION[31 : 20] == 12'hfc0);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4194                        end
                        MISSING_ELSE
4195       1/1              if(execute_CsrPlugin_csr_836) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4196       <font color = "red">0/1     ==>        if(execute_CsrPlugin_writeEnable) begin</font>
4197       <font color = "red">0/1     ==>          CsrPlugin_mip_MSIP &lt;= CsrPlugin_csrMapping_writeDataSignal[3];</font>
4198                          end
                   <font color = "red">==>  MISSING_ELSE</font>
4199                        end
                        MISSING_ELSE
4200       1/1              if(execute_CsrPlugin_csr_773) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4201       1/1                if(execute_CsrPlugin_writeEnable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4202       1/1                  CsrPlugin_mtvec_base &lt;= CsrPlugin_csrMapping_writeDataSignal[31 : 2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4203       1/1                  CsrPlugin_mtvec_mode &lt;= CsrPlugin_csrMapping_writeDataSignal[1 : 0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4204                          end
                        MISSING_ELSE
4205                        end
                        MISSING_ELSE
4206       1/1              if(execute_CsrPlugin_csr_833) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4207       <font color = "red">0/1     ==>        if(execute_CsrPlugin_writeEnable) begin</font>
4208       <font color = "red">0/1     ==>          CsrPlugin_mepc &lt;= CsrPlugin_csrMapping_writeDataSignal[31 : 0];</font>
4209                          end
                   <font color = "red">==>  MISSING_ELSE</font>
4210                        end
                        MISSING_ELSE
4211       1/1              iBusWishbone_DAT_MISO_regNext &lt;= iBusWishbone_DAT_MISO;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4212       1/1              if(dBus_cmd_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4213       1/1                dBus_cmd_rData_wr &lt;= dBus_cmd_payload_wr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4214       1/1                dBus_cmd_rData_address &lt;= dBus_cmd_payload_address;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4215       1/1                dBus_cmd_rData_data &lt;= dBus_cmd_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4216       1/1                dBus_cmd_rData_size &lt;= dBus_cmd_payload_size;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4217                        end
                        MISSING_ELSE
4218                      end
4219                    
4220                      always @(posedge clk) begin
4221       1/1              DebugPlugin_firstCycle &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4222       1/1              if(debug_bus_cmd_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4223       1/1                DebugPlugin_firstCycle &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4224                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4225       1/1              DebugPlugin_secondCycle &lt;= DebugPlugin_firstCycle;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4226       1/1              DebugPlugin_isPipBusy &lt;= (({writeBack_arbitration_isValid,{memory_arbitration_isValid,{execute_arbitration_isValid,decode_arbitration_isValid}}} != 4'b0000) || IBusCachedPlugin_incomingInstruction);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4227       1/1              if(writeBack_arbitration_isValid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4228       1/1                DebugPlugin_busReadDataReg &lt;= _zz_lastStageRegFileWrite_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4229                        end
                        MISSING_ELSE
4230       1/1              _zz_when_DebugPlugin_l244 &lt;= debug_bus_cmd_payload_address[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4231       1/1              if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4232       <font color = "red">0/1     ==>        DebugPlugin_busReadDataReg &lt;= execute_PC;</font>
4233                        end
                        MISSING_ELSE
4234       1/1              DebugPlugin_resetIt_regNext &lt;= DebugPlugin_resetIt;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4235                      end
4236                    
4237                      always @(posedge clk) begin
4238       1/1              if(debugReset) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4239       1/1                DebugPlugin_resetIt &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4240       1/1                DebugPlugin_haltIt &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4241       1/1                DebugPlugin_stepIt &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4242       1/1                DebugPlugin_godmode &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4243       1/1                DebugPlugin_haltedByBreak &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4244       1/1                DebugPlugin_debugUsed &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4245       1/1                DebugPlugin_disableEbreak &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4246                        end else begin
4247       1/1                if(when_DebugPlugin_l225) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4248       <font color = "red">0/1     ==>          DebugPlugin_godmode &lt;= 1'b1;</font>
4249                          end
                        MISSING_ELSE
4250       1/1                if(debug_bus_cmd_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4251       <font color = "red">0/1     ==>          DebugPlugin_debugUsed &lt;= 1'b1;</font>
4252                          end
                        MISSING_ELSE
4253       1/1                if(debug_bus_cmd_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4254       <font color = "red">0/1     ==>          case(switch_DebugPlugin_l256)</font>
4255                              6'h0 : begin
4256       <font color = "red">0/1     ==>              if(debug_bus_cmd_payload_wr) begin</font>
4257       <font color = "red">0/1     ==>                DebugPlugin_stepIt &lt;= debug_bus_cmd_payload_data[4];</font>
4258       <font color = "red">0/1     ==>                if(when_DebugPlugin_l260) begin</font>
4259       <font color = "red">0/1     ==>                  DebugPlugin_resetIt &lt;= 1'b1;</font>
4260                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4261       <font color = "red">0/1     ==>                if(when_DebugPlugin_l260_1) begin</font>
4262       <font color = "red">0/1     ==>                  DebugPlugin_resetIt &lt;= 1'b0;</font>
4263                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4264       <font color = "red">0/1     ==>                if(when_DebugPlugin_l261) begin</font>
4265       <font color = "red">0/1     ==>                  DebugPlugin_haltIt &lt;= 1'b1;</font>
4266                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4267       <font color = "red">0/1     ==>                if(when_DebugPlugin_l261_1) begin</font>
4268       <font color = "red">0/1     ==>                  DebugPlugin_haltIt &lt;= 1'b0;</font>
4269                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4270       <font color = "red">0/1     ==>                if(when_DebugPlugin_l262) begin</font>
4271       <font color = "red">0/1     ==>                  DebugPlugin_haltedByBreak &lt;= 1'b0;</font>
4272                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4273       <font color = "red">0/1     ==>                if(when_DebugPlugin_l263) begin</font>
4274       <font color = "red">0/1     ==>                  DebugPlugin_godmode &lt;= 1'b0;</font>
4275                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4276       <font color = "red">0/1     ==>                if(when_DebugPlugin_l264) begin</font>
4277       <font color = "red">0/1     ==>                  DebugPlugin_disableEbreak &lt;= 1'b1;</font>
4278                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4279       <font color = "red">0/1     ==>                if(when_DebugPlugin_l264_1) begin</font>
4280       <font color = "red">0/1     ==>                  DebugPlugin_disableEbreak &lt;= 1'b0;</font>
4281                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
4282                                end
                   <font color = "red">==>  MISSING_ELSE</font>
4283                              end
4284                              default : begin
4285                              end
4286                            endcase
4287                          end
                        MISSING_ELSE
4288       1/1                if(when_DebugPlugin_l284) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4289       <font color = "red">0/1     ==>          if(when_DebugPlugin_l287) begin</font>
4290       <font color = "red">0/1     ==>            DebugPlugin_haltIt &lt;= 1'b1;</font>
4291       <font color = "red">0/1     ==>            DebugPlugin_haltedByBreak &lt;= 1'b1;</font>
4292                            end
                   <font color = "red">==>  MISSING_ELSE</font>
4293                          end
                        MISSING_ELSE
4294       1/1                if(when_DebugPlugin_l300) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4295       <font color = "red">0/1     ==>          if(decode_arbitration_isValid) begin</font>
4296       <font color = "red">0/1     ==>            DebugPlugin_haltIt &lt;= 1'b1;</font>
4297                            end
                   <font color = "red">==>  MISSING_ELSE</font>
4298                          end
                        MISSING_ELSE
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
