Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 31 22:07:24 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPU_TEST_timing_summary_routed.rpt -pb GPU_TEST_timing_summary_routed.pb -rpx GPU_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : GPU_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.636        0.000                      0                  156        0.132        0.000                      0                  156        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_wizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65M_clk_wiz_0      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65M_clk_wiz_0            7.636        0.000                      0                  156        0.132        0.000                      0                  156        6.712        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard/inst/clk_in1
  To Clock:  clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65M_clk_wiz_0
  To Clock:  clk_65M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.596ns (20.999%)  route 6.004ns (79.001%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 12.450 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.628    -2.342    frame_generator/clk_65M
    SLICE_X7Y34          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.419    -1.923 r  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         3.135     1.212    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.299     1.511 r  frame_generator/rgb_out[6]_i_22/O
                         net (fo=1, routed)           0.665     2.176    frame_generator/rgb_out[6]_i_22_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.300 r  frame_generator/rgb_out[6]_i_12/O
                         net (fo=1, routed)           0.463     2.763    frame_generator/rgb_out[6]_i_12_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.887 r  frame_generator/rgb_out[6]_i_6/O
                         net (fo=1, routed)           0.000     2.887    frame_generator/rgb_out[6]_i_6_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     3.096 r  frame_generator/rgb_out_reg[6]_i_4/O
                         net (fo=3, routed)           1.165     4.262    frame_generator/rgb_out_reg[6]_i_4_n_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.297     4.559 r  frame_generator/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.576     5.134    block_generator/rgb_out_reg[4]_1
    SLICE_X9Y40          LUT6 (Prop_lut6_I4_O)        0.124     5.258 r  block_generator/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.258    block_generator/p_1_in[4]
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.448    12.450    block_generator/clk_65M
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[4]/C
                         clock pessimism              0.493    12.943    
                         clock uncertainty           -0.079    12.863    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.031    12.894    block_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.448ns (19.303%)  route 6.054ns (80.697%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 12.450 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.628    -2.342    frame_generator/clk_65M
    SLICE_X7Y34          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.419    -1.923 r  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         3.164     1.241    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.299     1.540 r  frame_generator/rgb_out[8]_i_38/O
                         net (fo=2, routed)           0.717     2.257    frame_generator/rgb_out[8]_i_38_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  frame_generator/rgb_out[6]_i_8/O
                         net (fo=1, routed)           0.636     3.017    frame_generator/rgb_out[6]_i_8_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.141 r  frame_generator/rgb_out[6]_i_5/O
                         net (fo=1, routed)           1.182     4.323    frame_generator/rgb_out[6]_i_5_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.150     4.473 r  frame_generator/rgb_out[6]_i_3/O
                         net (fo=1, routed)           0.354     4.828    block_generator/rgb_out_reg[6]_1
    SLICE_X8Y39          LUT6 (Prop_lut6_I5_O)        0.332     5.160 r  block_generator/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.160    block_generator/p_1_in[6]
    SLICE_X8Y39          FDRE                                         r  block_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.448    12.450    block_generator/clk_65M
    SLICE_X8Y39          FDRE                                         r  block_generator/rgb_out_reg[6]/C
                         clock pessimism              0.493    12.943    
                         clock uncertainty           -0.079    12.863    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.081    12.944    block_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.188ns (16.284%)  route 6.107ns (83.716%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 12.450 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.628    -2.342    frame_generator/clk_65M
    SLICE_X7Y34          FDRE                                         r  frame_generator/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -1.886 r  frame_generator/vcount_out_reg[1]/Q
                         net (fo=93, routed)          3.758     1.872    frame_generator/Q[0]
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.996 r  frame_generator/rgb_out[10]_i_13/O
                         net (fo=1, routed)           0.806     2.801    frame_generator/rgb_out[10]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     2.925 r  frame_generator/rgb_out[10]_i_5/O
                         net (fo=1, routed)           1.116     4.042    frame_generator/rgb_out[10]_i_5_n_0
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.153     4.195 r  frame_generator/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.428     4.622    block_generator/rgb_out_reg[10]_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.331     4.953 r  block_generator/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     4.953    block_generator/p_1_in[10]
    SLICE_X9Y39          FDRE                                         r  block_generator/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.448    12.450    block_generator/clk_65M
    SLICE_X9Y39          FDRE                                         r  block_generator/rgb_out_reg[10]/C
                         clock pessimism              0.493    12.943    
                         clock uncertainty           -0.079    12.863    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)        0.029    12.892    block_generator/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 1.536ns (20.933%)  route 5.802ns (79.067%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 12.451 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.634    -2.336    frame_generator/clk_65M
    SLICE_X4Y41          FDRE                                         r  frame_generator/hcount_out_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456    -1.880 r  frame_generator/hcount_out_reg[2]_rep__0/Q
                         net (fo=105, routed)         3.027     1.147    frame_generator/hcount_out_reg[2]_rep__0_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I3_O)        0.150     1.297 r  frame_generator/rgb_out[9]_i_21/O
                         net (fo=1, routed)           0.649     1.946    frame_generator/rgb_out[9]_i_21_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.328     2.274 r  frame_generator/rgb_out[9]_i_8/O
                         net (fo=1, routed)           0.567     2.841    frame_generator/rgb_out[9]_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.965 r  frame_generator/rgb_out[9]_i_5/O
                         net (fo=1, routed)           0.962     3.927    frame_generator/rgb_out[9]_i_5_n_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.077 r  frame_generator/rgb_out[9]_i_3/O
                         net (fo=1, routed)           0.596     4.674    block_generator/rgb_out_reg[9]_1
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.328     5.002 r  block_generator/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000     5.002    block_generator/p_1_in[9]
    SLICE_X10Y40         FDRE                                         r  block_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.449    12.451    block_generator/clk_65M
    SLICE_X10Y40         FDRE                                         r  block_generator/rgb_out_reg[9]/C
                         clock pessimism              0.493    12.944    
                         clock uncertainty           -0.079    12.864    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    12.941    block_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.446ns (19.815%)  route 5.851ns (80.185%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 12.450 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.628    -2.342    frame_generator/clk_65M
    SLICE_X7Y34          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.419    -1.923 r  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         3.164     1.241    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.299     1.540 r  frame_generator/rgb_out[8]_i_38/O
                         net (fo=2, routed)           0.444     1.984    frame_generator/rgb_out[8]_i_38_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  frame_generator/rgb_out[8]_i_15/O
                         net (fo=1, routed)           0.799     2.907    frame_generator/rgb_out[8]_i_15_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.031 r  frame_generator/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.978     4.009    frame_generator/rgb_out[8]_i_6_n_0
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.153     4.162 r  frame_generator/rgb_out[8]_i_3/O
                         net (fo=1, routed)           0.466     4.628    block_generator/rgb_out_reg[8]_1
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.327     4.955 r  block_generator/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     4.955    block_generator/p_1_in[8]
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.448    12.450    block_generator/clk_65M
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/C
                         clock pessimism              0.493    12.943    
                         clock uncertainty           -0.079    12.863    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.032    12.895    block_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 block_generator/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.873ns (25.544%)  route 5.459ns (74.456%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 12.449 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.569    -2.401    block_generator/clk_65M
    SLICE_X9Y46          FDRE                                         r  block_generator/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  block_generator/vcount_out_reg[1]/Q
                         net (fo=163, routed)         2.867     0.922    character_rom/Q[0]
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.046 r  character_rom/rgb_out[11]_i_142/O
                         net (fo=1, routed)           0.000     1.046    character_rom/rgb_out[11]_i_142_n_0
    SLICE_X7Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     1.284 r  character_rom/rgb_out_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     1.284    character_rom/rgb_out_reg[11]_i_58_n_0
    SLICE_X7Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     1.388 r  character_rom/rgb_out_reg[11]_i_24/O
                         net (fo=1, routed)           0.643     2.031    character_rom/rgb_out_reg[11]_i_24_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.316     2.347 r  character_rom/rgb_out[11]_i_12/O
                         net (fo=1, routed)           0.000     2.347    block_generator/line_data[2]
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     2.559 r  block_generator/rgb_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.662     3.221    block_generator/rgb_out_reg[11]_i_6_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.299     3.520 r  block_generator/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.288     4.808    block_generator/rgb_out[11]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I1_O)        0.124     4.932 r  block_generator/rgb_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.932    text_generator/D[9]
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.447    12.449    text_generator/clk_65M
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[9]/C
                         clock pessimism              0.507    12.956    
                         clock uncertainty           -0.079    12.876    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.079    12.955    text_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 block_generator/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.873ns (26.208%)  route 5.274ns (73.792%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 12.448 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.569    -2.401    block_generator/clk_65M
    SLICE_X9Y46          FDRE                                         r  block_generator/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  block_generator/vcount_out_reg[1]/Q
                         net (fo=163, routed)         2.867     0.922    character_rom/Q[0]
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.046 r  character_rom/rgb_out[11]_i_142/O
                         net (fo=1, routed)           0.000     1.046    character_rom/rgb_out[11]_i_142_n_0
    SLICE_X7Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     1.284 r  character_rom/rgb_out_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     1.284    character_rom/rgb_out_reg[11]_i_58_n_0
    SLICE_X7Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     1.388 r  character_rom/rgb_out_reg[11]_i_24/O
                         net (fo=1, routed)           0.643     2.031    character_rom/rgb_out_reg[11]_i_24_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.316     2.347 r  character_rom/rgb_out[11]_i_12/O
                         net (fo=1, routed)           0.000     2.347    block_generator/line_data[2]
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     2.559 r  block_generator/rgb_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.662     3.221    block_generator/rgb_out_reg[11]_i_6_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.299     3.520 r  block_generator/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.102     4.622    block_generator/rgb_out[11]_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.124     4.746 r  block_generator/rgb_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.746    text_generator/D[0]
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.446    12.448    text_generator/clk_65M
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[0]/C
                         clock pessimism              0.507    12.955    
                         clock uncertainty           -0.079    12.875    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.079    12.954    text_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 block_generator/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.180ns (30.518%)  route 4.963ns (69.482%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 12.448 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.569    -2.401    block_generator/clk_65M
    SLICE_X8Y46          FDRE                                         r  block_generator/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    -1.883 r  block_generator/vcount_out_reg[4]/Q
                         net (fo=172, routed)         2.455     0.572    character_rom/Q[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     0.696 r  character_rom/rgb_out[11]_i_241/O
                         net (fo=1, routed)           0.000     0.696    character_rom/rgb_out[11]_i_241_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     0.910 r  character_rom/rgb_out_reg[11]_i_134/O
                         net (fo=1, routed)           0.643     1.553    character_rom/rgb_out_reg[11]_i_134_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.297     1.850 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     1.850    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X3Y47          MUXF7 (Prop_muxf7_I1_O)      0.217     2.067 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.454     2.521    block_generator/line_data[10]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.299     2.820 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     2.820    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X6Y46          MUXF7 (Prop_muxf7_I1_O)      0.214     3.034 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.411     4.445    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I3_O)        0.297     4.742 r  block_generator/rgb_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.742    text_generator/D[1]
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.446    12.448    text_generator/clk_65M
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[1]/C
                         clock pessimism              0.507    12.955    
                         clock uncertainty           -0.079    12.875    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.077    12.952    text_generator/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 block_generator/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.873ns (26.208%)  route 5.274ns (73.792%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 12.449 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.569    -2.401    block_generator/clk_65M
    SLICE_X9Y46          FDRE                                         r  block_generator/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  block_generator/vcount_out_reg[1]/Q
                         net (fo=163, routed)         2.867     0.922    character_rom/Q[0]
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.046 r  character_rom/rgb_out[11]_i_142/O
                         net (fo=1, routed)           0.000     1.046    character_rom/rgb_out[11]_i_142_n_0
    SLICE_X7Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     1.284 r  character_rom/rgb_out_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     1.284    character_rom/rgb_out_reg[11]_i_58_n_0
    SLICE_X7Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     1.388 r  character_rom/rgb_out_reg[11]_i_24/O
                         net (fo=1, routed)           0.643     2.031    character_rom/rgb_out_reg[11]_i_24_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.316     2.347 r  character_rom/rgb_out[11]_i_12/O
                         net (fo=1, routed)           0.000     2.347    block_generator/line_data[2]
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     2.559 r  block_generator/rgb_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.662     3.221    block_generator/rgb_out_reg[11]_i_6_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.299     3.520 r  block_generator/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.102     4.622    block_generator/rgb_out[11]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I1_O)        0.124     4.746 r  block_generator/rgb_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.746    text_generator/D[4]
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.447    12.449    text_generator/clk_65M
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[4]/C
                         clock pessimism              0.507    12.956    
                         clock uncertainty           -0.079    12.876    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.081    12.957    text_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.213ns  (required time - arrival time)
  Source:                 block_generator/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 1.873ns (26.223%)  route 5.270ns (73.777%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 12.448 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.569    -2.401    block_generator/clk_65M
    SLICE_X9Y46          FDRE                                         r  block_generator/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  block_generator/vcount_out_reg[1]/Q
                         net (fo=163, routed)         2.867     0.922    character_rom/Q[0]
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.046 r  character_rom/rgb_out[11]_i_142/O
                         net (fo=1, routed)           0.000     1.046    character_rom/rgb_out[11]_i_142_n_0
    SLICE_X7Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     1.284 r  character_rom/rgb_out_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     1.284    character_rom/rgb_out_reg[11]_i_58_n_0
    SLICE_X7Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     1.388 r  character_rom/rgb_out_reg[11]_i_24/O
                         net (fo=1, routed)           0.643     2.031    character_rom/rgb_out_reg[11]_i_24_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.316     2.347 r  character_rom/rgb_out[11]_i_12/O
                         net (fo=1, routed)           0.000     2.347    block_generator/line_data[2]
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     2.559 r  block_generator/rgb_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.662     3.221    block_generator/rgb_out_reg[11]_i_6_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.299     3.520 r  block_generator/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.098     4.618    block_generator/rgb_out[11]_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.124     4.742 r  block_generator/rgb_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.742    text_generator/D[3]
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.162    16.547    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     9.329 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.910    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         1.446    12.448    text_generator/clk_65M
    SLICE_X8Y37          FDRE                                         r  text_generator/rgb_out_reg[3]/C
                         clock pessimism              0.507    12.955    
                         clock uncertainty           -0.079    12.875    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.079    12.954    text_generator/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  8.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.565    -0.843    block_generator/clk_65M
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  block_generator/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.622    block_generator/rgb_block[8]
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.045    -0.577 r  block_generator/rgb_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.577    text_generator/D[8]
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.835    -1.269    text_generator/clk_65M
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[8]/C
                         clock pessimism              0.439    -0.830    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.709    text_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.565    -0.843    block_generator/clk_65M
    SLICE_X9Y40          FDRE                                         r  block_generator/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  block_generator/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.615    block_generator/rgb_block[11]
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.045    -0.570 r  block_generator/rgb_out[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.570    text_generator/D[11]
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.835    -1.269    text_generator/clk_65M
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[11]/C
                         clock pessimism              0.439    -0.830    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.120    -0.710    text_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.567%)  route 0.115ns (35.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.565    -0.843    block_generator/clk_65M
    SLICE_X10Y40         FDRE                                         r  block_generator/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.679 r  block_generator/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.564    block_generator/rgb_block[7]
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.045    -0.519 r  block_generator/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.519    text_generator/D[7]
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.835    -1.269    text_generator/clk_65M
    SLICE_X8Y40          FDRE                                         r  text_generator/rgb_out_reg[7]/C
                         clock pessimism              0.462    -0.807    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.686    text_generator/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 frame_generator/hcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.592    -0.816    frame_generator/clk_65M
    SLICE_X5Y41          FDRE                                         r  frame_generator/hcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  frame_generator/hcount_out_reg[2]_rep/Q
                         net (fo=9, routed)           0.120    -0.555    block_generator/D[1]
    SLICE_X5Y42          FDRE                                         r  block_generator/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.863    -1.241    block_generator/clk_65M
    SLICE_X5Y42          FDRE                                         r  block_generator/hcount_out_reg[2]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070    -0.730    block_generator/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.564    -0.844    block_generator/clk_65M
    SLICE_X8Y39          FDRE                                         r  block_generator/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.680 r  block_generator/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.108    -0.572    block_generator/rgb_block[6]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.045    -0.527 r  block_generator/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.527    text_generator/D[6]
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.834    -1.270    text_generator/clk_65M
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[6]/C
                         clock pessimism              0.442    -0.828    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121    -0.707    text_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.819%)  route 0.195ns (51.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.589    -0.819    timing_generator/clk_65M
    SLICE_X4Y36          FDRE                                         r  timing_generator/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  timing_generator/hcount_reg[3]/Q
                         net (fo=11, routed)          0.195    -0.483    timing_generator/hcount_out[3]
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  timing_generator/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    timing_generator/hcount[5]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  timing_generator/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.861    -1.243    timing_generator/clk_65M
    SLICE_X2Y36          FDRE                                         r  timing_generator/hcount_reg[5]/C
                         clock pessimism              0.462    -0.781    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.660    timing_generator/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.008%)  route 0.151ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.591    -0.817    timing_generator/clk_65M
    SLICE_X2Y36          FDRE                                         r  timing_generator/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  timing_generator/hcount_reg[5]/Q
                         net (fo=7, routed)           0.151    -0.501    frame_generator/hcount_out[5]
    SLICE_X3Y36          FDRE                                         r  frame_generator/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.861    -1.243    frame_generator/clk_65M
    SLICE_X3Y36          FDRE                                         r  frame_generator/hcount_out_reg[5]/C
                         clock pessimism              0.439    -0.804    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.075    -0.729    frame_generator/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 frame_generator/hblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/hblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.593    -0.815    frame_generator/clk_65M
    SLICE_X2Y39          FDRE                                         r  frame_generator/hblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  frame_generator/hblank_out_reg/Q
                         net (fo=2, routed)           0.123    -0.528    block_generator/hblank_out
    SLICE_X2Y39          FDRE                                         r  block_generator/hblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.864    -1.240    block_generator/clk_65M
    SLICE_X2Y39          FDRE                                         r  block_generator/hblank_out_reg/C
                         clock pessimism              0.425    -0.815    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.052    -0.763    block_generator/hblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.187ns (45.256%)  route 0.226ns (54.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.589    -0.819    timing_generator/clk_65M
    SLICE_X4Y34          FDRE                                         r  timing_generator/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  timing_generator/hcount_reg[8]/Q
                         net (fo=10, routed)          0.226    -0.452    timing_generator/hcount_out[8]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.046    -0.406 r  timing_generator/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    timing_generator/hcount[9]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  timing_generator/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.860    -1.244    timing_generator/clk_65M
    SLICE_X2Y34          FDRE                                         r  timing_generator/hcount_reg[9]/C
                         clock pessimism              0.462    -0.782    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.651    timing_generator/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 block_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.710%)  route 0.195ns (48.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.564    -0.844    block_generator/clk_65M
    SLICE_X10Y39         FDRE                                         r  block_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.680 r  block_generator/hcount_out_reg[4]/Q
                         net (fo=12, routed)          0.195    -0.485    block_generator/hcount_block[4]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.440 r  block_generator/rgb_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.440    text_generator/D[9]
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=103, routed)         0.834    -1.270    text_generator/clk_65M
    SLICE_X8Y38          FDRE                                         r  text_generator/rgb_out_reg[9]/C
                         clock pessimism              0.462    -0.808    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121    -0.687    text_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65M_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y39      block_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y43      block_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y42      block_generator/hcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y46      block_generator/hcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X10Y39     block_generator/hcount_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y36      frame_generator/hcount_out_reg[3]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y35      frame_generator/hcount_out_reg[3]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y36      frame_generator/hcount_out_reg[3]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y39      block_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y39     block_generator/hcount_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y39      frame_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y38     frame_generator/hcount_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y38     frame_generator/hcount_out_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y38     frame_generator/hcount_out_reg[0]_rep__0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y39      block_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y39      block_generator/hblank_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y43      block_generator/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y43      block_generator/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y42      block_generator/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y42      block_generator/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



