// Seed: 4039297995
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_6 (
      1,
      1,
      id_3
  );
endmodule
