

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config7_s'
================================================================
* Date:           Tue Dec 19 17:51:57 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 19.097 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.850 us | 0.850 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  |       34|       34| 0.850 us | 0.850 us |   35|   35| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|    1239|   2214|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    341|    -|
|Register         |        -|      -|      37|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1276|   2561|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  |        0|      2|  1239|  2214|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                       |                                                                 |        0|      2|  1239|  2214|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op110  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   6|           3|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  161|         36|    1|         36|
    |ap_done                       |    9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n  |    9|          2|    1|          2|
    |real_start                    |    9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  341|         76|   21|         76|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  35|   0|   35|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  37|   0|   37|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|res_stream_V_data_0_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 19.0>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_stream_V_data_0_V, i16* %data_stream_V_data_1_V, i16* %data_stream_V_data_2_V, i16* %data_stream_V_data_3_V, i16* %data_stream_V_data_4_V, i16* %data_stream_V_data_5_V, i16* %data_stream_V_data_6_V, i16* %data_stream_V_data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 36 'read' 'empty' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 37 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 38 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 39 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 40 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 41 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 42 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 43 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 44 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [35/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 15.4>
ST_2 : Operation 46 [34/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 15.4>
ST_3 : Operation 47 [33/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 15.4>
ST_4 : Operation 48 [32/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 48 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 15.4>
ST_5 : Operation 49 [31/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 15.4>
ST_6 : Operation 50 [30/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 15.4>
ST_7 : Operation 51 [29/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 15.4>
ST_8 : Operation 52 [28/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 15.4>
ST_9 : Operation 53 [27/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 15.4>
ST_10 : Operation 54 [26/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 54 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 15.4>
ST_11 : Operation 55 [25/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 55 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 15.4>
ST_12 : Operation 56 [24/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 15.4>
ST_13 : Operation 57 [23/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 15.4>
ST_14 : Operation 58 [22/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 15.4>
ST_15 : Operation 59 [21/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 15.4>
ST_16 : Operation 60 [20/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 15.4>
ST_17 : Operation 61 [19/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 61 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 15.4>
ST_18 : Operation 62 [18/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 62 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 15.4>
ST_19 : Operation 63 [17/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 63 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 15.4>
ST_20 : Operation 64 [16/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 64 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 15.4>
ST_21 : Operation 65 [15/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 65 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 15.4>
ST_22 : Operation 66 [14/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 66 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 15.4>
ST_23 : Operation 67 [13/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 67 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 15.4>
ST_24 : Operation 68 [12/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 68 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 15.4>
ST_25 : Operation 69 [11/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 69 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 15.4>
ST_26 : Operation 70 [10/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 70 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 15.4>
ST_27 : Operation 71 [9/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 71 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 15.4>
ST_28 : Operation 72 [8/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 72 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 15.4>
ST_29 : Operation 73 [7/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 73 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 15.4>
ST_30 : Operation 74 [6/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 74 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 15.4>
ST_31 : Operation 75 [5/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 75 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 15.4>
ST_32 : Operation 76 [4/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 15.4>
ST_33 : Operation 77 [3/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 77 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 15.4>
ST_34 : Operation 78 [2/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 78 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 19.0>
ST_35 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str621, i32 0, i32 0, [1 x i8]* @p_str622, [1 x i8]* @p_str623, [1 x i8]* @p_str624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str625, [1 x i8]* @p_str626)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str614, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str618, [1 x i8]* @p_str619)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str607, i32 0, i32 0, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str611, [1 x i8]* @p_str612)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str600, i32 0, i32 0, [1 x i8]* @p_str601, [1 x i8]* @p_str602, [1 x i8]* @p_str603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str604, [1 x i8]* @p_str605)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str593, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str595, [1 x i8]* @p_str596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str597, [1 x i8]* @p_str598)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str586, i32 0, i32 0, [1 x i8]* @p_str587, [1 x i8]* @p_str588, [1 x i8]* @p_str589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str590, [1 x i8]* @p_str591)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str579, i32 0, i32 0, [1 x i8]* @p_str580, [1 x i8]* @p_str581, [1 x i8]* @p_str582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str583, [1 x i8]* @p_str584)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str572, i32 0, i32 0, [1 x i8]* @p_str573, [1 x i8]* @p_str574, [1 x i8]* @p_str575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str576, [1 x i8]* @p_str577)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str565, i32 0, i32 0, [1 x i8]* @p_str566, [1 x i8]* @p_str567, [1 x i8]* @p_str568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str569, [1 x i8]* @p_str570)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str558, i32 0, i32 0, [1 x i8]* @p_str559, [1 x i8]* @p_str560, [1 x i8]* @p_str561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str562, [1 x i8]* @p_str563)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str551, i32 0, i32 0, [1 x i8]* @p_str552, [1 x i8]* @p_str553, [1 x i8]* @p_str554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str555, [1 x i8]* @p_str556)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str544, i32 0, i32 0, [1 x i8]* @p_str545, [1 x i8]* @p_str546, [1 x i8]* @p_str547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str548, [1 x i8]* @p_str549)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str537, i32 0, i32 0, [1 x i8]* @p_str538, [1 x i8]* @p_str539, [1 x i8]* @p_str540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str541, [1 x i8]* @p_str542)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str530, i32 0, i32 0, [1 x i8]* @p_str531, [1 x i8]* @p_str532, [1 x i8]* @p_str533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str534, [1 x i8]* @p_str535)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [1 x i8]* @p_str528)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str516, i32 0, i32 0, [1 x i8]* @p_str517, [1 x i8]* @p_str518, [1 x i8]* @p_str519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str520, [1 x i8]* @p_str521)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str509, i32 0, i32 0, [1 x i8]* @p_str510, [1 x i8]* @p_str511, [1 x i8]* @p_str512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str513, [1 x i8]* @p_str514)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str502, i32 0, i32 0, [1 x i8]* @p_str503, [1 x i8]* @p_str504, [1 x i8]* @p_str505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str506, [1 x i8]* @p_str507)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 98 [1/35] (15.4ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"(i16 %data_0_V, i16 %data_1_V, i16 %data_2_V, i16 %data_3_V, i16 %data_4_V, i16 %data_5_V, i16 %data_6_V, i16 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 98 'call' 'call_ret' <Predicate = true> <Delay = 15.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 99 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 100 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 101 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 102 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 103 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 104 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 105 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 106 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 107 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 108 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str26) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 110 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 111 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 000000000000000000000000000000000000]
data_0_V          (extractvalue ) [ 000000000000000000000000000000000000]
data_1_V          (extractvalue ) [ 001111000000000000000000000000000000]
data_2_V          (extractvalue ) [ 001111111110000000000000000000000000]
data_3_V          (extractvalue ) [ 001111111111111000000000000000000000]
data_4_V          (extractvalue ) [ 001111111111111111110000000000000000]
data_5_V          (extractvalue ) [ 001111111111111111111111100000000000]
data_6_V          (extractvalue ) [ 001111111111111111111111111110000000]
data_7_V          (extractvalue ) [ 001111111111111111111111111110000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
specloopname_ln36 (specloopname ) [ 000000000000000000000000000000000000]
call_ret          (call         ) [ 000000000000000000000000000000000000]
tmp_data_0_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_1_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_2_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_3_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_4_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_5_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_6_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_7_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_8_V      (extractvalue ) [ 000000000000000000000000000000000000]
tmp_data_9_V      (extractvalue ) [ 000000000000000000000000000000000000]
specloopname_ln51 (specloopname ) [ 000000000000000000000000000000000000]
write_ln62        (write        ) [ 000000000000000000000000000000000000]
ret_ln64          (ret          ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str621"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str622"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str623"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str624"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str625"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str626"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str616"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str617"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str618"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str619"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str607"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str608"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str609"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str610"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str611"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str612"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str600"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str601"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str602"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str603"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str604"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str605"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str593"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str594"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str595"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str596"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str597"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str598"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str586"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str587"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str588"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str589"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str590"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str591"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str579"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str581"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str583"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str572"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str573"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str576"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str577"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str565"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str566"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str568"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str569"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str570"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str558"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str559"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str560"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str561"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str562"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str563"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str551"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str552"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str553"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str554"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str555"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str556"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str544"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str545"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str546"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str547"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str548"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str537"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str538"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str539"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str540"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str541"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str542"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str530"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str531"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str532"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str533"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str534"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str523"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str524"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str525"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str526"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str527"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str528"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str521"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str509"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str502"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="274" class="1004" name="empty_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="128" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="16" slack="0"/>
<pin id="279" dir="0" index="4" bw="16" slack="0"/>
<pin id="280" dir="0" index="5" bw="16" slack="0"/>
<pin id="281" dir="0" index="6" bw="16" slack="0"/>
<pin id="282" dir="0" index="7" bw="16" slack="0"/>
<pin id="283" dir="0" index="8" bw="16" slack="0"/>
<pin id="284" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln62_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="0" index="3" bw="16" slack="0"/>
<pin id="299" dir="0" index="4" bw="16" slack="0"/>
<pin id="300" dir="0" index="5" bw="16" slack="0"/>
<pin id="301" dir="0" index="6" bw="16" slack="0"/>
<pin id="302" dir="0" index="7" bw="16" slack="0"/>
<pin id="303" dir="0" index="8" bw="16" slack="0"/>
<pin id="304" dir="0" index="9" bw="16" slack="0"/>
<pin id="305" dir="0" index="10" bw="16" slack="0"/>
<pin id="306" dir="0" index="11" bw="16" slack="0"/>
<pin id="307" dir="0" index="12" bw="16" slack="0"/>
<pin id="308" dir="0" index="13" bw="16" slack="0"/>
<pin id="309" dir="0" index="14" bw="16" slack="0"/>
<pin id="310" dir="0" index="15" bw="16" slack="0"/>
<pin id="311" dir="0" index="16" bw="16" slack="0"/>
<pin id="312" dir="0" index="17" bw="16" slack="0"/>
<pin id="313" dir="0" index="18" bw="16" slack="0"/>
<pin id="314" dir="0" index="19" bw="16" slack="0"/>
<pin id="315" dir="0" index="20" bw="16" slack="0"/>
<pin id="316" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/35 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="160" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="0" index="3" bw="16" slack="0"/>
<pin id="333" dir="0" index="4" bw="16" slack="0"/>
<pin id="334" dir="0" index="5" bw="16" slack="0"/>
<pin id="335" dir="0" index="6" bw="16" slack="0"/>
<pin id="336" dir="0" index="7" bw="16" slack="0"/>
<pin id="337" dir="0" index="8" bw="16" slack="0"/>
<pin id="338" dir="1" index="9" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="data_0_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="128" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="data_1_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="data_2_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="data_3_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="128" slack="0"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="data_4_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="data_5_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="data_6_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="128" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="data_7_V_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="128" slack="0"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_data_0_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="160" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/35 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_data_1_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="160" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/35 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_data_2_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="160" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/35 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_data_3_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="160" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/35 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_data_4_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="160" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/35 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_5_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="160" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/35 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_data_6_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="160" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/35 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_data_7_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="160" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/35 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_data_8_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="160" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/35 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_data_9_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="160" slack="0"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/35 "/>
</bind>
</comp>

<comp id="430" class="1005" name="data_1_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="435" class="1005" name="data_2_V_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="440" class="1005" name="data_3_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="data_4_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_5_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_6_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="460" class="1005" name="data_7_V_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="285"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="290"><net_src comp="8" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="274" pin=6"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="274" pin=7"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="274" pin=8"/></net>

<net id="317"><net_src comp="272" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="294" pin=8"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="294" pin=9"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="294" pin=10"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="274" pin="9"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="348"><net_src comp="274" pin="9"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="353"><net_src comp="274" pin="9"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="358"><net_src comp="274" pin="9"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="363"><net_src comp="274" pin="9"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="328" pin=5"/></net>

<net id="368"><net_src comp="274" pin="9"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="373"><net_src comp="274" pin="9"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="328" pin=7"/></net>

<net id="378"><net_src comp="274" pin="9"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="328" pin=8"/></net>

<net id="383"><net_src comp="328" pin="9"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="294" pin=11"/></net>

<net id="388"><net_src comp="328" pin="9"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="294" pin=12"/></net>

<net id="393"><net_src comp="328" pin="9"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="294" pin=13"/></net>

<net id="398"><net_src comp="328" pin="9"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="294" pin=14"/></net>

<net id="403"><net_src comp="328" pin="9"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="294" pin=15"/></net>

<net id="408"><net_src comp="328" pin="9"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="294" pin=16"/></net>

<net id="413"><net_src comp="328" pin="9"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="294" pin=17"/></net>

<net id="418"><net_src comp="328" pin="9"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="294" pin=18"/></net>

<net id="423"><net_src comp="328" pin="9"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="294" pin=19"/></net>

<net id="428"><net_src comp="328" pin="9"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="294" pin=20"/></net>

<net id="433"><net_src comp="345" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="438"><net_src comp="350" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="443"><net_src comp="355" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="448"><net_src comp="360" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="328" pin=5"/></net>

<net id="453"><net_src comp="365" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="458"><net_src comp="370" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="328" pin=7"/></net>

<net id="463"><net_src comp="375" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="328" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {35 }
	Port: res_stream_V_data_1_V | {35 }
	Port: res_stream_V_data_2_V | {35 }
	Port: res_stream_V_data_3_V | {35 }
	Port: res_stream_V_data_4_V | {35 }
	Port: res_stream_V_data_5_V | {35 }
	Port: res_stream_V_data_6_V | {35 }
	Port: res_stream_V_data_7_V | {35 }
	Port: res_stream_V_data_8_V | {35 }
	Port: res_stream_V_data_9_V | {35 }
 - Input state : 
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_0_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_1_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_2_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_3_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_4_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_5_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_6_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config7> : data_stream_V_data_7_V | {1 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		write_ln62 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |    2    | 10.2453 |   1092  |   1815  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              empty_read_fu_274                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           write_ln62_write_fu_294                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               data_0_V_fu_340                              |    0    |    0    |    0    |    0    |
|          |                               data_1_V_fu_345                              |    0    |    0    |    0    |    0    |
|          |                               data_2_V_fu_350                              |    0    |    0    |    0    |    0    |
|          |                               data_3_V_fu_355                              |    0    |    0    |    0    |    0    |
|          |                               data_4_V_fu_360                              |    0    |    0    |    0    |    0    |
|          |                               data_5_V_fu_365                              |    0    |    0    |    0    |    0    |
|          |                               data_6_V_fu_370                              |    0    |    0    |    0    |    0    |
|          |                               data_7_V_fu_375                              |    0    |    0    |    0    |    0    |
|extractvalue|                             tmp_data_0_V_fu_380                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_1_V_fu_385                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_2_V_fu_390                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_3_V_fu_395                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_4_V_fu_400                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_5_V_fu_405                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_6_V_fu_410                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_7_V_fu_415                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_8_V_fu_420                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_9_V_fu_425                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    2    | 10.2453 |   1092  |   1815  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|data_1_V_reg_430|   16   |
|data_2_V_reg_435|   16   |
|data_3_V_reg_440|   16   |
|data_4_V_reg_445|   16   |
|data_5_V_reg_450|   16   |
|data_6_V_reg_455|   16   |
|data_7_V_reg_460|   16   |
+----------------+--------+
|      Total     |   112  |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_328 |  p8  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                   |      |      |      |   224  ||  12.383 ||    63   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   10   |  1092  |  1815  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   22   |  1204  |  1878  |
+-----------+--------+--------+--------+--------+
