vhdl xil_defaultlib  \
"c:/Users/Dennis/Vivado/HDMI_SW/HDMI_test_pattern/HDMI_test_pattern.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl" \
"c:/Users/Dennis/Vivado/HDMI_SW/HDMI_test_pattern/HDMI_test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_sim_netlist.vhdl" \
"c:/Users/Dennis/Vivado/HDMI_SW/HDMI_test_pattern/HDMI_test_pattern.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"c:/Users/Dennis/Vivado/HDMI_SW/HDMI_test_pattern/HDMI_test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../HDMI_test_pattern.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
