

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
================================================================
* Date:           Sat Jul 30 21:26:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4  |      770|      770|         6|          3|          1|   256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     300|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     300|    562|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_d0                   |         +|   0|  0|  39|          32|          32|
    |add_ln79_1_fu_224_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_198_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln80_1_fu_486_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln80_fu_260_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln81_fu_481_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln82_1_fu_304_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln82_fu_424_p2       |         +|   0|  0|  13|           5|           5|
    |empty_28_fu_337_p2       |         +|   0|  0|  14|           7|           7|
    |p_mid131_fu_382_p2       |         +|   0|  0|  14|           7|           6|
    |p_mid16_fu_406_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln79_fu_254_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp4_fu_450_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_437_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln79_fu_192_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln80_fu_210_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln81_fu_248_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln80_fu_266_p2        |        or|   0|  0|   2|           1|           1|
    |reuse_select5_fu_524_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_474_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln79_1_fu_343_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln79_2_fu_371_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln79_3_fu_234_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln79_4_fu_388_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln79_fu_216_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln80_1_fu_292_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln80_2_fu_412_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln80_3_fu_466_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln80_4_fu_491_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln80_fu_272_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_242_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 384|         253|         322|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_address0                            |  14|          3|    7|         21|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten37_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_reuse_reg_load         |   9|          2|   32|         64|
    |i_1_fu_86                               |   9|          2|    4|          8|
    |indvar_flatten37_fu_90                  |   9|          2|    9|         18|
    |indvar_flatten_fu_82                    |   9|          2|    7|         14|
    |j_fu_78                                 |   9|          2|    4|          8|
    |k_fu_74                                 |   9|          2|    3|          6|
    |reuse_addr_reg_fu_66                    |   9|          2|   64|        128|
    |reuse_reg_fu_70                         |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 178|         39|  193|        395|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_3_reg_681                |   7|   0|    7|          0|
    |acc_addr_3_reg_681_pp0_iter1_reg  |   7|   0|    7|          0|
    |acc_load_3_reg_701                |  32|   0|   32|          0|
    |add_ln79_1_reg_629                |   4|   0|    4|          0|
    |add_ln80_reg_645                  |   4|   0|    4|          0|
    |add_ln82_1_reg_661                |   5|   0|    5|          0|
    |addr_cmp4_reg_686                 |   1|   0|    1|          0|
    |addr_cmp4_reg_686_pp0_iter1_reg   |   1|   0|    1|          0|
    |addr_cmp_reg_671                  |   1|   0|    1|          0|
    |and_ln79_reg_639                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |empty_30_reg_634                  |   3|   0|    3|          0|
    |empty_reg_602                     |   3|   0|    3|          0|
    |i_1_fu_86                         |   4|   0|    4|          0|
    |i_reg_597                         |   4|   0|    4|          0|
    |icmp_ln79_reg_607                 |   1|   0|    1|          0|
    |icmp_ln80_reg_616                 |   1|   0|    1|          0|
    |indvar_flatten37_fu_90            |   9|   0|    9|          0|
    |indvar_flatten_fu_82              |   7|   0|    7|          0|
    |indvar_flatten_load_reg_611       |   7|   0|    7|          0|
    |j_1_reg_592                       |   4|   0|    4|          0|
    |j_fu_78                           |   4|   0|    4|          0|
    |k_cast_reg_656                    |   3|   0|    5|          2|
    |k_fu_74                           |   3|   0|    3|          0|
    |mul_ln82_reg_711                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_66              |  64|   0|   64|          0|
    |reuse_reg_fu_70                   |  32|   0|   32|          0|
    |reuse_select_reg_691              |  32|   0|   32|          0|
    |select_ln79_reg_624               |   4|   0|    4|          0|
    |select_ln80_reg_651               |   3|   0|    3|          0|
    |w_load_reg_696                    |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 300|   0|  302|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_din0   |  out|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_din1   |  out|   11|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_dout0  |   in|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_ce     |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|acc_address0        |  out|    7|   ap_memory|                                                                  acc|         array|
|acc_ce0             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_we0             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_d0              |  out|   32|   ap_memory|                                                                  acc|         array|
|acc_q0              |   in|   32|   ap_memory|                                                                  acc|         array|
|acc_address1        |  out|    7|   ap_memory|                                                                  acc|         array|
|acc_ce1             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_q1              |   in|   32|   ap_memory|                                                                  acc|         array|
|w_address0          |  out|    6|   ap_memory|                                                                    w|         array|
|w_ce0               |  out|    1|   ap_memory|                                                                    w|         array|
|w_q0                |   in|   11|   ap_memory|                                                                    w|         array|
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten37"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j"   --->   Operation 24 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = load i4 %i_1"   --->   Operation 25 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i9 %indvar_flatten37" [main.cpp:79]   --->   Operation 26 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = trunc i4 %j_1"   --->   Operation 28 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_27, i2 0"   --->   Operation 29 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln79 = icmp_eq  i9 %indvar_flatten37_load, i9 256" [main.cpp:79]   --->   Operation 30 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln79 = add i9 %indvar_flatten37_load, i9 1" [main.cpp:79]   --->   Operation 31 'add' 'add_ln79' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc37, void %for.body44.preheader.exitStub" [main.cpp:79]   --->   Operation 32 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [main.cpp:81]   --->   Operation 33 'load' 'k_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [main.cpp:80]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln80 = icmp_eq  i7 %indvar_flatten_load, i7 32" [main.cpp:80]   --->   Operation 35 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln80, i4 0, i4 %j_1" [main.cpp:79]   --->   Operation 36 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln79_1 = add i4 %i, i4 1" [main.cpp:79]   --->   Operation 37 'add' 'add_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_30 = trunc i4 %add_ln79_1" [main.cpp:79]   --->   Operation 38 'trunc' 'empty_30' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%select_ln79_3 = select i1 %icmp_ln80, i5 0, i5 %tmp_3" [main.cpp:79]   --->   Operation 39 'select' 'select_ln79_3' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln80, i1 1" [main.cpp:79]   --->   Operation 40 'xor' 'xor_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln81 = icmp_eq  i3 %k_load, i3 4" [main.cpp:81]   --->   Operation 41 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln81, i1 %xor_ln79" [main.cpp:79]   --->   Operation 42 'and' 'and_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %select_ln79, i4 1" [main.cpp:80]   --->   Operation 43 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80 = or i1 %and_ln79, i1 %icmp_ln80" [main.cpp:80]   --->   Operation 44 'or' 'or_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80, i3 0, i3 %k_load" [main.cpp:80]   --->   Operation 45 'select' 'select_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%empty_31 = trunc i4 %add_ln80" [main.cpp:80]   --->   Operation 46 'trunc' 'empty_31' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%p_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_31, i2 0" [main.cpp:80]   --->   Operation 47 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%select_ln80_1 = select i1 %and_ln79, i5 %p_mid1, i5 %select_ln79_3" [main.cpp:80]   --->   Operation 48 'select' 'select_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %select_ln80" [main.cpp:80]   --->   Operation 49 'zext' 'k_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln82_1 = add i5 %k_cast, i5 %select_ln80_1" [main.cpp:82]   --->   Operation 50 'add' 'add_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln81 = store i9 %add_ln79, i9 %indvar_flatten37" [main.cpp:81]   --->   Operation 51 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0"   --->   Operation 52 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %tmp_1" [main.cpp:80]   --->   Operation 53 'zext' 'zext_ln80' <Predicate = (!icmp_ln80 & !and_ln79)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_cast_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %j_1"   --->   Operation 54 'bitconcatenate' 'tmp_cast_cast' <Predicate = (!icmp_ln80 & !and_ln79)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_cast_cast_cast = zext i6 %tmp_cast_cast"   --->   Operation 55 'zext' 'tmp_cast_cast_cast' <Predicate = (!icmp_ln80 & !and_ln79)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%empty_28 = add i7 %tmp_cast_cast_cast, i7 %zext_ln80" [main.cpp:80]   --->   Operation 56 'add' 'empty_28' <Predicate = (!icmp_ln80 & !and_ln79)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln80, i4 %add_ln79_1, i4 %i" [main.cpp:79]   --->   Operation 58 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i4 %select_ln79_1" [main.cpp:79]   --->   Operation 59 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln79, i2 0" [main.cpp:79]   --->   Operation 60 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_mid3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_30, i3 0" [main.cpp:79]   --->   Operation 61 'bitconcatenate' 'p_mid3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i6 %p_mid3" [main.cpp:80]   --->   Operation 62 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln79 & icmp_ln80 & !and_ln79)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%select_ln79_2 = select i1 %icmp_ln80, i6 %p_mid3, i6 %tmp_1" [main.cpp:79]   --->   Operation 63 'select' 'select_ln79_2' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%zext_ln80_3 = zext i6 %select_ln79_2" [main.cpp:80]   --->   Operation 64 'zext' 'zext_ln80_3' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.87ns)   --->   "%p_mid131 = add i7 %zext_ln80_1, i7 32" [main.cpp:80]   --->   Operation 65 'add' 'p_mid131' <Predicate = (!icmp_ln79 & icmp_ln80 & !and_ln79)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_2)   --->   "%select_ln79_4 = select i1 %icmp_ln80, i7 %p_mid131, i7 %empty_28" [main.cpp:79]   --->   Operation 66 'select' 'select_ln79_4' <Predicate = (!icmp_ln79 & !and_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%tmp_cast_mid1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %add_ln80" [main.cpp:80]   --->   Operation 67 'bitconcatenate' 'tmp_cast_mid1_cast' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%tmp_cast_mid1_cast_cast = zext i6 %tmp_cast_mid1_cast" [main.cpp:80]   --->   Operation 68 'zext' 'tmp_cast_mid1_cast_cast' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.82ns) (out node of the LUT)   --->   "%p_mid16 = add i7 %tmp_cast_mid1_cast_cast, i7 %zext_ln80_3" [main.cpp:80]   --->   Operation 69 'add' 'p_mid16' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln80_2 = select i1 %and_ln79, i7 %p_mid16, i7 %select_ln79_4" [main.cpp:80]   --->   Operation 70 'select' 'select_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i7 %select_ln80_2" [main.cpp:80]   --->   Operation 71 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln82 = add i5 %k_cast, i5 %p_mid" [main.cpp:82]   --->   Operation 72 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %add_ln82" [main.cpp:82]   --->   Operation 73 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 %zext_ln82" [main.cpp:82]   --->   Operation 74 'getelementptr' 'acc_addr_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 75 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%acc_load_2 = load i7 %acc_addr_2" [main.cpp:82]   --->   Operation 76 'load' 'acc_load_2' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_2 : Operation 77 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln82" [main.cpp:82]   --->   Operation 77 'icmp' 'addr_cmp' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i5 %add_ln82_1" [main.cpp:82]   --->   Operation 78 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i11 %w, i64 0, i64 %zext_ln82_1" [main.cpp:82]   --->   Operation 79 'getelementptr' 'w_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%w_load = load i6 %w_addr" [main.cpp:82]   --->   Operation 80 'load' 'w_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 %zext_ln80_2" [main.cpp:80]   --->   Operation 81 'getelementptr' 'acc_addr_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 82 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%acc_load_3 = load i7 %acc_addr_3" [main.cpp:82]   --->   Operation 83 'load' 'acc_load_3' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_2 : Operation 84 [1/1] (2.77ns)   --->   "%addr_cmp4 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln80_2" [main.cpp:80]   --->   Operation 84 'icmp' 'addr_cmp4' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln80 = store i64 %zext_ln80_2, i64 %reuse_addr_reg" [main.cpp:80]   --->   Operation 85 'store' 'store_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln79_1, i4 %i_1" [main.cpp:81]   --->   Operation 86 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 87 [1/1] (1.02ns)   --->   "%select_ln80_3 = select i1 %and_ln79, i4 %add_ln80, i4 %select_ln79" [main.cpp:80]   --->   Operation 87 'select' 'select_ln80_3' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 88 'load' 'reuse_reg_load' <Predicate = (!icmp_ln79 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%acc_load_2 = load i7 %acc_addr_2" [main.cpp:82]   --->   Operation 89 'load' 'acc_load_2' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_3 : Operation 90 [1/1] (0.69ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %acc_load_2" [main.cpp:82]   --->   Operation 90 'select' 'reuse_select' <Predicate = (!icmp_ln79)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%w_load = load i6 %w_addr" [main.cpp:82]   --->   Operation 91 'load' 'w_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%acc_load_3 = load i7 %acc_addr_3" [main.cpp:82]   --->   Operation 92 'load' 'acc_load_3' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_3 : Operation 93 [1/1] (1.65ns)   --->   "%add_ln81 = add i3 %select_ln80, i3 1" [main.cpp:81]   --->   Operation 93 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.87ns)   --->   "%add_ln80_1 = add i7 %indvar_flatten_load, i7 1" [main.cpp:80]   --->   Operation 94 'add' 'add_ln80_1' <Predicate = (!icmp_ln79 & !icmp_ln80)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.99ns)   --->   "%select_ln80_4 = select i1 %icmp_ln80, i7 1, i7 %add_ln80_1" [main.cpp:80]   --->   Operation 95 'select' 'select_ln80_4' <Predicate = (!icmp_ln79)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln81 = store i7 %select_ln80_4, i7 %indvar_flatten" [main.cpp:81]   --->   Operation 96 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln80_3, i4 %j" [main.cpp:81]   --->   Operation 97 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln81 = store i3 %add_ln81, i3 %k" [main.cpp:81]   --->   Operation 98 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i11 %w_load" [main.cpp:82]   --->   Operation 99 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln82 = mul i32 %reuse_select, i32 %sext_ln82" [main.cpp:82]   --->   Operation 100 'mul' 'mul_ln82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln82 = mul i32 %reuse_select, i32 %sext_ln82" [main.cpp:82]   --->   Operation 101 'mul' 'mul_ln82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 103 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [main.cpp:81]   --->   Operation 107 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i32 %reuse_reg"   --->   Operation 108 'load' 'reuse_reg_load_1' <Predicate = (addr_cmp4)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_2)   --->   "%reuse_select5 = select i1 %addr_cmp4, i32 %reuse_reg_load_1, i32 %acc_load_3" [main.cpp:80]   --->   Operation 109 'select' 'reuse_select5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln82_2 = add i32 %reuse_select5, i32 %mul_ln82" [main.cpp:82]   --->   Operation 110 'add' 'add_ln82_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln82 = store i32 %add_ln82_2, i7 %acc_addr_3" [main.cpp:82]   --->   Operation 111 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_6 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %add_ln82_2, i32 %reuse_reg" [main.cpp:82]   --->   Operation 112 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc31" [main.cpp:81]   --->   Operation 113 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg          (alloca           ) [ 0110000]
reuse_reg               (alloca           ) [ 0111111]
k                       (alloca           ) [ 0111000]
j                       (alloca           ) [ 0111000]
indvar_flatten          (alloca           ) [ 0111000]
i_1                     (alloca           ) [ 0110000]
indvar_flatten37        (alloca           ) [ 0100000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
j_1                     (load             ) [ 0010000]
i                       (load             ) [ 0010000]
indvar_flatten37_load   (load             ) [ 0000000]
empty                   (trunc            ) [ 0010000]
empty_27                (trunc            ) [ 0000000]
tmp_3                   (bitconcatenate   ) [ 0000000]
icmp_ln79               (icmp             ) [ 0111000]
add_ln79                (add              ) [ 0000000]
br_ln79                 (br               ) [ 0000000]
k_load                  (load             ) [ 0000000]
indvar_flatten_load     (load             ) [ 0011000]
icmp_ln80               (icmp             ) [ 0011000]
select_ln79             (select           ) [ 0011000]
add_ln79_1              (add              ) [ 0010000]
empty_30                (trunc            ) [ 0010000]
select_ln79_3           (select           ) [ 0000000]
xor_ln79                (xor              ) [ 0000000]
icmp_ln81               (icmp             ) [ 0000000]
and_ln79                (and              ) [ 0011000]
add_ln80                (add              ) [ 0011000]
or_ln80                 (or               ) [ 0000000]
select_ln80             (select           ) [ 0011000]
empty_31                (trunc            ) [ 0000000]
p_mid1                  (bitconcatenate   ) [ 0000000]
select_ln80_1           (select           ) [ 0000000]
k_cast                  (zext             ) [ 0010000]
add_ln82_1              (add              ) [ 0010000]
store_ln81              (store            ) [ 0000000]
tmp_1                   (bitconcatenate   ) [ 0000000]
zext_ln80               (zext             ) [ 0000000]
tmp_cast_cast           (bitconcatenate   ) [ 0000000]
tmp_cast_cast_cast      (zext             ) [ 0000000]
empty_28                (add              ) [ 0000000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
select_ln79_1           (select           ) [ 0000000]
trunc_ln79              (trunc            ) [ 0000000]
p_mid                   (bitconcatenate   ) [ 0000000]
p_mid3                  (bitconcatenate   ) [ 0000000]
zext_ln80_1             (zext             ) [ 0000000]
select_ln79_2           (select           ) [ 0000000]
zext_ln80_3             (zext             ) [ 0000000]
p_mid131                (add              ) [ 0000000]
select_ln79_4           (select           ) [ 0000000]
tmp_cast_mid1_cast      (bitconcatenate   ) [ 0000000]
tmp_cast_mid1_cast_cast (zext             ) [ 0000000]
p_mid16                 (add              ) [ 0000000]
select_ln80_2           (select           ) [ 0000000]
zext_ln80_2             (zext             ) [ 0000000]
add_ln82                (add              ) [ 0000000]
zext_ln82               (zext             ) [ 0000000]
acc_addr_2              (getelementptr    ) [ 0001000]
reuse_addr_reg_load     (load             ) [ 0000000]
addr_cmp                (icmp             ) [ 0001000]
zext_ln82_1             (zext             ) [ 0000000]
w_addr                  (getelementptr    ) [ 0001000]
acc_addr_3              (getelementptr    ) [ 0111111]
reuse_addr_reg_load_1   (load             ) [ 0000000]
addr_cmp4               (icmp             ) [ 0111111]
store_ln80              (store            ) [ 0000000]
store_ln81              (store            ) [ 0000000]
select_ln80_3           (select           ) [ 0000000]
reuse_reg_load          (load             ) [ 0000000]
acc_load_2              (load             ) [ 0000000]
reuse_select            (select           ) [ 0110110]
w_load                  (load             ) [ 0100100]
acc_load_3              (load             ) [ 0111111]
add_ln81                (add              ) [ 0000000]
add_ln80_1              (add              ) [ 0000000]
select_ln80_4           (select           ) [ 0000000]
store_ln81              (store            ) [ 0000000]
store_ln81              (store            ) [ 0000000]
store_ln81              (store            ) [ 0000000]
sext_ln82               (sext             ) [ 0010010]
mul_ln82                (mul              ) [ 0001001]
specloopname_ln0        (specloopname     ) [ 0000000]
empty_29                (speclooptripcount) [ 0000000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
specloopname_ln0        (specloopname     ) [ 0000000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
specloopname_ln81       (specloopname     ) [ 0000000]
reuse_reg_load_1        (load             ) [ 0000000]
reuse_select5           (select           ) [ 0000000]
add_ln82_2              (add              ) [ 0000000]
store_ln82              (store            ) [ 0000000]
store_ln82              (store            ) [ 0000000]
br_ln81                 (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="reuse_addr_reg_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="reuse_reg_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten37_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="acc_addr_2_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_2/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="3"/>
<pin id="109" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load_2/2 acc_load_3/2 store_ln82/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="w_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="acc_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_1_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten37_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_27_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln79_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln79_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="k_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln80_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln79_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln79_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_30_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln79_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln79_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln81_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln79_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln80_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln80_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln80_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="empty_31_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_mid1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln80_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="k_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln82_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln81_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="1"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln80_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_cast_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="1"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast_cast/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_cast_cast_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_28_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln79_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="4" slack="1"/>
<pin id="346" dir="0" index="2" bw="4" slack="1"/>
<pin id="347" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln79_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_mid_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_mid3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="1"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln80_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln79_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln80_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_mid131_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid131/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln79_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_cast_mid1_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="1"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast_mid1_cast/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_cast_mid1_cast_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid1_cast_cast/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_mid16_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid16/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln80_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="7" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln80_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln82_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="1"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln82_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="reuse_addr_reg_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="addr_cmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="64" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln82_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="reuse_addr_reg_load_1_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="addr_cmp4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln80_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="1"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln81_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="1"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln80_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="0" index="1" bw="4" slack="2"/>
<pin id="469" dir="0" index="2" bw="4" slack="2"/>
<pin id="470" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_3/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="reuse_reg_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="reuse_select_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln81_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="2"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln80_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="2"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln80_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="2"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_4/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln81_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="2"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln81_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="2"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln81_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="2"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln82_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="reuse_reg_load_1_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="5"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load_1/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="reuse_select5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="4"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="3"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select5/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln82_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln82_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="5"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="541" class="1005" name="reuse_addr_reg_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="549" class="1005" name="reuse_reg_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="557" class="1005" name="k_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="564" class="1005" name="j_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="571" class="1005" name="indvar_flatten_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="indvar_flatten37_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="592" class="1005" name="j_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="1"/>
<pin id="599" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="602" class="1005" name="empty_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln79_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="611" class="1005" name="indvar_flatten_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="2"/>
<pin id="613" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln80_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln79_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="2"/>
<pin id="626" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln79_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="empty_30_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="639" class="1005" name="and_ln79_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln79 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln80_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="651" class="1005" name="select_ln80_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="2"/>
<pin id="653" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="656" class="1005" name="k_cast_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="1"/>
<pin id="658" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_cast "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln82_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="acc_addr_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="1"/>
<pin id="668" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="addr_cmp_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="676" class="1005" name="w_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="1"/>
<pin id="678" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="acc_addr_3_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="1"/>
<pin id="683" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="addr_cmp4_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="4"/>
<pin id="688" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="addr_cmp4 "/>
</bind>
</comp>

<comp id="691" class="1005" name="reuse_select_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="696" class="1005" name="w_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="1"/>
<pin id="698" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="acc_load_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="3"/>
<pin id="703" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc_load_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln82_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln82_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="173" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="173" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="167" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="170" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="210" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="184" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="210" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="204" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="216" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="210" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="204" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="260" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="254" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="234" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="272" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="292" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="198" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="360" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="315" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="367" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="337" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="378" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="388" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="428"><net_src comp="352" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="429" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="419" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="419" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="343" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="101" pin="7"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="466" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="481" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="530" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="66" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="552"><net_src comp="70" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="560"><net_src comp="74" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="567"><net_src comp="78" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="574"><net_src comp="82" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="581"><net_src comp="86" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="588"><net_src comp="90" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="595"><net_src comp="167" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="600"><net_src comp="170" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="605"><net_src comp="176" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="610"><net_src comp="192" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="207" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="619"><net_src comp="210" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="627"><net_src comp="216" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="632"><net_src comp="224" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="637"><net_src comp="230" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="642"><net_src comp="254" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="648"><net_src comp="260" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="654"><net_src comp="272" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="659"><net_src comp="300" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="664"><net_src comp="304" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="669"><net_src comp="94" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="674"><net_src comp="437" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="679"><net_src comp="111" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="684"><net_src comp="124" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="689"><net_src comp="450" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="694"><net_src comp="474" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="699"><net_src comp="118" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="704"><net_src comp="101" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="709"><net_src comp="513" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="714"><net_src comp="516" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="530" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {6 }
	Port: w | {}
 - Input state : 
	Port: sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 : acc | {2 3 }
	Port: sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 : w | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		i : 1
		indvar_flatten37_load : 1
		empty : 2
		empty_27 : 2
		tmp_3 : 3
		icmp_ln79 : 2
		add_ln79 : 2
		br_ln79 : 3
		k_load : 1
		indvar_flatten_load : 1
		icmp_ln80 : 2
		select_ln79 : 3
		add_ln79_1 : 2
		empty_30 : 3
		select_ln79_3 : 4
		xor_ln79 : 3
		icmp_ln81 : 2
		and_ln79 : 3
		add_ln80 : 4
		or_ln80 : 3
		select_ln80 : 3
		empty_31 : 5
		p_mid1 : 6
		select_ln80_1 : 7
		k_cast : 4
		add_ln82_1 : 5
		store_ln81 : 3
	State 2
		zext_ln80 : 1
		tmp_cast_cast_cast : 1
		empty_28 : 2
		trunc_ln79 : 1
		p_mid : 2
		zext_ln80_1 : 1
		select_ln79_2 : 1
		zext_ln80_3 : 2
		p_mid131 : 2
		select_ln79_4 : 3
		tmp_cast_mid1_cast_cast : 1
		p_mid16 : 3
		select_ln80_2 : 4
		zext_ln80_2 : 5
		add_ln82 : 3
		zext_ln82 : 4
		acc_addr_2 : 5
		acc_load_2 : 6
		addr_cmp : 5
		w_addr : 1
		w_load : 2
		acc_addr_3 : 6
		acc_load_3 : 7
		addr_cmp4 : 6
		store_ln80 : 6
		store_ln81 : 1
	State 3
		reuse_select : 1
		select_ln80_4 : 1
		store_ln81 : 2
		store_ln81 : 1
		store_ln81 : 1
	State 4
		mul_ln82 : 1
	State 5
	State 6
		reuse_select5 : 1
		add_ln82_2 : 2
		store_ln82 : 3
		store_ln82 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_516           |    2    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln79_fu_198        |    0    |    0    |    14   |
|          |        add_ln79_1_fu_224       |    0    |    0    |    13   |
|          |         add_ln80_fu_260        |    0    |    0    |    13   |
|          |        add_ln82_1_fu_304       |    0    |    0    |    13   |
|          |         empty_28_fu_337        |    0    |    0    |    14   |
|    add   |         p_mid131_fu_382        |    0    |    0    |    14   |
|          |         p_mid16_fu_406         |    0    |    0    |    14   |
|          |         add_ln82_fu_424        |    0    |    0    |    13   |
|          |         add_ln81_fu_481        |    0    |    0    |    11   |
|          |        add_ln80_1_fu_486       |    0    |    0    |    14   |
|          |        add_ln82_2_fu_530       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln79_fu_216       |    0    |    0    |    4    |
|          |      select_ln79_3_fu_234      |    0    |    0    |    5    |
|          |       select_ln80_fu_272       |    0    |    0    |    3    |
|          |      select_ln80_1_fu_292      |    0    |    0    |    5    |
|          |      select_ln79_1_fu_343      |    0    |    0    |    4    |
|  select  |      select_ln79_2_fu_371      |    0    |    0    |    6    |
|          |      select_ln79_4_fu_388      |    0    |    0    |    7    |
|          |      select_ln80_2_fu_412      |    0    |    0    |    7    |
|          |      select_ln80_3_fu_466      |    0    |    0    |    4    |
|          |       reuse_select_fu_474      |    0    |    0    |    32   |
|          |      select_ln80_4_fu_491      |    0    |    0    |    7    |
|          |      reuse_select5_fu_524      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln79_fu_192        |    0    |    0    |    11   |
|          |        icmp_ln80_fu_210        |    0    |    0    |    10   |
|   icmp   |        icmp_ln81_fu_248        |    0    |    0    |    8    |
|          |         addr_cmp_fu_437        |    0    |    0    |    29   |
|          |        addr_cmp4_fu_450        |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|
|    xor   |         xor_ln79_fu_242        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |         and_ln79_fu_254        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln80_fu_266         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_176          |    0    |    0    |    0    |
|          |         empty_27_fu_180        |    0    |    0    |    0    |
|   trunc  |         empty_30_fu_230        |    0    |    0    |    0    |
|          |         empty_31_fu_280        |    0    |    0    |    0    |
|          |        trunc_ln79_fu_348       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_184          |    0    |    0    |    0    |
|          |          p_mid1_fu_284         |    0    |    0    |    0    |
|          |          tmp_1_fu_315          |    0    |    0    |    0    |
|bitconcatenate|      tmp_cast_cast_fu_326      |    0    |    0    |    0    |
|          |          p_mid_fu_352          |    0    |    0    |    0    |
|          |          p_mid3_fu_360         |    0    |    0    |    0    |
|          |    tmp_cast_mid1_cast_fu_395   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          k_cast_fu_300         |    0    |    0    |    0    |
|          |        zext_ln80_fu_322        |    0    |    0    |    0    |
|          |    tmp_cast_cast_cast_fu_333   |    0    |    0    |    0    |
|          |       zext_ln80_1_fu_367       |    0    |    0    |    0    |
|   zext   |       zext_ln80_3_fu_378       |    0    |    0    |    0    |
|          | tmp_cast_mid1_cast_cast_fu_402 |    0    |    0    |    0    |
|          |       zext_ln80_2_fu_419       |    0    |    0    |    0    |
|          |        zext_ln82_fu_429        |    0    |    0    |    0    |
|          |       zext_ln82_1_fu_443       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln82_fu_513        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |   165   |   431   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     acc_addr_2_reg_666    |    7   |
|     acc_addr_3_reg_681    |    7   |
|     acc_load_3_reg_701    |   32   |
|     add_ln79_1_reg_629    |    4   |
|      add_ln80_reg_645     |    4   |
|     add_ln82_1_reg_661    |    5   |
|     addr_cmp4_reg_686     |    1   |
|      addr_cmp_reg_671     |    1   |
|      and_ln79_reg_639     |    1   |
|      empty_30_reg_634     |    3   |
|       empty_reg_602       |    3   |
|        i_1_reg_578        |    4   |
|         i_reg_597         |    4   |
|     icmp_ln79_reg_607     |    1   |
|     icmp_ln80_reg_616     |    1   |
|  indvar_flatten37_reg_585 |    9   |
|indvar_flatten_load_reg_611|    7   |
|   indvar_flatten_reg_571  |    7   |
|        j_1_reg_592        |    4   |
|         j_reg_564         |    4   |
|       k_cast_reg_656      |    5   |
|         k_reg_557         |    3   |
|      mul_ln82_reg_711     |   32   |
|   reuse_addr_reg_reg_541  |   64   |
|     reuse_reg_reg_549     |   32   |
|    reuse_select_reg_691   |   32   |
|    select_ln79_reg_624    |    4   |
|    select_ln80_reg_651    |    3   |
|     sext_ln82_reg_706     |   32   |
|       w_addr_reg_676      |    6   |
|       w_load_reg_696      |   11   |
+---------------------------+--------+
|           Total           |   333  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_516    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   431  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   333  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   498  |   467  |
+-----------+--------+--------+--------+--------+
