#include <iostream>
#include <fstream>
#include <assert.h>
#include <tuple>
#include <ncurses.h>
#include "computer.hpp"
#include "raquette.hpp"

#define RAQ_MASK_OPC uint8_t(0b11100011)
#define RAQ_ACC (regs[0])
#define RAQ_X (regs[1])
#define RAQ_Y (regs[2])
#define RAQ_STACK (regs[3])
#define ROM_LO (0xC000)

Raquette::RaqDisk::RaqDisk() {
	std::ifstream infile("../software/raquette/foo.DSK", std::ios::binary | std::ios::in);
	if(!infile){
		std::cout << "Cannot open DSK file. Continuing with no disk.\n";
	}else{
		//get length of file
		infile.seekg(0, std::ios::end);
		size_t length = infile.tellg();
		infile.seekg(0, std::ios::beg);

		std::cout << "Opened disk of length " << length << std::endl;
		if (length != 143360){
			std::cout << "DSK file wrong size\n";
			exit(-1);
		}
		char * buffer = new char[length];
		infile.read(buffer, length);

		// Copy into array representing disk sectors
		for (int track =0; track < 35; track++){
			for(int sector=0; sector<16; sector++){
				for (int byte=0; byte<256; byte++){
					disk[track][sector][byte] = buffer[(track*16*256)+(sector*256)+byte];
				}
			}
		}
		delete [] buffer;
	}

	stepperPhase = 0; // TODO random
	halftrack = 0; //TODO random
	stepper_p0 = false;
	stepper_p1 = false;
	stepper_p2 = false;
	stepper_p3 = false;
	spinning = false; // TODO spin-up delay
	drive = 1; // TODO support 2nd drive
};

// Cause the stepper rotor to react to the magnets, updating the phase and track
// Track can be 0-34
uint8_t Raquette::RaqDisk::stepper() {
	if (stepperPhase == 0){
		if (stepper_p0){
			return halftrack;
		}else if ((halftrack > 0) && stepper_p3 && !stepper_p1){
			stepperPhase = 3;
			halftrack--;
			return halftrack;
		}else if (stepper_p1 && !stepper_p3){
			stepperPhase = 1;
			halftrack++;
			return halftrack;
		}else{
			return halftrack;
		}
	}else if (stepperPhase == 1){
		if (stepper_p1){
			return halftrack;
		}else if (stepper_p0 && !stepper_p2){
			stepperPhase = 0;
			halftrack--;
			return halftrack;
		}else if (!stepper_p0 && stepper_p2){
			stepperPhase = 2;
			halftrack++;
			return halftrack;
		}else{
			return halftrack;
		}
	}else if (stepperPhase == 2){
		if (stepper_p2){
			return halftrack;
		}else if (stepper_p1 && !stepper_p3){
			stepperPhase = 1;
			halftrack--;
			return halftrack;
		}else if (!stepper_p1 && stepper_p3){
			stepperPhase = 3;
			halftrack++;
			return halftrack;
		}else{
			return halftrack;
		}
	}else if (stepperPhase == 3){
		if (stepper_p3){
			return halftrack;
		}else if (stepper_p2 && !stepper_p0){
			stepperPhase = 2;
			halftrack--;
			return halftrack;
		}else if ((halftrack < 68) && !stepper_p2 && stepper_p0){
			stepperPhase = 0;
			halftrack++;
			return halftrack;
		}else{
			return halftrack;
		}
	}else{
		std::cout << "Error: disk stepper out of bounds\n";
		exit(-1);
	}
}

// TODO support smaller memory configurations than 64k
// TODO Add some assertions on memory bounds, contents, etc
// init_contents can be used to restore saved state
Raquette::Raquette(uint8_t *init_contents, int len_contents) {
	unsigned tmp; // For intermediate values below
	int eff_addr = 0; // Effective address of interrupt vector
	width_bytes = 1;
	num_words = 0xFFFF+1;
	num_regs = 4; // A(cc), X(ind), Y(ind), S(tack ptr)

	delete [] regs;
	delete [] memory;
	regs = new uint8_t[(width_bytes) * (num_regs)];
	memory = new uint8_t[(width_bytes) * (num_words)];
	pc = 0;

	// 7 processor flags
	flag_c = false;
	flag_z = false;
	flag_i = false;
	flag_d = false;
	flag_b = false;
	flag_v = false;
	flag_n = false;

	// Zero regs
	for (int i=0; i < (num_regs * width_bytes); i++) {
		regs[i] = uint8_t(0);
	}

	// RAQ_STACK should be FF for 01FF stack base (and it decrements)
	RAQ_STACK = 0xFF;

	//  Zero all mem to start with
	// Note that this include the reset vector
	for(int i=0; i < (width_bytes * num_words); i++){
		memory[i] = uint8_t(0);
	}

	if (init_contents) {
		std::cout << "Restoring memory contents\n";
		// TODO replace with improved helper that supports load to any location
		for(int i=0; i < len_contents; i++){
			memory[i] = init_contents[i];
		}
	}else{
		std::ifstream infile("../software/raquette/rom/raq_rom.bin", std::ios::binary | std::ios::in);
//		std::ifstream infile("../software/raquette/rom/A2ROM.BIN", std::ios::binary | std::ios::in);
//		std::ifstream infile("../software/raquette/rom/APPLE2.ROM", std::ios::binary | std::ios::in);
		if(!infile){
			std::cout << "Cannot open ROM file\n";
			exit(0);
		}
		//get length of file
		infile.seekg(0, std::ios::end);
		size_t length = infile.tellg();
		infile.seekg(0, std::ios::beg);

		char * buffer = new char[length];
		std::cout << "Opened ROM file of length " << length << std::endl;
		infile.read(buffer, length);

		// ROM goes at end of mem
		for (unsigned i=0; i < length; i++) {
			memory[1+i+(0xFFFF-length)] = buffer[i];
		}
		delete [] buffer;
	}

	// TODO Add way of restoring reg states from saved snapshot
	// Now initialize PC by reading reset vector from FFFC-FFFD
	tmp = memory[0xFFFD]; // tmp is an unsigned int with room for shifts
	eff_addr = (tmp << 8) + memory[0xFFFC];
	pc = eff_addr;

	// Totally clear display
	for(int i=0; i<192; i++){
		for(int j=0; j<280; j++){
			dispBuf[i][j] = 0;
		}
	}
	screen_update = true; // Force rendering first iteration
	graphics_mode = false; // Start in text mode
	full_screen = true; // Default to full screen mode
	page_two = false; // Default to page 1
	hi_res = false; // Default to low res
}

// Takes the current byte with the opcode part masked out
// Determines the addressing mode
// Returns a tuple of:
//     The effective address of the current instruction
//     The amount to increase pc
std::tuple<int, int> Raquette::aModeHelper(uint8_t thisbyte) {
	uint8_t amode = (thisbyte & ~RAQ_MASK_OPC); // Zero-mask opcode bits
	int opbytes = 0; // Remember how much to increase PC
	int eff_addr = 0; // Effective address of current instruction
	unsigned tmp, tmp2; // For intermediate values below

	switch (amode){
		case uint8_t(0b00001000): // 08 Immediate
			// The next byte is the operand
			assert(pc+1 <= 0xFFFF);
			eff_addr = pc+1;
			assert(eff_addr <= 0xFFFF);
			opbytes = 2;
			break;

		case uint8_t(0b00000100): // 04 Zero page
			// The next byte is an address. Prepend it with 00.
			assert(pc+1 <= 0xFFFF);
			eff_addr = memory[pc+1];
			assert(eff_addr <= 0xFF);
			opbytes = 2;
			break;

		case uint8_t(0b00010100): // 14 Zero page, X
			// The next byte is an address. Prepend it with 00 and add the contents of the X register to it.
			assert(pc+1 <= 0xFFFF);
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			assert(eff_addr <= 0xFF);
			opbytes = 2;
			break;

		case uint8_t(0b00001100): // 0C Absolute
			// The next two bytes specify a little endian address.
			assert(pc+2 <= 0xFFFF);
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);
			opbytes = 3;
			break;

		case uint8_t(0b00011100): // 1C Absolute, X
			assert(pc+2 <= 0xFFFF);
			// The next two bytes specify an address. Add the contents of the X register to it. (Little Endian!)
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);
			opbytes = 3;
			break;

		case uint8_t(0b00011000): // 18 Absolute, Y
			assert(pc+2 <= 0xFFFF);
			// The next two bytes specify an address. Add the contents of the Y register to it. (Little Endian!)
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_Y;
			assert(eff_addr <= 0xFFFF);
			opbytes = 3;
			break;

		case uint8_t(0b00000000): // 00 (Indirect, X)
			assert(pc+1 <= 0xFFFF);
			// The next byte is an address. Prepend it with 00, add the contents of X to it, and get the two-byte address from that memory location.
			tmp = ((memory[pc+1] + RAQ_X) & 0xFF); // First address
			tmp2 = memory[tmp+1]; // MSB of second address
			eff_addr = (tmp2 << 8) + memory[tmp]; // Plus LSB of second address
			assert(eff_addr <= 0xFFFF);
			opbytes = 2;
			break;

		case uint8_t(0b00010000): // 10 (Indirect), Y
			assert(pc+1 <= 0xFFFF);
			// The next byte is an address. Prepend it with 00, get the two-byte address from that memory location, and add the contents of Y to it.
			tmp = memory[pc+1]; // tmp is addr of 2-byte addr
			assert(tmp+1 <= 0xFFFF);
			tmp2 = memory[tmp+1]; // MSB
			eff_addr = (tmp2 << 8) + memory[tmp]; // Add LSB for full two-byte address
			eff_addr += RAQ_Y; // Add Y
			assert(eff_addr <= 0xFFFF);
			opbytes = 2;
			break;

		default: // Literally impossible
			assert(0);
			break;
	}
	return std::make_tuple(eff_addr, opbytes);
}

// Uses opcode to determine cycles needed for instruction
// Does not account for page boundary crossings.
// Do that in step() for each instruction.
uint8_t Raquette::cycleCountHelper(uint8_t opcode) {
/*
*/
	switch(opcode){
		case 0xEA: // NOP
		case 0xAA: // TAX
		case 0x8A: // TXA
		case 0xCA: // DEX
		case 0xE8: // INX
		case 0xA8: // TAY
		case 0x98: // TYA
		case 0x88: // DEY
		case 0xC8: // INY
		case 0x18: // CLC
		case 0x38: // SEC
		case 0x58: // CLI
		case 0x78: // SEI
		case 0xB8: // CLV
		case 0xD8: // CLD
		case 0xF8: // SED
		case 0x69: // ADC IMM
		case 0x29: // AND IMM
		case 0xC9: // CMP IMM
		case 0xE0: // CPX IMM
		case 0xC0: // CPY IMM
		case 0x49: // EOR IMM
		case 0xA9: // LDA IMM
		case 0xA2: // LDX IMM
		case 0xA0: // LDY IMM
		case 0x09: // ORA IMM
		case 0xE9: // SBC IMM
		case 0x4A: // LSR ACC
		case 0x2A: // ROL ACC
		case 0x6A: // ROR ACC
		case 0x10: // BPL (2 cycles if not taken)
		case 0x30: // BMI (2 cycles if not taken)
		case 0x50: // BVC (2 cycles if not taken) // FIXME some sources say always 3 cycles for BVC
		case 0x70: // BVS (2 cycles if not taken)
		case 0x90: // BCC (2 cycles if not taken)
		case 0xB0: // BCS (2 cycles if not taken)
		case 0xD0: // BNE (2 cycles if not taken)
		case 0xF0: // BEQ (2 cycles if not taken)
		case 0x0A: // ASL A // TODO Not totally sure on this one
		case 0x9A: // TXS   // TODO Not totally sure on this one
		case 0xBA: // TSX   // TODO Not totally sure on this one
			return 2;
		case 0x65: // ADC ZP
		case 0x25: // AND ZP
		case 0x24: // BIT ZP
		case 0xC5: // CMP ZP
		case 0xE4: // CPX ZP
		case 0xC4: // CPY ZP
		case 0x45: // EOR ZP
		case 0xA5: // LDA ZP
		case 0xA6: // LDX ZP
		case 0xA4: // LDY ZP
		case 0x05: // ORA ZP
		case 0xE5: // SBC ZP
		case 0x85: // STA ZP
		case 0x86: // STX ZP
		case 0x84: // STY ZP
		case 0x4C: // JMP ABS
		case 0x48: // PHA // TODO Not totally sure on this one
		case 0x68: // PLA // TODO Not totally sure on this one
		case 0x08: // PHP // TODO Not totally sure on this one
			return 3;
		case 0x75: // ADC ZP,X
		case 0x6D: // ADC ABS
		case 0x7D: // ADC ,X
		case 0x79: // ADC ,Y
		case 0x35: // AND ZP,X
		case 0x2D: // AND ABS
		case 0x3D: // AND ,X
		case 0x39: // AND ,Y
		case 0x2C: // BIT ABS
		case 0xD5: // CMP ZP,X
		case 0xCD: // CMP ABS
		case 0xDD: // CMP ,X
		case 0xD9: // CMP ,Y
		case 0xEC: // CPX ABS
		case 0xCC: // CPY ABS
		case 0x55: // EOR ZP,X
		case 0x4D: // EOR ABS
		case 0x5D: // EOR ,X
		case 0x59: // EOR ,Y
		case 0xB5: // LDA ZP,X
		case 0xAD: // LDA ABS
		case 0xBD: // LDA ,X
		case 0xB9: // LDA ,Y
		case 0xB6: // LDX ZP,Y
		case 0xAE: // LDX ABS
		case 0xBE: // LDX ,Y
		case 0xB4: // LDY ZP,X
		case 0xAC: // LDY ABS
		case 0xBC: // LDY ,X
		case 0x15: // ORA ZP,X
		case 0x0D: // ORA ABS
		case 0x1D: // ORA ,X
		case 0x19: // ORA ,Y
		case 0xF5: // SBC ZP,X
		case 0xED: // SBC ABS
		case 0xFD: // SBC ,X
		case 0xF9: // SBC ,Y
		case 0x95: // STA ZP,X
		case 0x8D: // STA ABS
		case 0x96: // STX, ZP,Y
		case 0x8E: // STX, ABS
		case 0x94: // STY ZP,X
		case 0x8C: // STY ABS
		case 0x28: // PLP // TODO not totally sure about this one
			return 4;
		case 0x06: // ASL ZP
		case 0xC6: // DEC ZP
		case 0xE6: // INC ZP
		case 0x46: // LSR ZP
		case 0x26: // ROL ZP
		case 0x66: // ROR ZP
		case 0x9D: // STA ,X
		case 0x99: // STA ,Y
		case 0x6C: // JMP IND
		case 0x71: // ADC IND,Y
		case 0x31: // AND IND,Y
		case 0xD1: // CMP IND,Y
		case 0x51: // EOR IND,Y
		case 0xB1: // LDA IND,Y
		case 0x11: // ORA IND,Y
		case 0xF1: // SBC IND,Y
			return 5;
		case 0x40: // RTI IMP
		case 0x60: // RTS IMP
		case 0x16: // ASL ZP,X
		case 0xD6: // DEC ZP,X
		case 0xF6: // INC ZP,X
		case 0x56: // LSR ZP,X
		case 0x36: // ROL ZP,X
		case 0x76: // ROR ZP,X
		case 0x0E: // ASL ABS
		case 0xCE: // DEC ABS
		case 0xEE: // INC ABS
		case 0x20: // JSR ABS
		case 0x4E: // LSR ABS
		case 0x2E: // ROL ABS
		case 0x6E: // ROR ABS
		case 0x61: // ADC IND,X
		case 0x21: // AND IND,X
		case 0xC1: // CMP IND,X
		case 0x41: // EOR IND,X
		case 0xA1: // LDA IND,X
		case 0x01: // ORA IND,X
		case 0xE1: // SBC IND,X
		case 0x81: // STA IND,X
		case 0x91: // STA IND,Y
			return 6;
		case 0x00: // BRK
		case 0x1E: // ASL ABS,X
		case 0xDE: // DEC ABS,X
		case 0xFE: // INC ABS,X
		case 0x5E: // LSR ABS,X
		case 0x3E: // ROL ABS,X
		case 0x7E: // ROR ABS,X
			return 7;
		default:
			return 0;
	}
}

// Performs common steps of ROL instructions
uint8_t Raquette::rolHelper(uint8_t byte) {
	unsigned tmp, tmp2; // For intermediate values below
	tmp = byte;
	// Rotate tmp left, carry goes into bit 0, bit 7 becomes new carry flag
	tmp2 = tmp;
	tmp <<=1;
	tmp +=(flag_c ? 0x1 : 0x0);
	flag_c = ((tmp2 & 0b10000000) != 0);
	flag_n = ((tmp & 0b10000000) != 0);
	flag_z = (tmp == 0); // Zero flag if zero
	return tmp;
}

// Performs common steps of ROR instructions
uint8_t Raquette::rorHelper(uint8_t byte) {
	unsigned tmp, tmp2; // For intermediate values below
	tmp = byte;
	// Rotate tmp right, carry goes into bit 7, bit 0 becomes new carry flag
	tmp2 = tmp;
	tmp >>=1;
	tmp +=(flag_c ? 0b10000000 : 0x0);
	flag_c = ((tmp2 & 0b00000001) != 0);
	flag_n = ((tmp & 0b10000000) != 0);
	flag_z = (tmp == 0); // Zero flag if zero
	return tmp;
}


// Records display updates to force redraw
// TODO Partition screen for efficiency
// TODO consider current mode to avoid useless redraws
void Raquette::dispHelper(int eff_addr) {
	if(((eff_addr >= 0x0400) && ( eff_addr <= 0x0BFF)) || ((eff_addr >= 0x2000) && ( eff_addr <= 0x5fff))){
		screen_update = true;
	}
}

// Zero page acceses ignored
// Branch, Jump ignored
// pc ignored
// Note: We do not support "any key down" functionality present in Apple //e and later
void Raquette::softSwitchesHelper(int eff_addr){
	if((eff_addr <= 0xC010) && (eff_addr > 0xC000)){
		// Input strobe clear
		memory[0xC000] = (memory[0xC000] & 0b01111111); // Clear bit 7 of 0xC000
	}
	else if(eff_addr == 0xc050){
		// GR
		graphics_mode = true;
		screen_update = true;
	}else if(eff_addr == 0xc051){
		// TEXT
		graphics_mode = false;
		screen_update = true;
	}else if(eff_addr == 0xc052){
		// MIXCLR (full screen)
		full_screen = true;
	}else if(eff_addr == 0xc053){
		// MIXSET (split screen)
		full_screen = false;
	}else if(eff_addr == 0xc054){
		// TXTPAGE1
		page_two = false;
	}else if(eff_addr == 0xc055){
		// TXTPAGE2
		page_two = true;
	}else if(eff_addr == 0xc056){
		// LO-RES
		hi_res = false;
	}else if(eff_addr == 0xc057){
		// HI_RES
		hi_res = true;
	// There are 7 possible slots and the slot determines the address of the soft switches.
	// C09x thru C0Fx
	// For now we assume there is one controller in slot 6 only: C0Ex
	// But looking forward, we want a general way to handle other expansion boards in arbitrary slots.
	}else if(eff_addr == 0xc0e0){ // Stepper Phase 0 off
std::cout<<".\n";
		disk.stepper_p0 = false;
		disk.stepper();
	}else if(eff_addr == 0xc0e1){ // Stepper Phase 0 on
		disk.stepper_p0 = true;
		disk.stepper();
	}else if(eff_addr == 0xc0e2){ // Stepper Phase 1 off
		disk.stepper_p1 = false;
		disk.stepper();
	}else if(eff_addr == 0xc0e3){ // Stepper Phase 1 on
		disk.stepper_p1 = true;
		disk.stepper();
	}else if(eff_addr == 0xc0e4){ // Stepper Phase 2 off
		disk.stepper_p2 = false;
		disk.stepper();
	}else if(eff_addr == 0xc0e5){ // Stepper Phase 2 on
		disk.stepper_p2 = true;
		disk.stepper();
	}else if(eff_addr == 0xc0e6){ // Stepper Phase 3 off
		disk.stepper_p3 = false;
		disk.stepper();
	}else if(eff_addr == 0xc0e7){ // Stepper Phase 3 on
		disk.stepper_p3 = true;
		disk.stepper();
	}else if(eff_addr == 0xc0e8){ // Disk off
		disk.spinning = false;
	}else if(eff_addr == 0xc0e9){ // Disk on
		disk.spinning = true;
	}else if(eff_addr == 0xc0ea){ // Select drive 1
		disk.drive = 1;
	}else if(eff_addr == 0xc0eb){ // Select drive 2
		disk.drive = 2;
	}else if(eff_addr == 0xc0ec){ // Q6 LO
		// TODO
		// This is where the data bytes are read from.
		// Ref to make interface begin transmitting bits to disk
	}else if(eff_addr == 0xc0ed){ // Q6 HI
		// TODO
		// Ref to check write protect notch
		// 2nd byte (and later) to write goes here
	}else if(eff_addr == 0xc0ee){ // Q7 LO
		// TODO
		// Ref to activate read mode and turn off write mode
	}else if(eff_addr == 0xc0ef){ // Q7 HI
		// TODO
		// Write protect notch check result in high bit
		// Ref to activate write mode
		// 1st byte to write goes here
	}

	return;
}

// Sets new value of pc (without increment by 2)
void Raquette::branchHelper(){
	int tmp;
	if (memory[pc+1]&0b10000000){ // It is negative
		tmp = pc - (((~memory[pc+1])+1) & 0b11111111);
		pc = tmp;
	}else{ // It is positive
		tmp = pc + (memory[pc+1] & 0b01111111);
		pc = tmp;
	}
}

// ISA based on MOS 6502
// aaabbbcc. The aaa and cc bits determine the opcode, and the bbb bits determine the addressing mode.
// Instruction format: bits 0-2 and 6-7 determine opcode. bits 3-5 determine addressing mode.
// Little-endian (least sig byte first)
// 7 processor flags: flag_c flag_z flag_i flag_d flag_b flag_v flag_n
int Raquette::step(bool verbose) {
	assert(pc >= 0);
	if (pc >= num_words) {
		if(verbose) std::cout << "PC out of bounds\n";
		return 1; // Already out of bounds
	}

	unsigned tmp, tmp2; // For intermediate values below
	int eff_addr, opbytes, opcycles;
	uint8_t thisbyte = memory[pc];
	uint8_t tmpbyte;

	opcycles = cycleCountHelper(thisbyte);
	if(opcycles==0){
		std::cout << "Error: unrecognized opcode: " << std::hex << (unsigned)thisbyte << " at " << pc << std::endl;
		return 1;
	}
	// TODO add 1 if any branch taken
	// TODO add 1 if page boundary crossed for certain instructions, but not all.
	// For example some (all?) branch instructions when dest is a different page
	// Many indexed operations when index crosses a page
	// May want to write a helper macro diffpage(addr1, addr2)

	opbytes = 0;
	switch (thisbyte) {
		case uint8_t(0x00): // BRK
			if(verbose) std::cout << "BRK\n";
			flag_b = true;

			// Note: BRK is a 2-byte op with the second byte ignored. Much documentation is incorrect.
			// Push MSB of PC
			memory[0x100+RAQ_STACK--] = (((pc+2)>>8) & 0b11111111);
			// Push LSB of PC
			memory[0x100+RAQ_STACK--] = ((pc+2) & 0b11111111);

			// Note: flag_b bit pushed is always 1 from BRK or PHP instruction
			tmp = (flag_n<<7) + (flag_v<<6) + (0x1<<5) + (0x1<<4) + (flag_d<<3) + (flag_i<<2) + (flag_z<<1) + (flag_c);
			memory[0x100+RAQ_STACK--] = tmp;

			// Set interrupt disable
			flag_i = true;

			// Load PC from IRQ interrupt vector at 0xFFFE and 0xFFFF
			tmp = memory[0xFFFF]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[0xFFFE];
			pc = eff_addr;

			opbytes = 0;
			break;

		case uint8_t(0xEA): // NOP
			if(verbose) std::cout << "NOP\n";
			opbytes = 1;
			break;

		case uint8_t(0xA9): // LDA
		case uint8_t(0xA5):
		case uint8_t(0xB5):
		case uint8_t(0xAD):
		case uint8_t(0xBD):
		case uint8_t(0xB9):
		case uint8_t(0xA1):
		case uint8_t(0xB1):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "LDA " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_ACC = memory[eff_addr];
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xA2): // LDX Immediate
			opbytes=2;
			eff_addr = pc+1;
			if(verbose) std::cout << "LDX Immediate " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_X = memory[eff_addr];
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xA6): // LDX Zero Page
			opbytes = 2;
			// The next byte is an address. Prepend it with 00.
			eff_addr = memory[pc+1];
			if(verbose) std::cout << "LDX zero page " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_X = memory[eff_addr];
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			break;

		case uint8_t(0xB6): // LDX Zero Page, Y
			opbytes = 2;
			// The next byte is an address. Prepend it with 00 and add Y to it.
			eff_addr = ((memory[pc+1] + RAQ_Y) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			if(verbose) std::cout << "LDX zero page, y " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_X = memory[eff_addr];
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			break;

		case uint8_t(0xAE): // LDX Absolute
			opbytes = 3;
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(verbose) std::cout << "LDX Absolute " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_X = memory[eff_addr];
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xBE): // LDX Absolute, Y
			// TODO check bounds
			opbytes = 3;
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_Y;
			if(verbose) std::cout << "LDX Absolute, Y " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_X = memory[eff_addr];
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xA0): // LDY Immediate
			opbytes=2;
			eff_addr = pc+1;
			if(verbose) std::cout << "LDY Immediate " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_Y = memory[eff_addr];
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xA4): // LDY Zero Page
			opbytes = 2;
			// The next byte is an address. Prepend it with 00.
			eff_addr = memory[pc+1];
			if(verbose) std::cout << "LDY zero page " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_Y = memory[eff_addr];
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			break;

		case uint8_t(0xB4): // LDY Zero Page, X
			opbytes = 2;
			// The next byte is an address. Prepend it with 0 and add X to it.
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			if(verbose) std::cout << "LDY zero page " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_Y = memory[eff_addr];
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			break;

		case uint8_t(0xAC): // LDY Absolute
			opbytes = 3;
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(verbose) std::cout << "LDY Absolute " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_Y = memory[eff_addr];
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xBC): // LDY Absolute, X
			opbytes = 3;
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			if(verbose) std::cout << "LDY Absolute, X " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			RAQ_Y = memory[eff_addr];
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x86): // STX Zero Page
			// The next byte is an address. Prepend it with 00.
			eff_addr = memory[pc+1];
			memory[eff_addr] = RAQ_X;
			if(verbose) std::cout << "STX zero page " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			opbytes = 2;
			break;

		case uint8_t(0x96): // STX Zero Page, Y
			// The next byte is an address. Prepend it with 00 and add the contents of the Y register to it.
			eff_addr = ((memory[pc+1] + RAQ_Y) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			memory[eff_addr] = RAQ_X;
			if(verbose) std::cout << "STX zero page, Y " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			opbytes = 2;
			break;

		case uint8_t(0x8E): // STX Absolute
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(eff_addr < ROM_LO){
				memory[eff_addr] = RAQ_X;
			}
			softSwitchesHelper(eff_addr);
			dispHelper(eff_addr);
			if(verbose) std::cout << "STY Absolute" << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			opbytes = 3;
			break;

		case uint8_t(0x84): // STY Zero Page
			// The next byte is an address. Prepend it with 00.
			eff_addr = memory[pc+1];
			memory[eff_addr] = RAQ_Y;
			opbytes = 2;
			if(verbose) std::cout << "STY zero page " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			// No need to check for text/graphics output in zero page
			break;

		case uint8_t(0x94): // STY Zero Page, X
			// The next byte is an address. Prepend it with 00 and add the contents of the X register to it.
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			memory[eff_addr] = RAQ_Y;
			opbytes = 2;
			if(verbose) std::cout << "STY zero page, X " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			// No need to check for text/graphics output in zero page
			break;

		case uint8_t(0x8C): // STY Absolute
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(eff_addr < ROM_LO){
				memory[eff_addr] = RAQ_Y;
			}
			softSwitchesHelper(eff_addr);
			dispHelper(eff_addr);
			if(verbose) std::cout << "STY Absolute" << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			opbytes = 3;
			break;

		case uint8_t(0xAA): // TAX
			if(verbose) std::cout << "TAX\n";
			RAQ_X = RAQ_ACC;
			flag_z = (RAQ_X == 0);
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0xA8): // TAY
			if(verbose) std::cout << "TAY\n";
			RAQ_Y = RAQ_ACC;
			flag_z = (RAQ_Y == 0);
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x8A): // TXA
			if(verbose) std::cout << "TXA\n";
			RAQ_ACC = RAQ_X;
			flag_z = (RAQ_ACC == 0);
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x98): // TYA
			if(verbose) std::cout << "TYA\n";
			RAQ_ACC = RAQ_Y;
			flag_z = (RAQ_ACC == 0);
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x9A): // TXS
			if(verbose) std::cout << "TXS\n";
			RAQ_STACK = RAQ_X;
			opbytes = 1;
			break;

		case uint8_t(0xBA): // TSX
			if(verbose) std::cout << "TSX\n";
			RAQ_X = RAQ_STACK;
			flag_z = (RAQ_X == 0);
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0xCA): // DEX
			if(verbose) std::cout << "DEX\n";
			RAQ_X = RAQ_X - 1;
			flag_z = (RAQ_X == 0);
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x88): // DEY
			if(verbose) std::cout << "DEY\n";
			RAQ_Y = RAQ_Y - 1;
			flag_z = (RAQ_Y == 0);
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0xE6): // INC Zero Page
			if(verbose) std::cout << "INC Zero Page\n";
			eff_addr = memory[pc+1];
			memory[eff_addr] += 1;
			flag_z = (memory[eff_addr] == 0); // Zero flag if zero
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 2;
			break;

		case uint8_t(0xF6): // INC Zero Page, X
			if(verbose) std::cout << "INC Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			memory[eff_addr] += 1;
			flag_z = (memory[eff_addr] == 0); // Zero flag if zero
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 2;
			break;

		case uint8_t(0xEE): // INC Absolute
			if(verbose) std::cout << "INC Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);

			tmpbyte = memory[eff_addr] + 1;
			flag_z = (tmpbyte == 0); // Zero flag if zero
			flag_n = ((tmpbyte & 0b10000000) != 0); // Negative flag if sign bit set

			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmpbyte;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0xFE): // INC Absolute, X
			if(verbose) std::cout << "INC Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);

			tmpbyte = memory[eff_addr] + 1;
			flag_z = (tmpbyte == 0); // Zero flag if zero
			flag_n = ((tmpbyte & 0b10000000) != 0); // Negative flag if sign bit set

			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmpbyte;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0xC6): // DEC Zero Page
			if(verbose) std::cout << "DEC Zero Page\n";
			eff_addr = memory[pc+1];
			memory[eff_addr] = memory[eff_addr]-1;
			flag_z = (memory[eff_addr] == 0); // Zero flag if zero
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 2;
			break;

		case uint8_t(0xD6): // DEC Zero Page, X
			if(verbose) std::cout << "DEC Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			memory[eff_addr] = memory[eff_addr]-1;
			flag_z = (memory[eff_addr] == 0); // Zero flag if zero
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 2;
			break;

		case uint8_t(0xCE): // DEC Absolute
			if(verbose) std::cout << "DEC AbsoluteX\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);

			tmpbyte = memory[eff_addr]-1;
			flag_z = (tmpbyte == 0); // Zero flag if zero
			flag_n = ((tmpbyte & 0b10000000) != 0); // Negative flag if sign bit set

			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmpbyte;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0xDE): // DEC Absolute, X
			if(verbose) std::cout << "DEC Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);

			tmpbyte = memory[eff_addr]-1;
			flag_z = (tmpbyte == 0); // Zero flag if zero
			flag_n = ((tmpbyte & 0b10000000) != 0); // Negative flag if sign bit set

			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmpbyte;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0xE8): // INX
			if(verbose) std::cout << "INX\n";
			RAQ_X += 1;
			flag_z = (RAQ_X == 0); // Zero flag if zero
			flag_n = ((RAQ_X & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0xC8): // INY
			if(verbose) std::cout << "INY\n";
			RAQ_Y += 1;
			flag_z = (RAQ_Y == 0); // Zero flag if zero
			flag_n = ((RAQ_Y & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x69): // ADC
		case uint8_t(0x65):
		case uint8_t(0x75):
		case uint8_t(0x6D):
		case uint8_t(0x7D):
		case uint8_t(0x79):
		case uint8_t(0x61):
		case uint8_t(0x71):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "ADC " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;

			// Handle decimal mode
			if(flag_d) {
				uint8_t acc_lo = (RAQ_ACC & 0x0F);
				uint8_t acc_hi = ((RAQ_ACC & 0xF0)>>4);
				uint8_t op_lo = (memory[eff_addr] & 0x0F);
				uint8_t op_hi = ((memory[eff_addr] & 0xF0)>>4);
				uint8_t res_lo = acc_lo + op_lo + (flag_c ? 1 : 0);
				uint8_t res_hi = acc_hi + op_hi;

				flag_c = false;
				if(res_lo > 9){
					// Carry lo to hi
					res_lo -= 10;
					res_hi += 1;
				}
				if(res_hi > 9){
					// Carry out
					res_hi -= 10;
					flag_c = true;
				}
				RAQ_ACC = (res_hi<<4) + res_lo;
				flag_z = (RAQ_ACC == 0); // Zero flag if zero
				softSwitchesHelper(eff_addr);
				break;
			}
			tmp = RAQ_ACC + memory[eff_addr] + (flag_c ? 1 : 0);
			flag_c = (tmp > 0xFF); // Carry flag
			flag_v = (((RAQ_ACC ^ tmp) & (memory[eff_addr] ^ tmp) & 0x80) != 0); // Overflow flag if sign bit is incorrect
			RAQ_ACC = tmp & 0xFF; // Assign final value
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xE9): // SBC
		case uint8_t(0xE5):
		case uint8_t(0xF5):
		case uint8_t(0xED):
		case uint8_t(0xFD):
		case uint8_t(0xF9):
		case uint8_t(0xE1):
		case uint8_t(0xF1):
			// Note, we assume that carry is set unless the previous SBC needed a borrow
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "SBC " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;

			// Handle decimal mode
			if(flag_d) {
				int8_t acc_lo = (RAQ_ACC & 0x0F);
				int8_t acc_hi = ((RAQ_ACC & 0xF0)>>4);
				int8_t op_lo = (memory[eff_addr] & 0x0F);
				int8_t op_hi = ((memory[eff_addr] & 0xF0)>>4);
				int8_t res_lo = acc_lo - op_lo;
				int8_t res_hi = acc_hi - op_hi;

				if(flag_c == false) res_lo = res_lo - 1;

				// carry flag set
				flag_c = true;
				if(res_lo < 0){
					// Carry lo to hi
					res_lo += 10;
					res_hi -= 1;
				}
				if(res_hi < 0){
					// Carry out
					res_hi += 10;
					flag_c = false;
				}
				res_lo = res_lo & 0xF;
				res_hi = res_hi & 0xF;
				RAQ_ACC = (res_hi<<4) + res_lo;
				flag_z = (RAQ_ACC == 0); // Zero flag if zero
				softSwitchesHelper(eff_addr);
				break;
			}
			tmp = RAQ_ACC - memory[eff_addr] - (flag_c ? 0 : 1);
			flag_c = (tmp < 0x100); // Carry flag
			flag_v = (((RAQ_ACC ^ tmp) & (~memory[eff_addr] ^ tmp) & 0x80) != 0); // This is the same overflow formula for ADC except operand is flipped
			RAQ_ACC = tmp & 0xFF; // Assign final value
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x24): // BIT Zero Page
			if(verbose) std::cout << "BIT Zero Page\n";
			eff_addr = memory[pc+1];
			// & with ACC for zero, and map bits of word in memory to flags
			tmp = RAQ_ACC & memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_v = ((memory[eff_addr] & 0b01000000) != 0); // bit 6 maps to V
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // bit 7 maps to N
			opbytes = 2;
			break;

		case uint8_t(0x2C): // BIT Absolute
			if(verbose) std::cout << "BIT Absolute\n";
			// Next two bytes are little endian address
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			// & with ACC for zero, and map bits of word in memory to flags
			tmp = RAQ_ACC & memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_v = ((memory[eff_addr] & 0b01000000) != 0); // bit 6 maps to V
			flag_n = ((memory[eff_addr] & 0b10000000) != 0); // bit 7 maps to N
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0xC9): // CMP
		case uint8_t(0xC5):
		case uint8_t(0xD5):
		case uint8_t(0xCD):
		case uint8_t(0xDD):
		case uint8_t(0xD9):
		case uint8_t(0xC1):
		case uint8_t(0xD1):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "CMP addr:" << std::hex << eff_addr << " val:" << (int) memory[eff_addr] << std::dec << " pc+=" << opbytes << std::endl;
			tmp = RAQ_ACC - memory[eff_addr];
			flag_z = (RAQ_ACC == memory[eff_addr]); // Zero flag if equal
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_ACC >= memory[eff_addr]); // Carry flag
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xE0): // CPX Immediate
			if(verbose) std::cout << "CPX Immediate\n";
			eff_addr = pc+1;
			tmp = RAQ_X - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_X >= memory[eff_addr]); // Carry flag
			opbytes = 2;
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xE4): // CPX Zero Page
			if(verbose) std::cout << "CPX Zero Page\n";
			eff_addr = memory[pc+1];
			tmp = RAQ_X - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_X >= memory[eff_addr]); // Carry flag
			opbytes = 2;
			break;

		case uint8_t(0xEC): // CPX Absolute
			if(verbose) std::cout << "CPX Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);
			tmp = RAQ_X - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_X >= memory[eff_addr]); // Carry flag
			opbytes = 3;
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xC0): // CPY Immediate
			if(verbose) std::cout << "CPY Immediate\n";
			eff_addr = pc+1;
			tmp = RAQ_Y - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_Y >= memory[eff_addr]); // Carry flag
			opbytes = 2;
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0xC4): // CPY Zero Page
			if(verbose) std::cout << "CPY Zero Page\n";
			eff_addr = memory[pc+1];
			tmp = RAQ_Y - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_Y >= memory[eff_addr]); // Carry flag
			opbytes = 2;
			break;

		case uint8_t(0xCC): // CPY Absolute
			if(verbose) std::cout << "CPY Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);
			tmp = RAQ_Y - memory[eff_addr];
			flag_z = (tmp == 0); // Zero flag if zero
			flag_n = ((tmp & 0b10000000) != 0); // Negative flag if sign bit set
			flag_c = (RAQ_Y >= memory[eff_addr]); // Carry flag
			opbytes = 3;
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x0A): // ASL Accumulator
			if(verbose) std::cout << "ASL Accumulator\n";
			flag_c = RAQ_ACC & 0b10000000;
			tmp = RAQ_ACC;
			tmp <<= 1;
			RAQ_ACC = tmp;
			flag_z = (RAQ_ACC == 0x0);
			flag_n = RAQ_ACC & 0b10000000;
			opbytes = 1;
			break;

		case uint8_t(0x06): // ASL Zero Page
			if(verbose) std::cout << "ASL Zero Page\n";
			eff_addr = memory[pc+1];

			tmp = memory[eff_addr];
			flag_c = tmp & 0b10000000;
			tmp <<= 1;
			memory[eff_addr] = tmp;
			flag_z = (tmp == 0x0);
			flag_n = tmp & 0b10000000;
			opbytes = 2;
			break;

		case uint8_t(0x16): // ASL Zero Page, X
			if(verbose) std::cout << "ASL Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF

			tmp = memory[eff_addr];
			flag_c = tmp & 0b10000000;
			tmp <<= 1;
			memory[eff_addr] = tmp;
			flag_z = (tmp == 0x0);
			flag_n = tmp & 0b10000000;
			opbytes = 2;
			break;

		case uint8_t(0x0E): // ASL Absolute
			if(verbose) std::cout << "ASL Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);

			tmp = memory[eff_addr];
			flag_c = tmp & 0b10000000;
			tmp <<= 1;
			flag_z = (tmp == 0x0);
			flag_n = tmp & 0b10000000;
			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmp;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x1E): // ASL Absolute, X
			if(verbose) std::cout << "ASL Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);

			tmp = memory[eff_addr];
			flag_c = tmp & 0b10000000;
			tmp <<= 1;
			flag_z = (tmp == 0x0);
			flag_n = tmp & 0b10000000;
			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmp;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x4A): // LSR Accumulator
			if(verbose) std::cout << "LSR Accumulator\n";
			flag_c = RAQ_ACC & 0x1;
			tmp = RAQ_ACC;
			tmp = tmp>>1;
			RAQ_ACC = tmp;
			flag_z = (RAQ_ACC == 0x0);
			flag_n = false;
			opbytes = 1;
			break;

		case uint8_t(0x46): // LSR Zero Page
			if(verbose) std::cout << "LSR Zero Page\n";
			eff_addr = memory[pc+1];
			tmp = memory[eff_addr];
			flag_c = tmp & 0x1;
			tmp2 = tmp>>1;
			flag_z = (tmp2 == 0x0);
			flag_n = false;
			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmp2;
			}
			softSwitchesHelper(eff_addr);
			opbytes = 2;
			break;

		case uint8_t(0x56): // LSR Zero Page, X
			if(verbose) std::cout << "LSR Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF); // Wrap around if sum of base and reg exceeds 0xFF
			tmp = memory[eff_addr];
			flag_c = tmp & 0x1;
			tmp2 = tmp>>1;
			memory[eff_addr] = tmp2;
			flag_z = (memory[eff_addr] == 0x0);
			flag_n = false;
			opbytes = 2;
			break;

		case uint8_t(0x4E): // LSR Absolute
			if(verbose) std::cout << "LSR Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);

			tmp = memory[eff_addr];
			flag_c = tmp & 0x1;
			tmp2 = tmp>>1;
			flag_z = (tmp2 == 0x0);
			flag_n = false;

			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmp2;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x5E): // LSR Absolute, X
			if(verbose) std::cout << "LSR Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);

			tmp = memory[eff_addr];
			flag_c = tmp & 0x1;
			tmp2 = tmp>>1;
			flag_z = (tmp2 == 0x0);
			flag_n = false;
			if(eff_addr < ROM_LO){
				memory[eff_addr] = tmp2;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x2A): // ROL Accumulator
			if(verbose) std::cout << "ROL Accumulator\n";
			RAQ_ACC = rolHelper(RAQ_ACC);
			opbytes = 1;
			break;

		case uint8_t(0x26): // ROL Zero Page
			if(verbose) std::cout << "ROL Zero Page\n";
			eff_addr = memory[pc+1];
			memory[eff_addr] = rolHelper(memory[eff_addr]);
			opbytes = 2;
			break;

		case uint8_t(0x36): // ROL Zero Page, X
			if(verbose) std::cout << "ROL Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF);
			memory[eff_addr] = rolHelper(memory[eff_addr]);
			opbytes = 2;
			break;

		case uint8_t(0x2E): // ROL Absolute
			if(verbose) std::cout << "ROL Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);
			if(eff_addr < ROM_LO){
				memory[eff_addr] = rolHelper(memory[eff_addr]);
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x3E): // ROL Absolute, X
			if(verbose) std::cout << "ROL Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);
			if(eff_addr < ROM_LO){
				memory[eff_addr] = rolHelper(memory[eff_addr]);
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x6A): // ROR Accumulator
			if(verbose) std::cout << "ROR Accumulator\n";
			RAQ_ACC = rorHelper(RAQ_ACC);
			opbytes = 1;
			break;

		case uint8_t(0x66): // ROR Zero Page
			if(verbose) std::cout << "ROR Zero Page\n";
			eff_addr = memory[pc+1];
			memory[eff_addr] = rorHelper(memory[eff_addr]);
			opbytes = 2;
			break;

		case uint8_t(0x76): // ROR Zero Page, X
			if(verbose) std::cout << "ROR Zero Page, X\n";
			eff_addr = ((memory[pc+1] + RAQ_X) & 0xFF);
			memory[eff_addr] = rorHelper(memory[eff_addr]);
			opbytes = 2;
			break;

		case uint8_t(0x6E): // ROR Absolute
			if(verbose) std::cout << "ROR Absolute\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			assert(eff_addr <= 0xFFFF);
			if(eff_addr < ROM_LO){
				memory[eff_addr] = rorHelper(memory[eff_addr]);
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x7E): // ROR Absolute, X
			if(verbose) std::cout << "ROR Absolute, X\n";
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1] + RAQ_X;
			assert(eff_addr <= 0xFFFF);
			if(eff_addr < ROM_LO){
				memory[eff_addr] = rorHelper(memory[eff_addr]);
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			opbytes = 3;
			break;

		case uint8_t(0x29): // AND
		case uint8_t(0x25):
		case uint8_t(0x35):
		case uint8_t(0x2D):
		case uint8_t(0x3D):
		case uint8_t(0x39):
		case uint8_t(0x21):
		case uint8_t(0x31):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "AND " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;

			tmp = RAQ_ACC & memory[eff_addr];
			RAQ_ACC = tmp;
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x49): // EOR
		case uint8_t(0x45):
		case uint8_t(0x55):
		case uint8_t(0x4D):
		case uint8_t(0x5D):
		case uint8_t(0x59):
		case uint8_t(0x41):
		case uint8_t(0x51):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "EOR " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;

			tmp = RAQ_ACC ^ memory[eff_addr];
			RAQ_ACC = tmp;
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x09): // ORA
		case uint8_t(0x05):
		case uint8_t(0x15):
		case uint8_t(0x0D):
		case uint8_t(0x1D):
		case uint8_t(0x19):
		case uint8_t(0x01):
		case uint8_t(0x11):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "ORA " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			tmp = RAQ_ACC | memory[eff_addr];
			RAQ_ACC = tmp;
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x85): // STA
		case uint8_t(0x95):
		case uint8_t(0x8D):
		case uint8_t(0x9D):
		case uint8_t(0x99):
		case uint8_t(0x81):
		case uint8_t(0x91):
			std::tie(eff_addr, opbytes) = aModeHelper(thisbyte);
			if(verbose) std::cout << "STA " << std::hex << eff_addr << std::dec << " pc+=" << opbytes << std::endl;
			if(eff_addr < ROM_LO){
				memory[eff_addr] = RAQ_ACC;
				dispHelper(eff_addr);
			}
			softSwitchesHelper(eff_addr);
			break;

		case uint8_t(0x4C): // JMP (absolute)
			// The next two bytes specify a little endian address.
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(verbose) std::cout << "Absolute JMP " << std::hex << eff_addr << std::dec << std::endl;
			pc = eff_addr;
			opbytes = 0; // For JMP we just go directly to the address, ignoring PC increment
			break;

		case uint8_t(0x6C): // JMP (indirect)
			// The next two bytes specify a little endian address containing a little endian address
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			tmp2 = (tmp << 8) + memory[pc+1];

			// Now tmp2 has the address of the second address
			// First the MSB
			tmp = memory[tmp2+1]; // tmp is an unsigned int with room for shifts

			// Now the LSB
			eff_addr = (tmp << 8) + memory[tmp2];

			if(verbose) std::cout << "Indirect JMP " << std::hex << eff_addr << std::dec << std::endl;
			pc = eff_addr;
			opbytes = 0; // For JMP we just go directly to the address, ignoring PC increment
			break;

		case uint8_t(0x20): // JSR (Absolute)
			// Push pc of next instruction minus 1 onto stack (msb first, little endian since stack is upside down)
			memory[0x100+RAQ_STACK--] = (((pc+2)>>8) & 0b11111111);
			memory[0x100+RAQ_STACK--] = ((pc+2) & 0b11111111);
			// The next two bytes specify a little endian address.
			tmp = memory[pc+2]; // tmp is an unsigned int with room for shifts
			eff_addr = (tmp << 8) + memory[pc+1];
			if(verbose) std::cout << "JSR " << std::hex << eff_addr << std::dec << std::endl;
			pc = eff_addr;
			opbytes = 0;
			break;

		case uint8_t(0x60): // RTS
			eff_addr = (( ((memory[0x100+RAQ_STACK+0x2])<<8) | (memory[0x100+RAQ_STACK+1]) ) +1); // The +1 is important and easy to miss
			if(verbose) std::cout << "return to " << std::hex << eff_addr << std::dec << std::endl;
			RAQ_STACK += 2;
			pc = eff_addr;
			opbytes = 0;
			break;

		case uint8_t(0x40): // RTI
			if(verbose) std::cout << "RTI" << std::endl;

			// Pop status from stack
			RAQ_STACK += 1;
			tmp = (memory[0x100+RAQ_STACK]);

			flag_c = ((tmp & 0b00000001) !=0);
			flag_z = ((tmp & 0b00000010) !=0);
			flag_i = ((tmp & 0b00000100) !=0);
			flag_d = ((tmp & 0b00001000) !=0);
			flag_b = ((tmp & 0b00010000) !=0);
			flag_v = ((tmp & 0b01000000) !=0);
			flag_n = ((tmp & 0b10000000) !=0);

			// Pop program counter from stack
			eff_addr = ( ((memory[0x100+RAQ_STACK+0x2])<<8) | (memory[0x100+RAQ_STACK+1]) ); // Unline RTS, no +1
			if(verbose) std::cout << "return to " << std::hex << eff_addr << std::dec << std::endl;
			RAQ_STACK += 2;
			pc = eff_addr;

			opbytes = 0;
			break;


		case uint8_t(0x48): // PHA
			if(verbose) std::cout << "PHA" << std::endl;
			memory[0x100+RAQ_STACK--] = RAQ_ACC;
			opbytes = 1;
			break;

		case uint8_t(0x08): // PHP
			// Note: flag_b bit pushed is always 1 from BRK or PHP instruction
			tmp = (flag_n<<7) + (flag_v<<6) + (0x1<<5) + (0x1<<4) + (flag_d<<3) + (flag_i<<2) + (flag_z<<1) + (flag_c);
			if(verbose) std::cout << "PHP S:" << std::hex << tmp << std::dec << std::endl;
			memory[0x100+RAQ_STACK--] = tmp;
			opbytes = 1;
			break;

		case uint8_t(0x68): // PLA
			if(verbose) std::cout << "PLA" << std::endl;
			RAQ_STACK += 1;
			RAQ_ACC = (memory[0x100+RAQ_STACK]);
			flag_z = (RAQ_ACC == 0); // Zero flag if zero
			flag_n = ((RAQ_ACC & 0b10000000) != 0); // Negative flag if sign bit set
			opbytes = 1;
			break;

		case uint8_t(0x28): // PLP
			if(verbose) std::cout << "PLP" << std::endl;
			RAQ_STACK += 1;
			tmp = (memory[0x100+RAQ_STACK]);

			flag_c = ((tmp & 0b00000001) !=0);
			flag_z = ((tmp & 0b00000010) !=0);
			flag_i = ((tmp & 0b00000100) !=0);
			flag_d = ((tmp & 0b00001000) !=0);
			flag_b = ((tmp & 0b00010000) !=0);
			flag_v = ((tmp & 0b01000000) !=0);
			flag_n = ((tmp & 0b10000000) !=0);

			opbytes = 1;
			break;

		case uint8_t(0x90): // BCC
			if(verbose) std::cout << "BCC ";
			if(flag_c == false){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0xB0): // BCS
			if(verbose) std::cout << "BCS ";
			if(flag_c == true){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0xF0): // BEQ
			if(verbose) std::cout << "BEQ ";
			if(flag_z == true){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0x30): // BMI
			if(verbose) std::cout << "BMI ";
			if(flag_n == true){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0xD0): // BNE
			if(verbose) std::cout << "BNE ";
			if(flag_z == false){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0x10): // BPL
			if(verbose) std::cout << "BPL ";
			if(flag_n == false){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0x50): // BVC
			if(verbose) std::cout << "BVC ";
			if(flag_v == false){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0x70): // BVS
			if(verbose) std::cout << "BVS ";
			if(flag_v == true){
				if(verbose) std::cout << "taken\n";
				branchHelper(); // This changes PC appropriately
			}else{
				if(verbose) std::cout << "not taken\n";
			}
			opbytes = 2; // Always increment by 2 regardless
			break;

		case uint8_t(0x38): // SEC
			if(verbose) std::cout << "SEC\n";
			flag_c = true;
			opbytes = 1;
			break;

		case uint8_t(0xF8): // SED
			if(verbose) std::cout << "SED\n";
			flag_d = true;
			opbytes = 1;
			break;

		case uint8_t(0x78): // SEI
			if(verbose) std::cout << "SEI\n";
			flag_i = true;
			opbytes = 1;
			break;

		case uint8_t(0x18): // CLC
			if(verbose) std::cout << "CLC\n";
			flag_c = false;
			opbytes = 1;
			break;

		case uint8_t(0xD8): // CLD
			if(verbose) std::cout << "CLD\n";
			flag_d = false;
			opbytes = 1;
			break;

		case uint8_t(0x58): // CLI
			if(verbose) std::cout << "CLI\n";
			flag_i = false;
			opbytes = 1;
			break;

		case uint8_t(0xB8): // CLV
			if(verbose) std::cout << "CLV\n";
			flag_v = false;
			opbytes = 1;
			break;

		default:
			std::cout << "Undefined instruction:" << std::hex << (int) thisbyte << std::dec << std::endl;
			pc++;
			return 1;
			break;
	}
	// TODO use opcycles for timer callbacks
	pc += opbytes;
	return !((pc > 0) && (pc < num_words));

}


int Raquette::runMicroSeconds(unsigned int microseconds){
	// At 1 MHz we do 1 cycle per microsecond
	// TODO count cycles
	// Average IPC is 0.43 so as an estimate,
	unsigned int instructions = (microseconds*0.43);
	for(unsigned int i=0; i<instructions; i++){
		if(step(false)) return 1;
	}
	return 0;
}

void Raquette::show_regs() {
	std::cout << "pc:" << std::hex << pc << std::dec
		<< "  acc:" << std::hex << (int) RAQ_ACC << std::dec
		<< "  x:" << std::hex << (int) RAQ_X << std::dec
		<< "  y:" << std::hex << (int) RAQ_Y << std::dec
		<< "  sp:" << std::hex << (int) RAQ_STACK << std::dec
		<< std::endl;
	std::cout << "Status flags: C" << flag_c
		<< " Z" << flag_z
		<< " I" << flag_i
		<< " D" << flag_d
		<< " B" << flag_b
		<< " V" << flag_v
		<< " N" << flag_n
		<< std::endl;
}

// Emulates Apple ][ text mode behavior
// The Apple ][ screen mapping was quirky.
// For example the first row starts at 0400. The next 40 bytes are shown on that row.
// Then we wrap onto the first row of the middle level of the screen (the 9th row)
// Then we wrap onto the first row of the third level and after that there are 8 unused bytes
// Then we repeat for the second rows of each of the three layers, etc.
#define RAQ_CHAR(x) (charset[x % 0x40])
void Raquette::consoleSession(){
	// The Apple 2 charset includes the same characters repeated in 4 variations (dark, blinking, etc)
	// For now we only emulate one variation and map onto it from the other 4 variations using modulo division
	char charset[0x40] = {
		'@','A','B','C','D','E','F','G', 'H','I','J','K','L' ,'M','N','O',
		'P','Q','R','S','T','U','V','W', 'X','Y','Z','[','\\',']','^','_',
		' ','!','"','#','$','%','&','\'','(',')','*','+',',' ,'-','.','/',
		'0','1','2','3','4','5','6','7', '8','9',':',';','<' ,'=','>','?'};

	initscr();
	cbreak(); // One character at a time input
	noecho(); // Only show what the machine is showing
	keypad(stdscr, TRUE); // Capture backspace, delete, arrow keys
	curs_set(0); // Invisible cursor
	WINDOW *win = newwin(24, 40, 0, 0);
	wtimeout(win, 1); // Nonblocking getch
	char ch;
	int numstep = 0;

	do{
		numstep++;

		// Displaying every 500 steps gives roughly accurate performance for 1MHz
		if(0==(numstep%500)){
			// We will print the rows in memory-order
			wmove(win, 0, 0);
			for(int i=0; i<24; i++){
				int row = (8*(i%3))+(i/3);
				int rowaddr = (0x400 + (i*40) + ((i/3)*8));
				int col = 0;
				for(int j=0; j<40; j++){
					if((memory[rowaddr+j] >= 0x40) && (memory[rowaddr+j] <= 0x7F)){
						// Blinking character
						if((numstep%300000) < 200000){
							mvwaddch(win, row, col, RAQ_CHAR(memory[rowaddr+j]));
							mvwchgat(win, row, col++, 1, A_STANDOUT, 0, NULL);
						}else{
							mvwaddch(win, row, col, RAQ_CHAR(memory[rowaddr+j]));
							mvwchgat(win, row, col++, 1, A_NORMAL, 0, NULL);
							//mvwaddch(win, row, col++, ' ');
						}
					}else{
						// Normal character
						mvwaddch(win, row, col++, RAQ_CHAR(memory[rowaddr+j]));
					}
				}
			}

			wrefresh(win);

			ch = wgetch(win);
			//std::cout << "Entered " << std::hex << (int) ch << std::dec << std::endl;
			if(ch != ERR){
				if(ch == 0xA){ // 0xA is line feed, and 0xD is CR. The Apple 2 expects the latter.
					memory[0xC000] = 0x0D | 0b10000000;
				}else{
					memory[0xC000] = ch | 0b10000000;
				}
			}
		}
	}while(!step(false));

	// only endwin when exiting
	endwin();
}

// Reads memory, produces (color!) display buffer for SDL to read
// Screen is 280x192
// In text mode, characters are 5p wide and 7p tall, padded to 7p x 8p
// This yields (280/7)=40 char wide, (192/8)=24 char tall
// The extra padding is 2px on the right and 1px on the bottom.
// TODO Need cycle counting for char blink
// TODO add force render option
bool Raquette::renderScreen(){

	if(screen_update){
		int page_base = (page_two ? 0x800 : 0x400);
		int hires_base = (page_two? 0x4000 : 0x2000);
		for(int memrow=0; memrow<24; memrow++){
			int row = (8*(memrow%3))+(memrow/3);
			int rowaddr = (page_base + (memrow*40) + ((memrow/3)*8));
			for(int col=0; col<40; col++){
				// If not graphics mode, or if we are printing the text lines for split mode
				if((!graphics_mode) || ((!full_screen)&&(row>19))){
					// Text Mode
					for(int chary=1; chary<8; chary++){
						for(int charx=0; charx<5; charx++){
							char foo = 15*(((charset[(7*(1+(memory[rowaddr+col] % 0x40)))-chary])>>(7-charx))&0b1);
							dispBuf[(row*8)+(chary-1)][(col*7)+charx] = foo; // 15 (white) or 0 (black)
						}
						for(int charx=5; charx<7; charx++){
							dispBuf[(row*8)+(chary-1)][(col*7)+charx] = 0; // Clear last 2 pixels of each row
						}
					}
					for(int charx=0; charx<7; charx++){
						dispBuf[(row*8)+(8-1)][(col*7)+charx] = 0; // Clear last extra row
					}
				}else if(hi_res && (col%2 == 0)){ // Print 2 char widths at a time (blocks of 14x8)
					// HI-RES graphics
					int rowaddr = hires_base + ((row%8)*128) + (row/8)*40; // Steps of 128, interleaved in groups of 8
					for(int line=0; line<8; line++){ // 8 lines per char row
						int dots[14];
						for(int i=0; i<7; i++){
							dots[i] = (memory[rowaddr+(1024*line)+(col)] >> i) & 0b1; // first byte 3.5 pixels
							dots[i+7] = (memory[rowaddr+(1024*line)+(col)+1] >> i) & 0b1; // second byte 3.5 pixels
						}
						int palate1 = (memory[rowaddr+(1024*line)+(col)] >> 7) & 0b1;
						int palate2 = (memory[rowaddr+(1024*line)+(col+1)] >> 7) & 0b1;

						// join two chars and print 14 pixels per line
						for (int pixel=0; pixel<7; pixel++){
							int color1, color2;
							if(dots[pixel*2] && dots[(pixel*2)+1]){
								color1=15; // white
								color2=15; // white
							}else if(!dots[pixel*2] && dots[(pixel*2)+1]){
								color1 = (palate1 ? 17 : 16); // Green or Orange
								color2 = (palate2 ? 17 : 16); // Green or Orange
							}else if(dots[pixel*2] && !dots[(pixel*2)+1]){
								color1 = (palate1 ? 19 : 18); // Violet or Blue
								color2 = (palate2 ? 19 : 18); // Violet or Blue
							}else{
								color1 = 0; // black
								color2 = 0; // black
							}
							dispBuf[(8*row)+line][(col*7)+(pixel*2)] = dots[pixel*2] * ((pixel > 3) ? color2 : color1);
							dispBuf[(8*row)+line][(col*7)+(pixel*2)+1] = dots[(pixel*2)+1] * ((pixel > 2) ? color2 : color1);
						}
						// Add white fringe artifact for accuracy
						// This is bad, but good enough for now
						// Eventually the HI-RES graphics rendering should be totally redone
						for(int i=-1; i<13; i++){
							if (dispBuf[(8*row)+line][(col*7)+(i)] && dispBuf[(8*row)+line][(col*7)+(i+1)]){
								if (((col*7)+(i)) > 0){
									dispBuf[(8*row)+line][(col*7)+(i)] = 15; // White
								}
								dispBuf[(8*row)+line][(col*7)+(i+1)] = 15; // White
							}
						}
					}
				}else if(!hi_res){
					// LO-RES graphics
					int topColor = (memory[rowaddr+col]>>4) & 0x0f;
					int botColor = (memory[rowaddr+col] & 0x0f);
					for(int blocky=1; blocky<9; blocky++){
						for(int blockx=0; blockx<7; blockx++){
							dispBuf[(row*8)+(blocky-1)][(col*7)+blockx] = (blocky < 5 ? botColor : topColor);
						}
					}
				}
			}
		}
		screen_update = false;
		return true;
	}else{
		return false;
	}
}
