
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/">
      
      
        <link rel="next" href="../../afu_dev/ug_dev_afu_ofs_f2000x/">
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>Shell Developer Guide - OFS</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#shell-developer-guide-agilex-7-soc-attach-open-fpga-stack" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="OFS" class="md-header__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            OFS
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Shell Developer Guide
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-tabs__link">
        Start Here
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-tabs__link">
        Stratix® 10 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-tabs__link">
        Agilex® 7 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-tabs__link md-tabs__link--active">
        Agilex SoC Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-tabs__link">
        oneAPI
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-tabs__link">
        OFS Software
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="OFS" class="md-nav__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    OFS
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          Start Here
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Start Here
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-nav__link">
        FPGA Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Stratix® 10 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/adp_board_installation_guidelines/" class="md-nav__link">
        Board Installation Guide (Intel® FPGA PAC D5005)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_8" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_8" id="__nav_3_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/afu_dev/ug_dev_afu_d5005/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_10" id="__nav_3_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Agilex® 7 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex® 7 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_2" id="__nav_4_2_label" tabindex="0">
          Board Installation Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_2">
          <span class="md-nav__icon md-icon"></span>
          Board Installation Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/adp_board_installation_guidelines/" class="md-nav__link">
        Intel® FPGA SmartNIC N6000/1-PL
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/devkit_board_installation/devkit_board_installation_guidelines/" class="md-nav__link">
        Agilex® 7 FPGA I-Series and F-Series Development Kits
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_4" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_4" id="__nav_4_4_label" tabindex="0">
          Getting Started Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_4">
          <span class="md-nav__icon md-icon"></span>
          Getting Started Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/" class="md-nav__link">
        OFS for Agilex® 7 FPGA I-Series Development Kit (2xR-Tile,1xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/user_guides/ug_qs_ofs_ftile/ug_qs_ofs_ftile/" class="md-nav__link">
        OFS for Agilex® 7 FPGA F-Series Development Kit (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/" class="md-nav__link">
        OFS for Intel® FPGA SmartNIC N6001-PL
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_eval_script_ofs_agx7_pcie_attach/ug_eval_script_ofs_agx7_pcie_attach/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_7" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_7" id="__nav_4_7_label" tabindex="0">
          Shell Developer Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_7">
          <span class="md-nav__icon md-icon"></span>
          Shell Developer Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/" class="md-nav__link">
        PCIe Attach I-Series (2xR-Tile, F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/dev_guides/fim_dev/ug_ofs_ftile_dk_fim_dev/" class="md-nav__link">
        PCIe Attach F-Series (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/fim_dev/ug_dev_fim_ofs_n6001/" class="md-nav__link">
        PCIe Attach F-Series (P-Tile/E-Tile)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/hps_dev/hps_developer_ug/" class="md-nav__link">
        HPS Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sim_ofs_agx7_pcie_attach/ug_sim_ofs_agx7_pcie_attach/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_10" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_10" id="__nav_4_10_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_10">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/afu_dev/ug_dev_afu_ofs_agx7_pcie_attach/ug_dev_afu_ofs_agx7_pcie_attach/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_11" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_11" id="__nav_4_11_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_11">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Agilex SoC Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Agilex SoC Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/f2000x_board_installation/f2000x_board_installation/" class="md-nav__link">
        Board Installation Guide (Intel® IPU Platform F2000X-PL)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          Shell Developer Guide
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        Shell Developer Guide
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1 Introduction
  </a>
  
    <nav class="md-nav" aria-label="1 Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-about-this-document" class="md-nav__link">
    1.1 About This Document
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#111-knowledge-prerequisites" class="md-nav__link">
    1.1.1 Knowledge Prerequisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-fim-development-theory" class="md-nav__link">
    1.2. FIM Development Theory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#121-default-fim-features" class="md-nav__link">
    1.2.1 Default FIM Features
  </a>
  
    <nav class="md-nav" aria-label="1.2.1 Default FIM Features">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1211-top-level-fpga" class="md-nav__link">
    1.2.1.1 Top Level FPGA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1212-interfaces" class="md-nav__link">
    1.2.1.2 Interfaces
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1213-subsystems" class="md-nav__link">
    1.2.1.3 Subsystems
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1214-host-exercisers" class="md-nav__link">
    1.2.1.4 Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1215-module-access-via-apfbpf" class="md-nav__link">
    1.2.1.5 Module Access via APF/BPF
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#122-customization-options" class="md-nav__link">
    1.2.2 Customization Options
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-development-environment" class="md-nav__link">
    1.3 Development Environment
  </a>
  
    <nav class="md-nav" aria-label="1.3 Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-development-tools" class="md-nav__link">
    1.3.1 Development Tools
  </a>
  
    <nav class="md-nav" aria-label="1.3.1 Development Tools">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1311-walkthrough-install-quartus-prime-pro-software" class="md-nav__link">
    1.3.1.1 Walkthrough: Install Quartus Prime Pro Software
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-fim-source-files" class="md-nav__link">
    1.3.2 FIM Source Files
  </a>
  
    <nav class="md-nav" aria-label="1.3.2 FIM Source Files">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1321-walkthrough-clone-fim-repository" class="md-nav__link">
    1.3.2.1 Walkthrough: Clone FIM Repository
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-environment-variables" class="md-nav__link">
    1.3.3 Environment Variables
  </a>
  
    <nav class="md-nav" aria-label="1.3.3 Environment Variables">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1331-walkthrough-set-development-environment-variables" class="md-nav__link">
    1.3.3.1 Walkthrough: Set Development Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-walkthrough-set-up-development-environment" class="md-nav__link">
    1.3.4 Walkthrough: Set Up Development Environment
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-fim-compilation" class="md-nav__link">
    2. FIM Compilation
  </a>
  
    <nav class="md-nav" aria-label="2. FIM Compilation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-compilation-theory" class="md-nav__link">
    2.1 Compilation Theory
  </a>
  
    <nav class="md-nav" aria-label="2.1 Compilation Theory">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fim-build-script" class="md-nav__link">
    2.1.1 FIM Build Script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2111-build-work-directory" class="md-nav__link">
    2.1.1.1 Build Work Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2112-null-host-exercisers" class="md-nav__link">
    2.1.1.2 Null Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-ofss-file-usage" class="md-nav__link">
    2.1.2 OFSS File Usage
  </a>
  
    <nav class="md-nav" aria-label="2.1.2 OFSS File Usage">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2121-platform-ofss-file" class="md-nav__link">
    2.1.2.1 Platform OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2122-ofs-ip-ofss-file" class="md-nav__link">
    2.1.2.2 OFS IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2123-pcie-ip-ofss-file" class="md-nav__link">
    2.1.2.3 PCIe IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2124-iopll-ip-ofss-file" class="md-nav__link">
    2.1.2.4 IOPLL IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2125-memory-ip-ofss-file" class="md-nav__link">
    2.1.2.5 Memory IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2126-hssi-ip-ofss-file" class="md-nav__link">
    2.1.2.6 HSSI IP OFSS File
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#213-ofs-build-script-outputs" class="md-nav__link">
    2.1.3 OFS Build Script Outputs
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-compilation-flows" class="md-nav__link">
    2.2 Compilation Flows
  </a>
  
    <nav class="md-nav" aria-label="2.2 Compilation Flows">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#221-flat-fim" class="md-nav__link">
    2.2.1 Flat FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#222-in-tree-pr-fim" class="md-nav__link">
    2.2.2 In-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#223-out-of-tree-pr-fim" class="md-nav__link">
    2.2.3 Out-of-Tree PR FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#225-walkthrough-compile-ofs-fim" class="md-nav__link">
    2.2.5 Walkthrough: Compile OFS FIM
  </a>
  
    <nav class="md-nav" aria-label="2.2.5 Walkthrough: Compile OFS FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#226-creating-a-relocatable-pr-directory-tree" class="md-nav__link">
    2.2.6 Creating a Relocatable PR Directory Tree
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2261-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" class="md-nav__link">
    2.2.6.1 Walkthrough: Manually Generate OFS Out-Of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#227-compilation-seed" class="md-nav__link">
    2.2.7 Compilation Seed
  </a>
  
    <nav class="md-nav" aria-label="2.2.7 Compilation Seed">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2271-walkthrough-change-the-compilation-seed" class="md-nav__link">
    2.2.7.1 Walkthrough: Change the Compilation Seed
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#228-compiling-the-ofs-fim-using-quartus-gui" class="md-nav__link">
    2.2.8 Compiling the OFS FIM Using Quartus GUI
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3-unit-level-simulation" class="md-nav__link">
    3 Unit Level Simulation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#31-simulation-file-generation" class="md-nav__link">
    3.1 Simulation File Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-individual-unit-tests" class="md-nav__link">
    3.2 Individual Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.2 Individual Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#321-walkthrough-run-individual-unit-level-simulation" class="md-nav__link">
    3.2.1 Walkthrough: Run Individual Unit Level Simulation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-regression-unit-tests" class="md-nav__link">
    3.3 Regression Unit Tests
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#331-walkthrough-run-regression-unit-level-simulation" class="md-nav__link">
    3.3.1 Walkthrough: Run Regression Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-fim-customization" class="md-nav__link">
    4 FIM Customization
  </a>
  
    <nav class="md-nav" aria-label="4 FIM Customization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-adding-a-new-module-to-the-fim" class="md-nav__link">
    4.1 Adding a new module to the FIM
  </a>
  
    <nav class="md-nav" aria-label="4.1 Adding a new module to the FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-hello-fim-theory-of-operation" class="md-nav__link">
    4.1.1 Hello FIM Theory of Operation
  </a>
  
    <nav class="md-nav" aria-label="4.1.1 Hello FIM Theory of Operation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4111-hello-fim-board-peripheral-fabric-bpf" class="md-nav__link">
    4.1.1.1 Hello FIM Board Peripheral Fabric (BPF)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4112-hello-fim-csr" class="md-nav__link">
    4.1.1.2 Hello FIM CSR
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4113-files-to-edit-to-support-hello-fim" class="md-nav__link">
    4.1.1.3 Files to Edit to Support Hello FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" class="md-nav__link">
    4.1.2 Walkthrough: Add a new module to the OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.3 Walkthrough: Modify and run unit tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-walkthrough-modify-and-run-uvm-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.4 Walkthrough: Modify and run UVM tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#415-walkthrough-hardware-test-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.5 Walkthrough: Hardware test a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#416-walkthrough-debug-the-fim-with-signal-tap" class="md-nav__link">
    4.1.6 Walkthrough: Debug the FIM with Signal Tap
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-preparing-fim-for-afu-development" class="md-nav__link">
    4.2 Preparing FIM for AFU Development
  </a>
  
    <nav class="md-nav" aria-label="4.2 Preparing FIM for AFU Development">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.1 Walkthrough: Compile the FIM in preparation for designing your AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-partial-reconfiguration-region" class="md-nav__link">
    4.3 Partial Reconfiguration Region
  </a>
  
    <nav class="md-nav" aria-label="4.3 Partial Reconfiguration Region">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#431-walkthrough-resize-the-partial-reconfiguration-region" class="md-nav__link">
    4.3.1 Walkthrough: Resize the Partial Reconfiguration Region
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#44-pcie-configuration" class="md-nav__link">
    4.4 PCIe Configuration
  </a>
  
    <nav class="md-nav" aria-label="4.4 PCIe Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#441-pfvf-mux-configuration" class="md-nav__link">
    4.4.1 PF/VF MUX Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#442-pcie-ss-configuration-registers" class="md-nav__link">
    4.4.2 PCIe-SS Configuration Registers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#443-pcie-configuration-using-ofss" class="md-nav__link">
    4.4.3 PCIe Configuration Using OFSS
  </a>
  
    <nav class="md-nav" aria-label="4.4.3 PCIe Configuration Using OFSS">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" class="md-nav__link">
    4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#444-pcie-sub-system-configuration-using-ip-presets" class="md-nav__link">
    4.4.4 PCIe Sub-System configuration Using IP Presets
  </a>
  
    <nav class="md-nav" aria-label="4.4.4 PCIe Sub-System configuration Using IP Presets">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4441-walkthrough-modify-pcie-sub-system-and-pfvf-mux-configuration-using-ip-presets" class="md-nav__link">
    4.4.4.1 Walkthrough: Modify PCIe Sub-System and PF/VF MUX Configuration Using IP Presets
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#451-walkthrough-create-a-minimal-fim" class="md-nav__link">
    4.5.1 Walkthrough: Create a Minimal FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#46-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6 Migrate to a Different Agilex Device Number
  </a>
  
    <nav class="md-nav" aria-label="4.6 Migrate to a Different Agilex Device Number">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#461-walkthrough-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6.1 Walkthrough: Migrate to a Different Agilex Device Number
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#47-modify-the-memory-sub-system" class="md-nav__link">
    4.7 Modify the Memory Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.7 Modify the Memory Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" class="md-nav__link">
    4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#48-modify-the-ethernet-sub-system" class="md-nav__link">
    4.8 Modify the Ethernet Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.8 Modify the Ethernet Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#481-walkthrough-modify-the-ethernet-sub-system-channels-with-pre-made-hssi-ofss" class="md-nav__link">
    4.8.1 Walkthrough: Modify the Ethernet Sub-System Channels With Pre-Made HSSI OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#482-walkthrough-add-channels-to-the-ethernet-sub-system-channels-with-custom-hssi-ofss" class="md-nav__link">
    4.8.2 Walkthrough: Add Channels to the Ethernet Sub-System Channels With Custom HSSI OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#483-walkthrough-modify-the-ethernet-sub-system-with-pre-made-hssi-ofss-plus-additional-modifications" class="md-nav__link">
    4.8.3 Walkthrough: Modify the Ethernet Sub-System With Pre-Made HSSI OFSS Plus Additional Modifications
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#484-walkthrough-modify-the-ethernet-sub-system-without-hssi-ofss" class="md-nav__link">
    4.8.4 Walkthrough: Modify the Ethernet Sub-System Without HSSI OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-fpga-configuration" class="md-nav__link">
    5. FPGA Configuration
  </a>
  
    <nav class="md-nav" aria-label="5. FPGA Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-walkthrough-set-up-jtag" class="md-nav__link">
    5.1 Walkthrough: Set up JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-walkthrough-program-the-fpga-via-jtag" class="md-nav__link">
    5.2 Walkthrough: Program the FPGA via JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#53-remote-system-update" class="md-nav__link">
    5.3 Remote System Update
  </a>
  
    <nav class="md-nav" aria-label="5.3 Remote System Update">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#531-walkthrough-program-the-fpga-via-rsu" class="md-nav__link">
    5.3.1 Walkthrough: Program the FPGA via RSU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-single-event-upset-reporting" class="md-nav__link">
    6 Single Event Upset Reporting
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    Appendix
  </a>
  
    <nav class="md-nav" aria-label="Appendix">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#appendix-a-fim-fpga-resource-usage" class="md-nav__link">
    Appendix A: FIM FPGA Resource Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix-b-glossary" class="md-nav__link">
    Appendix B: Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_8" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_8" id="__nav_5_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../afu_dev/ug_dev_afu_ofs_f2000x/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_sim_ofs/ug_sim_ofs/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_10" id="__nav_5_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          oneAPI
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          oneAPI
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-nav__link">
        oneAPI ASP Getting Started User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/oneapi_asp/oneapi_asp_ref_mnl/" class="md-nav__link">
        oneAPI Accelerator Support Package(ASP) Reference Manual
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          OFS Software
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          OFS Software
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide OFS for PCIe Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide OFS for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
          OPAE FPGA Tools
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4">
          <span class="md-nav__icon md-icon"></span>
          OPAE FPGA Tools
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opae.io/opae.io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/ofs.uio/ofs.uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1 Introduction
  </a>
  
    <nav class="md-nav" aria-label="1 Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-about-this-document" class="md-nav__link">
    1.1 About This Document
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#111-knowledge-prerequisites" class="md-nav__link">
    1.1.1 Knowledge Prerequisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-fim-development-theory" class="md-nav__link">
    1.2. FIM Development Theory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#121-default-fim-features" class="md-nav__link">
    1.2.1 Default FIM Features
  </a>
  
    <nav class="md-nav" aria-label="1.2.1 Default FIM Features">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1211-top-level-fpga" class="md-nav__link">
    1.2.1.1 Top Level FPGA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1212-interfaces" class="md-nav__link">
    1.2.1.2 Interfaces
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1213-subsystems" class="md-nav__link">
    1.2.1.3 Subsystems
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1214-host-exercisers" class="md-nav__link">
    1.2.1.4 Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1215-module-access-via-apfbpf" class="md-nav__link">
    1.2.1.5 Module Access via APF/BPF
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#122-customization-options" class="md-nav__link">
    1.2.2 Customization Options
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-development-environment" class="md-nav__link">
    1.3 Development Environment
  </a>
  
    <nav class="md-nav" aria-label="1.3 Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-development-tools" class="md-nav__link">
    1.3.1 Development Tools
  </a>
  
    <nav class="md-nav" aria-label="1.3.1 Development Tools">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1311-walkthrough-install-quartus-prime-pro-software" class="md-nav__link">
    1.3.1.1 Walkthrough: Install Quartus Prime Pro Software
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-fim-source-files" class="md-nav__link">
    1.3.2 FIM Source Files
  </a>
  
    <nav class="md-nav" aria-label="1.3.2 FIM Source Files">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1321-walkthrough-clone-fim-repository" class="md-nav__link">
    1.3.2.1 Walkthrough: Clone FIM Repository
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-environment-variables" class="md-nav__link">
    1.3.3 Environment Variables
  </a>
  
    <nav class="md-nav" aria-label="1.3.3 Environment Variables">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1331-walkthrough-set-development-environment-variables" class="md-nav__link">
    1.3.3.1 Walkthrough: Set Development Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-walkthrough-set-up-development-environment" class="md-nav__link">
    1.3.4 Walkthrough: Set Up Development Environment
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-fim-compilation" class="md-nav__link">
    2. FIM Compilation
  </a>
  
    <nav class="md-nav" aria-label="2. FIM Compilation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-compilation-theory" class="md-nav__link">
    2.1 Compilation Theory
  </a>
  
    <nav class="md-nav" aria-label="2.1 Compilation Theory">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fim-build-script" class="md-nav__link">
    2.1.1 FIM Build Script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2111-build-work-directory" class="md-nav__link">
    2.1.1.1 Build Work Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2112-null-host-exercisers" class="md-nav__link">
    2.1.1.2 Null Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-ofss-file-usage" class="md-nav__link">
    2.1.2 OFSS File Usage
  </a>
  
    <nav class="md-nav" aria-label="2.1.2 OFSS File Usage">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2121-platform-ofss-file" class="md-nav__link">
    2.1.2.1 Platform OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2122-ofs-ip-ofss-file" class="md-nav__link">
    2.1.2.2 OFS IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2123-pcie-ip-ofss-file" class="md-nav__link">
    2.1.2.3 PCIe IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2124-iopll-ip-ofss-file" class="md-nav__link">
    2.1.2.4 IOPLL IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2125-memory-ip-ofss-file" class="md-nav__link">
    2.1.2.5 Memory IP OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2126-hssi-ip-ofss-file" class="md-nav__link">
    2.1.2.6 HSSI IP OFSS File
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#213-ofs-build-script-outputs" class="md-nav__link">
    2.1.3 OFS Build Script Outputs
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-compilation-flows" class="md-nav__link">
    2.2 Compilation Flows
  </a>
  
    <nav class="md-nav" aria-label="2.2 Compilation Flows">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#221-flat-fim" class="md-nav__link">
    2.2.1 Flat FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#222-in-tree-pr-fim" class="md-nav__link">
    2.2.2 In-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#223-out-of-tree-pr-fim" class="md-nav__link">
    2.2.3 Out-of-Tree PR FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#225-walkthrough-compile-ofs-fim" class="md-nav__link">
    2.2.5 Walkthrough: Compile OFS FIM
  </a>
  
    <nav class="md-nav" aria-label="2.2.5 Walkthrough: Compile OFS FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#226-creating-a-relocatable-pr-directory-tree" class="md-nav__link">
    2.2.6 Creating a Relocatable PR Directory Tree
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2261-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" class="md-nav__link">
    2.2.6.1 Walkthrough: Manually Generate OFS Out-Of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#227-compilation-seed" class="md-nav__link">
    2.2.7 Compilation Seed
  </a>
  
    <nav class="md-nav" aria-label="2.2.7 Compilation Seed">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2271-walkthrough-change-the-compilation-seed" class="md-nav__link">
    2.2.7.1 Walkthrough: Change the Compilation Seed
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#228-compiling-the-ofs-fim-using-quartus-gui" class="md-nav__link">
    2.2.8 Compiling the OFS FIM Using Quartus GUI
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3-unit-level-simulation" class="md-nav__link">
    3 Unit Level Simulation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#31-simulation-file-generation" class="md-nav__link">
    3.1 Simulation File Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-individual-unit-tests" class="md-nav__link">
    3.2 Individual Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.2 Individual Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#321-walkthrough-run-individual-unit-level-simulation" class="md-nav__link">
    3.2.1 Walkthrough: Run Individual Unit Level Simulation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-regression-unit-tests" class="md-nav__link">
    3.3 Regression Unit Tests
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#331-walkthrough-run-regression-unit-level-simulation" class="md-nav__link">
    3.3.1 Walkthrough: Run Regression Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-fim-customization" class="md-nav__link">
    4 FIM Customization
  </a>
  
    <nav class="md-nav" aria-label="4 FIM Customization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-adding-a-new-module-to-the-fim" class="md-nav__link">
    4.1 Adding a new module to the FIM
  </a>
  
    <nav class="md-nav" aria-label="4.1 Adding a new module to the FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-hello-fim-theory-of-operation" class="md-nav__link">
    4.1.1 Hello FIM Theory of Operation
  </a>
  
    <nav class="md-nav" aria-label="4.1.1 Hello FIM Theory of Operation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4111-hello-fim-board-peripheral-fabric-bpf" class="md-nav__link">
    4.1.1.1 Hello FIM Board Peripheral Fabric (BPF)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4112-hello-fim-csr" class="md-nav__link">
    4.1.1.2 Hello FIM CSR
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4113-files-to-edit-to-support-hello-fim" class="md-nav__link">
    4.1.1.3 Files to Edit to Support Hello FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" class="md-nav__link">
    4.1.2 Walkthrough: Add a new module to the OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.3 Walkthrough: Modify and run unit tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-walkthrough-modify-and-run-uvm-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.4 Walkthrough: Modify and run UVM tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#415-walkthrough-hardware-test-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.5 Walkthrough: Hardware test a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#416-walkthrough-debug-the-fim-with-signal-tap" class="md-nav__link">
    4.1.6 Walkthrough: Debug the FIM with Signal Tap
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-preparing-fim-for-afu-development" class="md-nav__link">
    4.2 Preparing FIM for AFU Development
  </a>
  
    <nav class="md-nav" aria-label="4.2 Preparing FIM for AFU Development">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.1 Walkthrough: Compile the FIM in preparation for designing your AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-partial-reconfiguration-region" class="md-nav__link">
    4.3 Partial Reconfiguration Region
  </a>
  
    <nav class="md-nav" aria-label="4.3 Partial Reconfiguration Region">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#431-walkthrough-resize-the-partial-reconfiguration-region" class="md-nav__link">
    4.3.1 Walkthrough: Resize the Partial Reconfiguration Region
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#44-pcie-configuration" class="md-nav__link">
    4.4 PCIe Configuration
  </a>
  
    <nav class="md-nav" aria-label="4.4 PCIe Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#441-pfvf-mux-configuration" class="md-nav__link">
    4.4.1 PF/VF MUX Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#442-pcie-ss-configuration-registers" class="md-nav__link">
    4.4.2 PCIe-SS Configuration Registers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#443-pcie-configuration-using-ofss" class="md-nav__link">
    4.4.3 PCIe Configuration Using OFSS
  </a>
  
    <nav class="md-nav" aria-label="4.4.3 PCIe Configuration Using OFSS">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" class="md-nav__link">
    4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#444-pcie-sub-system-configuration-using-ip-presets" class="md-nav__link">
    4.4.4 PCIe Sub-System configuration Using IP Presets
  </a>
  
    <nav class="md-nav" aria-label="4.4.4 PCIe Sub-System configuration Using IP Presets">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4441-walkthrough-modify-pcie-sub-system-and-pfvf-mux-configuration-using-ip-presets" class="md-nav__link">
    4.4.4.1 Walkthrough: Modify PCIe Sub-System and PF/VF MUX Configuration Using IP Presets
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#451-walkthrough-create-a-minimal-fim" class="md-nav__link">
    4.5.1 Walkthrough: Create a Minimal FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#46-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6 Migrate to a Different Agilex Device Number
  </a>
  
    <nav class="md-nav" aria-label="4.6 Migrate to a Different Agilex Device Number">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#461-walkthrough-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6.1 Walkthrough: Migrate to a Different Agilex Device Number
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#47-modify-the-memory-sub-system" class="md-nav__link">
    4.7 Modify the Memory Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.7 Modify the Memory Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" class="md-nav__link">
    4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#48-modify-the-ethernet-sub-system" class="md-nav__link">
    4.8 Modify the Ethernet Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.8 Modify the Ethernet Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#481-walkthrough-modify-the-ethernet-sub-system-channels-with-pre-made-hssi-ofss" class="md-nav__link">
    4.8.1 Walkthrough: Modify the Ethernet Sub-System Channels With Pre-Made HSSI OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#482-walkthrough-add-channels-to-the-ethernet-sub-system-channels-with-custom-hssi-ofss" class="md-nav__link">
    4.8.2 Walkthrough: Add Channels to the Ethernet Sub-System Channels With Custom HSSI OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#483-walkthrough-modify-the-ethernet-sub-system-with-pre-made-hssi-ofss-plus-additional-modifications" class="md-nav__link">
    4.8.3 Walkthrough: Modify the Ethernet Sub-System With Pre-Made HSSI OFSS Plus Additional Modifications
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#484-walkthrough-modify-the-ethernet-sub-system-without-hssi-ofss" class="md-nav__link">
    4.8.4 Walkthrough: Modify the Ethernet Sub-System Without HSSI OFSS
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-fpga-configuration" class="md-nav__link">
    5. FPGA Configuration
  </a>
  
    <nav class="md-nav" aria-label="5. FPGA Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-walkthrough-set-up-jtag" class="md-nav__link">
    5.1 Walkthrough: Set up JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-walkthrough-program-the-fpga-via-jtag" class="md-nav__link">
    5.2 Walkthrough: Program the FPGA via JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#53-remote-system-update" class="md-nav__link">
    5.3 Remote System Update
  </a>
  
    <nav class="md-nav" aria-label="5.3 Remote System Update">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#531-walkthrough-program-the-fpga-via-rsu" class="md-nav__link">
    5.3.1 Walkthrough: Program the FPGA via RSU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-single-event-upset-reporting" class="md-nav__link">
    6 Single Event Upset Reporting
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    Appendix
  </a>
  
    <nav class="md-nav" aria-label="Appendix">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#appendix-a-fim-fpga-resource-usage" class="md-nav__link">
    Appendix A: FIM FPGA Resource Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix-b-glossary" class="md-nav__link">
    Appendix B: Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="shell-developer-guide-agilex-7-soc-attach-open-fpga-stack"><strong>Shell Developer Guide: Agilex<sup>&reg;</sup> 7 SoC Attach: Open FPGA Stack</strong><a class="headerlink" href="#shell-developer-guide-agilex-7-soc-attach-open-fpga-stack" title="Permanent link">&para;</a></h1>
<p>Last updated: <strong>December 10, 2024</strong> </p>
<h2 id="1-introduction"><strong>1 Introduction</strong><a class="headerlink" href="#1-introduction" title="Permanent link">&para;</a></h2>
<h3 id="11-about-this-document"><strong>1.1 About This Document</strong><a class="headerlink" href="#11-about-this-document" title="Permanent link">&para;</a></h3>
<p>This document serves as a guide for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach developers targeting the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL. The following topics are covered in this guide:</p>
<ul>
<li>Compiling the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
<li>Simulating the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
<li>Customizing the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
<li>Configuring the FPGA with an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
</ul>
<p>This document uses the  Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL as the platform to illustrate key points and demonstrate how to extend the capabilities provided in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>.  The demonstration steps serve as a tutorial for the development of your <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> knowledge.  </p>
<p>This document covers <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> architecture lightly. For more details on the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> architecture, please see <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a>.</p>
<h3 id="111-knowledge-prerequisites"><strong>1.1.1 Knowledge Prerequisites</strong><a class="headerlink" href="#111-knowledge-prerequisites" title="Permanent link">&para;</a></h3>
<p>It is recommended that you have the following knowledge and skills before using this developer guide.</p>
<ul>
<li>Basic understanding of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> and the difference between <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Welcome Page</a>.</li>
<li>Review the <a href="https://github.com/OFS/ofs-f2000x-pl/releases/tag/ofs-2024.1-1">release notes</a> for the Agilex® 7 SoC Attach Reference Shells, with careful consideration of the <strong>Known Issues</strong>.</li>
<li>Review of <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a>.</li>
<li>FPGA compilation flows using Quartus® Prime Pro Edition.</li>
<li>Static Timing closure, including familiarity with the Timing Analyzer tool in Quartus Prime Pro Version 23.4, applying timing constraints, Synopsys* Design Constraints (.sdc) language and Tcl scripting, and design methods to close on timing critical paths.</li>
<li>RTL (System Verilog) and coding practices to create synthesized logic.</li>
<li>RTL simulation tools.</li>
<li>Quartus® Prime Pro Edition Signal Tap Logic Analyzer tool software.</li>
</ul>
<h3 id="12-fim-development-theory"><strong>1.2. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Development Theory</strong><a class="headerlink" href="#12-fim-development-theory" title="Permanent link">&para;</a></h3>
<p>This section will help you understand how the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> can be developed to fit your design goals.</p>
<p>The <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#121-default-fim-features">Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Features</a> section provides general information about the default features of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> so you can become familiar with the default design. For more detailed information about the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> architecture, refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a>.</p>
<p>The <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#122-customization-options">Customization Options</a> section then gives suggestions of how this default design can be customized. Step-by-step walkthroughs for many of the suggested customizations are later described in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#4-fim-customization"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization</a> section.</p>
<p><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development for a new card generally consists of the following steps:</p>
<ol>
<li>Install <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> and familiarize yourself with provided scripts and source code</li>
<li>Develop high level design with your specific functionality<ol>
<li>Determine requirements and key performance metrics</li>
<li>Select IP cores</li>
<li>Select FPGA device</li>
<li>Develop software memory map</li>
</ol>
</li>
<li>Select and implement <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Physical interfaces including:<ol>
<li>External clock sources and creation of internal PLL clocks</li>
<li>General I/O</li>
<li>Ethernet modules</li>
<li>External memories</li>
<li>FPGA programming methodology</li>
</ol>
</li>
<li>Develop device physical implementation<ol>
<li>FPGA device pin assignment</li>
<li>Create logic lock regions</li>
<li>Create of timing constraints</li>
<li>Create Quartus Prime Pro <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> test project and validate:<ol>
<li>Placement</li>
<li>Timing constraints</li>
<li>Build script process</li>
<li>Review test <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> FPGA resource usage</li>
</ol>
</li>
</ol>
</li>
<li>Select <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> interfaces and development of <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></li>
<li>Implement <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design<ol>
<li>Develop RTL</li>
<li>Instantiate IPs</li>
<li>Develop test <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to validate <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
<li>Develop unit and device level simulation</li>
<li>Develop timing constraints and build scripts</li>
<li>Perform timing closure and build validation</li>
</ol>
</li>
<li>Create <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> documentation to support <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development and synthesis</li>
<li>Software Device Feature discovery</li>
<li>Integrate, validate, and debug hardware/software</li>
<li>Prepare for high volume production</li>
</ol>
<h3 id="121-default-fim-features"><strong>1.2.1 Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Features</strong><a class="headerlink" href="#121-default-fim-features" title="Permanent link">&para;</a></h3>
<p>Agilex® 7 SoC Attach <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> supports the following features.</p>
<table>
<thead>
<tr>
<th></th>
<th><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> BASE</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPU Platform F2000X-PL</td>
<td>f2000x</td>
</tr>
<tr>
<td>PCIe Configuration</td>
<td>Host: PCIe Gen4x16<br />SoC: PCIe Gen4x16</td>
</tr>
<tr>
<td><abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr> support</td>
<td>Host: 2 PFs, No VFs<br />SoC:  1 PFs, 3 VFs</td>
</tr>
<tr>
<td>AXI ST datapath</td>
<td>512b @ 470MHz</td>
</tr>
<tr>
<td>Transceiver Subsystem Configuration</td>
<td>2x4x25G</td>
</tr>
</tbody>
</table>
<p>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> also integrates:</p>
<ul>
<li>SoC <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and Host <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></li>
<li>Exercisers demonstrating PCIe, external memory, and Ethernet interfaces</li>
<li><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> CSR</li>
<li>Remote Signal Tap</li>
<li>Partial Reconfiguration of the SoC <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></li>
</ul>
<p>The Host exercisers are provided for the quick evaluation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and can be leveraged for the verification of the platform's functionality and capabilities.  The host exercisers can be removed by the designer to release FPGA real estate to accommodate new workload functions. To compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> without host exercisers go to <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#53-how-to-compile-the-fim-in-preparation-for-designing-your-afu">How to compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a>.</p>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is extensible to meet the needs of a broad set of customer applications.  The general use cases listed below are examples where the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> base design is easily extended to build a custom <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>:</p>
<ol>
<li>Use <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> design example as-is<ul>
<li>Porting the code to another platform that is identical to <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> reference platform changing targeted FPGA device and pinout</li>
<li>Change I/O assignments without changing design</li>
</ul>
</li>
<li>Update the configuration of peripheral IP in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> design example, not affecting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> architecture<ul>
<li>External memory settings</li>
<li>Ethernet Subsystem analog settings</li>
</ul>
</li>
<li>Remove/update peripheral feature in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> design example, not affecting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> architecture<ul>
<li>External memory speed/width change</li>
<li>Change number of VFs supported</li>
</ul>
</li>
<li>Add new features as an extension to <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> design example, not affecting the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> architecture<ul>
<li>Add/remove external memory interface to the design</li>
<li>Add/remove user clocks for the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></li>
<li>Add/remove IP to the design with connection to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></li>
</ul>
</li>
</ol>
<h4 id="1211-top-level-fpga"><strong>1.2.1.1 Top Level FPGA</strong><a class="headerlink" href="#1211-top-level-fpga" title="Permanent link">&para;</a></h4>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> separates the FPGA design into two areas: FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>) and workload (or Acceleration Function Unit) as shown in the figure below:</p>
<p><a class="glightbox" href="../images/Agilex_Fabric_Features.svg" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/Agilex_Fabric_Features.svg" /></a></p>
<p>As can be seen in this diagram, the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> FPGA structure has a natural separation into two distinct areas: </p>
<ul>
<li>FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> or sometimes called the "the shell") containing:<ul>
<li>FPGA external interfaces and IP cores (e.g. Ethernet, DDR-4, PCIe, etc)</li>
<li>PLLs/resets</li>
<li>FPGA - Board management infrastructure</li>
<li>Interface to Acceleration Function Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>)</li>
</ul>
</li>
<li>Acceleration Function Unit ("the workload")<ul>
<li>Uses the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> interfaces to perform useful work inside the FPGA</li>
<li>Contains logic supporting partial reconfiguration</li>
<li>Remote Signal Tap core for remote debugging of SoC <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region</li>
</ul>
</li>
</ul>
<h4 id="1212-interfaces"><strong>1.2.1.2 Interfaces</strong><a class="headerlink" href="#1212-interfaces" title="Permanent link">&para;</a></h4>
<p>The key interfaces in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach design are listed below.</p>
<ul>
<li>Host interface <ul>
<li>PCIe Gen4 x 16</li>
</ul>
</li>
<li>SoC Interface<ul>
<li>PCIe Gen4 x 16</li>
</ul>
</li>
<li>Network interface<ul>
<li>2 - QSFP28/56 cages</li>
<li>Eight Arm® AMBA® 4 AXI4-Stream channels of 25G Ethernet interfacing to an E-tile Ethernet Subsystem.</li>
</ul>
</li>
<li>External Memory - DDR4<ul>
<li>Four Fabric DDR4-2400 banks - 4 GB organized as 1Gb x 32 with 1 Gb x 8 ECC (ECC login not implemented in default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>) </li>
</ul>
</li>
<li>Board Management<ul>
<li>SPI interface</li>
<li>FPGA configuration</li>
</ul>
</li>
</ul>
<h4 id="1213-subsystems"><strong>1.2.1.3 Subsystems</strong><a class="headerlink" href="#1213-subsystems" title="Permanent link">&para;</a></h4>
<p>The <em><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Subsystems</em> Table  describes the Platform Designer IP subsystems used in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex Agilex® 7 SoC Attach f2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p><em>Table: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Subsystems</em></p>
<table>
<thead>
<tr>
<th>Subsystem</th>
<th>User Guide</th>
<th>Document ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe Subsystem</td>
<td><a href="https://github.com/OFS/ofs.github.io/blob/main/docs/hw/common/user_guides/ug_qs_pcie_ss.pdf">Intel FPGA PCI Express Subsystem IP User Guide</a></td>
<td>N/A</td>
</tr>
<tr>
<td>Memory Subsystem</td>
<td><a href="https://github.com/OFS/ofs.github.io/blob/main/docs/hw/common/user_guides/ug_qs_pcie_ss.pdf">Intel FPGA Memory Subsystem IP User Guide</a></td>
<td>686148<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td>Ethernet Subsystem</td>
<td><a href="https://cdrdv2-public.intel.com/773414/intelofs-773413-773414.pdf">Ethernet Subsystem Intel FPGA IP User Guide</a></td>
<td>773413<sup><strong>[1]</strong></sup></td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> You must request entitled access to these documents.</p>
<p>The host control and data flow is shown in the diagram below:</p>
<p><a class="glightbox" href="../images/OFS-Datapaths.PNG" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/OFS-Datapaths.PNG" /></a></p>
<p>The control and data paths are composed of the following:</p>
<ul>
<li>Host Interface Adapter (PCIe)</li>
<li>SoC Interface Adapter (PCIe)</li>
<li>Low Performance Peripherals<ul>
<li>Slow speed peripherals (<abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>, I2C, Smbus, etc)</li>
<li>Management peripherals (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>)</li>
</ul>
</li>
<li>High Performance Peripherals<ul>
<li>Memory peripherals</li>
<li>Acceleration Function peripherals (eg. AFUs)</li>
<li>HPS Peripheral</li>
</ul>
</li>
<li>Fabrics<ul>
<li>Peripheral Fabric (multi drop)</li>
<li><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Streaming fabric (point to point)</li>
</ul>
</li>
</ul>
<p>Peripherals are connected to one another using AXI, either:</p>
<ul>
<li>Via the peripheral fabric (AXI4-Lite, multi drop)</li>
<li>Via the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> streaming fabric (AXI-S, point to point)</li>
</ul>
<p>Peripherals are presented to software as:</p>
<ul>
<li><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> managed peripherals that implement DFH CSR structure.  </li>
<li>Native driver managed peripherals (i.e. Exposed via an independent PF, VF)</li>
</ul>
<p>The peripherals connected to the peripheral fabric are primarily OPAE managed resources, whereas the peripherals connected to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> are “primarily” managed by native OS drivers. The word “primarily” is used since the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is not mandated to expose all its peripherals to OPAE. </p>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> uses a defined set of CSRs to expose the functionality of the FPGA to the host software.  These registers are described in <a href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/#6-mmio-regions">Open FPGA Stack Reference Manual - <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Regions section</a>.</p>
<p>If you make changes to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that affect the software operation, then <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provides a mechanism to communicate that information to the proper software driver that works with your new hardware.  The <a href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/#611-device-feature-header-dfh-structure">Device Feature Header (DFH) structure</a> is followed to provide compatibility with OPAE software.  Please see <a href="https://github.com/OPAE/linux-dfl/blob/fpga-ofs-dev/Documentation/fpga/dfl.rst#fpga-device-feature-list-dfl-framework-overview">FPGA Device Feature List (<abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>) Framework Overview</a> for a description of <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> operation from the driver perspective.</p>
<p>In the default design, the SoC and Host AFUs are isolated from each other. You must develop mechanisms for Host - SoC communication if desired.</p>
<blockquote>
<p><strong>Note:</strong> The default configuration of the Board Peripheral Fabric, there is a connection from the Host Interface to the PMCI-SS, however the PMCI-SS is not in the Host <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>, and is not discovered by Host SW by default. If you want to guarantee that the Host can not access the PMCI-SS, and by extension the Board <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, you must implement a filtering mechanism, for example, in the Host ST2MM module to prevent access to the PMCI-SS address space.</p>
</blockquote>
<h4 id="1214-host-exercisers"><strong>1.2.1.4 Host Exercisers</strong><a class="headerlink" href="#1214-host-exercisers" title="Permanent link">&para;</a></h4>
<p>The default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workloads in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach f2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> contains several modules called Host Exercisers which are used to exercise the interfaces on the board. The <em>Host Exerciser Descriptions</em> Table describes these modules.</p>
<p><em>Table: Host Exerciser Descriptions</em></p>
<table>
<thead>
<tr>
<th>Name</th>
<th>Acronym</th>
<th>Description</th>
<th>OPAE Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host Exerciser Loopback</td>
<td>HE-LB</td>
<td>Used to exercise and characterize host to FPGA data transfer.</td>
<td><code>host_exerciser</code></td>
</tr>
<tr>
<td>Host Exerciser Memory</td>
<td>HE_MEM</td>
<td>Used to exercise and characterize host to Memory data transfer.</td>
<td><code>host_exerciser</code></td>
</tr>
<tr>
<td>Host Exerciser Memory Traffic Generator</td>
<td>HE_MEM_TG</td>
<td>Used to exercise and test available memory channels with a configurable traffic pattern.</td>
<td><code>mem_tg</code></td>
</tr>
<tr>
<td>Host Exerciser High Speed Serial Interface</td>
<td>HE-HSSI</td>
<td>f2000x: Used to exercise and characterize HSSI interfaces.</td>
<td><code>hssi</code></td>
</tr>
</tbody>
</table>
<p>The host exercisers can be removed from the design at compile-time using command line arguments for the build script.</p>
<h4 id="1215-module-access-via-apfbpf"><strong>1.2.1.5 Module Access via APF/BPF</strong><a class="headerlink" href="#1215-module-access-via-apfbpf" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex Agilex® 7 SoC Attach f2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> uses AXI4-Lite interconnect logic named the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Peripheral Fabric (APF) and Board Peripheral Fabric (BPF) to access the registers of the various modules in the design. The APF/BPF modules define master/slave interactions, namely between the SoC/Host software and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and board peripherals. The following tables describe the address mapping of the APF and BPF for both the SoC and the Host.</p>
<p><em>Table: SoC APF Address Map</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00_0000 - 0x0F_FFFF</td>
<td>1024K</td>
<td>Board Peripherals (See <em>SoC BPF Address Map</em> table)</td>
</tr>
<tr>
<td>0x10_0000 - 0x10_FFFF</td>
<td>64K</td>
<td>ST2MM</td>
</tr>
<tr>
<td>0x11_0000 - 0x12_FFFF</td>
<td>128K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x13_0000 - 0x13_FFFF</td>
<td>64K</td>
<td><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Gasket:</br> 4K= <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Gasket DFH, control and status</br>4K= Port DFH</br>4K=User Clock</br>52K=Remote STP</td>
</tr>
<tr>
<td>0x14_0000 - 0x14_FFFF</td>
<td>64K</td>
<td><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Error Reporting</td>
</tr>
</tbody>
</table>
<p><em>Table: Host APF Address Map</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00_0000 - 0x0F_FFFF</td>
<td>1024K</td>
<td>Board Peripherals (See <em>Host BPF Address Map</em> table)</td>
</tr>
<tr>
<td>0x10_0000 - 0x10_FFFF</td>
<td>64K</td>
<td>ST2MM</td>
</tr>
<tr>
<td>0x11_0000 - 0x13_FFFF</td>
<td>192K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x14_0000 - 0x14_FFFF</td>
<td>64K</td>
<td><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Error Reporting</td>
</tr>
</tbody>
</table>
<p><em>Table: SoC BPF Address Map</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0_0000 - 0x0_FFFF</td>
<td>64K</td>
<td><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
</tr>
<tr>
<td>0x1_0000 - 0x1_0FFF</td>
<td>4K</td>
<td>SoC PCIe IF</td>
</tr>
<tr>
<td>0x1_1000 - 0x1_1FFF</td>
<td>4K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x1_2000 - 0x1_2FFF</td>
<td>4K</td>
<td>QSFP0</td>
</tr>
<tr>
<td>0x1_3000 - 0x1_3FFF</td>
<td>4K</td>
<td>QSFP1</td>
</tr>
<tr>
<td>0x1_4000 - 0x1_4FFF</td>
<td>4K</td>
<td>Ethernet Sub-System</td>
</tr>
<tr>
<td>0x1_5000 - 0x1_5FFF</td>
<td>4K</td>
<td>Memory Sub-System</td>
</tr>
<tr>
<td>0x8_0000 - 0xF_FFFF</td>
<td>512K</td>
<td>PMCI Controller</td>
</tr>
</tbody>
</table>
<p><em>Table: Host BPF Address Map</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0_0000 - 0x0_0FFF</td>
<td>4K</td>
<td>Host PCIe IF</td>
</tr>
<tr>
<td>0x8_0000 - 0xF_FFFF</td>
<td>512K</td>
<td>PMCI Controller</td>
</tr>
</tbody>
</table>
<h3 id="122-customization-options"><strong>1.2.2 Customization Options</strong><a class="headerlink" href="#122-customization-options" title="Permanent link">&para;</a></h3>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is designed to be easily customizable to meet your design needs. The <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Examples Table</em> lists the general user flows for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach f2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development, along with example customizations for each user flow, plus links to step-by-step walkthroughs where available.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Examples</em></p>
<table>
<thead>
<tr>
<th>Walkthrough Name</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module">Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#414-walkthrough-modify-and-run-uvm-tests-for-a-fim-that-has-a-new-module">Modify and run <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#415-walkthrough-hardware-test-a-fim-that-has-a-new-module">Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#416-walkthrough-debug-the-fim-with-signal-tap">Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu">Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#431-walkthrough-resize-the-partial-reconfiguration-region">Resize the Partial Reconfiguration Region</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#4431-walkthrough-modify-the-pcie-sub-system-and-pf-vf-mux-configuration-using-ofss">Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#4441-walkthrough-modify-pcie-sub-system-and-pf-vf-mux-configuration-using-ip-presets">Modify PCIe Sub-System and PF/VF MUX Configuration Using IP Presets</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#451-walkthrough-create-a-minimal-fim">Create a Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#461-walkthrough-migrate-to-a-different-agilex-device-number">Migrate to a Different Agilex Device Number</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss">Modify the Memory Sub-System Using IP Presets With OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#481-walkthrough-modify-the-ethernet-sub-system-channels-with-pre-made-hssi-ofss">Modify the Ethernet Sub-System Channels With Pre-Made HSSI OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#482-walkthrough-add-channels-to-the-ethernet-sub-system-channels-with-custom-hssi-ofss">Add Channels to the Ethernet Sub-System Channels With Custom HSSI OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#483-walkthrough-modify-the-ethernet-sub-system-with-pre-made-hssi-ofss-plus-additional-modifications">Modify the Ethernet Sub-System With Pre-Made HSSI OFSS Plus Additional Modifications</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#484-walkthrough-modify-the-ethernet-sub-system-without-hssi-ofss">Modify the Ethernet Sub-System Without HSSI OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#531-walkthrough-program-the-fpga-via-rsu">Program the FPGA via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></a></td>
</tr>
</tbody>
</table>
<h3 id="13-development-environment"><strong>1.3 Development Environment</strong><a class="headerlink" href="#13-development-environment" title="Permanent link">&para;</a></h3>
<p>This section describes the components required for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development, and provides a walkthrough for setting up the environment on your development machine.</p>
<p>Note that your development machine may be different than your deployment machine where the FPGA card is installed. FPGA development work and deployment work can be performed either on the same machine, or on different machines as desired. Refer to the following guides for instructions on setting up an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> deployment environment.</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a></li>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a></li>
</ul>
<p>The recommended Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>) operating system for development of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is RedHatEnterprise Linux® (RHEL) 8.6, which is the assumed operating system for this developer guide. </p>
<p>The recommended development environment requires the following:</p>
<ol>
<li>Workstation or server with a Quartus Prime Pro Version 23.4 installed on a Quartus Prime Pro-supported Linux distribution.  See <a href="https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/os-support.html">Operating System Support</a>.  The Linux distribution known to work with this version of RedHatEnterprise Linux® (RHEL) 8.6 . Note, Windows is not supported.</li>
<li>Compilation targeting Agilex® 7 FPGA devices requires a minimum of 64 GB of RAM.</li>
<li>Simulation of lower level functionality (not chip level) is supported by Synopsys<sup>&reg;</sup> VCS and Mentor Graphics<sup>&reg;</sup> QuestaSim SystemVerilog simulators.</li>
<li>Simulation of chip level requires Synopsys VCS and VIP</li>
</ol>
<p>You may modify the build scripts and pin files to target different boards with Agilex® 7 FPGA devices.</p>
<p>Testing the Agilex® 7 SoC Attach on the IPU Platform F2000X-PL hardware requires a deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</p>
<h4 id="131-development-tools"><strong>1.3.1 Development Tools</strong><a class="headerlink" href="#131-development-tools" title="Permanent link">&para;</a></h4>
<p>The <em>Development Environment Table</em> describes the Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>) for the tools that are required for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development.</p>
<p><em>Table: Development Environment <abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></em></p>
<table>
<thead>
<tr>
<th>Component</th>
<th>Version</th>
<th>Installation Walkthrough</th>
</tr>
</thead>
<tbody>
<tr>
<td>Development Operating System</td>
<td>RedHatEnterprise Linux® (RHEL) 8.6</td>
<td>N/A</td>
</tr>
<tr>
<td>Quartus Prime Software</td>
<td>Quartus Prime Pro Version 23.4 for Linux + Patches 0.17 patch (PCIe)</td>
<td>Section 1.3.1.1</td>
</tr>
<tr>
<td>Python</td>
<td>3.6.8 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>GCC</td>
<td>8.5.0 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>cmake</td>
<td>3.15 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>git</td>
<td>1.8.3.1</td>
<td></td>
</tr>
<tr>
<td>PERL</td>
<td>5.8.8</td>
<td></td>
</tr>
<tr>
<td><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Source Files</td>
<td>ofs-2024.1-1</td>
<td>Section 1.3.2.1</td>
</tr>
</tbody>
</table>
<h5 id="1311-walkthrough-install-quartus-prime-pro-software"><strong>1.3.1.1 Walkthrough: Install Quartus Prime Pro Software</strong><a class="headerlink" href="#1311-walkthrough-install-quartus-prime-pro-software" title="Permanent link">&para;</a></h5>
<p><strong>Intel Quartus Prime Pro Version 23.4</strong> is verified to work with the latest <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> release ofs-2024.1-1.  However, you have the option to port and verify the release on newer versions of Intel Quartus Prime Pro software.</p>
<p>Use Ubuntu 22.04 LTS for compatibility with your development flow and also testing your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design in your platform. </p>
<p>Prior to installing Quartus:</p>
<ol>
<li>
<p>Ensure you have at least 64 GB of free space for Quartus Prime Pro installation and your development work.</p>
<ul>
<li>Intel® recommends that your system be configured to provide virtual memory equal in size or larger than the recommended physical RAM size that is required to process your design.</li>
<li>The disk space may be significantly more based on the device families included in the install. Prior to installation, the disk space should be enough to hold both zipped tar files and uncompressed installation files. After successful installation, delete the downloaded zipped files and uncompressed zip files to release the disk space.</li>
</ul>
</li>
<li>
<p>Perform the following steps to satisfy the required dependencies.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>dnf<span class="w"> </span>install<span class="w"> </span>-y<span class="w"> </span>gcc<span class="w"> </span>gcc-c++<span class="w"> </span>make<span class="w"> </span>cmake<span class="w"> </span>libuuid-devel<span class="w"> </span>rpm-build<span class="w"> </span>autoconf<span class="w"> </span>automake<span class="w"> </span>bison<span class="w"> </span>boost<span class="w"> </span>boost-devel<span class="w"> </span>libxml2<span class="w"> </span>libxml2-devel<span class="w"> </span>make<span class="w"> </span>ncurses<span class="w"> </span>grub2<span class="w"> </span>bc<span class="w"> </span>csh<span class="w"> </span>flex<span class="w"> </span>glibc-locale-source<span class="w"> </span>libnsl<span class="w"> </span>ncurses-compat-libs<span class="w"> </span>
</code></pre></div>
<p>Apply the following configurations.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>localedef<span class="w"> </span>-f<span class="w"> </span>UTF-8<span class="w"> </span>-i<span class="w"> </span>en_US<span class="w"> </span>en_US.UTF-8<span class="w"> </span>
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/lib64/libncurses.so.6<span class="w"> </span>/usr/lib64/libncurses.so.5<span class="w"> </span>
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/bin/python3<span class="w"> </span>/usr/bin/python
</code></pre></div>
</li>
<li>
<p>Create the default installation path: <home directory>/intelFPGA_pro/<version number>, where <home directory> is the default path of the Linux workstation, or as set by the system administrator and <version> is your Quartus version number.</p>
<p>The installation path must satisfy the following requirements:</p>
<ul>
<li>Contain only alphanumeric characters</li>
<li>No special characters or symbols, such as !$%@^&amp;*&lt;&gt;,</li>
<li>Only English characters</li>
<li>No spaces</li>
</ul>
</li>
<li>
<p>Download your required Quartus Prime Pro Linux version <a href="https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime/resource.html">here</a>.</p>
</li>
<li>
<p>Install required Quartus patches. The Quartus patch <code>.run</code> files can be found in the <strong>Assets</strong> tab on the <a href="https://github.com/OFS/ofs-f2000x-pl/releases/tag/ofs-2024.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Release GitHub page</a>. The patches for this release are 0.17 patch (PCIe).</p>
</li>
<li>
<p>After running the Quartus Prime Pro installer, set the PATH environment variable to make utilities <code>quartus</code>, <code>jtagconfig</code>, and <code>quartus_pgm</code> discoverable. Edit your bashrc file <code>~/.bashrc</code> to add the following line:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>&lt;Quartus<span class="w"> </span>install<span class="w"> </span>directory&gt;/quartus/bin:<span class="nv">$PATH</span>
<a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>&lt;Quartus<span class="w"> </span>install<span class="w"> </span>directory&gt;/qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
<p>For example, if the Quartus install directory is /home/intelFPGA_pro/23.4 then the new line is:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>/home/intelFPGA_pro/23.4/quartus/bin:<span class="nv">$PATH</span>
<a id="__codelineno-3-2" name="__codelineno-3-2" href="#__codelineno-3-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>/home/intelFPGA_pro/23.4/qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
</li>
<li>
<p>Verify, Quartus is discoverable by opening a new shell:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>$ which quartus
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>/home/intelFPGA_pro/23.4/quartus/bin/quartus
</code></pre></div>
</li>
</ol>
<h4 id="132-fim-source-files"><strong>1.3.2 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Source Files</strong><a class="headerlink" href="#132-fim-source-files" title="Permanent link">&para;</a></h4>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provides a framework of FPGA synthesizable code, simulation environment, and synthesis/simulation scripts.  <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> designers can use the provided code as-is, modify the provided code, or add new code to meet your specific product requirements. Instructions for compiling the existing design is given in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#2-fim-compilation"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Compilation</a> section, while instructions for customizing the default design can be found in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#4-fim-customization"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization</a> section.</p>
<p>The source files for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> are provided in the following repository: <a href="https://github.com/OFS/ofs-f2000x-pl/releases/tag/ofs-2024.1-1">https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-f2000x-pl/releases/tag/ofs-2024.1-1</a>.</p>
<p>Some essential directories in the repository are described as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a><span class="p">|</span><span class="w">  </span>ipss<span class="w">            </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>IP<span class="w"> </span>Sub-Systems
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>hssi<span class="w">         </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>HSSI<span class="w"> </span>Sub-System
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>mem<span class="w">          </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>HSSI<span class="w"> </span>Sub-System
<a id="__codelineno-5-4" name="__codelineno-5-4" href="#__codelineno-5-4"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pcie<span class="w">         </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>PCIe<span class="w"> </span>Sub-System
<a id="__codelineno-5-5" name="__codelineno-5-5" href="#__codelineno-5-5"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pmci<span class="w">         </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>PMCI<span class="w"> </span>Sub-System
<a id="__codelineno-5-6" name="__codelineno-5-6" href="#__codelineno-5-6"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>qsfp<span class="w">         </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>QSFP<span class="w"> </span>Sub-System
<a id="__codelineno-5-7" name="__codelineno-5-7" href="#__codelineno-5-7"></a><span class="p">|</span><span class="w">  </span>ofs-common<span class="w">      </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span>which<span class="w"> </span>are<span class="w"> </span>common<span class="w"> </span>across<span class="w"> </span>OFS<span class="w"> </span>platforms
<a id="__codelineno-5-8" name="__codelineno-5-8" href="#__codelineno-5-8"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts<span class="w">      </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>scripts
<a id="__codelineno-5-9" name="__codelineno-5-9" href="#__codelineno-5-9"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>src<span class="w">          </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>host<span class="w"> </span>exercisers
<a id="__codelineno-5-10" name="__codelineno-5-10" href="#__codelineno-5-10"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>tools<span class="w">        </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>tools<span class="w"> </span>files
<a id="__codelineno-5-11" name="__codelineno-5-11" href="#__codelineno-5-11"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>verification<span class="w"> </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>UVM<span class="w"> </span>files
<a id="__codelineno-5-12" name="__codelineno-5-12" href="#__codelineno-5-12"></a><span class="p">|</span><span class="w">  </span>sim<span class="w">             </span>//<span class="w"> </span>Contains<span class="w"> </span>simulation<span class="w"> </span>files
<a id="__codelineno-5-13" name="__codelineno-5-13" href="#__codelineno-5-13"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>bfm
<a id="__codelineno-5-14" name="__codelineno-5-14" href="#__codelineno-5-14"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>common
<a id="__codelineno-5-15" name="__codelineno-5-15" href="#__codelineno-5-15"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts
<a id="__codelineno-5-16" name="__codelineno-5-16" href="#__codelineno-5-16"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>unit_test<span class="w">    </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>all<span class="w"> </span>unit<span class="w"> </span>tests
<a id="__codelineno-5-17" name="__codelineno-5-17" href="#__codelineno-5-17"></a><span class="p">|</span><span class="w">  </span>src<span class="w">             </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>Agilex<span class="w"> </span>Agilex®<span class="w"> </span><span class="m">7</span><span class="w"> </span>SoC<span class="w"> </span>Attach<span class="w"> </span>FIM
<a id="__codelineno-5-18" name="__codelineno-5-18" href="#__codelineno-5-18"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>afu_top<span class="w">      </span>//<span class="w"> </span>Contains<span class="w"> </span>top-level<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>AFU
<a id="__codelineno-5-19" name="__codelineno-5-19" href="#__codelineno-5-19"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>includes<span class="w">     </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>file<span class="w"> </span>header<span class="w"> </span>files
<a id="__codelineno-5-20" name="__codelineno-5-20" href="#__codelineno-5-20"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pd_qsys<span class="w">      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span>related<span class="w"> </span>to<span class="w"> </span>APF/BPF<span class="w"> </span>fabric
<a id="__codelineno-5-21" name="__codelineno-5-21" href="#__codelineno-5-21"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>top<span class="w">          </span>//<span class="w"> </span>Contains<span class="w"> </span>top-level<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>design<span class="w"> </span>top<span class="w"> </span>module
<a id="__codelineno-5-22" name="__codelineno-5-22" href="#__codelineno-5-22"></a><span class="p">|</span><span class="w">  </span>syn<span class="w">             </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span>related<span class="w"> </span>to<span class="w"> </span>design<span class="w"> </span>synthesis
<a id="__codelineno-5-23" name="__codelineno-5-23" href="#__codelineno-5-23"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts
<a id="__codelineno-5-24" name="__codelineno-5-24" href="#__codelineno-5-24"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>setup<span class="w">        </span>//<span class="w"> </span>Contains<span class="w"> </span>setup<span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>pin<span class="w"> </span>constraints<span class="w"> </span>and<span class="w"> </span>location<span class="w"> </span>constraints
<a id="__codelineno-5-25" name="__codelineno-5-25" href="#__codelineno-5-25"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>syn_top<span class="w">      </span>//<span class="w"> </span>Contains<span class="w"> </span>Quartus<span class="w"> </span>project<span class="w"> </span>files
<a id="__codelineno-5-26" name="__codelineno-5-26" href="#__codelineno-5-26"></a><span class="p">|</span><span class="w">  </span>tools
<a id="__codelineno-5-27" name="__codelineno-5-27" href="#__codelineno-5-27"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>ofss_config<span class="w">  </span>//<span class="w"> </span>Contains<span class="w"> </span>top<span class="w"> </span>level<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>pre-made<span class="w"> </span>board<span class="w"> </span>configuration
<a id="__codelineno-5-28" name="__codelineno-5-28" href="#__codelineno-5-28"></a><span class="p">|</span><span class="w">  </span>verification<span class="w">    </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>UVM<span class="w"> </span>testing
<a id="__codelineno-5-29" name="__codelineno-5-29" href="#__codelineno-5-29"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts
<a id="__codelineno-5-30" name="__codelineno-5-30" href="#__codelineno-5-30"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>testbench
<a id="__codelineno-5-31" name="__codelineno-5-31" href="#__codelineno-5-31"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>tests
<a id="__codelineno-5-32" name="__codelineno-5-32" href="#__codelineno-5-32"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>unit_tb
<a id="__codelineno-5-33" name="__codelineno-5-33" href="#__codelineno-5-33"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>verifplan
</code></pre></div>
<h5 id="1321-walkthrough-clone-fim-repository"><strong>1.3.2.1 Walkthrough: Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</strong><a class="headerlink" href="#1321-walkthrough-clone-fim-repository" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository:</p>
<ol>
<li>
<p>Create a new directory to use as a clean starting point to store the retrieved files.
    <div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>mkdir<span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a><span class="nb">cd</span><span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_BUILD_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div></p>
</li>
<li>
<p>Clone GitHub repository using the HTTPS git method
    <div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>git<span class="w"> </span>clone<span class="w"> </span>--recurse-submodules<span class="w"> </span>https://github.com/OFS/ofs-f2000x-pl.git
</code></pre></div></p>
</li>
<li>
<p>Check out the correct tag of the repository
    <div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a><span class="nb">cd</span><span class="w"> </span>ofs-f2000x-pl
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>git<span class="w"> </span>checkout<span class="w"> </span>--recurse-submodules<span class="w"> </span>tags/ofs-2024.1-1
</code></pre></div></p>
</li>
<li>
<p>Ensure that <code>ofs-common</code> has been cloned as well</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>git<span class="w"> </span>submodule<span class="w"> </span>status
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a>ea585a4f48d50faf3ae7ecfbec82525a8d22c730<span class="w"> </span>ofs-common<span class="w"> </span><span class="o">(</span>ofs-2024.1-1<span class="o">)</span>
</code></pre></div>
</li>
</ol>
<h4 id="133-environment-variables"><strong>1.3.3 Environment Variables</strong><a class="headerlink" href="#133-environment-variables" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation and simulation scripts require certain environment variables be set prior to execution.</p>
<h5 id="1331-walkthrough-set-development-environment-variables"><strong>1.3.3.1 Walkthrough: Set Development Environment Variables</strong><a class="headerlink" href="#1331-walkthrough-set-development-environment-variables" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to set the required environment variables. These environment variables must be set prior to simulation or compilation tasks so it is recommended that you create a script to set these variables.</p>
<ol>
<li>
<p>Navigate to the top level directory of the cloned <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="nb">cd</span><span class="w"> </span>ofs-f2000x-pl
</code></pre></div>
</li>
<li>
<p>Set project variables
  <div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="c1"># Set OFS Root Directory - e.g. this is the top level directory of the cloned OFS FIM repository</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_ROOTDIR</span><span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div></p>
</li>
<li>
<p>Set variables based on your development environment
  <div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="c1"># Set proxies if required for your server</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">http_proxy</span><span class="o">=</span>&lt;YOUR_HTTP_PROXY&gt;
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a><span class="nb">export</span><span class="w"> </span><span class="nv">https_proxy</span><span class="o">=</span>&lt;YOUR_HTTPS_PROXY&gt;
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ftp_proxy</span><span class="o">=</span>&lt;YOUR_FTP_PROXY&gt;
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">socks_proxy</span><span class="o">=</span>&lt;YOUR_SOCKS_PROXY&gt;
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">no_proxy</span><span class="o">=</span>&lt;YOUR_NO_PROXY&gt;
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a>
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a><span class="c1"># Set Quartus license path</span>
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LM_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_LM_LICENSE_FILE&gt;
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a>
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a><span class="c1"># Set Synopsys License path (if using Synopsys for simulation)</span>
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DW_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_DW_LICENSE_FILE&gt;
<a id="__codelineno-13-13" name="__codelineno-13-13" href="#__codelineno-13-13"></a><span class="nb">export</span><span class="w"> </span><span class="nv">SNPSLMD_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_SNPSLMD_LICENSE_FILE&gt;
<a id="__codelineno-13-14" name="__codelineno-13-14" href="#__codelineno-13-14"></a>
<a id="__codelineno-13-15" name="__codelineno-13-15" href="#__codelineno-13-15"></a><span class="c1"># Set Quartus Installation Directory - e.g. $QUARTUS_ROOTDIR/bin contains Quartus executables</span>
<a id="__codelineno-13-16" name="__codelineno-13-16" href="#__codelineno-13-16"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span>&lt;YOUR_QUARTUS_INSTALLATION_DIRECTORY&gt;
<a id="__codelineno-13-17" name="__codelineno-13-17" href="#__codelineno-13-17"></a>
<a id="__codelineno-13-18" name="__codelineno-13-18" href="#__codelineno-13-18"></a><span class="c1"># Set the Tools Directory - e.g. $TOOLS_LOCATION contains the &#39;synopsys&#39; directory if you are using Synopsys. Refer to the $VCS_HOME variable for an example.</span>
<a id="__codelineno-13-19" name="__codelineno-13-19" href="#__codelineno-13-19"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOOLS_LOCATION</span><span class="o">=</span>&lt;YOUR_TOOLS_LOCATION&gt;
</code></pre></div></p>
</li>
<li>
<p>Set generic environment variables</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="c1"># Set Work directory </span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">WORKDIR</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a>
<a id="__codelineno-14-4" name="__codelineno-14-4" href="#__codelineno-14-4"></a><span class="c1"># Set Quartus Tools variables</span>
<a id="__codelineno-14-5" name="__codelineno-14-5" href="#__codelineno-14-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_HOME</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-6" name="__codelineno-14-6" href="#__codelineno-14-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_INSTALL_DIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-7" name="__codelineno-14-7" href="#__codelineno-14-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR_OVERRIDE</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-8" name="__codelineno-14-8" href="#__codelineno-14-8"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_VER_AC</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-9" name="__codelineno-14-9" href="#__codelineno-14-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-14-10" name="__codelineno-14-10" href="#__codelineno-14-10"></a><span class="nb">export</span><span class="w"> </span><span class="nv">IMPORT_IP_ROOTDIR</span><span class="o">=</span><span class="nv">$IP_ROOTDIR</span>
<a id="__codelineno-14-11" name="__codelineno-14-11" href="#__codelineno-14-11"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QSYS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin
<a id="__codelineno-14-12" name="__codelineno-14-12" href="#__codelineno-14-12"></a>
<a id="__codelineno-14-13" name="__codelineno-14-13" href="#__codelineno-14-13"></a><span class="c1"># Set Verification Tools variables (if running simulations)</span>
<a id="__codelineno-14-14" name="__codelineno-14-14" href="#__codelineno-14-14"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGNWARE_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vip_common/vip_Q-2020.03A
<a id="__codelineno-14-15" name="__codelineno-14-15" href="#__codelineno-14-15"></a><span class="nb">export</span><span class="w"> </span><span class="nv">UVM_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vcsmx/S-2021.09-SP1/linux64/rhel/etc/uvm
<a id="__codelineno-14-16" name="__codelineno-14-16" href="#__codelineno-14-16"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vcsmx/S-2021.09-SP1/linux64/rhel
<a id="__codelineno-14-17" name="__codelineno-14-17" href="#__codelineno-14-17"></a><span class="nb">export</span><span class="w"> </span><span class="nv">MTI_HOME</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../questa_fse
<a id="__codelineno-14-18" name="__codelineno-14-18" href="#__codelineno-14-18"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VERDIR</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/verification
<a id="__codelineno-14-19" name="__codelineno-14-19" href="#__codelineno-14-19"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VIPDIR</span><span class="o">=</span><span class="nv">$VERDIR</span>
<a id="__codelineno-14-20" name="__codelineno-14-20" href="#__codelineno-14-20"></a>
<a id="__codelineno-14-21" name="__codelineno-14-21" href="#__codelineno-14-21"></a><span class="c1"># Set OPAE variables</span>
<a id="__codelineno-14-22" name="__codelineno-14-22" href="#__codelineno-14-22"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_SDK_REPO_BRANCH</span><span class="o">=</span>release/2.12.0
<a id="__codelineno-14-23" name="__codelineno-14-23" href="#__codelineno-14-23"></a>
<a id="__codelineno-14-24" name="__codelineno-14-24" href="#__codelineno-14-24"></a><span class="c1"># Set PATH to include compilation and simulation tools</span>
<a id="__codelineno-14-25" name="__codelineno-14-25" href="#__codelineno-14-25"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>/bin:<span class="nv">$QUARTUS_HOME</span>/../qsys/bin:<span class="nv">$QUARTUS_HOME</span>/sopc_builder/bin/:<span class="nv">$IOFS_BUILD_ROOT</span>/opae-sdk/install-opae-sdk/bin:<span class="nv">$MTI_HOME</span>/linux_x86_64/:<span class="nv">$MTI_HOME</span>/bin/:<span class="nv">$DESIGNWARE_HOME</span>/bin:<span class="nv">$VCS_HOME</span>/bin:<span class="nv">$PATH</span>
</code></pre></div>
</li>
</ol>
<h4 id="134-walkthrough-set-up-development-environment"><strong>1.3.4 Walkthrough: Set Up Development Environment</strong><a class="headerlink" href="#134-walkthrough-set-up-development-environment" title="Permanent link">&para;</a></h4>
<p>This walkthrough guides you through the process of setting up your development environment in preparation for <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development. This flow only needs to be done once on your development machine.</p>
<ol>
<li>
<p>Ensure that Quartus Prime Pro Version 23.4 for Linux with Agilex® 7 FPGA device support is installed on your development machine. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1311-walkthrough-install-quartus-prime-pro-software">Install Quartus Prime Pro Software</a> section for step-by-step installation instructions. Quartus Prime Pro Version 23.4 is the currently verified version of Quartus Prime Pro used for building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> images.  Porting to newer versions of Quartus Prime Pro may be performed by developers, however, you will need to verify operation.</p>
<ol>
<li>Verify version number<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a>quartus_sh<span class="w"> </span>--version
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a>Quartus<span class="w"> </span>Prime<span class="w"> </span>Shell
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a>Version<span class="w"> </span><span class="m">23</span>.4<span class="w"> </span>SC<span class="w"> </span>Pro<span class="w"> </span>Edition
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Ensure that all support tools are installed on your development machine, and that they meet the version requirements.</p>
<ol>
<li>
<p>Python 3.6.8 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>python<span class="w"> </span>--version
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>Python<span class="w"> </span><span class="m">3</span>.6.8
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>GCC 8.5.0 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a>gcc<span class="w"> </span>--version
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a>gcc<span class="w"> </span><span class="o">(</span>GCC<span class="o">)</span><span class="w"> </span><span class="m">8</span>.5.0
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>cmake 3.15 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a>cmake<span class="w"> </span>--version
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a>cmake<span class="w"> </span>version<span class="w"> </span><span class="m">3</span>.15
</code></pre></div>
</li>
</ol>
</li>
</ol>
</li>
<li>
<p>Clone the ofs-f2000x-pl repository if not already cloned. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Install UART IP license patch <code>.02</code>.</p>
<ol>
<li>
<p>Navigate to the <code>license</code> directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/license
</code></pre></div>
</li>
<li>
<p>Install Patch 0.02</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a>sudo<span class="w"> </span>./quartus-0.0-0.02iofs-linux.run
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Install Quartus Patches 0.17 patch (PCIe). All required patches are provided in the <strong>Assets</strong> of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Release: https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-f2000x-pl/releases/tag/ofs-2024.1-1</p>
<ol>
<li>
<p>Extract and unzip the <code>patch-agx7-2024-1.tar.gz</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a>tar<span class="w"> </span>-xvzf<span class="w"> </span>patch-agx7-2024-1.tar.gz
</code></pre></div>
</li>
<li>
<p>Run each patch <code>.run</code> file. As an example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>sudo<span class="w"> </span>./quartus-23.4-0.17-linux.run
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Verify that patches have been installed correctly. They should be listed in the output of the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a>quartus_sh<span class="w"> </span>--version
</code></pre></div>
</li>
<li>
<p>Set required environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
</ol>
<p>This concludes the walkthrough for setting up your development environment. At this point you are ready to begin <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development.</p>
<h2 id="2-fim-compilation"><strong>2. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Compilation</strong><a class="headerlink" href="#2-fim-compilation" title="Permanent link">&para;</a></h2>
<p>This section describes the process of compiling <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> designs using the provided build scripts. It contains two main sections:</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#21-compilation-theory">Compilation Theory</a> - Describes the theory behind <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation</li>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#22-compilation-flows">Compilation Flows</a> - Describes the process of compiling a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
</ul>
<p>The walkthroughs provided in this section are:</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></li>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#2261-walkthrough-manually-generate-ofs-out-of-tree-pr-fim">Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></li>
</ul>
<h3 id="21-compilation-theory"><strong>2.1 Compilation Theory</strong><a class="headerlink" href="#21-compilation-theory" title="Permanent link">&para;</a></h3>
<p>This section describes the theory behind <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation.</p>
<h4 id="211-fim-build-script"><strong>2.1.1 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Build Script</strong><a class="headerlink" href="#211-fim-build-script" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Common Repository contains a script named <code>build_top.sh</code> which is used to build <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> designs and generate output files that can be programmed to the board. After cloning the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (with the ofs-common repository included), the build script can be found in the following location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/syn/build_top.sh
</code></pre></div>
<p>The usage of the <code>build_top.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a>build_top.sh<span class="w"> </span><span class="o">[</span>-k<span class="o">]</span><span class="w"> </span><span class="o">[</span>-p<span class="o">]</span><span class="w"> </span><span class="o">[</span>-e<span class="o">]</span><span class="w"> </span><span class="o">[</span>--stage<span class="o">=</span>&lt;action&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>--ofss<span class="o">=</span>&lt;ip_config&gt;<span class="o">]</span><span class="w"> </span>&lt;build_target&gt;<span class="o">[</span>:&lt;fim_options&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;work_dir_name&gt;<span class="o">]</span>
</code></pre></div>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>-k</code></td>
<td>None</td>
<td>Keep. Preserves and rebuilds within an existing work tree instead of overwriting it.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>-p</code></td>
<td>None</td>
<td>When set, and if the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> supports partial reconfiguration, a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> template tree is generated at the end of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build. The <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> template tree is located in the top of the work directory but is relocatable and uses only relative paths. See $OFS_ROOTDIR/syn/common/scripts generate_pr_release.sh for details.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>-e</code></td>
<td>None</td>
<td>Run only Quartus analysis and elaboration. It completes the <code>setup</code> stage, passes <code>-end synthesis</code> to the Quartus compilation flow and exits without running the <code>finish</code> stage.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>--stage</code></td>
<td><code>all</code> | <code>setup</code> | <code>compile</code> | <code>finish</code></td>
<td>Controls which portion of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> build is run.</br>&nbsp;&nbsp;- <code>all</code>: Run all build stages (default)</br>&nbsp;&nbsp;- <code>setup</code>: Initialize a project in the work directory</br>&nbsp;&nbsp;- <code>compile</code>: Run the Quartus compilation flow on a project that was already initialized with <code>setup</code></br>&nbsp;&nbsp;- <code>finish</code>: Complete <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> post-compilation tasks, such as generating flash images and, if <code>-p</code> is set, generating a release.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>--ofss</code></td>
<td><code>&lt;ip_config&gt;</code></td>
<td>Used to modify IP, such as the PCIe SS, using .ofss configuration files. This parameter is consumed during the setup stage and IP is updated only inside the work tree. More than one .ofss file may be passed to the <code>--ofss</code> switch by concatenating them separated by commas. For example: <code>--ofss config_a.ofss,config_b.ofss</code>.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;build_target&gt;</code></td>
<td><code>n6000</code> | <code>n6001</code> | <code>fseries-dk</code> | <code>iseries-dk</code> | <strong><code>f2000x</code></strong></td>
<td>Specifies which board is being targeted.</td>
<td>Required</td>
</tr>
<tr>
<td><code>&lt;fim_options&gt;</code></td>
<td><code>flat</code> | <code>null_he_lb</code> | <code>null_he_hssi</code> | <code>null_he_mem</code> | <code>null_he_mem_tg</code> | <code>no_hssi</code></td>
<td>Used to change how the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is built.</br>&nbsp;&nbsp;&bull; <code>flat</code> - Compiles a flat design (no <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> assignments). This is useful for bringing up the design on a new board without dealing with <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> complexity.</br>&nbsp;&nbsp;&bull; <code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code>. </br>&nbsp;&nbsp;&bull; <code>no_hssi</code> - Removes the HSSI-SS from the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. </br>More than one <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> option may be passed included in the <code>&lt;fim_options&gt;</code> list by concatenating them separated by commas. For example: <code>&lt;build_target&gt;:flat,null_he_lb,null_he_hssi</code></td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;work_dir_name&gt;</code></td>
<td>String</td>
<td>Specifies the name of the work directory in which the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will be built. If not specified, the default target is <code>$OFS_ROOTDIR/work</code></td>
<td>Optional</td>
</tr>
</tbody>
</table>
<p>Refer to <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> which provides step-by-step instructions for running the <code>build_top.sh</code> script with some of the different available options.</p>
<p>If you wish to compile the f2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the Quartus Prime Pro GUI, you must at least run the setup portion of the <code>build_top.sh</code> script before compiling with the GUI. For instructions on compiling the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the Quartus GUI, refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#444-compiling-the-ofs-fim-using-quartus-gui">Compiling the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Using Quartus GUI</a> section.</p>
<p>The build scripts included with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> are verified to run in a bash shell. Other shells have not been tested. The full build script typically takes around 3 hours to complete.</p>
<p>The build script copies the <code>ipss</code>, <code>ofs-common</code>, <code>sim</code>, <code>src</code>,<code>syn</code> and <code>tools</code> directories to the specified work directory and then these copied files are used in the Quartus Prime Pro compilation process.</p>
<p>Some key output directories are described in the following table:</p>
<table>
<thead>
<tr>
<th>Directory</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>$OFS_ROOTDIR/&lt;WORK_DIR&gt;/syn/syn_top</code></td>
<td>Quartus Prime Pro project (ofs_top.qpf) and other Quartus Prime Pro specific files</td>
</tr>
<tr>
<td><code>$OFS_ROOTDIR/&lt;WORK_DIR&gt;/syn/syn_top/output_files</code></td>
<td>Directory with build reports and FPGA programming files</td>
</tr>
</tbody>
</table>
<p>The build script will run PACSign (if installed) and create an unsigned FPGA programming files for both user1 and user2 locations of the f2000x  FPGA flash.  Please note, if the f2000x  has the root entry hash key loaded, then PACsign must be run to add the proper key to the FPGA binary file.</p>
<h4 id="2111-build-work-directory"><strong>2.1.1.1 Build Work Directory</strong><a class="headerlink" href="#2111-build-work-directory" title="Permanent link">&para;</a></h4>
<p>The build script copies source files from the existing cloned repository into the specified work directory, which are then used for compilation. As such, any changes made in the base source files will be included in all subsequent builds, unless the <code>-k</code> option is used, in which case an existing work directories files are used as-is. Likewise, any changes made in a work directory is only applied to that work directory, and will not be updated in the base repository by default. When using OFSS files to modify the design, the build script will create a work directory and make the modifications in the work directory.</p>
<h4 id="2112-null-host-exercisers"><strong>2.1.1.2 Null Host Exercisers</strong><a class="headerlink" href="#2112-null-host-exercisers" title="Permanent link">&para;</a></h4>
<p>An HE_NULL <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> refers to a design with one, some, or all of the Host Exercisers replaced by <code>he_null</code> blocks. The <code>he_null</code> is a minimal block with CSRs that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> requests in order to keep PCIe alive. You may use any of the build flows (flat, in-tree, out-of-tree) with the HE_NULL compile options. The HE_NULL compile options are as follows:</p>
<ul>
<li><code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code></li>
<li><code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code></li>
<li><code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code></li>
<li><code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code></li>
</ul>
<p>The <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section gives step-by-step instructions for this flow.</p>
<h4 id="212-ofss-file-usage"><strong>2.1.2 OFSS File Usage</strong><a class="headerlink" href="#212-ofss-file-usage" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script can use OFSS files to easily customize design IP prior to compilation using preset configurations. The OFSS files specify certain parameters for different IPs. Using OFSS is provided as a convenience feature for building FIMs; it is not required if the source files are already configured as desired. The <em>Provided OFSS Files</em> table below describes the pre-made OFSS files for the f2000x that can be found in the <code>$OFS_ROOTDIR/tools/ofss_config</code> directory. </p>
<p><em>Table: Provided OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>f2000x.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>Top</td>
<td>Top level OFSS file which includes <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, PCIe Host, PCIe SoC, IOPLL, and Memory OFSS files.</td>
</tr>
<tr>
<td><code>f2000x_base.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>ofs</td>
<td>Defines certain attributes of the design, including the platform name, device family, fim type, part number, and device ID.</td>
</tr>
<tr>
<td><code>pcie_host.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem for the f2000x Host</td>
</tr>
<tr>
<td><code>pcie_soc.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem for the f2000x SoC</td>
</tr>
<tr>
<td><code>iopll.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/iopll</code></td>
<td>iopll</td>
<td>Sets the IOPLL frequency to <code>470 MHz</code></td>
</tr>
<tr>
<td><code>memory.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/memory</code></td>
<td>memory</td>
<td>Defines the memory IP preset file to be used during the build as <code>f2000x</code></td>
</tr>
<tr>
<td><code>hssi_8x25.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 8x25 GbE</td>
</tr>
<tr>
<td><code>hssi_8x10.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 8x10 GbE</td>
</tr>
<tr>
<td><code>hssi_2x100.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 2x100 GbE CAUI-4</td>
</tr>
<tr>
<td><code>hssi_4x100_caui2.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 2x100 GbE CAUI-2</td>
</tr>
</tbody>
</table>
<p>There can typically be three sections contained within an OFSS file.</p>
<ul>
<li>
<p><strong><code>[include]</code></strong></p>
<ul>
<li>This section of an OFSS file contains elements separated by a newline, where each element is the path to an OFSS file that is to be included for configuration by the OFSS Configuration Tool. Ensure that any environment variables (e.g. <code>$OFS_ROOTDIR</code>) is set correctly. The OFSS Config tool uses breadth first search to include all of the specified OFSS files; the ordering of OFSS files does not matter</li>
</ul>
</li>
</ul>
<ul>
<li>
<p><strong><code>[ip]</code></strong></p>
<ul>
<li>This section of an OFSS file contains a key value pair that allows the OFSS Config tool to determine which IP configuration is being passed in. The currently supported values of IP are <code>ofs</code>, <code>iopll</code>, <code>pcie</code>, <code>memory</code>, and <code>hssi</code>.</li>
</ul>
</li>
</ul>
<ul>
<li>
<p><strong><code>[settings]</code></strong></p>
<ul>
<li>This section of an OFSS file contains IP specific settings. Refer to an existing IP OFSS file to see what IP settings are set. For the IP type <code>ofss</code>, the settings will be information of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> device (platform, family, fim, part #, device_id)</li>
</ul>
</li>
</ul>
<h5 id="2121-platform-ofss-file"><strong>2.1.2.1 Platform OFSS File</strong><a class="headerlink" href="#2121-platform-ofss-file" title="Permanent link">&para;</a></h5>
<p>The <code>&lt;platform&gt;.ofss</code> file (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code>) is the platform level OFSS wrapper file. This is typically the OFSS file that is provided to the build script. It only contains an <code>include</code> section which lists all other OFSS files that are to be used when the <code>&lt;platform&gt;.ofss</code> file is passed to the build script.</p>
<p>The generic structure of a <code>&lt;platform&gt;.ofss</code> file is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a><span class="o">[</span>include<span class="o">]</span>
<a id="__codelineno-30-2" name="__codelineno-30-2" href="#__codelineno-30-2"></a>&lt;PATH_TO_PLATFORM_BASE_OFSS_FILE&gt;
<a id="__codelineno-30-3" name="__codelineno-30-3" href="#__codelineno-30-3"></a>&lt;PATH_TO_PCIE_OFSS_FILE&gt;
<a id="__codelineno-30-4" name="__codelineno-30-4" href="#__codelineno-30-4"></a>&lt;PATH_TO_IOPLL_OFSS_FILE&gt;
<a id="__codelineno-30-5" name="__codelineno-30-5" href="#__codelineno-30-5"></a>&lt;PATH_TO_MEMORY_OFSS_FILE&gt;
<a id="__codelineno-30-6" name="__codelineno-30-6" href="#__codelineno-30-6"></a>&lt;PATH_TO_HSSI_OFSS_FILE&gt;
</code></pre></div>
<h5 id="2122-ofs-ip-ofss-file"><strong>2.1.2.2 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> IP OFSS File</strong><a class="headerlink" href="#2122-ofs-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>ofs</code> (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/f2000x_base.ofss</code>) contains board specific information for the target board.</p>
<p>The default configuration options for an OFSS file with IP type <code>ofs</code> are described in the <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> IP OFSS File Options</em> table.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> IP OFSS File Defaults</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>f2000x Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>ofs</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>platform</code></td>
<td><code>f2000x</code></td>
</tr>
<tr>
<td></td>
<td><code>family</code></td>
<td><code>agilex</code></td>
</tr>
<tr>
<td></td>
<td><code>fim</code></td>
<td><code>base_x16</code></td>
</tr>
<tr>
<td></td>
<td><code>part</code></td>
<td><code>AGFC023R25A2E2VR0</code></td>
</tr>
<tr>
<td></td>
<td><code>device_id</code></td>
<td><code>6100</code></td>
</tr>
</tbody>
</table>
<h5 id="2123-pcie-ip-ofss-file"><strong>2.1.2.3 PCIe IP OFSS File</strong><a class="headerlink" href="#2123-pcie-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>pcie</code> (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host.ofss</code>) is used to configure the PCIe-SS in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The PCIe OFSS file has a special section type (<code>[pf*]</code>) which is used to define physical functions (PFs) in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Each PF has a dedicated section, where the <code>*</code> character is replaced with the PF number. For example, <code>[pf0]</code>, <code>[pf1]</code>, etc. For reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configurations, the Host must have at least 1 PF. The SoC must have at least 1 PF with 1 VF. This is because the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region cannot be left unconnected. PFs must be consecutive. The <em>PFVF Limitations</em> tables below describe the supported number of PFs and VFs for the Host and SoC.</p>
<p><em>Table: Host PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>0</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p><em>Table: SoC PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>1 (on PF0)</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p>Currently supported configuration options for an OFSS file with IP type <code>pcie</code> are described in the <em>PCIe IP OFSS File Options</em> table.</p>
<p><em>Table: PCIe IP OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>pcie</code></td>
<td>Specifies that this OFSS file configures the PCIe-SS</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>pcie_ss</code> | <code>soc_pcie_ss</code></td>
<td>Specifies the output name of the PCIe-SS IP</td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><em>String</em></td>
<td>OPTIONAL - Specifies the name of a PCIe-SS IP presets file to use when building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. When used, a presets file will take priority over any other parameters set in this OFSS file.</td>
</tr>
<tr>
<td><code>[pf*]</code></td>
<td><code>num_vfs</code></td>
<td>Integer</td>
<td>Specifies the number of Virtual Functions in the current PF</td>
</tr>
<tr>
<td></td>
<td><code>bar0_address_width</code></td>
<td>Integer</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>bar4_address_width</code></td>
<td>Integer</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_bar0_address_width</code></td>
<td>Integer</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>prs_ext_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pasid_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_vendor_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_device_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>revision_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>class_code</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_vendor_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_dev_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>sriov_vf_device_id</code></td>
<td>32'h Value</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>exvf_subsysid</code></td>
<td>32'h Value</td>
<td></td>
</tr>
</tbody>
</table>
<p>The default values for all PCIe-SS parameters (that are not defined in the PCIe IP OFSS file) are defined in <code>$OFS_ROOTDIR/ofs-common/tools/ofss_config/ip_params/pcie_ss_component_parameters.py</code>. When using a PCIe IP OFSS file during compilation, the PCIe-SS IP that is used will be defined based on the values in the PCIe IP OFSS file plus the parameters defined in <code>pcie_ss_component_parameters.py</code>.</p>
<h5 id="2124-iopll-ip-ofss-file"><strong>2.1.2.4 IOPLL IP OFSS File</strong><a class="headerlink" href="#2124-iopll-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>iopll</code> (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/iopll/iopll.ofss</code>) is used to configure the IOPLL in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The IOPLL OFSS file has a special section type (<code>[p_clk]</code>) which is used to define the IOPLL clock frequency.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>iopll</code> are described in the <em>IOPLL OFSS File Options</em> table.</p>
<p><em>Table: IOPLL OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>iopll</code></td>
<td>Specifies that this OFSS file configures the IOPLL</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>sys_pll</code></td>
<td>Specifies the output name of the IOPLL.</td>
</tr>
<tr>
<td></td>
<td><code>instance_name</code></td>
<td><code>iopll_0</code></td>
<td>Specifies the instance name of the IOPLL.</td>
</tr>
<tr>
<td><code>[p_clk]</code></td>
<td><code>freq</code></td>
<td>Integer: 250 - 470</td>
<td>Specifies the IOPLL clock frequency in MHz.</td>
</tr>
</tbody>
</table>
<blockquote>
<p><strong>Note:</strong> The following frequencies have been tested on reference boards: 350MHz, 400MHz, 470MHz.</p>
</blockquote>
<h5 id="2125-memory-ip-ofss-file"><strong>2.1.2.5 Memory IP OFSS File</strong><a class="headerlink" href="#2125-memory-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>memory</code> (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/memory/memory.ofss</code>) is used to configure the Memory-SS in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The Memory OFSS file specifies a <code>preset</code> value, which selects a presets file (<code>.qprs</code>) to configure the Memory-SS.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>memory</code> are described in the <em>Memory OFSS File Options</em> table.</p>
<p><em>Table: Memory OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>memory</code></td>
<td>Specifies that this OFSS file configures the Memory-SS</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>mem_ss_fm</code></td>
<td>Specifies the output name of the Memory-SS.</td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><code>f2000x</code> | <em>String</em><sup><strong>[1]</strong></sup></td>
<td>Specifies the name of the <code>.qprs</code> presets file that will be used to build the Memory-SS.</td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> You may generate your own <code>.qprs</code> presets file with a unique name using Quartus. </p>
<p>Memory-SS presets files are stored in the <code>$OFS_ROOTDIR/ipss/mem/qip/presets</code> directory.</p>
<h5 id="2126-hssi-ip-ofss-file"><strong>2.1.2.6 HSSI IP OFSS File</strong><a class="headerlink" href="#2126-hssi-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>hssi</code> (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/hssi/hssi_8x25.ofss</code>) is used to configure the Ethernet-SS in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>hssi</code> are described in the <em>HSSI OFSS File Options</em> table.</p>
<p><em>Table: HSSI OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>hssi</code></td>
<td>Specifies that this OFSS file configures the Ethernet-SS</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>hssi_ss</code></td>
<td>Specifies the output name of the Ethernet-SS</td>
</tr>
<tr>
<td></td>
<td><code>num_channels</code></td>
<td>Integer</td>
<td>Specifies the number of channels.</td>
</tr>
<tr>
<td></td>
<td><code>data_rate</code></td>
<td><code>10GbE</code> | <code>25GbE</code> | <code>100GCAUI-4</code> | <code>100GAUI-2</code></td>
<td>Specifies the data rate</td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td>None | <em>String</em><sup><strong>[1]</strong></sup></td>
<td>OPTIONAL - Selects the platform whose preset <code>.qprs</code> file will be used to build the Ethernet-SS. When used, this will overwrite the other settings in this OFSS file.</td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> You may generate your own <code>.qprs</code> presets file with a unique name using Quartus. </p>
<p>Ethernet-SS presets should be stored in a <code>$OFS_ROOTDIR/ipss/hssi/qip/hssi_ss/presets</code> directory.</p>
<h4 id="213-ofs-build-script-outputs"><strong>2.1.3 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Outputs</strong><a class="headerlink" href="#213-ofs-build-script-outputs" title="Permanent link">&para;</a></h4>
<p>The output files resulting from running the the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <code>build_top.sh</code> build script are copied to a single directory during the <code>finish</code> stage of the build script. The path for this directory is: <code>$OFS_ROOTDIR/&lt;WORK_DIRECTORY&gt;/syn/syn_top/output_files</code></p>
<p>The output files include programmable images and compilation reports. The <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Output Descriptions</em> table describes some of the essential images that are generated by the build script.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Output Descriptions</em></p>
<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ofs_top.bin</td>
<td>This is an intermediate, raw binary file. This intermediate raw binary file is produced by taking the Quartus Prime Pro generated *.sof file, and converting it to *.pof using quartus_pfg, then converting the *.pof to *.hexout using quartus_cpf, and finally converting the *.hexout to *.bin using objcopy. <br /><br /><code>ofs_top.bin</code> - Raw binary image of the FPGA.</td>
</tr>
<tr>
<td>ofs_top_page0_unsigned_factory.bin</td>
<td>This is the unsigned PACSign output generated for the Factory Image. <strong>Unsigned</strong> means that the image has been signed with an empty header.</td>
</tr>
<tr>
<td>ofs_top_page1_user1.bin</td>
<td>This is an input file to PACSign to generate <code>ofs_top_page1_unsigned_user1.bin</code>. This file is created by taking the ofs_top.bin file and assigning the User1 or appending factory block information. <strong>Unsigned</strong> means that the image has been signed with an empty header.</td>
</tr>
<tr>
<td>ofs_top_page1_unsigned_user1.bin</td>
<td>This is the unsigned FPGA binary image generated by the PACSign utility for the User1 Image. This file is used to load the FPGA flash User1 Image using the fpgasupdate tool. <strong>Unsigned</strong> means that the image has been signed with an empty header.</td>
</tr>
<tr>
<td>ofs_top_page2_user2.bin</td>
<td>This is an input file to PACSign to generate <code>ofs_top_page2_unsigned_user2.bin</code>. This file is created by taking the <code>ofs_top.bin</code> file and assigning the User2 or appending factory block information.</td>
</tr>
<tr>
<td>ofs_top_page2_unsigned_user2.bin</td>
<td>This is the unsigned FPGA binary image generated by the PACSign utility for the User2 Image. This file is used to load the FPGA flash User2 Image using the fpgasupdate tool. <strong>Unsigned</strong> means that the image has been signed with an empty header.</td>
</tr>
<tr>
<td>ofs_top.sof</td>
<td>This image is used to generate <code>ofs_top.bin</code>, and can also be used to program the Agilex® 7 FPGA device directly through <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></td>
</tr>
</tbody>
</table>
<blockquote>
<p><strong>Note:</strong> The <code>build/output_files/timing_report</code> directory contains clocks report, failing paths and passing margin reports. </p>
</blockquote>
<h3 id="22-compilation-flows"><strong>2.2 Compilation Flows</strong><a class="headerlink" href="#22-compilation-flows" title="Permanent link">&para;</a></h3>
<p>This section provides information for using the build script to generate different <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> types. Walkthroughs are provided for each compilation flow. These walkthroughs require that the development environment has been set up as described in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> section.</p>
<h4 id="221-flat-fim"><strong>2.2.1 Flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#221-flat-fim" title="Permanent link">&para;</a></h4>
<p>A flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is compiled such that there is no partial reconfiguration region, and the entire design is built as a flat design. This is useful for compiling new designs without worrying about the complexity introduced by partial reconfiguration. The flat compile removes the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region and <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> IP; thus, you cannot use the <code>-p</code> build flag when using the <code>flat</code> compile setting. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</p>
<h4 id="222-in-tree-pr-fim"><strong>2.2.2 In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#222-in-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>An In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is the default compilation if no compile flags or compile settings are used. This flow will compile the design with the partial reconfiguration region, but it will not create a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to aid in <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</p>
<h4 id="223-out-of-tree-pr-fim"><strong>2.2.3 Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#223-out-of-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>An Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will compile the design with the partial reconfiguration region, and will create a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to aid in <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workload development. This is especially useful if you are developing a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to be used by another team developing <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workloads. This is the recommended build flow in most cases. There are two ways to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree:</p>
<ul>
<li>Run the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script with the <code>-p</code> option. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</li>
<li>Run the <code>generate_pr_release.sh</code> script after running the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script. Refer to the <strong>Walkthrough: Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong> Section step-by-step instructions for this flow.</li>
</ul>
<p>In both cases, the <code>generate_pr_release.sh</code> is run to create the relocatable build tree. This script is located at <code>$OFS_ROOTDIR/ofs-common/scripts/common/syn/generate_pr_release.sh</code>. Usage for this script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a>generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>&lt;PATH_OF_RELOCATABLE_PR_TREE&gt;<span class="w"> </span>&lt;BOARD_TARGET&gt;<span class="w"> </span>&lt;WORK_DIRECTORY&gt;
</code></pre></div>
<p>The <em>Generate <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Release Script Options</em> table describes the options for the <code>generate_pr_release.sh</code> script.</p>
<p><em>Table: Generate <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Release Script Options</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;PATH_OF_RELOCATABLE_PR_TREE&gt;</code></td>
<td>String</td>
<td>Specifies the location of the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to be created.</td>
</tr>
<tr>
<td><code>&lt;BOARD_TARGET&gt;</code></td>
<td><code>n6001</code> | <code>n6000</code> | <code>fseries-dk</code> | <code>iseries-dk</code></td>
<td>Specifies the name of the board target.</td>
</tr>
<tr>
<td><code>&lt;WORK_DIRECTORY&gt;</code></td>
<td>String</td>
<td>Specifies the existing work directory from which the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree will be created from.</td>
</tr>
</tbody>
</table>
<p>After generating the relocatable build tree, it is located in the <code>$OFS_ROOTDIR/&lt;WORK_DIRECTORY&gt;/pr_build_template</code> directory (or the directory you specified if generated separately). The contents of this directory have the following structure:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-32-1" name="__codelineno-32-1" href="#__codelineno-32-1"></a>├──<span class="w"> </span>bin
<a id="__codelineno-32-2" name="__codelineno-32-2" href="#__codelineno-32-2"></a>├──<span class="w"> </span>├──<span class="w"> </span>afu_synth
<a id="__codelineno-32-3" name="__codelineno-32-3" href="#__codelineno-32-3"></a>├──<span class="w"> </span>├──<span class="w"> </span>qar_gen
<a id="__codelineno-32-4" name="__codelineno-32-4" href="#__codelineno-32-4"></a>├──<span class="w"> </span>├──<span class="w"> </span>update_pim
<a id="__codelineno-32-5" name="__codelineno-32-5" href="#__codelineno-32-5"></a>├──<span class="w"> </span>├──<span class="w"> </span>run.sh
<a id="__codelineno-32-6" name="__codelineno-32-6" href="#__codelineno-32-6"></a>├──<span class="w"> </span>├──<span class="w"> </span>build_env_config
<a id="__codelineno-32-7" name="__codelineno-32-7" href="#__codelineno-32-7"></a>├──<span class="w"> </span>README
<a id="__codelineno-32-8" name="__codelineno-32-8" href="#__codelineno-32-8"></a>├──<span class="w"> </span>hw
<a id="__codelineno-32-9" name="__codelineno-32-9" href="#__codelineno-32-9"></a>├──<span class="w"> </span>├──<span class="w"> </span>lib
<a id="__codelineno-32-10" name="__codelineno-32-10" href="#__codelineno-32-10"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>build
<a id="__codelineno-32-11" name="__codelineno-32-11" href="#__codelineno-32-11"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>fme-ifc-id.txt
<a id="__codelineno-32-12" name="__codelineno-32-12" href="#__codelineno-32-12"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>platform
<a id="__codelineno-32-13" name="__codelineno-32-13" href="#__codelineno-32-13"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>fme-platform-class.txt
<a id="__codelineno-32-14" name="__codelineno-32-14" href="#__codelineno-32-14"></a>├──<span class="w"> </span>├──<span class="w"> </span>blue_bits
<a id="__codelineno-32-15" name="__codelineno-32-15" href="#__codelineno-32-15"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>ofs_top.sof
<a id="__codelineno-32-16" name="__codelineno-32-16" href="#__codelineno-32-16"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>ofs_top_page0_unsigned_factory.bin
<a id="__codelineno-32-17" name="__codelineno-32-17" href="#__codelineno-32-17"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>ofs_top_page1_unsigned_user1.bin
<a id="__codelineno-32-18" name="__codelineno-32-18" href="#__codelineno-32-18"></a>└──<span class="w"> </span>└──<span class="w"> </span>└──<span class="w"> </span>ofs_top_page2_unsigned_user2.bin
</code></pre></div>
<h3 id="225-walkthrough-compile-ofs-fim"><strong>2.2.5 Walkthrough: Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#225-walkthrough-compile-ofs-fim" title="Permanent link">&para;</a></h3>
<p>Perform the following steps to compile the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the f2000x:</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the root directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script with the desired compile options. Some examples are provided:</p>
<ul>
<li>
<p>Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using OFSS (Standard Flow)</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-34-1" name="__codelineno-34-1" href="#__codelineno-34-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x_oot_pr
</code></pre></div>
<p>Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#443-create-a-relocatable-pr-directory-tree-from-the-base_x16-fim">Create a Relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Directory Tree</a> section for more information on out-of-tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> builds.</p>
</li>
</ul>
<ul>
<li>
<p>Flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using OFSS</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-35-1" name="__codelineno-35-1" href="#__codelineno-35-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:flat<span class="w"> </span>work_f2000x_flat
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using OFSS</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-36-1" name="__codelineno-36-1" href="#__codelineno-36-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x_in_tree_pr
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using OFSS with Host Exercisers Removed</p>
<p><code>bash
./ofs-common/scripts/common/syn/build_top.sh --ofss tools/ofss_config/f2000x.ofss f2000x:flat,null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg work_f2000x_flat_null_he</code></p>
</li>
</ul>
<ul>
<li>
<p>In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using Source</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-37-1" name="__codelineno-37-1" href="#__codelineno-37-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
</ul>
</li>
</ol>
<p>The build takes ~3 hours to complete. A successful build will report the following:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-38-1" name="__codelineno-38-1" href="#__codelineno-38-1"></a><span class="nv">Compile</span><span class="w"> </span>work<span class="w"> </span>directory:<span class="w">     </span><span class="o">&lt;</span>OFS_ROOTDIR<span class="o">&gt;/</span>agx7-soc-attach<span class="o">/</span>rel<span class="o">/</span>default<span class="o">/</span>ofs-f2000x-pl<span class="o">/</span>work_f2000x<span class="o">/</span>syn<span class="o">/</span>syn_top
<a id="__codelineno-38-2" name="__codelineno-38-2" href="#__codelineno-38-2"></a><span class="nv">Compile</span><span class="w"> </span>artifact<span class="w"> </span>directory:<span class="w"> </span><span class="o">&lt;</span>OFS_ROOTDIR<span class="o">&gt;/</span>agx7-soc-attach<span class="o">/</span>rel<span class="o">/</span>default<span class="o">/</span>ofs-f2000x-pl<span class="o">/</span>work_f2000x<span class="o">/</span>syn<span class="o">/</span>syn_top<span class="o">/</span>output_files
<a id="__codelineno-38-3" name="__codelineno-38-3" href="#__codelineno-38-3"></a>
<a id="__codelineno-38-4" name="__codelineno-38-4" href="#__codelineno-38-4"></a><span class="o">***********************************</span>
<a id="__codelineno-38-5" name="__codelineno-38-5" href="#__codelineno-38-5"></a><span class="o">***</span>
<a id="__codelineno-38-6" name="__codelineno-38-6" href="#__codelineno-38-6"></a><span class="o">***</span><span class="w">        </span><span class="nv">OFS_PROJECT</span><span class="o">:</span><span class="w"> </span>f2000x
<a id="__codelineno-38-7" name="__codelineno-38-7" href="#__codelineno-38-7"></a><span class="o">***</span><span class="w">        </span><span class="nv">OFS_FIM</span><span class="o">:</span><span class="w"> </span>base
<a id="__codelineno-38-8" name="__codelineno-38-8" href="#__codelineno-38-8"></a><span class="o">***</span><span class="w">        </span><span class="nv">OFS_BOARD</span><span class="o">:</span><span class="w"> </span>adp
<a id="__codelineno-38-9" name="__codelineno-38-9" href="#__codelineno-38-9"></a><span class="o">***</span><span class="w">        </span><span class="nv">Q_PROJECT</span><span class="o">:</span><span class="w">  </span>ofs_top
<a id="__codelineno-38-10" name="__codelineno-38-10" href="#__codelineno-38-10"></a><span class="o">***</span><span class="w">        </span><span class="nv">Q_REVISION</span><span class="o">:</span><span class="w"> </span>ofs_top
<a id="__codelineno-38-11" name="__codelineno-38-11" href="#__codelineno-38-11"></a><span class="o">***</span><span class="w">        </span><span class="nv">SEED</span><span class="o">:</span><span class="w"> </span><span class="mi">1</span>
<a id="__codelineno-38-12" name="__codelineno-38-12" href="#__codelineno-38-12"></a><span class="o">***</span><span class="w">        </span><span class="nv">Build</span><span class="w"> </span>Complete
<a id="__codelineno-38-13" name="__codelineno-38-13" href="#__codelineno-38-13"></a><span class="o">***</span><span class="w">        </span><span class="nv">Timing</span><span class="w"> </span>Passed<span class="o">!</span>
<a id="__codelineno-38-14" name="__codelineno-38-14" href="#__codelineno-38-14"></a><span class="o">***</span>
<a id="__codelineno-38-15" name="__codelineno-38-15" href="#__codelineno-38-15"></a><span class="o">***********************************</span>
</code></pre></div>
<h4 id="226-creating-a-relocatable-pr-directory-tree"><strong>2.2.6 Creating a Relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Directory Tree</strong><a class="headerlink" href="#226-creating-a-relocatable-pr-directory-tree" title="Permanent link">&para;</a></h4>
<p>If you are developing a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to be used by another team developing <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workload(s), scripts are provided that create a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree. ODM and board developers will make use of this capability to enable a broad set of AFUs to be loaded on a board using <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>.</p>
<p>You can create this relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree by either:</p>
<ul>
<li>Build <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using ofs-common/scripts/common/syn/build_top.sh followed by running /ofs-common/scripts/common/syn/generate_pr_release.sh</li>
<li>Build <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using ofs-common/scripts/common/syn/build_top.sh with optional -p switch included</li>
</ul>
<p>The generate_pr_release.sh has the following command structure:</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-39-1" name="__codelineno-39-1" href="#__codelineno-39-1"></a>ofs-common/scripts/common/syn/generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>&lt;work_directory&gt;/build_tree<span class="w"> </span>&lt;target_board&gt;<span class="w"> </span>&lt;work_directory&gt;
</code></pre></div>
Where:</p>
<ul>
<li><code>&lt;work_directory&gt;/build_tree</code> is the location for your relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree in the work directory</li>
<li><code>&lt;target_board&gt;</code> is the name of the board target/<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> e.g. f2000x </li>
<li><code>&lt;work_directory&gt;</code> is the work directory</li>
</ul>
<p>Here is an example of running the generate_pr_release.sh script:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-40-1" name="__codelineno-40-1" href="#__codelineno-40-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-40-2" name="__codelineno-40-2" href="#__codelineno-40-2"></a>ofs-common/scripts/common/syn/generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>work_f2000x/build_tree<span class="w"> </span>f2000x<span class="w">   </span>work_f2000x<span class="w"> </span>
</code></pre></div>
<p>The resulting relocatable build tree has the following structure:</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-41-1" name="__codelineno-41-1" href="#__codelineno-41-1"></a>.
<a id="__codelineno-41-2" name="__codelineno-41-2" href="#__codelineno-41-2"></a>├──<span class="w"> </span>bin
<a id="__codelineno-41-3" name="__codelineno-41-3" href="#__codelineno-41-3"></a>│<span class="w">   </span>├──<span class="w"> </span>afu_synth
<a id="__codelineno-41-4" name="__codelineno-41-4" href="#__codelineno-41-4"></a>│<span class="w">   </span>├──<span class="w"> </span>build_env_config
<a id="__codelineno-41-5" name="__codelineno-41-5" href="#__codelineno-41-5"></a>│<span class="w">   </span>├──<span class="w"> </span>run.sh<span class="w"> </span>-&gt;<span class="w"> </span>afu_synth
<a id="__codelineno-41-6" name="__codelineno-41-6" href="#__codelineno-41-6"></a>│<span class="w">   </span>└──<span class="w"> </span>update_pim
<a id="__codelineno-41-7" name="__codelineno-41-7" href="#__codelineno-41-7"></a>├──<span class="w"> </span>hw
<a id="__codelineno-41-8" name="__codelineno-41-8" href="#__codelineno-41-8"></a>│<span class="w">   </span>├──<span class="w"> </span>blue_bits
<a id="__codelineno-41-9" name="__codelineno-41-9" href="#__codelineno-41-9"></a>│<span class="w">   </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_top_page0_unsigned_factory.bin
<a id="__codelineno-41-10" name="__codelineno-41-10" href="#__codelineno-41-10"></a>│<span class="w">   </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_top_page1_unsigned_user1.bin
<a id="__codelineno-41-11" name="__codelineno-41-11" href="#__codelineno-41-11"></a>│<span class="w">   </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_top_page2_unsigned_user2.bin
<a id="__codelineno-41-12" name="__codelineno-41-12" href="#__codelineno-41-12"></a>│<span class="w">   </span>│<span class="w">   </span>└──<span class="w"> </span>ofs_top.sof<span class="w"> </span>-&gt;<span class="w"> </span>../lib/build/syn/syn_top/output_files/ofs_top.sof
<a id="__codelineno-41-13" name="__codelineno-41-13" href="#__codelineno-41-13"></a>│<span class="w">   </span>└──<span class="w"> </span>lib
<a id="__codelineno-41-14" name="__codelineno-41-14" href="#__codelineno-41-14"></a>│<span class="w">       </span>├──<span class="w"> </span>build
<a id="__codelineno-41-15" name="__codelineno-41-15" href="#__codelineno-41-15"></a>│<span class="w">       </span>├──<span class="w"> </span>fme-ifc-id.txt
<a id="__codelineno-41-16" name="__codelineno-41-16" href="#__codelineno-41-16"></a>│<span class="w">       </span>├──<span class="w"> </span>fme-platform-class.txt
<a id="__codelineno-41-17" name="__codelineno-41-17" href="#__codelineno-41-17"></a>│<span class="w">       </span>└──<span class="w"> </span>platform
<a id="__codelineno-41-18" name="__codelineno-41-18" href="#__codelineno-41-18"></a>└──<span class="w"> </span>README
</code></pre></div>
This build tree can be moved to a different location and used for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development of <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>-able <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to be used with this board.</p>
<h4 id="2261-walkthrough-manually-generate-ofs-out-of-tree-pr-fim"><strong>2.2.6.1 Walkthrough: Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#2261-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to manually generate an Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. </p>
<blockquote>
<p><strong>Note:</strong> This can be automatically done for you if you run the build script with the <code>-p</code> option.</p>
<p><strong>Note:</strong> This process is not applicable if you run the build script with the <code>flat</code> option.</p>
</blockquote>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the root directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-42-1" name="__codelineno-42-1" href="#__codelineno-42-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script with the desired compile options using the f2000x OFSS presets. In order to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> tree, you may not compile with the <code>flat</code> option. For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-43-1" name="__codelineno-43-1" href="#__codelineno-43-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
<li>
<p>Run the <code>generate_pr_release.sh</code> script to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> tree.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-44-1" name="__codelineno-44-1" href="#__codelineno-44-1"></a>./ofs-common/scripts/common/syn/generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>work_f2000x/pr_build_template<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
</ol>
<h4 id="227-compilation-seed"><strong>2.2.7 Compilation Seed</strong><a class="headerlink" href="#227-compilation-seed" title="Permanent link">&para;</a></h4>
<p>You may change the seed which is used by the build script during Quartus compilation to change the starting point of the fitter. Trying different seeds is useful when your design is failing timing by a small amount.</p>
<h5 id="2271-walkthrough-change-the-compilation-seed"><strong>2.2.7.1 Walkthrough: Change the Compilation Seed</strong><a class="headerlink" href="#2271-walkthrough-change-the-compilation-seed" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to change the compilation seed for the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Edit the <code>SEED</code> assignment in the <code>$OFS_ROOTDIR/syn/syn_top/ofs_top.qsf</code> file to your desired seed value. The value can be any non-negative integer value.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-45-1" name="__codelineno-45-1" href="#__codelineno-45-1"></a>vim $OFS_ROOTDIR/syn/syn_top/ofs_top.qsf
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-46-1" name="__codelineno-46-1" href="#__codelineno-46-1"></a>set_global_assignment -name SEED 2
</code></pre></div>
</li>
<li>
<p>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for instructions.</p>
</li>
</ol>
<h4 id="228-compiling-the-ofs-fim-using-quartus-gui"><strong>2.2.8 Compiling the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Using Quartus GUI</strong><a class="headerlink" href="#228-compiling-the-ofs-fim-using-quartus-gui" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to compile the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the Quartus GUI:</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Set the environment variables as described in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#441-setting-up-required-environment-variables">Setting Up Required Environment Variables</a> section.</p>
</li>
<li>
<p>Run the setup portion of the build script. This takes a few seconds to complete.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-47-1" name="__codelineno-47-1" href="#__codelineno-47-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>setup<span class="w"> </span>f2000x<span class="w"> </span>work_dir
</code></pre></div>
</li>
<li>
<p>Open the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> project using the Quartus Prime Pro GUI. The project is located at <code>$OFS_ROOTDIR/work_dir/syn/syn_top/ofs_top.qpf</code>.</p>
</li>
<li>
<p>Ensure the checkbox next to <strong>Assembler (Generate programming files)</strong> is marked.</p>
</li>
<li>
<p>Click the arrow next to <strong>Compile Design</strong> in the <strong>Compilation Flow</strong> window to start full compilation.</p>
</li>
<li>
<p>After compilation is complete, check the <code>$OFS_ROOTDIR/work_dir/syn/syn_top/output_files</code> directory. This directory will contain the output SOF image generated by Quartus, named <code>ofs_top.sof</code>.</p>
</li>
<li>
<p>Run the finish portion of the build script. This will generate the images that can be programmed to f2000x FPGA flash. Use the optional <code>-p</code> argument to create an out-of-tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-48-1" name="__codelineno-48-1" href="#__codelineno-48-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>finish<span class="w"> </span>f2000x<span class="w"> </span>work_dir
</code></pre></div>
</li>
<li>
<p>Check the <code>$OFS_ROOTDIR/work_dir/syn/syn_top/output_files</code> directory again to see that all output files have been generated.</p>
</li>
</ol>
<h3 id="3-unit-level-simulation"><strong>3 Unit Level Simulation</strong><a class="headerlink" href="#3-unit-level-simulation" title="Permanent link">&para;</a></h3>
<p>Unit level simulation of key components in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is provided. These simulations provide verification of the following areas:</p>
<ul>
<li>Ethernet</li>
<li>PCIe</li>
<li>External Memory</li>
<li>Core <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
</ul>
<p>The Unit Level simulations work with Synopsys VCS-MX or Mentor Graphics Questasim simulators. Readme files are provided explaining how to run the simulation of each component. </p>
<p>The scripts to run the unit level simulations are located in <code>$OFS_ROOTDIR/sim/unit_test</code>, which contains subdirectories <code>soc_tests</code> and <code>host_tests</code>. The table below lists the tests that are provided.</p>
<table>
<thead>
<tr>
<th>Test Type</th>
<th>Test Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>SoC Tests</td>
<td>csr_test</td>
</tr>
<tr>
<td></td>
<td>dfh_walker</td>
</tr>
<tr>
<td></td>
<td>flr</td>
</tr>
<tr>
<td></td>
<td>he_lb_test</td>
</tr>
<tr>
<td></td>
<td>he_mem_test</td>
</tr>
<tr>
<td></td>
<td>hssi_kpi_test</td>
</tr>
<tr>
<td></td>
<td>hssi_test</td>
</tr>
<tr>
<td></td>
<td>mem_ss_csr_test</td>
</tr>
<tr>
<td></td>
<td>mem_ss_rst_test</td>
</tr>
<tr>
<td></td>
<td>mem_tg_test</td>
</tr>
<tr>
<td></td>
<td>pf_vf_access_test</td>
</tr>
<tr>
<td></td>
<td>qsfp_test</td>
</tr>
<tr>
<td></td>
<td>regress_run.py</td>
</tr>
<tr>
<td>Host Tests</td>
<td>csr_test</td>
</tr>
<tr>
<td></td>
<td>he_lb_test</td>
</tr>
<tr>
<td></td>
<td>pcie_csr_test</td>
</tr>
<tr>
<td></td>
<td>pf_vf_access_test</td>
</tr>
<tr>
<td></td>
<td>pmci_csr_test</td>
</tr>
<tr>
<td></td>
<td>pmci_mailbox_test</td>
</tr>
<tr>
<td></td>
<td>pmci_rd_default_value_test</td>
</tr>
<tr>
<td></td>
<td>pmci_ro_mailbox_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_b2b_drop_err_scenario_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_len_err_scenario_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_mctp_mmio_b2b_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_multipkt_error_scenario_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_multipkt_tlp_err_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_tlp_error_scenario_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_tx_rx_all_random_lpbk_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_tx_rx_all_toggle_test</td>
</tr>
<tr>
<td></td>
<td>pmci_vdm_tx_rx_lpbk_test</td>
</tr>
<tr>
<td></td>
<td>regress_run.py</td>
</tr>
</tbody>
</table>
<h3 id="31-simulation-file-generation"><strong>3.1 Simulation File Generation</strong><a class="headerlink" href="#31-simulation-file-generation" title="Permanent link">&para;</a></h3>
<p>The simulation files must be generated prior to running unit level simulations. The script to generate simulation files is in the following location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-49-1" name="__codelineno-49-1" href="#__codelineno-49-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim/gen_sim_files.sh
</code></pre></div>
<p>The usage of the <code>gen_sim_files.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-50-1" name="__codelineno-50-1" href="#__codelineno-50-1"></a>gen_sim_files.sh<span class="w"> </span><span class="o">[</span>--ofss<span class="o">=</span>&lt;ip_config&gt;<span class="o">]</span><span class="w"> </span>&lt;build_target&gt;<span class="o">[</span>:&lt;fim_options&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;device&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;family&gt;<span class="o">]</span>
</code></pre></div>
<p>The <em>Gen Sim Files Script Options</em> table describes the options for the <code>gen_sim_files.sh</code> script.</p>
<p><em>Table: Gen Sim Files Script Options</em></p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--ofss</code></td>
<td><code>&lt;ip_config&gt;</code></td>
<td>Used to modify IP, such as the PCIe SS, using .ofss configuration files. More than one .ofss file may be passed to the <code>--ofss</code> switch by concatenating them separated by commas. For example: <code>--ofss config_a.ofss,config_b.ofss</code>.</td>
<td>Platform Dependent<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td><code>&lt;build_target&gt;</code></td>
<td><code>n6001</code> | <code>n6000</code> | <code>fseries-dk</code> | <code>iseries-dk</code> | <strong><code>f2000x</code></strong></td>
<td>Specifies which board is being targeted.</td>
<td>Required</td>
</tr>
<tr>
<td><code>&lt;fim_options&gt;</code></td>
<td><code>null_he_lb</code> | <code>null_he_hssi</code> | <code>null_he_mem</code> | <code>null_he_mem_tg</code></td>
<td>Used to change how the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is built.</br>&nbsp;&nbsp;- <code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code>. </br>More than one <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> option may be passed included in the <code>&lt;fim_options&gt;</code> list by concatenating them separated by commas. For example: <code>&lt;build_target&gt;:null_he_lb,null_he_hssi</code></td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;device&gt;</code></td>
<td>string</td>
<td>Specifies the device ID for the target FPGA. If not specified, the default device is parsed from the <code>QSF</code> file for the project.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;family&gt;</code></td>
<td>string</td>
<td>Specifies the family for the target FPGA. If not specified, the default family is parsed from the <code>QSF</code> file for the project.</td>
<td>Optional</td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> Using OFSS is required for the N6000, F-Series Development Kit (2xF-Tile), and the I-Series Development Kit (2xR-Tile, 1xF-Tile).</p>
<p>Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#321-walkthrough-run-individual-unit-level-simulation">Run Individual Unit Level Simulation</a> section for an example of the simulation files generation flow.</p>
<p>When running regression tests, you may use the <code>-g</code> command line argument to generate simulation files; refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#331-walkthrough-run-regression-unit-level-simulation">Run Regression Unit Level Simulation</a> section for step-by-step instructions.</p>
<h3 id="32-individual-unit-tests"><strong>3.2 Individual Unit Tests</strong><a class="headerlink" href="#32-individual-unit-tests" title="Permanent link">&para;</a></h3>
<p>Each unit test may be run individually using the <code>run_sim.sh</code> script located in the following directory:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-51-1" name="__codelineno-51-1" href="#__codelineno-51-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim/run_sim.sh
</code></pre></div>
<p>The usage for the <code>run_sim.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-52-1" name="__codelineno-52-1" href="#__codelineno-52-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test&gt;<span class="w"> </span><span class="o">[</span><span class="nv">VCSMX</span><span class="o">=</span>&lt;<span class="m">0</span><span class="p">|</span><span class="m">1</span>&gt;<span class="w"> </span><span class="p">|</span><span class="w"> </span><span class="nv">MSIM</span><span class="o">=</span>&lt;<span class="m">0</span><span class="p">|</span><span class="m">1</span>&gt;<span class="o">]</span>
</code></pre></div>
<p>The <em>Run Sim Script Options</em> table describes the options for the <code>run_sim.sh</code> script.</p>
<p><em>Table: Run Sim Script Options</em></p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>TEST</code></td>
<td>String</td>
<td>Specify the name of the test to run, e.g. <code>dfh_walker</code></td>
</tr>
<tr>
<td><code>VCSMX</code></td>
<td><code>0</code> | <code>1</code></td>
<td>When set, the VCSMX simulator will be used</td>
</tr>
<tr>
<td><code>MSIM</code></td>
<td><code>0</code> | <code>1</code></td>
<td>When set, the QuestaSim simulator will be used</td>
</tr>
</tbody>
</table>
<blockquote>
<p><strong>Note:</strong> The default simulator is VCS if neither <code>VCSMX</code> nor <code>MSIM</code> are set.</p>
</blockquote>
<p>The log for a unit test is stored in a transcript file in the simulation directory of the test that was run.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-53-1" name="__codelineno-53-1" href="#__codelineno-53-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/&lt;TEST_NAME&gt;/&lt;SIMULATOR&gt;/transcript
</code></pre></div>
<p>For example, the log for the DFH walker test using VCSMX would be found at:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-54-1" name="__codelineno-54-1" href="#__codelineno-54-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/dfh_walker/sim_vcsmx/transcript
</code></pre></div>
<p>The simulation waveform database is saved as vcdplus.vpd for post simulation review.</p>
<h4 id="321-walkthrough-run-individual-unit-level-simulation"><strong>3.2.1 Walkthrough: Run Individual Unit Level Simulation</strong><a class="headerlink" href="#321-walkthrough-run-individual-unit-level-simulation" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to run an individual unit test on either the SoC or Host.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the simulation directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-55-1" name="__codelineno-55-1" href="#__codelineno-55-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
</code></pre></div>
</li>
<li>
<p>Generate the simulation files for the target design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-56-1" name="__codelineno-56-1" href="#__codelineno-56-1"></a>./gen_sim_files.sh<span class="w"> </span>--ofss<span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x
</code></pre></div>
</li>
<li>
<p>Navigate to the common simulation directory
  <div class="highlight"><pre><span></span><code><a id="__codelineno-57-1" name="__codelineno-57-1" href="#__codelineno-57-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
</code></pre></div></p>
</li>
<li>
<p>Run the desired unit test using your desired simulator</p>
<ul>
<li>
<p>Using VCS</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-58-1" name="__codelineno-58-1" href="#__codelineno-58-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Using VCSMX</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-59-1" name="__codelineno-59-1" href="#__codelineno-59-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;<span class="w"> </span><span class="nv">VCSMX</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Using QuestaSim</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-60-1" name="__codelineno-60-1" href="#__codelineno-60-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;<span class="w"> </span><span class="nv">MSIM</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>For example, to run the DFH walker test using VCSMX:</p>
<p>```bash
sh run_sim.sh TEST=dfh_walker VCSMX=1</p>
</li>
</ul>
</li>
<li>
<p>Once the test has completed, the test summary will be shown. The following is an example test summary after running the SoC DFH Walker Test:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-61-1" name="__codelineno-61-1" href="#__codelineno-61-1"></a>Test<span class="w"> </span>status:<span class="w"> </span>OK
<a id="__codelineno-61-2" name="__codelineno-61-2" href="#__codelineno-61-2"></a>
<a id="__codelineno-61-3" name="__codelineno-61-3" href="#__codelineno-61-3"></a>********************
<a id="__codelineno-61-4" name="__codelineno-61-4" href="#__codelineno-61-4"></a>Test<span class="w"> </span>summary
<a id="__codelineno-61-5" name="__codelineno-61-5" href="#__codelineno-61-5"></a>********************
<a id="__codelineno-61-6" name="__codelineno-61-6" href="#__codelineno-61-6"></a><span class="w">   </span>test_dfh_walking<span class="w"> </span><span class="o">(</span><span class="nv">id</span><span class="o">=</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>-<span class="w"> </span>pass
<a id="__codelineno-61-7" name="__codelineno-61-7" href="#__codelineno-61-7"></a>Test<span class="w"> </span>passed!
<a id="__codelineno-61-8" name="__codelineno-61-8" href="#__codelineno-61-8"></a>Assertion<span class="w"> </span>count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-61-9" name="__codelineno-61-9" href="#__codelineno-61-9"></a><span class="nv">$finish</span><span class="w"> </span>called<span class="w"> </span>from<span class="w"> </span>file<span class="w"> </span><span class="s2">&quot;/home/applications.fpga.ofs.fim-f2000x-pl/sim/unit</span>
<a id="__codelineno-61-10" name="__codelineno-61-10" href="#__codelineno-61-10"></a><span class="s2">_test/scripts/../../bfm/rp_bfm_simple/tester.sv&quot;</span>,<span class="w"> </span>line<span class="w"> </span><span class="m">210</span>.
<a id="__codelineno-61-11" name="__codelineno-61-11" href="#__codelineno-61-11"></a><span class="nv">$finish</span><span class="w"> </span>at<span class="w"> </span>simulation<span class="w"> </span><span class="nb">time</span><span class="w">            </span><span class="m">355393750</span>
<a id="__codelineno-61-12" name="__codelineno-61-12" href="#__codelineno-61-12"></a><span class="w">        </span>V<span class="w"> </span>C<span class="w"> </span>S<span class="w">   </span>S<span class="w"> </span>i<span class="w"> </span>m<span class="w"> </span>u<span class="w"> </span>l<span class="w"> </span>a<span class="w"> </span>t<span class="w"> </span>i<span class="w"> </span>o<span class="w"> </span>n<span class="w">   </span>R<span class="w"> </span>e<span class="w"> </span>p<span class="w"> </span>o<span class="w"> </span>r<span class="w"> </span>t
<a id="__codelineno-61-13" name="__codelineno-61-13" href="#__codelineno-61-13"></a>Time:<span class="w"> </span><span class="m">355393750</span><span class="w"> </span>ps
<a id="__codelineno-61-14" name="__codelineno-61-14" href="#__codelineno-61-14"></a>CPU<span class="w"> </span>Time:<span class="w">     </span><span class="m">59</span>.870<span class="w"> </span>seconds<span class="p">;</span><span class="w">       </span>Data<span class="w"> </span>structure<span class="w"> </span>size:<span class="w">  </span><span class="m">91</span>.2Mb
<a id="__codelineno-61-15" name="__codelineno-61-15" href="#__codelineno-61-15"></a>Sun<span class="w"> </span>May<span class="w"> </span><span class="m">14</span><span class="w"> </span><span class="m">16</span>:54:20<span class="w"> </span><span class="m">2023</span>
</code></pre></div>
</li>
<li>
<p>The log for the test is stored in a transcript file in the simulation directory of the test that was run.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-62-1" name="__codelineno-62-1" href="#__codelineno-62-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/&lt;TEST_TYPE&gt;/&lt;TEST_NAME&gt;/&lt;SIMULATOR&gt;/transcript
</code></pre></div>
<p>For example, the log for the SoC DFH Walker test using VCS can be found in:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-63-1" name="__codelineno-63-1" href="#__codelineno-63-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/soc_tests/dfh_walker/sim_vcs/transcript
</code></pre></div>
<p>The simulation waveform database is saved as vcdplus.vpd for post simulation review. You are encouraged to run the additional simulation examples to learn about each key area of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> shell.</p>
</li>
</ol>
<h4 id="33-regression-unit-tests"><strong>3.3 Regression Unit Tests</strong><a class="headerlink" href="#33-regression-unit-tests" title="Permanent link">&para;</a></h4>
<p>The <code>regress_run.py</code> script is provided to automatically run all unit tests for either the SoC or the Host. Note that running all tests will take around three hours for the SoC tests and around 2.5 hours for the Host tests to complete.</p>
<h4 id="331-walkthrough-run-regression-unit-level-simulation"><strong>3.3.1 Walkthrough: Run Regression Unit Level Simulation</strong><a class="headerlink" href="#331-walkthrough-run-regression-unit-level-simulation" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to run comprehensive regression unit tests.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the test directory you wish to run from.</p>
<ul>
<li>
<p>SoC Tests</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-64-1" name="__codelineno-64-1" href="#__codelineno-64-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/soc_tests
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Host Tests</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-65-1" name="__codelineno-65-1" href="#__codelineno-65-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/host_tests
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Run the tests with the <code>regress_run.py</code>. Use the <code>-h</code> argument to display the help menu. For example, to run all tests locally, generate the simulation files, using VCS, with 8 processors:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-66-1" name="__codelineno-66-1" href="#__codelineno-66-1"></a>python<span class="w"> </span>regress_run.py<span class="w"> </span>-g<span class="w"> </span>-l<span class="w"> </span>-n<span class="w"> </span><span class="m">8</span><span class="w"> </span>-k<span class="w"> </span>all<span class="w"> </span>-s<span class="w"> </span>vcs
</code></pre></div>
</li>
<li>
<p>Once all tests have completed, the comprehensive test summary will be shown. The following is an example test summary after running the SoC tests:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-67-1" name="__codelineno-67-1" href="#__codelineno-67-1"></a>2023-05-14 19:10:55,404: Passing Unit Tests:12/12 &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-67-2" name="__codelineno-67-2" href="#__codelineno-67-2"></a>2023-05-14 19:10:55,404:    csr_test:......... PASS -- Time Elapsed:0:03:57.713154
<a id="__codelineno-67-3" name="__codelineno-67-3" href="#__codelineno-67-3"></a>2023-05-14 19:10:55,404:    dfh_walker:....... PASS -- Time Elapsed:0:02:46.025067
<a id="__codelineno-67-4" name="__codelineno-67-4" href="#__codelineno-67-4"></a>2023-05-14 19:10:55,404:    flr:.............. PASS -- Time Elapsed:0:03:26.289900
<a id="__codelineno-67-5" name="__codelineno-67-5" href="#__codelineno-67-5"></a>2023-05-14 19:10:55,404:    he_lb_test:....... PASS -- Time Elapsed:0:06:41.142643
<a id="__codelineno-67-6" name="__codelineno-67-6" href="#__codelineno-67-6"></a>2023-05-14 19:10:55,404:    he_mem_test:...... PASS -- Time Elapsed:1:39:01.824096
<a id="__codelineno-67-7" name="__codelineno-67-7" href="#__codelineno-67-7"></a>2023-05-14 19:10:55,404:    hssi_kpi_test:.... PASS -- Time Elapsed:2:21:33.007328
<a id="__codelineno-67-8" name="__codelineno-67-8" href="#__codelineno-67-8"></a>2023-05-14 19:10:55,404:    hssi_test:........ PASS -- Time Elapsed:2:16:36.821034
<a id="__codelineno-67-9" name="__codelineno-67-9" href="#__codelineno-67-9"></a>2023-05-14 19:10:55,404:    mem_ss_csr_test:.. PASS -- Time Elapsed:0:38:45.836540
<a id="__codelineno-67-10" name="__codelineno-67-10" href="#__codelineno-67-10"></a>2023-05-14 19:10:55,404:    mem_ss_rst_test:.. PASS -- Time Elapsed:0:40:51.065354
<a id="__codelineno-67-11" name="__codelineno-67-11" href="#__codelineno-67-11"></a>2023-05-14 19:10:55,404:    mem_tg_test:...... PASS -- Time Elapsed:0:54:00.210146
<a id="__codelineno-67-12" name="__codelineno-67-12" href="#__codelineno-67-12"></a>2023-05-14 19:10:55,404:    pf_vf_access_test: PASS -- Time Elapsed:0:03:25.561919
<a id="__codelineno-67-13" name="__codelineno-67-13" href="#__codelineno-67-13"></a>2023-05-14 19:10:55,404:    qsfp_test:........ PASS -- Time Elapsed:0:39:29.192304
<a id="__codelineno-67-14" name="__codelineno-67-14" href="#__codelineno-67-14"></a>2023-05-14 19:10:55,404: Failing Unit Tests: 0/12 &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-67-15" name="__codelineno-67-15" href="#__codelineno-67-15"></a>2023-05-14 19:10:55,404: &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-67-16" name="__codelineno-67-16" href="#__codelineno-67-16"></a>2023-05-14 19:10:55,404:       Number of Unit test results captured: 12
<a id="__codelineno-67-17" name="__codelineno-67-17" href="#__codelineno-67-17"></a>2023-05-14 19:10:55,404:       Number of Unit test results passing.: 12
<a id="__codelineno-67-18" name="__codelineno-67-18" href="#__codelineno-67-18"></a>2023-05-14 19:10:55,404:       Number of Unit test results failing.:  0
<a id="__codelineno-67-19" name="__codelineno-67-19" href="#__codelineno-67-19"></a>2023-05-14 19:10:55,404:     End Unit regression running at date/time................: 2023-05-14 19:10:55.404641
<a id="__codelineno-67-20" name="__codelineno-67-20" href="#__codelineno-67-20"></a>2023-05-14 19:10:55,404:     Elapsed time for Unit regression run....................: 2:22:39.310455
</code></pre></div>
</li>
<li>
<p>Output logs for each individual test are saved in the respective test's directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-68-1" name="__codelineno-68-1" href="#__codelineno-68-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/&lt;TEST_TYPE&gt;/&lt;TEST_NAME&gt;/&lt;SIMULATOR&gt;/transcript
</code></pre></div>
<p>For example, the log for the SoC DFH Walker test using VCS can be found in:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-69-1" name="__codelineno-69-1" href="#__codelineno-69-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/soc_tests/dfh_walker/sim_vcs/transcript
</code></pre></div>
</li>
</ol>
<h2 id="4-fim-customization"><strong>4 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization</strong><a class="headerlink" href="#4-fim-customization" title="Permanent link">&para;</a></h2>
<p>This section describes how to perform specific customizations of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, and provides step-by-step walkthroughs for these customizations. Each walkthrough can be done independently. These walkthroughs require a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment. The <em><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Walkthroughs</em> table lists the walkthroughs that are provided in this section. Some walkthroughs include steps for testing on hardware. Testing on hardware requires that you have a deployment environment set up. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</p>
<p><em>Table: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Walkthroughs</em></p>
<table>
<thead>
<tr>
<th>Walkthrough Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>How to add a new module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
</tr>
<tr>
<td>How to debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</td>
</tr>
<tr>
<td>How to compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
</tr>
<tr>
<td>How to resize the Partial Reconfiguration Region</td>
</tr>
<tr>
<td>How to modify the Memory Subsystem</td>
</tr>
<tr>
<td>How to compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with no HSSI</td>
</tr>
<tr>
<td>How to change the PCIe Device ID and Vendor ID</td>
</tr>
<tr>
<td>How to migrate to a different Agilex 7 device number</td>
</tr>
<tr>
<td>How to change the Ethernet interface from 8x25 GbE to 8x10 GbE</td>
</tr>
<tr>
<td>How to change the Ethernet interface from 8x25 GbE to 2x100 GbE</td>
</tr>
<tr>
<td>How to add more transceiver channels to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
</tr>
<tr>
<td>How to modify the PF/VF MUX configuration</td>
</tr>
<tr>
<td>How to create a minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
</tr>
</tbody>
</table>
<h3 id="41-adding-a-new-module-to-the-fim"><strong>4.1 Adding a new module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#41-adding-a-new-module-to-the-fim" title="Permanent link">&para;</a></h3>
<p>This section provides a walkthrough for adding a custom module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, simulating the new design, compiling the new design, implementing and testing the new design on hardware, and debugging the new design on hardware.</p>
<h4 id="411-hello-fim-theory-of-operation"><strong>4.1.1 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Theory of Operation</strong><a class="headerlink" href="#411-hello-fim-theory-of-operation" title="Permanent link">&para;</a></h4>
<p>If you intend to add a new module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> area, then you will need to inform the host software of the new module. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> exposes its functionalities to host software through a set of CSR registers that are mapped to an <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region (Memory Mapped IO). This set of CSR registers and their operation is described in <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Regions.</p>
<p>See <a href="https://github.com/OPAE/linux-dfl/blob/fpga-ofs-dev/Documentation/fpga/dfl.rst#fpga-device-feature-list-dfl-framework-overview">FPGA Device Feature List (<abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>) Framework Overview</a> for a description of the software process to read and process the linked list of Device Feature Header (DFH) CSRs within a FPGA.</p>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> example adds a simple DFH register and 64bit scratchpad register connected to the Board Peripheral Fabric (BPF) that can be accessed by the SoC. You can use this example as the basis for adding a new feature to your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>For the purposes of this example, the <code>hello_fim</code> module instantiation sets the DFH feature ID (<code>FEAT_ID</code>) to 0x100 which is not currently defined. Using an undefined feature ID will result in no driver being used. Normally, a defined feature ID will be used to associate a specific driver with the FPGA module. Refer to the <a href="https://github.com/OFS/dfl-feature-id/blob/main/dfl-feature-ids.rst">Device Feature List Feature IDs</a> for a list of <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> feature types and IDs. If you are adding a new module to your design, make sure the Type/ID pair does not conflict with existing Type/ID pairs. You may reserve Type/ID pairs by submitting a pull request at the link above.</p>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design can be verified by Unit Level simulation, Universal Verification Methodology (<abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr>) simulation, and running in hardware on the f2000x  card. The process for these are described in this section. </p>
<h5 id="4111-hello-fim-board-peripheral-fabric-bpf"><strong>4.1.1.1 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Board Peripheral Fabric (BPF)</strong><a class="headerlink" href="#4111-hello-fim-board-peripheral-fabric-bpf" title="Permanent link">&para;</a></h5>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module will be connected to the Board Peripheral Fabric (BPF), and will be connected such that it can only be mastered by the SoC. The BPF is an interconnect generated by Platform Designer. The figure below shows the APF/BPF Master/Slave interactions, as well as the added Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module.</p>
<p><a class="glightbox" href="../images/apf_bpf_diagram.svg" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/apf_bpf_diagram.svg" /></a></p>
<p>You can create, modify, and/or generate the BPF manually in Platform Designer or more conveniently by executing a provided script.</p>
<p>We will add the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module to an un-used address space in the SoC <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region. The table below shows the <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region for the SoC with the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added at base address <code>0x16000</code>.</p>
<table>
<thead>
<tr>
<th align="left">Offset</th>
<th align="left">Feature CSR set</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">0x00000</td>
<td align="left"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
</tr>
<tr>
<td align="left">0x01000</td>
<td align="left">Thermal Management</td>
</tr>
<tr>
<td align="left">0x03000</td>
<td align="left">Global Performance</td>
</tr>
<tr>
<td align="left">0x04000</td>
<td align="left">Global Error</td>
</tr>
<tr>
<td align="left">0x10000</td>
<td align="left">PCIe Interface</td>
</tr>
<tr>
<td align="left">0x12000</td>
<td align="left">QSFP Controller 0</td>
</tr>
<tr>
<td align="left">0x13000</td>
<td align="left">QSFP Controller 1</td>
</tr>
<tr>
<td align="left">0x14000</td>
<td align="left">HSSI Interface</td>
</tr>
<tr>
<td align="left">0x15000</td>
<td align="left">EMIF Interface</td>
</tr>
<tr>
<td align="left"><strong>0x16000</strong></td>
<td align="left"><strong>Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong></td>
</tr>
<tr>
<td align="left">0x80000</td>
<td align="left">PMCI Controller</td>
</tr>
<tr>
<td align="left">0x100000</td>
<td align="left">ST2MM (Streaming to Memory-Mapped)</td>
</tr>
<tr>
<td align="left">0x130000</td>
<td align="left"><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Control &amp; Status (Port Gasket)</td>
</tr>
<tr>
<td align="left">0x131000</td>
<td align="left">Port CSRs (Port Gasket)</td>
</tr>
<tr>
<td align="left">0x132000</td>
<td align="left">User Clock (Port Gasket)</td>
</tr>
<tr>
<td align="left">0x133000</td>
<td align="left">Remote SignalTap (Port Gasket)</td>
</tr>
<tr>
<td align="left">0x140000</td>
<td align="left"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Errors (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Interface Handler)</td>
</tr>
</tbody>
</table>
<p>Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/#5-interconnect-fabric"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Technical Reference Manual: Interconnect Fabric</a> for more information on the default <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region.</p>
<h5 id="4112-hello-fim-csr"><strong>4.1.1.2 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR</strong><a class="headerlink" href="#4112-hello-fim-csr" title="Permanent link">&para;</a></h5>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR will consist of the three registers shown in the table below. The DFH and Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> ID registers are read-only. The Scratchpad register supports read and write accesses.</p>
<table>
<thead>
<tr>
<th align="left">Offset</th>
<th align="left">Attribute</th>
<th align="left">Description</th>
<th align="left">Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">0x016000</td>
<td align="left">RO</td>
<td align="left">DFH(Device Feature Headers) register</td>
<td align="left">0x30000006a0000100</td>
</tr>
<tr>
<td align="left">0x016030</td>
<td align="left">RW</td>
<td align="left">Scrachpad register</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">0x016038</td>
<td align="left">RO</td>
<td align="left">Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> ID register</td>
<td align="left">0x6626070150000034</td>
</tr>
</tbody>
</table>
<h5 id="4113-files-to-edit-to-support-hello-fim"><strong>4.1.1.3 Files to Edit to Support Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#4113-files-to-edit-to-support-hello-fim" title="Permanent link">&para;</a></h5>
<p>The table below shows all files in $OFS_ROOTDIR that will be modified or created in order to implement the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module. The build_top.sh script copies files from $OFS_ROOTDIR into the target work directory and then the copied files are used in the Quartus build process. Details on editing these files is given in subsequent sections.</p>
<table>
<thead>
<tr>
<th align="left">Category</th>
<th align="left">Status</th>
<th align="left">Path</th>
<th align="left">File</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">Source</td>
<td align="left">Modify</td>
<td align="left">src/top</td>
<td align="left">top.sv</td>
<td align="left">Top RTL</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">src/pd_qsys</td>
<td align="left">bpf_top.sv</td>
<td align="left">BPF top RTL</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">New</td>
<td align="left">src/hello_fim</td>
<td align="left">hello_fim_top.sv</td>
<td align="left">Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> top RTL</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">New</td>
<td align="left">src/hello_fim</td>
<td align="left">hello_fim_com.sv</td>
<td align="left">Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> common RTL</td>
</tr>
<tr>
<td align="left">Design Files</td>
<td align="left">Modify</td>
<td align="left">syn/syn_top</td>
<td align="left">ofs_top.qsf</td>
<td align="left">Quartus setting file</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">syn/syn_top</td>
<td align="left">ofs_top_sources.tcl</td>
<td align="left">Define sources for top level design</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">New</td>
<td align="left">syn/setup</td>
<td align="left">hello_fim_design_files.tcl</td>
<td align="left">Define RTLs of Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">syn/setup</td>
<td align="left">fabric_design_files.tcl</td>
<td align="left">Define IPs for fabric</td>
</tr>
<tr>
<td align="left">Platform Designer</td>
<td align="left">Modify</td>
<td align="left">src/pd_qsys/fabric</td>
<td align="left">bpf.txt</td>
<td align="left">Text definition of BPF interconnect</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">src/pd_qsys/fabric</td>
<td align="left">bpf.qsys</td>
<td align="left">BPF Qsys file</td>
</tr>
<tr>
<td align="left">Simulation</td>
<td align="left">Modify</td>
<td align="left">sim/unit_test/soc_tests/dfh_walker</td>
<td align="left">test_csr_defs.sv</td>
<td align="left">Define CSRs for simulation</td>
</tr>
<tr>
<td align="left">Verification</td>
<td align="left">Modify</td>
<td align="left">/ofs-common/verification/fpga_family/agilex/tests/sequences</td>
<td align="left">mmio_seq.svh</td>
<td align="left"><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> testbench</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">/ofs-common/verification/fpga_family/agilex/tests/sequences</td>
<td align="left">dfh_walking_seq.svh</td>
<td align="left">DFH Walking testbench</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Modify</td>
<td align="left">ofs-common/verification/fpga_family/agilex/scripts</td>
<td align="left">Makefile_VCS.mk</td>
<td align="left">Makefile for VCS</td>
</tr>
</tbody>
</table>
<h4 id="412-walkthrough-add-a-new-module-to-the-ofs-fim"><strong>4.1.2 Walkthrough: Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that can be accessed by the SoC.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Modify <code>syn/syn_top/ofs_top.qsf</code></p>
<ol>
<li>
<p>Define the <code>INCLUDE_HELLO_FIM</code> Verilog macro to the <code>Verilog Macros</code> section. This will enable instantiation of the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module. If this is not set, a dummy register will be instantiated instead.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-70-1" name="__codelineno-70-1" href="#__codelineno-70-1"></a><span class="c1">######################################################</span>
<a id="__codelineno-70-2" name="__codelineno-70-2" href="#__codelineno-70-2"></a><span class="c1"># Verilog Macros</span>
<a id="__codelineno-70-3" name="__codelineno-70-3" href="#__codelineno-70-3"></a><span class="c1">######################################################</span>
<a id="__codelineno-70-4" name="__codelineno-70-4" href="#__codelineno-70-4"></a>.....
<a id="__codelineno-70-5" name="__codelineno-70-5" href="#__codelineno-70-5"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>VERILOG_MACRO<span class="w"> </span><span class="s2">&quot;INCLUDE_HELLO_FIM&quot;</span><span class="w">     </span><span class="c1"># Includes Hello FIM</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>syn/syn_top/ofs_top_sources.tcl</code></p>
<ol>
<li>
<p>Add <code>hello_fim_design_files.tcl</code> to the list of subsystems in the Design Files section.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-71-1" name="__codelineno-71-1" href="#__codelineno-71-1"></a><span class="c">############################################</span>
<a id="__codelineno-71-2" name="__codelineno-71-2" href="#__codelineno-71-2"></a><span class="c"># Design Files</span>
<a id="__codelineno-71-3" name="__codelineno-71-3" href="#__codelineno-71-3"></a><span class="c">############################################</span>
<a id="__codelineno-71-4" name="__codelineno-71-4" href="#__codelineno-71-4"></a><span class="nv">...</span>
<a id="__codelineno-71-5" name="__codelineno-71-5" href="#__codelineno-71-5"></a><span class="c"># Subsystems</span>
<a id="__codelineno-71-6" name="__codelineno-71-6" href="#__codelineno-71-6"></a><span class="nv">...</span>
<a id="__codelineno-71-7" name="__codelineno-71-7" href="#__codelineno-71-7"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SOURCE_TCL_SCRIPT_FILE<span class="w"> </span>..<span class="o">/</span>setup<span class="o">/</span>hello_fim_design_files.tcl
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Create <code>syn/setup/hello_fim_design_files.tcl</code></p>
<ol>
<li>
<p>Create <code>hello_fim_design_files.tcl</code> with the following contents:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-72-1" name="__codelineno-72-1" href="#__codelineno-72-1"></a><span class="c"># Copyright 2023 Intel Corporation.</span>
<a id="__codelineno-72-2" name="__codelineno-72-2" href="#__codelineno-72-2"></a><span class="c">#</span>
<a id="__codelineno-72-3" name="__codelineno-72-3" href="#__codelineno-72-3"></a><span class="c"># THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE</span>
<a id="__codelineno-72-4" name="__codelineno-72-4" href="#__codelineno-72-4"></a><span class="c"># COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span>
<a id="__codelineno-72-5" name="__codelineno-72-5" href="#__codelineno-72-5"></a><span class="c"># WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a id="__codelineno-72-6" name="__codelineno-72-6" href="#__codelineno-72-6"></a><span class="c"># MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span>
<a id="__codelineno-72-7" name="__codelineno-72-7" href="#__codelineno-72-7"></a><span class="c"># DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE # LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR # CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a id="__codelineno-72-8" name="__codelineno-72-8" href="#__codelineno-72-8"></a><span class="c"># SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<a id="__codelineno-72-9" name="__codelineno-72-9" href="#__codelineno-72-9"></a><span class="c"># BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<a id="__codelineno-72-10" name="__codelineno-72-10" href="#__codelineno-72-10"></a><span class="c"># WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<a id="__codelineno-72-11" name="__codelineno-72-11" href="#__codelineno-72-11"></a><span class="c"># OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span>
<a id="__codelineno-72-12" name="__codelineno-72-12" href="#__codelineno-72-12"></a><span class="c"># EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a id="__codelineno-72-13" name="__codelineno-72-13" href="#__codelineno-72-13"></a><span class="c">#</span>
<a id="__codelineno-72-14" name="__codelineno-72-14" href="#__codelineno-72-14"></a><span class="c"># Hello FIM Files</span>
<a id="__codelineno-72-15" name="__codelineno-72-15" href="#__codelineno-72-15"></a><span class="c">#--------------------</span>
<a id="__codelineno-72-16" name="__codelineno-72-16" href="#__codelineno-72-16"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SYSTEMVERILOG_FILE<span class="w"> </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>hello_fim<span class="o">/</span>hello_fim_com.sv
<a id="__codelineno-72-17" name="__codelineno-72-17" href="#__codelineno-72-17"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SYSTEMVERILOG_FILE<span class="w"> </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>hello_fim<span class="o">/</span>hello_fim_top.sv
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>/src/pd_qsys/fabric/fabric_design_files.tcl</code></p>
<ol>
<li>
<p>Add <code>bpf_hello_fim_slv.ip</code> to the list of files in the BPF section.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-73-1" name="__codelineno-73-1" href="#__codelineno-73-1"></a><span class="c">#--------------------</span>
<a id="__codelineno-73-2" name="__codelineno-73-2" href="#__codelineno-73-2"></a><span class="c"># BPF</span>
<a id="__codelineno-73-3" name="__codelineno-73-3" href="#__codelineno-73-3"></a><span class="c">#--------------------</span>
<a id="__codelineno-73-4" name="__codelineno-73-4" href="#__codelineno-73-4"></a><span class="nv">...</span>
<a id="__codelineno-73-5" name="__codelineno-73-5" href="#__codelineno-73-5"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>IP_FILE<span class="w"> </span>..<span class="o">/</span>ip_lib<span class="o">/</span>src<span class="o">/</span>pd_qsys<span class="o">/</span>fabric<span class="o">/</span>ip<span class="o">/</span>bpf<span class="o">/</span>bpf_hello_fim_slv.ip
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>src/top/top.sv</code></p>
<ol>
<li>
<p>Add <code>bpf_hello_fim_slv_if</code> to AXI4-Lite Interfaces:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-74-1" name="__codelineno-74-1" href="#__codelineno-74-1"></a>//<span class="w"> </span>AXI4-lite<span class="w"> </span>interfaces
<a id="__codelineno-74-2" name="__codelineno-74-2" href="#__codelineno-74-2"></a>ofs_fim_axi_lite_if<span class="w"> </span><span class="c1">#(.AWADDR_WIDTH(12), .ARADDR_WIDTH(12)) bpf_hello_fim_slv_if();</span>
</code></pre></div>
</li>
<li>
<p>Modify the value of <code>NEXT_DFH_OFFSET</code> of <code>mem_ss_top</code> from <code>24'h6B000</code> to <code>24'h1000</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-75-1" name="__codelineno-75-1" href="#__codelineno-75-1"></a><span class="c1">//*******************************</span>
<a id="__codelineno-75-2" name="__codelineno-75-2" href="#__codelineno-75-2"></a><span class="c1">// Memory Subsystem</span>
<a id="__codelineno-75-3" name="__codelineno-75-3" href="#__codelineno-75-3"></a><span class="c1">//*******************************</span>
<a id="__codelineno-75-4" name="__codelineno-75-4" href="#__codelineno-75-4"></a><span class="no">`ifdef</span><span class="w"> </span><span class="n">INCLUDE_DDR4</span>
<a id="__codelineno-75-5" name="__codelineno-75-5" href="#__codelineno-75-5"></a><span class="w">   </span><span class="n">mem_ss_top</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-75-6" name="__codelineno-75-6" href="#__codelineno-75-6"></a><span class="w">      </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h009</span><span class="p">),</span>
<a id="__codelineno-75-7" name="__codelineno-75-7" href="#__codelineno-75-7"></a><span class="w">      </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h1</span><span class="p">),</span>
<a id="__codelineno-75-8" name="__codelineno-75-8" href="#__codelineno-75-8"></a><span class="w">      </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="mh">24&#39;h1000</span><span class="p">),</span>
<a id="__codelineno-75-9" name="__codelineno-75-9" href="#__codelineno-75-9"></a><span class="w">      </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a id="__codelineno-75-10" name="__codelineno-75-10" href="#__codelineno-75-10"></a><span class="w">   </span><span class="p">)</span><span class="w"> </span><span class="n">mem_ss_top</span><span class="w"> </span><span class="p">(</span>
</code></pre></div>
</li>
<li>
<p>Modify the value of <code>NEXT_DFH_OFFSET</code> of the Memory Subsystem <code>dummy_csr</code> from <code>24'h6B000</code> to <code>24'h1000</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-76-1" name="__codelineno-76-1" href="#__codelineno-76-1"></a><span class="c1">// Placeholder logic if no mem_ss</span>
<a id="__codelineno-76-2" name="__codelineno-76-2" href="#__codelineno-76-2"></a><span class="n">dummy_csr</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-76-3" name="__codelineno-76-3" href="#__codelineno-76-3"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h009</span><span class="p">),</span>
<a id="__codelineno-76-4" name="__codelineno-76-4" href="#__codelineno-76-4"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h1</span><span class="p">),</span>
<a id="__codelineno-76-5" name="__codelineno-76-5" href="#__codelineno-76-5"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="mh">24&#39;h1000</span><span class="p">),</span>
<a id="__codelineno-76-6" name="__codelineno-76-6" href="#__codelineno-76-6"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a id="__codelineno-76-7" name="__codelineno-76-7" href="#__codelineno-76-7"></a><span class="p">)</span><span class="w"> </span><span class="n">emif_dummy_csr</span><span class="w"> </span><span class="p">(</span>
</code></pre></div>
</li>
<li>
<p>Add Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> instance and dummy CSR after the Memory Subsystem. Set the <code>NEXT_DFH_OFFSET</code> to <code>24'h6A000</code> for both.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-77-1" name="__codelineno-77-1" href="#__codelineno-77-1"></a><span class="c1">//*******************************</span>
<a id="__codelineno-77-2" name="__codelineno-77-2" href="#__codelineno-77-2"></a><span class="c1">// Hello FIM Subsystem</span>
<a id="__codelineno-77-3" name="__codelineno-77-3" href="#__codelineno-77-3"></a><span class="c1">//*******************************</span>
<a id="__codelineno-77-4" name="__codelineno-77-4" href="#__codelineno-77-4"></a>
<a id="__codelineno-77-5" name="__codelineno-77-5" href="#__codelineno-77-5"></a><span class="no">`ifdef</span><span class="w"> </span><span class="n">INCLUDE_HELLO_FIM</span>
<a id="__codelineno-77-6" name="__codelineno-77-6" href="#__codelineno-77-6"></a><span class="n">hello_fim_top</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-77-7" name="__codelineno-77-7" href="#__codelineno-77-7"></a><span class="w">   </span><span class="p">.</span><span class="n">ADDR_WIDTH</span><span class="w">       </span><span class="p">(</span><span class="mh">12</span><span class="p">),</span>
<a id="__codelineno-77-8" name="__codelineno-77-8" href="#__codelineno-77-8"></a><span class="w">   </span><span class="p">.</span><span class="n">DATA_WIDTH</span><span class="w">       </span><span class="p">(</span><span class="mh">64</span><span class="p">),</span>
<a id="__codelineno-77-9" name="__codelineno-77-9" href="#__codelineno-77-9"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h100</span><span class="p">),</span>
<a id="__codelineno-77-10" name="__codelineno-77-10" href="#__codelineno-77-10"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h0</span><span class="p">),</span>
<a id="__codelineno-77-11" name="__codelineno-77-11" href="#__codelineno-77-11"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="mh">24&#39;h6A000</span><span class="p">),</span>
<a id="__codelineno-77-12" name="__codelineno-77-12" href="#__codelineno-77-12"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a id="__codelineno-77-13" name="__codelineno-77-13" href="#__codelineno-77-13"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_top_inst</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-77-14" name="__codelineno-77-14" href="#__codelineno-77-14"></a><span class="w">    </span><span class="p">.</span><span class="n">clk</span><span class="w"> </span><span class="p">(</span><span class="n">clk_csr</span><span class="p">),</span>
<a id="__codelineno-77-15" name="__codelineno-77-15" href="#__codelineno-77-15"></a><span class="w">    </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n_csr</span><span class="p">),</span>
<a id="__codelineno-77-16" name="__codelineno-77-16" href="#__codelineno-77-16"></a><span class="w">    </span><span class="p">.</span><span class="n">csr_lite_if</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">)</span><span class="w">         </span>
<a id="__codelineno-77-17" name="__codelineno-77-17" href="#__codelineno-77-17"></a><span class="p">);</span>
<a id="__codelineno-77-18" name="__codelineno-77-18" href="#__codelineno-77-18"></a><span class="no">`else</span>
<a id="__codelineno-77-19" name="__codelineno-77-19" href="#__codelineno-77-19"></a><span class="n">dummy_csr</span><span class="w"> </span><span class="p">#(</span><span class="w">   </span>
<a id="__codelineno-77-20" name="__codelineno-77-20" href="#__codelineno-77-20"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h100</span><span class="p">),</span>
<a id="__codelineno-77-21" name="__codelineno-77-21" href="#__codelineno-77-21"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h0</span><span class="p">),</span>
<a id="__codelineno-77-22" name="__codelineno-77-22" href="#__codelineno-77-22"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="mh">24&#39;h6A000</span><span class="p">),</span>
<a id="__codelineno-77-23" name="__codelineno-77-23" href="#__codelineno-77-23"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a id="__codelineno-77-24" name="__codelineno-77-24" href="#__codelineno-77-24"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_dummy</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-77-25" name="__codelineno-77-25" href="#__codelineno-77-25"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">         </span><span class="p">(</span><span class="n">clk_csr</span><span class="p">),</span>
<a id="__codelineno-77-26" name="__codelineno-77-26" href="#__codelineno-77-26"></a><span class="w">   </span><span class="p">.</span><span class="n">rst_n</span><span class="w">       </span><span class="p">(</span><span class="n">rst_n_csr</span><span class="p">),</span>
<a id="__codelineno-77-27" name="__codelineno-77-27" href="#__codelineno-77-27"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_lite_if</span><span class="w"> </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">)</span>
<a id="__codelineno-77-28" name="__codelineno-77-28" href="#__codelineno-77-28"></a><span class="p">);</span>
<a id="__codelineno-77-29" name="__codelineno-77-29" href="#__codelineno-77-29"></a>
<a id="__codelineno-77-30" name="__codelineno-77-30" href="#__codelineno-77-30"></a><span class="no">`endif</span><span class="w"> </span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>/src/pd_qsys/bpf_top.sv</code></p>
<ol>
<li>
<p>Add <code>bpf_hello_fim_slv_if</code> to the interface descriptions</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-78-1" name="__codelineno-78-1" href="#__codelineno-78-1"></a><span class="p">...</span>
<a id="__codelineno-78-2" name="__codelineno-78-2" href="#__codelineno-78-2"></a><span class="k">module</span><span class="w"> </span><span class="n">bpf_top</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-78-3" name="__codelineno-78-3" href="#__codelineno-78-3"></a><span class="p">...</span>
<a id="__codelineno-78-4" name="__codelineno-78-4" href="#__codelineno-78-4"></a><span class="c1">//BPF funtions</span>
<a id="__codelineno-78-5" name="__codelineno-78-5" href="#__codelineno-78-5"></a><span class="p">...</span>
<a id="__codelineno-78-6" name="__codelineno-78-6" href="#__codelineno-78-6"></a><span class="n">ofs_fim_axi_lite_if</span><span class="p">.</span><span class="n">master</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_if</span>
</code></pre></div>
</li>
<li>
<p>Add <code>bpf_hello_fim_slv_if</code> to the module</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-79-1" name="__codelineno-79-1" href="#__codelineno-79-1"></a><span class="k">module</span><span class="w"> </span><span class="n">bpf_top</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-79-2" name="__codelineno-79-2" href="#__codelineno-79-2"></a><span class="p">...</span>
<a id="__codelineno-79-3" name="__codelineno-79-3" href="#__codelineno-79-3"></a><span class="p">);</span>
<a id="__codelineno-79-4" name="__codelineno-79-4" href="#__codelineno-79-4"></a><span class="p">...</span>
<a id="__codelineno-79-5" name="__codelineno-79-5" href="#__codelineno-79-5"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_awaddr</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awaddr</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-6" name="__codelineno-79-6" href="#__codelineno-79-6"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_awprot</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awprot</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-7" name="__codelineno-79-7" href="#__codelineno-79-7"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_awvalid</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awvalid</span><span class="w">    </span><span class="p">),</span>
<a id="__codelineno-79-8" name="__codelineno-79-8" href="#__codelineno-79-8"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_awready</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awready</span><span class="w">    </span><span class="p">),</span>
<a id="__codelineno-79-9" name="__codelineno-79-9" href="#__codelineno-79-9"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_wdata</span><span class="w">     </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wdata</span><span class="w">      </span><span class="p">),</span>
<a id="__codelineno-79-10" name="__codelineno-79-10" href="#__codelineno-79-10"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_wstrb</span><span class="w">     </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wstrb</span><span class="w">      </span><span class="p">),</span>
<a id="__codelineno-79-11" name="__codelineno-79-11" href="#__codelineno-79-11"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_wvalid</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wvalid</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-12" name="__codelineno-79-12" href="#__codelineno-79-12"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_wready</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wready</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-13" name="__codelineno-79-13" href="#__codelineno-79-13"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_bresp</span><span class="w">     </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bresp</span><span class="w">      </span><span class="p">),</span>
<a id="__codelineno-79-14" name="__codelineno-79-14" href="#__codelineno-79-14"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_bvalid</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bvalid</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-15" name="__codelineno-79-15" href="#__codelineno-79-15"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_bready</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bready</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-16" name="__codelineno-79-16" href="#__codelineno-79-16"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_araddr</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">araddr</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-17" name="__codelineno-79-17" href="#__codelineno-79-17"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_arprot</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arprot</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-18" name="__codelineno-79-18" href="#__codelineno-79-18"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_arvalid</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arvalid</span><span class="w">    </span><span class="p">),</span>
<a id="__codelineno-79-19" name="__codelineno-79-19" href="#__codelineno-79-19"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_arready</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arready</span><span class="w">    </span><span class="p">),</span>
<a id="__codelineno-79-20" name="__codelineno-79-20" href="#__codelineno-79-20"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_rdata</span><span class="w">     </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rdata</span><span class="w">      </span><span class="p">),</span>
<a id="__codelineno-79-21" name="__codelineno-79-21" href="#__codelineno-79-21"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_rresp</span><span class="w">     </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rresp</span><span class="w">      </span><span class="p">),</span>
<a id="__codelineno-79-22" name="__codelineno-79-22" href="#__codelineno-79-22"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_rvalid</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rvalid</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-23" name="__codelineno-79-23" href="#__codelineno-79-23"></a><span class="p">.</span><span class="n">bpf_hello_fim_slv_rready</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rready</span><span class="w">     </span><span class="p">),</span>
<a id="__codelineno-79-24" name="__codelineno-79-24" href="#__codelineno-79-24"></a><span class="p">...</span>
<a id="__codelineno-79-25" name="__codelineno-79-25" href="#__codelineno-79-25"></a><span class="k">endmodule</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Create <code>src/hello_fim</code></p>
<ol>
<li>
<p>Create <code>src/hello_fim</code> directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-80-1" name="__codelineno-80-1" href="#__codelineno-80-1"></a>mkdir<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/hello_fim
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Create <code>src/hello_fim/hello_fim_top.sv</code></p>
<ol>
<li>
<p>Create <code>hello_fim_top.sv</code> with the following contents:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-81-1" name="__codelineno-81-1" href="#__codelineno-81-1"></a><span class="c1">// ***************************************************************************</span>
<a id="__codelineno-81-2" name="__codelineno-81-2" href="#__codelineno-81-2"></a><span class="c1">//                               INTEL CONFIDENTIAL</span>
<a id="__codelineno-81-3" name="__codelineno-81-3" href="#__codelineno-81-3"></a><span class="c1">//</span>
<a id="__codelineno-81-4" name="__codelineno-81-4" href="#__codelineno-81-4"></a><span class="c1">//        Copyright (C) 2023 Intel Corporation All Rights Reserved.</span>
<a id="__codelineno-81-5" name="__codelineno-81-5" href="#__codelineno-81-5"></a><span class="c1">//</span>
<a id="__codelineno-81-6" name="__codelineno-81-6" href="#__codelineno-81-6"></a><span class="c1">// The source code contained or described herein and all  documents related to</span>
<a id="__codelineno-81-7" name="__codelineno-81-7" href="#__codelineno-81-7"></a><span class="c1">// the  source  code  (&quot;Material&quot;)  are  owned  by  Intel  Corporation  or its</span>
<a id="__codelineno-81-8" name="__codelineno-81-8" href="#__codelineno-81-8"></a><span class="c1">// suppliers  or  licensors.    Title  to  the  Material  remains  with  Intel</span>
<a id="__codelineno-81-9" name="__codelineno-81-9" href="#__codelineno-81-9"></a><span class="c1">// Corporation or  its suppliers  and licensors.  The Material  contains trade</span>
<a id="__codelineno-81-10" name="__codelineno-81-10" href="#__codelineno-81-10"></a><span class="c1">// secrets  and  proprietary  and  confidential  information  of  Intel or its</span>
<a id="__codelineno-81-11" name="__codelineno-81-11" href="#__codelineno-81-11"></a><span class="c1">// suppliers and licensors.  The Material is protected  by worldwide copyright</span>
<a id="__codelineno-81-12" name="__codelineno-81-12" href="#__codelineno-81-12"></a><span class="c1">// and trade secret laws and treaty provisions. No part of the Material may be</span>
<a id="__codelineno-81-13" name="__codelineno-81-13" href="#__codelineno-81-13"></a><span class="c1">// used,   copied,   reproduced,   modified,   published,   uploaded,  posted,</span>
<a id="__codelineno-81-14" name="__codelineno-81-14" href="#__codelineno-81-14"></a><span class="c1">// transmitted,  distributed,  or  disclosed  in any way without Intel&#39;s prior</span>
<a id="__codelineno-81-15" name="__codelineno-81-15" href="#__codelineno-81-15"></a><span class="c1">// express written permission.</span>
<a id="__codelineno-81-16" name="__codelineno-81-16" href="#__codelineno-81-16"></a><span class="c1">//</span>
<a id="__codelineno-81-17" name="__codelineno-81-17" href="#__codelineno-81-17"></a><span class="c1">// No license under any patent,  copyright, trade secret or other intellectual</span>
<a id="__codelineno-81-18" name="__codelineno-81-18" href="#__codelineno-81-18"></a><span class="c1">// property  right  is  granted  to  or  conferred  upon  you by disclosure or</span>
<a id="__codelineno-81-19" name="__codelineno-81-19" href="#__codelineno-81-19"></a><span class="c1">// delivery  of  the  Materials, either expressly, by implication, inducement,</span>
<a id="__codelineno-81-20" name="__codelineno-81-20" href="#__codelineno-81-20"></a><span class="c1">// estoppel or otherwise.  Any license under such intellectual property rights</span>
<a id="__codelineno-81-21" name="__codelineno-81-21" href="#__codelineno-81-21"></a><span class="c1">// must be express and approved by Intel in writing.</span>
<a id="__codelineno-81-22" name="__codelineno-81-22" href="#__codelineno-81-22"></a><span class="c1">//</span>
<a id="__codelineno-81-23" name="__codelineno-81-23" href="#__codelineno-81-23"></a><span class="c1">// You will not, and will not allow any third party to modify, adapt, enhance, </span>
<a id="__codelineno-81-24" name="__codelineno-81-24" href="#__codelineno-81-24"></a><span class="c1">// disassemble, decompile, reverse engineer, change or create derivative works </span>
<a id="__codelineno-81-25" name="__codelineno-81-25" href="#__codelineno-81-25"></a><span class="c1">// from the Software except and only to the extent as specifically required by </span>
<a id="__codelineno-81-26" name="__codelineno-81-26" href="#__codelineno-81-26"></a><span class="c1">// mandatory applicable laws or any applicable third party license terms </span>
<a id="__codelineno-81-27" name="__codelineno-81-27" href="#__codelineno-81-27"></a><span class="c1">// accompanying the Software.</span>
<a id="__codelineno-81-28" name="__codelineno-81-28" href="#__codelineno-81-28"></a><span class="c1">//</span>
<a id="__codelineno-81-29" name="__codelineno-81-29" href="#__codelineno-81-29"></a><span class="c1">// -----------------------------------------------------------------------------</span>
<a id="__codelineno-81-30" name="__codelineno-81-30" href="#__codelineno-81-30"></a><span class="c1">// Engineer     : </span>
<a id="__codelineno-81-31" name="__codelineno-81-31" href="#__codelineno-81-31"></a><span class="c1">// Create Date  : Nov 2021</span>
<a id="__codelineno-81-32" name="__codelineno-81-32" href="#__codelineno-81-32"></a><span class="c1">// Module Name  : hello_fim_top.sv</span>
<a id="__codelineno-81-33" name="__codelineno-81-33" href="#__codelineno-81-33"></a><span class="c1">// Project      : IOFS</span>
<a id="__codelineno-81-34" name="__codelineno-81-34" href="#__codelineno-81-34"></a><span class="c1">// -----------------------------------------------------------------------------</span>
<a id="__codelineno-81-35" name="__codelineno-81-35" href="#__codelineno-81-35"></a><span class="c1">//</span>
<a id="__codelineno-81-36" name="__codelineno-81-36" href="#__codelineno-81-36"></a><span class="c1">// Description: </span>
<a id="__codelineno-81-37" name="__codelineno-81-37" href="#__codelineno-81-37"></a><span class="c1">// This is a simple module that implements DFH registers and </span>
<a id="__codelineno-81-38" name="__codelineno-81-38" href="#__codelineno-81-38"></a><span class="c1">// AVMM address decoding logic.</span>
<a id="__codelineno-81-39" name="__codelineno-81-39" href="#__codelineno-81-39"></a>
<a id="__codelineno-81-40" name="__codelineno-81-40" href="#__codelineno-81-40"></a><span class="k">module</span><span class="w"> </span><span class="n">hello_fim_top</span><span class="w">  </span><span class="p">#(</span>
<a id="__codelineno-81-41" name="__codelineno-81-41" href="#__codelineno-81-41"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">ADDR_WIDTH</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">12</span><span class="p">,</span><span class="w"> </span>
<a id="__codelineno-81-42" name="__codelineno-81-42" href="#__codelineno-81-42"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">DATA_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64</span><span class="p">,</span><span class="w"> </span>
<a id="__codelineno-81-43" name="__codelineno-81-43" href="#__codelineno-81-43"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12&#39;h100</span><span class="p">,</span>
<a id="__codelineno-81-44" name="__codelineno-81-44" href="#__codelineno-81-44"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">,</span>
<a id="__codelineno-81-45" name="__codelineno-81-45" href="#__codelineno-81-45"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">24&#39;h1000</span><span class="p">,</span>
<a id="__codelineno-81-46" name="__codelineno-81-46" href="#__codelineno-81-46"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span>
<a id="__codelineno-81-47" name="__codelineno-81-47" href="#__codelineno-81-47"></a><span class="p">)(</span>
<a id="__codelineno-81-48" name="__codelineno-81-48" href="#__codelineno-81-48"></a><span class="w">   </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">    </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-81-49" name="__codelineno-81-49" href="#__codelineno-81-49"></a><span class="w">   </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">    </span><span class="n">reset</span><span class="p">,</span>
<a id="__codelineno-81-50" name="__codelineno-81-50" href="#__codelineno-81-50"></a><span class="c1">// -----------------------------------------------------------</span>
<a id="__codelineno-81-51" name="__codelineno-81-51" href="#__codelineno-81-51"></a><span class="c1">//  AXI4LITE Interface</span>
<a id="__codelineno-81-52" name="__codelineno-81-52" href="#__codelineno-81-52"></a><span class="c1">// -----------------------------------------------------------</span>
<a id="__codelineno-81-53" name="__codelineno-81-53" href="#__codelineno-81-53"></a><span class="w">   </span><span class="n">ofs_fim_axi_lite_if</span><span class="p">.</span><span class="n">slave</span><span class="w">   </span><span class="n">csr_lite_if</span>
<a id="__codelineno-81-54" name="__codelineno-81-54" href="#__codelineno-81-54"></a><span class="p">);</span>
<a id="__codelineno-81-55" name="__codelineno-81-55" href="#__codelineno-81-55"></a>
<a id="__codelineno-81-56" name="__codelineno-81-56" href="#__codelineno-81-56"></a><span class="kn">import</span> <span class="nn">ofs_fim_cfg_pkg::*</span><span class="p">;</span>
<a id="__codelineno-81-57" name="__codelineno-81-57" href="#__codelineno-81-57"></a><span class="kn">import</span> <span class="nn">ofs_csr_pkg::*</span><span class="p">;</span>
<a id="__codelineno-81-58" name="__codelineno-81-58" href="#__codelineno-81-58"></a>
<a id="__codelineno-81-59" name="__codelineno-81-59" href="#__codelineno-81-59"></a><span class="c1">//-------------------------------------</span>
<a id="__codelineno-81-60" name="__codelineno-81-60" href="#__codelineno-81-60"></a><span class="c1">// Signals</span>
<a id="__codelineno-81-61" name="__codelineno-81-61" href="#__codelineno-81-61"></a><span class="c1">//-------------------------------------</span>
<a id="__codelineno-81-62" name="__codelineno-81-62" href="#__codelineno-81-62"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_waddr</span><span class="p">;</span>
<a id="__codelineno-81-63" name="__codelineno-81-63" href="#__codelineno-81-63"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_wdata</span><span class="p">;</span>
<a id="__codelineno-81-64" name="__codelineno-81-64" href="#__codelineno-81-64"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">/</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">            </span><span class="n">csr_wstrb</span><span class="p">;</span>
<a id="__codelineno-81-65" name="__codelineno-81-65" href="#__codelineno-81-65"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_write</span><span class="p">;</span>
<a id="__codelineno-81-66" name="__codelineno-81-66" href="#__codelineno-81-66"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_slv_wready</span><span class="p">;</span>
<a id="__codelineno-81-67" name="__codelineno-81-67" href="#__codelineno-81-67"></a><span class="w">   </span><span class="n">csr_access_type_t</span><span class="w">                   </span><span class="n">csr_write_type</span><span class="p">;</span>
<a id="__codelineno-81-68" name="__codelineno-81-68" href="#__codelineno-81-68"></a>
<a id="__codelineno-81-69" name="__codelineno-81-69" href="#__codelineno-81-69"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_raddr</span><span class="p">;</span>
<a id="__codelineno-81-70" name="__codelineno-81-70" href="#__codelineno-81-70"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_read</span><span class="p">;</span>
<a id="__codelineno-81-71" name="__codelineno-81-71" href="#__codelineno-81-71"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_read_32b</span><span class="p">;</span>
<a id="__codelineno-81-72" name="__codelineno-81-72" href="#__codelineno-81-72"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_readdata</span><span class="p">;</span>
<a id="__codelineno-81-73" name="__codelineno-81-73" href="#__codelineno-81-73"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_readdata_valid</span><span class="p">;</span>
<a id="__codelineno-81-74" name="__codelineno-81-74" href="#__codelineno-81-74"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_addr</span><span class="p">;</span>
<a id="__codelineno-81-75" name="__codelineno-81-75" href="#__codelineno-81-75"></a>
<a id="__codelineno-81-76" name="__codelineno-81-76" href="#__codelineno-81-76"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">com_csr_writedata</span><span class="p">;</span>
<a id="__codelineno-81-77" name="__codelineno-81-77" href="#__codelineno-81-77"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_read</span><span class="p">;</span>
<a id="__codelineno-81-78" name="__codelineno-81-78" href="#__codelineno-81-78"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_write</span><span class="p">;</span>
<a id="__codelineno-81-79" name="__codelineno-81-79" href="#__codelineno-81-79"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">com_csr_readdata</span><span class="p">;</span>
<a id="__codelineno-81-80" name="__codelineno-81-80" href="#__codelineno-81-80"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_readdatavalid</span><span class="p">;</span>
<a id="__codelineno-81-81" name="__codelineno-81-81" href="#__codelineno-81-81"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">com_csr_address</span><span class="p">;</span>
<a id="__codelineno-81-82" name="__codelineno-81-82" href="#__codelineno-81-82"></a>
<a id="__codelineno-81-83" name="__codelineno-81-83" href="#__codelineno-81-83"></a><span class="c1">// AXI-M CSR interfaces</span>
<a id="__codelineno-81-84" name="__codelineno-81-84" href="#__codelineno-81-84"></a><span class="n">ofs_fim_axi_mmio_if</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-81-85" name="__codelineno-81-85" href="#__codelineno-81-85"></a><span class="w">   </span><span class="p">.</span><span class="n">AWID_WIDTH</span><span class="w">   </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_TID_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-86" name="__codelineno-81-86" href="#__codelineno-81-86"></a><span class="w">   </span><span class="p">.</span><span class="n">AWADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-87" name="__codelineno-81-87" href="#__codelineno-81-87"></a><span class="w">   </span><span class="p">.</span><span class="n">WDATA_WIDTH</span><span class="w">  </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_DATA_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-88" name="__codelineno-81-88" href="#__codelineno-81-88"></a><span class="w">   </span><span class="p">.</span><span class="n">ARID_WIDTH</span><span class="w">   </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_TID_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-89" name="__codelineno-81-89" href="#__codelineno-81-89"></a><span class="w">   </span><span class="p">.</span><span class="n">ARADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-90" name="__codelineno-81-90" href="#__codelineno-81-90"></a><span class="w">   </span><span class="p">.</span><span class="n">RDATA_WIDTH</span><span class="w">  </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_DATA_WIDTH</span><span class="p">)</span>
<a id="__codelineno-81-91" name="__codelineno-81-91" href="#__codelineno-81-91"></a><span class="p">)</span><span class="w"> </span><span class="n">csr_if</span><span class="p">();</span>
<a id="__codelineno-81-92" name="__codelineno-81-92" href="#__codelineno-81-92"></a>
<a id="__codelineno-81-93" name="__codelineno-81-93" href="#__codelineno-81-93"></a><span class="c1">// AXI4-lite to AXI-M adapter</span>
<a id="__codelineno-81-94" name="__codelineno-81-94" href="#__codelineno-81-94"></a><span class="n">axi_lite2mmio</span><span class="w"> </span><span class="n">axi_lite2mmio</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-81-95" name="__codelineno-81-95" href="#__codelineno-81-95"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">       </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<a id="__codelineno-81-96" name="__codelineno-81-96" href="#__codelineno-81-96"></a><span class="w">   </span><span class="p">.</span><span class="n">rst_n</span><span class="w">     </span><span class="p">(</span><span class="o">~</span><span class="n">reset</span><span class="p">),</span>
<a id="__codelineno-81-97" name="__codelineno-81-97" href="#__codelineno-81-97"></a><span class="w">   </span><span class="p">.</span><span class="n">lite_if</span><span class="w">   </span><span class="p">(</span><span class="n">csr_lite_if</span><span class="p">),</span>
<a id="__codelineno-81-98" name="__codelineno-81-98" href="#__codelineno-81-98"></a><span class="w">   </span><span class="p">.</span><span class="n">mmio_if</span><span class="w">   </span><span class="p">(</span><span class="n">csr_if</span><span class="p">)</span>
<a id="__codelineno-81-99" name="__codelineno-81-99" href="#__codelineno-81-99"></a><span class="p">);</span>
<a id="__codelineno-81-100" name="__codelineno-81-100" href="#__codelineno-81-100"></a>
<a id="__codelineno-81-101" name="__codelineno-81-101" href="#__codelineno-81-101"></a><span class="c1">//---------------------------------</span>
<a id="__codelineno-81-102" name="__codelineno-81-102" href="#__codelineno-81-102"></a><span class="c1">// Map AXI write/read request to CSR write/read,</span>
<a id="__codelineno-81-103" name="__codelineno-81-103" href="#__codelineno-81-103"></a><span class="c1">// and send the write/read response back</span>
<a id="__codelineno-81-104" name="__codelineno-81-104" href="#__codelineno-81-104"></a><span class="c1">//---------------------------------</span>
<a id="__codelineno-81-105" name="__codelineno-81-105" href="#__codelineno-81-105"></a><span class="n">ofs_fim_axi_csr_slave</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-81-106" name="__codelineno-81-106" href="#__codelineno-81-106"></a><span class="w">   </span><span class="p">.</span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-81-107" name="__codelineno-81-107" href="#__codelineno-81-107"></a><span class="w">   </span><span class="p">.</span><span class="n">USE_SLV_READY</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<a id="__codelineno-81-108" name="__codelineno-81-108" href="#__codelineno-81-108"></a>
<a id="__codelineno-81-109" name="__codelineno-81-109" href="#__codelineno-81-109"></a><span class="w">   </span><span class="p">)</span><span class="w"> </span><span class="n">csr_slave</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-81-110" name="__codelineno-81-110" href="#__codelineno-81-110"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_if</span><span class="w">             </span><span class="p">(</span><span class="n">csr_if</span><span class="p">),</span>
<a id="__codelineno-81-111" name="__codelineno-81-111" href="#__codelineno-81-111"></a>
<a id="__codelineno-81-112" name="__codelineno-81-112" href="#__codelineno-81-112"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_write</span><span class="w">          </span><span class="p">(</span><span class="n">csr_write</span><span class="p">),</span>
<a id="__codelineno-81-113" name="__codelineno-81-113" href="#__codelineno-81-113"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_waddr</span><span class="w">          </span><span class="p">(</span><span class="n">csr_waddr</span><span class="p">),</span>
<a id="__codelineno-81-114" name="__codelineno-81-114" href="#__codelineno-81-114"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_write_type</span><span class="w">     </span><span class="p">(</span><span class="n">csr_write_type</span><span class="p">),</span>
<a id="__codelineno-81-115" name="__codelineno-81-115" href="#__codelineno-81-115"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_wdata</span><span class="w">          </span><span class="p">(</span><span class="n">csr_wdata</span><span class="p">),</span>
<a id="__codelineno-81-116" name="__codelineno-81-116" href="#__codelineno-81-116"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_wstrb</span><span class="w">          </span><span class="p">(</span><span class="n">csr_wstrb</span><span class="p">),</span>
<a id="__codelineno-81-117" name="__codelineno-81-117" href="#__codelineno-81-117"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_slv_wready</span><span class="w">     </span><span class="p">(</span><span class="n">csr_slv_wready</span><span class="p">),</span>
<a id="__codelineno-81-118" name="__codelineno-81-118" href="#__codelineno-81-118"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_read</span><span class="w">           </span><span class="p">(</span><span class="n">csr_read</span><span class="p">),</span>
<a id="__codelineno-81-119" name="__codelineno-81-119" href="#__codelineno-81-119"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_raddr</span><span class="w">          </span><span class="p">(</span><span class="n">csr_raddr</span><span class="p">),</span>
<a id="__codelineno-81-120" name="__codelineno-81-120" href="#__codelineno-81-120"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_read_32b</span><span class="w">       </span><span class="p">(</span><span class="n">csr_read_32b</span><span class="p">),</span>
<a id="__codelineno-81-121" name="__codelineno-81-121" href="#__codelineno-81-121"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_readdata</span><span class="w">       </span><span class="p">(</span><span class="n">csr_readdata</span><span class="p">),</span>
<a id="__codelineno-81-122" name="__codelineno-81-122" href="#__codelineno-81-122"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="p">(</span><span class="n">csr_readdata_valid</span><span class="p">)</span>
<a id="__codelineno-81-123" name="__codelineno-81-123" href="#__codelineno-81-123"></a><span class="p">);</span>
<a id="__codelineno-81-124" name="__codelineno-81-124" href="#__codelineno-81-124"></a>
<a id="__codelineno-81-125" name="__codelineno-81-125" href="#__codelineno-81-125"></a><span class="c1">// Address mapping</span>
<a id="__codelineno-81-126" name="__codelineno-81-126" href="#__codelineno-81-126"></a><span class="k">assign</span><span class="w"> </span><span class="n">csr_addr</span><span class="w">             </span><span class="o">=</span><span class="w"> </span><span class="n">csr_write</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">csr_waddr</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">csr_raddr</span><span class="p">;</span>
<a id="__codelineno-81-127" name="__codelineno-81-127" href="#__codelineno-81-127"></a><span class="k">assign</span><span class="w"> </span><span class="n">com_csr_address</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">csr_addr</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w">  </span><span class="c1">// byte address</span>
<a id="__codelineno-81-128" name="__codelineno-81-128" href="#__codelineno-81-128"></a><span class="k">assign</span><span class="w"> </span><span class="n">csr_slv_wready</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<a id="__codelineno-81-129" name="__codelineno-81-129" href="#__codelineno-81-129"></a><span class="c1">// Write data mapping</span>
<a id="__codelineno-81-130" name="__codelineno-81-130" href="#__codelineno-81-130"></a><span class="k">assign</span><span class="w"> </span><span class="n">com_csr_writedata</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">csr_wdata</span><span class="p">;</span>
<a id="__codelineno-81-131" name="__codelineno-81-131" href="#__codelineno-81-131"></a>
<a id="__codelineno-81-132" name="__codelineno-81-132" href="#__codelineno-81-132"></a><span class="c1">// Read-Write mapping</span>
<a id="__codelineno-81-133" name="__codelineno-81-133" href="#__codelineno-81-133"></a><span class="k">always_comb</span>
<a id="__codelineno-81-134" name="__codelineno-81-134" href="#__codelineno-81-134"></a><span class="k">begin</span>
<a id="__codelineno-81-135" name="__codelineno-81-135" href="#__codelineno-81-135"></a><span class="w">   </span><span class="n">com_csr_read</span><span class="w">             </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-81-136" name="__codelineno-81-136" href="#__codelineno-81-136"></a><span class="w">   </span><span class="n">com_csr_write</span><span class="w">            </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-81-137" name="__codelineno-81-137" href="#__codelineno-81-137"></a><span class="w">   </span><span class="k">casez</span><span class="w"> </span><span class="p">(</span><span class="n">csr_addr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">6</span><span class="p">])</span>
<a id="__codelineno-81-138" name="__codelineno-81-138" href="#__codelineno-81-138"></a><span class="w">      </span><span class="mh">6&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="c1">// Common CSR</span>
<a id="__codelineno-81-139" name="__codelineno-81-139" href="#__codelineno-81-139"></a><span class="w">         </span><span class="n">com_csr_read</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">csr_read</span><span class="p">;</span>
<a id="__codelineno-81-140" name="__codelineno-81-140" href="#__codelineno-81-140"></a><span class="w">         </span><span class="n">com_csr_write</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">csr_write</span><span class="p">;</span>
<a id="__codelineno-81-141" name="__codelineno-81-141" href="#__codelineno-81-141"></a><span class="w">      </span><span class="k">end</span><span class="w">   </span>
<a id="__codelineno-81-142" name="__codelineno-81-142" href="#__codelineno-81-142"></a><span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-81-143" name="__codelineno-81-143" href="#__codelineno-81-143"></a><span class="w">         </span><span class="n">com_csr_read</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-81-144" name="__codelineno-81-144" href="#__codelineno-81-144"></a><span class="w">         </span><span class="n">com_csr_write</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-81-145" name="__codelineno-81-145" href="#__codelineno-81-145"></a><span class="w">      </span><span class="k">end</span>
<a id="__codelineno-81-146" name="__codelineno-81-146" href="#__codelineno-81-146"></a><span class="w">   </span><span class="k">endcase</span>
<a id="__codelineno-81-147" name="__codelineno-81-147" href="#__codelineno-81-147"></a><span class="k">end</span>
<a id="__codelineno-81-148" name="__codelineno-81-148" href="#__codelineno-81-148"></a>
<a id="__codelineno-81-149" name="__codelineno-81-149" href="#__codelineno-81-149"></a><span class="c1">// Read data mapping</span>
<a id="__codelineno-81-150" name="__codelineno-81-150" href="#__codelineno-81-150"></a><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-81-151" name="__codelineno-81-151" href="#__codelineno-81-151"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">com_csr_readdatavalid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-81-152" name="__codelineno-81-152" href="#__codelineno-81-152"></a><span class="w">      </span><span class="n">csr_readdata</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">com_csr_readdata</span><span class="p">;</span>
<a id="__codelineno-81-153" name="__codelineno-81-153" href="#__codelineno-81-153"></a><span class="w">      </span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a id="__codelineno-81-154" name="__codelineno-81-154" href="#__codelineno-81-154"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-81-155" name="__codelineno-81-155" href="#__codelineno-81-155"></a><span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-81-156" name="__codelineno-81-156" href="#__codelineno-81-156"></a><span class="w">      </span><span class="n">csr_readdata</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span>
<a id="__codelineno-81-157" name="__codelineno-81-157" href="#__codelineno-81-157"></a><span class="w">      </span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-81-158" name="__codelineno-81-158" href="#__codelineno-81-158"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-81-159" name="__codelineno-81-159" href="#__codelineno-81-159"></a><span class="k">end</span>
<a id="__codelineno-81-160" name="__codelineno-81-160" href="#__codelineno-81-160"></a>
<a id="__codelineno-81-161" name="__codelineno-81-161" href="#__codelineno-81-161"></a><span class="n">hello_fim_com</span><span class="w">  </span><span class="p">#(</span>
<a id="__codelineno-81-162" name="__codelineno-81-162" href="#__codelineno-81-162"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="n">FEAT_ID</span><span class="p">),</span>
<a id="__codelineno-81-163" name="__codelineno-81-163" href="#__codelineno-81-163"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="n">FEAT_VER</span><span class="p">),</span>
<a id="__codelineno-81-164" name="__codelineno-81-164" href="#__codelineno-81-164"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="n">NEXT_DFH_OFFSET</span><span class="p">),</span>
<a id="__codelineno-81-165" name="__codelineno-81-165" href="#__codelineno-81-165"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="n">END_OF_LIST</span><span class="p">)</span>
<a id="__codelineno-81-166" name="__codelineno-81-166" href="#__codelineno-81-166"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_com_inst</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-81-167" name="__codelineno-81-167" href="#__codelineno-81-167"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">                   </span><span class="p">(</span><span class="n">clk</span><span class="w">                     </span><span class="p">),</span>
<a id="__codelineno-81-168" name="__codelineno-81-168" href="#__codelineno-81-168"></a><span class="w">   </span><span class="p">.</span><span class="n">reset</span><span class="w">                 </span><span class="p">(</span><span class="n">reset</span><span class="w">                   </span><span class="p">),</span>
<a id="__codelineno-81-169" name="__codelineno-81-169" href="#__codelineno-81-169"></a><span class="w">   </span><span class="p">.</span><span class="n">writedata</span><span class="w">             </span><span class="p">(</span><span class="n">com_csr_writedata</span><span class="w">       </span><span class="p">),</span>
<a id="__codelineno-81-170" name="__codelineno-81-170" href="#__codelineno-81-170"></a><span class="w">   </span><span class="p">.</span><span class="n">read</span><span class="w">                  </span><span class="p">(</span><span class="n">com_csr_read</span><span class="w">            </span><span class="p">),</span>
<a id="__codelineno-81-171" name="__codelineno-81-171" href="#__codelineno-81-171"></a><span class="w">   </span><span class="p">.</span><span class="n">write</span><span class="w">                 </span><span class="p">(</span><span class="n">com_csr_write</span><span class="w">           </span><span class="p">),</span>
<a id="__codelineno-81-172" name="__codelineno-81-172" href="#__codelineno-81-172"></a><span class="w">   </span><span class="p">.</span><span class="n">byteenable</span><span class="w">            </span><span class="p">(</span><span class="mh">4&#39;hF</span><span class="w">                    </span><span class="p">),</span>
<a id="__codelineno-81-173" name="__codelineno-81-173" href="#__codelineno-81-173"></a><span class="w">   </span><span class="p">.</span><span class="n">readdata</span><span class="w">              </span><span class="p">(</span><span class="n">com_csr_readdata</span><span class="w">        </span><span class="p">),</span>
<a id="__codelineno-81-174" name="__codelineno-81-174" href="#__codelineno-81-174"></a><span class="w">   </span><span class="p">.</span><span class="n">readdatavalid</span><span class="w">         </span><span class="p">(</span><span class="n">com_csr_readdatavalid</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-81-175" name="__codelineno-81-175" href="#__codelineno-81-175"></a><span class="w">   </span><span class="p">.</span><span class="n">address</span><span class="w">               </span><span class="p">(</span><span class="n">com_csr_address</span><span class="w">         </span><span class="p">)</span>
<a id="__codelineno-81-176" name="__codelineno-81-176" href="#__codelineno-81-176"></a><span class="w">   </span><span class="p">);</span>
<a id="__codelineno-81-177" name="__codelineno-81-177" href="#__codelineno-81-177"></a><span class="k">endmodule</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Create <code>src/hello_fim/hello_fim_com.sv</code></p>
<ol>
<li>
<p>Create <code>hello_fim_com.sv</code> with the following contents:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-82-1" name="__codelineno-82-1" href="#__codelineno-82-1"></a><span class="k">module</span><span class="w"> </span><span class="n">hello_fim_com</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-82-2" name="__codelineno-82-2" href="#__codelineno-82-2"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12&#39;h100</span><span class="p">,</span>
<a id="__codelineno-82-3" name="__codelineno-82-3" href="#__codelineno-82-3"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">,</span>
<a id="__codelineno-82-4" name="__codelineno-82-4" href="#__codelineno-82-4"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">24&#39;h1000</span><span class="p">,</span>
<a id="__codelineno-82-5" name="__codelineno-82-5" href="#__codelineno-82-5"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span>
<a id="__codelineno-82-6" name="__codelineno-82-6" href="#__codelineno-82-6"></a><span class="p">)(</span>
<a id="__codelineno-82-7" name="__codelineno-82-7" href="#__codelineno-82-7"></a><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-82-8" name="__codelineno-82-8" href="#__codelineno-82-8"></a><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<a id="__codelineno-82-9" name="__codelineno-82-9" href="#__codelineno-82-9"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">writedata</span><span class="p">,</span>
<a id="__codelineno-82-10" name="__codelineno-82-10" href="#__codelineno-82-10"></a><span class="k">input</span><span class="w"> </span><span class="n">read</span><span class="p">,</span>
<a id="__codelineno-82-11" name="__codelineno-82-11" href="#__codelineno-82-11"></a><span class="k">input</span><span class="w"> </span><span class="n">write</span><span class="p">,</span>
<a id="__codelineno-82-12" name="__codelineno-82-12" href="#__codelineno-82-12"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">byteenable</span><span class="p">,</span>
<a id="__codelineno-82-13" name="__codelineno-82-13" href="#__codelineno-82-13"></a><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">readdata</span><span class="p">,</span>
<a id="__codelineno-82-14" name="__codelineno-82-14" href="#__codelineno-82-14"></a><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">readdatavalid</span><span class="p">,</span>
<a id="__codelineno-82-15" name="__codelineno-82-15" href="#__codelineno-82-15"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">address</span>
<a id="__codelineno-82-16" name="__codelineno-82-16" href="#__codelineno-82-16"></a><span class="p">);</span>
<a id="__codelineno-82-17" name="__codelineno-82-17" href="#__codelineno-82-17"></a>
<a id="__codelineno-82-18" name="__codelineno-82-18" href="#__codelineno-82-18"></a><span class="kt">wire</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="n">reset</span><span class="p">;</span><span class="w">  </span>
<a id="__codelineno-82-19" name="__codelineno-82-19" href="#__codelineno-82-19"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rdata_comb</span><span class="p">;</span>
<a id="__codelineno-82-20" name="__codelineno-82-20" href="#__codelineno-82-20"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">scratch_reg</span><span class="p">;</span>
<a id="__codelineno-82-21" name="__codelineno-82-21" href="#__codelineno-82-21"></a>
<a id="__codelineno-82-22" name="__codelineno-82-22" href="#__codelineno-82-22"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="p">,</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w">  </span>
<a id="__codelineno-82-23" name="__codelineno-82-23" href="#__codelineno-82-23"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="n">readdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">readdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rdata_comb</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-82-24" name="__codelineno-82-24" href="#__codelineno-82-24"></a>
<a id="__codelineno-82-25" name="__codelineno-82-25" href="#__codelineno-82-25"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<a id="__codelineno-82-26" name="__codelineno-82-26" href="#__codelineno-82-26"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="n">readdatavalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">readdatavalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">read</span><span class="p">;</span>
<a id="__codelineno-82-27" name="__codelineno-82-27" href="#__codelineno-82-27"></a>
<a id="__codelineno-82-28" name="__codelineno-82-28" href="#__codelineno-82-28"></a><span class="kt">wire</span><span class="w"> </span><span class="n">wr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">write</span><span class="p">;</span>
<a id="__codelineno-82-29" name="__codelineno-82-29" href="#__codelineno-82-29"></a><span class="kt">wire</span><span class="w"> </span><span class="n">re</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">read</span><span class="p">;</span>
<a id="__codelineno-82-30" name="__codelineno-82-30" href="#__codelineno-82-30"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">address</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-82-31" name="__codelineno-82-31" href="#__codelineno-82-31"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">din</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">writedata</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-82-32" name="__codelineno-82-32" href="#__codelineno-82-32"></a><span class="kt">wire</span><span class="w"> </span><span class="n">wr_scratch_reg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wr</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="o">==</span><span class="w"> </span><span class="mh">6&#39;h30</span><span class="p">)</span><span class="o">?</span><span class="w"> </span><span class="n">byteenable</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">:</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-82-33" name="__codelineno-82-33" href="#__codelineno-82-33"></a>
<a id="__codelineno-82-34" name="__codelineno-82-34" href="#__codelineno-82-34"></a><span class="c1">// 64 bit scratch register</span>
<a id="__codelineno-82-35" name="__codelineno-82-35" href="#__codelineno-82-35"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="w"> </span><span class="k">negedge</span><span class="w">  </span><span class="n">reset_n</span><span class="p">,</span><span class="w">  </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<a id="__codelineno-82-36" name="__codelineno-82-36" href="#__codelineno-82-36"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w">  </span><span class="k">begin</span>
<a id="__codelineno-82-37" name="__codelineno-82-37" href="#__codelineno-82-37"></a><span class="w">      </span><span class="n">scratch_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="p">;</span>
<a id="__codelineno-82-38" name="__codelineno-82-38" href="#__codelineno-82-38"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-82-39" name="__codelineno-82-39" href="#__codelineno-82-39"></a><span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-40" name="__codelineno-82-40" href="#__codelineno-82-40"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">wr_scratch_reg</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<a id="__codelineno-82-41" name="__codelineno-82-41" href="#__codelineno-82-41"></a><span class="w">      </span><span class="n">scratch_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w">  </span><span class="n">din</span><span class="p">;</span><span class="w">  </span>
<a id="__codelineno-82-42" name="__codelineno-82-42" href="#__codelineno-82-42"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-82-43" name="__codelineno-82-43" href="#__codelineno-82-43"></a><span class="k">end</span>
<a id="__codelineno-82-44" name="__codelineno-82-44" href="#__codelineno-82-44"></a>
<a id="__codelineno-82-45" name="__codelineno-82-45" href="#__codelineno-82-45"></a><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
<a id="__codelineno-82-46" name="__codelineno-82-46" href="#__codelineno-82-46"></a><span class="k">begin</span>
<a id="__codelineno-82-47" name="__codelineno-82-47" href="#__codelineno-82-47"></a><span class="n">rdata_comb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h0000000000000000</span><span class="p">;</span>
<a id="__codelineno-82-48" name="__codelineno-82-48" href="#__codelineno-82-48"></a><span class="w">   </span><span class="k">if</span><span class="p">(</span><span class="n">re</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-49" name="__codelineno-82-49" href="#__codelineno-82-49"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">addr</span><span class="p">)</span><span class="w">  </span>
<a id="__codelineno-82-50" name="__codelineno-82-50" href="#__codelineno-82-50"></a><span class="w">        </span><span class="mh">6&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-51" name="__codelineno-82-51" href="#__codelineno-82-51"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feature_id  is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-82-52" name="__codelineno-82-52" href="#__codelineno-82-52"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">12</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feature_rev    is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-82-53" name="__codelineno-82-53" href="#__codelineno-82-53"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">39</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_dfh_ofst is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-82-54" name="__codelineno-82-54" href="#__codelineno-82-54"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">40</span><span class="p">]</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="p">;</span><span class="w">        </span><span class="c1">//dfh_end_of_list</span>
<a id="__codelineno-82-55" name="__codelineno-82-55" href="#__codelineno-82-55"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">59</span><span class="o">:</span><span class="mh">40</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">20&#39;h00000</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_rsvd1     is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-82-56" name="__codelineno-82-56" href="#__codelineno-82-56"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">60</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h3</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feat_type  is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-82-57" name="__codelineno-82-57" href="#__codelineno-82-57"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-82-58" name="__codelineno-82-58" href="#__codelineno-82-58"></a><span class="w">        </span><span class="mh">6&#39;h30</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-59" name="__codelineno-82-59" href="#__codelineno-82-59"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">scratch_reg</span><span class="p">;</span><span class="w"> </span>
<a id="__codelineno-82-60" name="__codelineno-82-60" href="#__codelineno-82-60"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-82-61" name="__codelineno-82-61" href="#__codelineno-82-61"></a><span class="w">        </span><span class="mh">6&#39;h38</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-62" name="__codelineno-82-62" href="#__codelineno-82-62"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h6626</span><span class="n">_0701_5000_0034</span><span class="p">;</span>
<a id="__codelineno-82-63" name="__codelineno-82-63" href="#__codelineno-82-63"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-82-64" name="__codelineno-82-64" href="#__codelineno-82-64"></a><span class="w">        </span><span class="k">default</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-82-65" name="__codelineno-82-65" href="#__codelineno-82-65"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h0000000000000000</span><span class="p">;</span>
<a id="__codelineno-82-66" name="__codelineno-82-66" href="#__codelineno-82-66"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-82-67" name="__codelineno-82-67" href="#__codelineno-82-67"></a><span class="w">      </span><span class="k">endcase</span>
<a id="__codelineno-82-68" name="__codelineno-82-68" href="#__codelineno-82-68"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-82-69" name="__codelineno-82-69" href="#__codelineno-82-69"></a><span class="k">end</span>
<a id="__codelineno-82-70" name="__codelineno-82-70" href="#__codelineno-82-70"></a>
<a id="__codelineno-82-71" name="__codelineno-82-71" href="#__codelineno-82-71"></a><span class="k">endmodule</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>src/pd_qsys/fabric/bpf.txt</code></p>
<ol>
<li>
<p>Add <code>hello_fim</code> as a slave in the BPF, and enable the SoC as a master for it.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-83-1" name="__codelineno-83-1" href="#__codelineno-83-1"></a>#### - &#39;#&#39; means comment
<a id="__codelineno-83-2" name="__codelineno-83-2" href="#__codelineno-83-2"></a># NAME   TYPE      BASEADDRESS    ADDRESS_WIDTH    SLAVES
<a id="__codelineno-83-3" name="__codelineno-83-3" href="#__codelineno-83-3"></a>apf         mst     n/a             21             fme,soc_pcie,hssi,qsfp0,qsfp1,emif,pmci,hello_fim
<a id="__codelineno-83-4" name="__codelineno-83-4" href="#__codelineno-83-4"></a>...
<a id="__codelineno-83-5" name="__codelineno-83-5" href="#__codelineno-83-5"></a>hello_fim   slv     0x16000         12             n/a
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Execute the helper script to re-generate the BPF design files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-84-1" name="__codelineno-84-1" href="#__codelineno-84-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/pd_qsys/fabric/
<a id="__codelineno-84-2" name="__codelineno-84-2" href="#__codelineno-84-2"></a>sh<span class="w"> </span>gen_fabrics.sh
</code></pre></div>
</li>
<li>
<p>After the shell script finishes, you can find the generated <code>bpf_hello_fim_slv.ip</code> file in <code>$OFS_ROOTDIR/src/pd_qsys/fabric/ip/bpf/</code>. This is the ip variant of the axi4lite shim that bridges the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module with the BPF. The updated <code>bpf.qsys</code> file is located in <code>$OFS_ROOTDIR/src/pd_qsys/fabric</code>. You can view the updated bpf file in Platform designer as follows.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-85-1" name="__codelineno-85-1" href="#__codelineno-85-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/pd_qsys/fabric
<a id="__codelineno-85-2" name="__codelineno-85-2" href="#__codelineno-85-2"></a>qsys-edit<span class="w"> </span>bpf.qsys<span class="w"> </span>--quartus-project<span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/syn/syn_top/ofs_top.qpf
</code></pre></div>
<p>The image below shows the BPF that integrates the <code>bpf_hello_fim_slv</code> axi4lite shim at address 0x16000, generated through the helper script gen_fabrics.sh.</p>
<p><a class="glightbox" href="../images/hello_fim_auto_bpf.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/hello_fim_auto_bpf.png" /></a></p>
</li>
<li>
<p>Compile the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design:</p>
<ol>
<li>
<p>Return to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> root directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-86-1" name="__codelineno-86-1" href="#__codelineno-86-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-87-1" name="__codelineno-87-1" href="#__codelineno-87-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x_hello_fim
</code></pre></div>
</li>
</ol>
</li>
</ol>
<h4 id="413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module"><strong>4.1.3 Walkthrough: Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</strong><a class="headerlink" href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to modify the unit test files to support a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has had a new module added to it.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has had a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for creating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design. You do not need to compile the design in order to simulate.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/sim/unit_test/soc_tests/dfh_walker/test_csr_defs.sv</code></p>
<ol>
<li>
<p>Add a <code>HELLO_FIM_IDX</code> entry to the <code>t_dfh_idx</code> enumeration:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-88-1" name="__codelineno-88-1" href="#__codelineno-88-1"></a><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="p">{</span>
<a id="__codelineno-88-2" name="__codelineno-88-2" href="#__codelineno-88-2"></a><span class="w">   </span><span class="n">FME_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-3" name="__codelineno-88-3" href="#__codelineno-88-3"></a><span class="w">   </span><span class="n">THERM_MNGM_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-4" name="__codelineno-88-4" href="#__codelineno-88-4"></a><span class="w">   </span><span class="n">GLBL_PERF_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-5" name="__codelineno-88-5" href="#__codelineno-88-5"></a><span class="w">   </span><span class="n">GLBL_ERROR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-6" name="__codelineno-88-6" href="#__codelineno-88-6"></a><span class="w">   </span><span class="n">QSFP0_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-7" name="__codelineno-88-7" href="#__codelineno-88-7"></a><span class="w">   </span><span class="n">QSFP1_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-8" name="__codelineno-88-8" href="#__codelineno-88-8"></a><span class="w">   </span><span class="n">HSSI_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-9" name="__codelineno-88-9" href="#__codelineno-88-9"></a><span class="w">   </span><span class="n">EMIF_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-10" name="__codelineno-88-10" href="#__codelineno-88-10"></a><span class="w">   </span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-11" name="__codelineno-88-11" href="#__codelineno-88-11"></a><span class="w">   </span><span class="n">PMCI_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-12" name="__codelineno-88-12" href="#__codelineno-88-12"></a><span class="w">   </span><span class="n">ST2MM_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-13" name="__codelineno-88-13" href="#__codelineno-88-13"></a><span class="w">   </span><span class="n">PG_PR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-14" name="__codelineno-88-14" href="#__codelineno-88-14"></a><span class="w">   </span><span class="n">PG_PORT_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-15" name="__codelineno-88-15" href="#__codelineno-88-15"></a><span class="w">   </span><span class="n">PG_USER_CLK_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-16" name="__codelineno-88-16" href="#__codelineno-88-16"></a><span class="w">   </span><span class="n">PG_REMOTE_STP_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-17" name="__codelineno-88-17" href="#__codelineno-88-17"></a><span class="w">   </span><span class="n">AFU_ERR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-88-18" name="__codelineno-88-18" href="#__codelineno-88-18"></a><span class="w">   </span><span class="n">MAX_DFH_IDX</span>
<a id="__codelineno-88-19" name="__codelineno-88-19" href="#__codelineno-88-19"></a><span class="p">}</span><span class="w"> </span><span class="n">t_dfh_idx</span><span class="p">;</span>
</code></pre></div>
</li>
<li>
<p>Add an entry for <code>HELLO_FIM_IDX</code> into the <code>get_dfh_names()</code> function:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-89-1" name="__codelineno-89-1" href="#__codelineno-89-1"></a><span class="k">function</span><span class="w"> </span><span class="k">automatic</span><span class="w"> </span><span class="n">dfh_name</span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">get_dfh_names</span><span class="p">();</span>
<a id="__codelineno-89-2" name="__codelineno-89-2" href="#__codelineno-89-2"></a><span class="w">   </span><span class="n">dfh_name</span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dfh_names</span><span class="p">;</span>
<a id="__codelineno-89-3" name="__codelineno-89-3" href="#__codelineno-89-3"></a>
<a id="__codelineno-89-4" name="__codelineno-89-4" href="#__codelineno-89-4"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">FME_DFH_IDX</span><span class="p">]</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;FME_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-5" name="__codelineno-89-5" href="#__codelineno-89-5"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">THERM_MNGM_DFH_IDX</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;THERM_MNGM_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-6" name="__codelineno-89-6" href="#__codelineno-89-6"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">GLBL_PERF_DFH_IDX</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;GLBL_PERF_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-7" name="__codelineno-89-7" href="#__codelineno-89-7"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">GLBL_ERROR_DFH_IDX</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;GLBL_ERROR_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-8" name="__codelineno-89-8" href="#__codelineno-89-8"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">QSFP0_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;QSFP0_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-9" name="__codelineno-89-9" href="#__codelineno-89-9"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">QSFP1_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;QSFP1_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-10" name="__codelineno-89-10" href="#__codelineno-89-10"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">HSSI_DFH_IDX</span><span class="p">]</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;HSSI_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-11" name="__codelineno-89-11" href="#__codelineno-89-11"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">EMIF_DFH_IDX</span><span class="p">]</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;EMIF_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-12" name="__codelineno-89-12" href="#__codelineno-89-12"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;HELLO_FIM_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-13" name="__codelineno-89-13" href="#__codelineno-89-13"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PMCI_DFH_IDX</span><span class="p">]</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PMCI_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-14" name="__codelineno-89-14" href="#__codelineno-89-14"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">ST2MM_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;ST2MM_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-15" name="__codelineno-89-15" href="#__codelineno-89-15"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PG_PR_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PG_PR_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-16" name="__codelineno-89-16" href="#__codelineno-89-16"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PG_PORT_DFH_IDX</span><span class="p">]</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PG_PORT_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-17" name="__codelineno-89-17" href="#__codelineno-89-17"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PG_USER_CLK_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PG_USER_CLK_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-18" name="__codelineno-89-18" href="#__codelineno-89-18"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PG_REMOTE_STP_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PG_REMOTE_STP_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-19" name="__codelineno-89-19" href="#__codelineno-89-19"></a><span class="w">   </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">AFU_ERR_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AFU_ERR_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-89-20" name="__codelineno-89-20" href="#__codelineno-89-20"></a>
<a id="__codelineno-89-21" name="__codelineno-89-21" href="#__codelineno-89-21"></a><span class="w">   </span><span class="k">return</span><span class="w"> </span><span class="n">dfh_names</span><span class="p">;</span>
<a id="__codelineno-89-22" name="__codelineno-89-22" href="#__codelineno-89-22"></a><span class="k">endfunction</span>
</code></pre></div>
</li>
<li>
<p>Modify the expected DFH value of the EMIF from <code>64'h3_00000_06B000_1009</code> to <code>64'h3_00000_001000_1009</code> and add the expected value for <code>HELLO_FIM</code> as <code>64'h3_00000_06A000_0100</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-90-1" name="__codelineno-90-1" href="#__codelineno-90-1"></a><span class="k">function</span><span class="w"> </span><span class="k">automatic</span><span class="w"> </span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">get_dfh_values</span><span class="p">();</span>
<a id="__codelineno-90-2" name="__codelineno-90-2" href="#__codelineno-90-2"></a><span class="w">   </span><span class="kt">logic</span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dfh_values</span><span class="p">;</span>
<a id="__codelineno-90-3" name="__codelineno-90-3" href="#__codelineno-90-3"></a>
<a id="__codelineno-90-4" name="__codelineno-90-4" href="#__codelineno-90-4"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">FME_DFH_IDX</span><span class="p">]</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h4000</span><span class="n">_0000_1000_0000</span><span class="p">;</span>
<a id="__codelineno-90-5" name="__codelineno-90-5" href="#__codelineno-90-5"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">THERM_MNGM_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_002000_0001</span><span class="p">;</span>
<a id="__codelineno-90-6" name="__codelineno-90-6" href="#__codelineno-90-6"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">GLBL_PERF_DFH_IDX</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_0007</span><span class="p">;</span>
<a id="__codelineno-90-7" name="__codelineno-90-7" href="#__codelineno-90-7"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">GLBL_ERROR_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_00e000_1004</span><span class="p">;</span>
<a id="__codelineno-90-8" name="__codelineno-90-8" href="#__codelineno-90-8"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">QSFP0_DFH_IDX</span><span class="p">]</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_0013</span><span class="p">;</span>
<a id="__codelineno-90-9" name="__codelineno-90-9" href="#__codelineno-90-9"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">QSFP1_DFH_IDX</span><span class="p">]</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_0013</span><span class="p">;</span>
<a id="__codelineno-90-10" name="__codelineno-90-10" href="#__codelineno-90-10"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">HSSI_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_100f</span><span class="p">;</span>
<a id="__codelineno-90-11" name="__codelineno-90-11" href="#__codelineno-90-11"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">EMIF_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_1009</span><span class="p">;</span>
<a id="__codelineno-90-12" name="__codelineno-90-12" href="#__codelineno-90-12"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_06A000_0100</span><span class="p">;</span>
<a id="__codelineno-90-13" name="__codelineno-90-13" href="#__codelineno-90-13"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PMCI_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_080000_1012</span><span class="p">;</span>
<a id="__codelineno-90-14" name="__codelineno-90-14" href="#__codelineno-90-14"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">ST2MM_DFH_IDX</span><span class="p">]</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_030000_0014</span><span class="p">;</span>
<a id="__codelineno-90-15" name="__codelineno-90-15" href="#__codelineno-90-15"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PG_PR_DFH_IDX</span><span class="p">]</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_1005</span><span class="p">;</span>
<a id="__codelineno-90-16" name="__codelineno-90-16" href="#__codelineno-90-16"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PG_PORT_DFH_IDX</span><span class="p">]</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h4</span><span class="n">_00000_001000_1001</span><span class="p">;</span>
<a id="__codelineno-90-17" name="__codelineno-90-17" href="#__codelineno-90-17"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PG_USER_CLK_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_001000_1014</span><span class="p">;</span>
<a id="__codelineno-90-18" name="__codelineno-90-18" href="#__codelineno-90-18"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PG_REMOTE_STP_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_00d000_2013</span><span class="p">;</span>
<a id="__codelineno-90-19" name="__codelineno-90-19" href="#__codelineno-90-19"></a><span class="w">   </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">AFU_ERR_DFH_IDX</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00001_000000_2010</span><span class="p">;</span>
<a id="__codelineno-90-20" name="__codelineno-90-20" href="#__codelineno-90-20"></a>
<a id="__codelineno-90-21" name="__codelineno-90-21" href="#__codelineno-90-21"></a><span class="w">   </span><span class="k">return</span><span class="w"> </span><span class="n">dfh_values</span><span class="p">;</span>
<a id="__codelineno-90-22" name="__codelineno-90-22" href="#__codelineno-90-22"></a><span class="k">endfunction</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Regenerate the simulation files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-91-1" name="__codelineno-91-1" href="#__codelineno-91-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
<a id="__codelineno-91-2" name="__codelineno-91-2" href="#__codelineno-91-2"></a>sh<span class="w"> </span>gen_sim_files.sh<span class="w"> </span>f2000x<span class="w"> </span>
</code></pre></div>
</li>
<li>
<p>Run the DFH Walker test</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-92-1" name="__codelineno-92-1" href="#__codelineno-92-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/soc_tests/dfh_walker
<a id="__codelineno-92-2" name="__codelineno-92-2" href="#__codelineno-92-2"></a>sh<span class="w"> </span>run_sim.sh
</code></pre></div>
</li>
<li>
<p>Check the output for the presence of the <code>HELLO_FiM</code> module at address <code>0x16000</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-93-1" name="__codelineno-93-1" href="#__codelineno-93-1"></a>********************************************
<a id="__codelineno-93-2" name="__codelineno-93-2" href="#__codelineno-93-2"></a>Running<span class="w"> </span>TEST<span class="o">(</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>:<span class="w"> </span>test_dfh_walking
<a id="__codelineno-93-3" name="__codelineno-93-3" href="#__codelineno-93-3"></a>********************************************
<a id="__codelineno-93-4" name="__codelineno-93-4" href="#__codelineno-93-4"></a>
<a id="__codelineno-93-5" name="__codelineno-93-5" href="#__codelineno-93-5"></a>...
<a id="__codelineno-93-6" name="__codelineno-93-6" href="#__codelineno-93-6"></a>
<a id="__codelineno-93-7" name="__codelineno-93-7" href="#__codelineno-93-7"></a>READ64:<span class="w"> </span><span class="nv">address</span><span class="o">=</span>0x00015000<span class="w"> </span><span class="nv">bar</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vf_active</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">pfn</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vfn</span><span class="o">=</span><span class="m">0</span>
<a id="__codelineno-93-8" name="__codelineno-93-8" href="#__codelineno-93-8"></a>
<a id="__codelineno-93-9" name="__codelineno-93-9" href="#__codelineno-93-9"></a><span class="w">   </span>**<span class="w"> </span>Sending<span class="w"> </span>TLP<span class="w"> </span>packets<span class="w"> </span>**
<a id="__codelineno-93-10" name="__codelineno-93-10" href="#__codelineno-93-10"></a><span class="w">   </span>**<span class="w"> </span>Waiting<span class="w"> </span><span class="k">for</span><span class="w"> </span>ack<span class="w"> </span>**
<a id="__codelineno-93-11" name="__codelineno-93-11" href="#__codelineno-93-11"></a><span class="w">   </span>READDATA:<span class="w"> </span>0x3000000010001009
<a id="__codelineno-93-12" name="__codelineno-93-12" href="#__codelineno-93-12"></a>
<a id="__codelineno-93-13" name="__codelineno-93-13" href="#__codelineno-93-13"></a>EMIF_DFH
<a id="__codelineno-93-14" name="__codelineno-93-14" href="#__codelineno-93-14"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x15000<span class="o">)</span>
<a id="__codelineno-93-15" name="__codelineno-93-15" href="#__codelineno-93-15"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x3000000010001009<span class="o">)</span>
<a id="__codelineno-93-16" name="__codelineno-93-16" href="#__codelineno-93-16"></a>
<a id="__codelineno-93-17" name="__codelineno-93-17" href="#__codelineno-93-17"></a>READ64:<span class="w"> </span><span class="nv">address</span><span class="o">=</span>0x00016000<span class="w"> </span><span class="nv">bar</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vf_active</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">pfn</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vfn</span><span class="o">=</span><span class="m">0</span>
<a id="__codelineno-93-18" name="__codelineno-93-18" href="#__codelineno-93-18"></a>
<a id="__codelineno-93-19" name="__codelineno-93-19" href="#__codelineno-93-19"></a><span class="w">   </span>**<span class="w"> </span>Sending<span class="w"> </span>TLP<span class="w"> </span>packets<span class="w"> </span>**
<a id="__codelineno-93-20" name="__codelineno-93-20" href="#__codelineno-93-20"></a><span class="w">   </span>**<span class="w"> </span>Waiting<span class="w"> </span><span class="k">for</span><span class="w"> </span>ack<span class="w"> </span>**
<a id="__codelineno-93-21" name="__codelineno-93-21" href="#__codelineno-93-21"></a><span class="w">   </span>READDATA:<span class="w"> </span>0x30000006a0000100
<a id="__codelineno-93-22" name="__codelineno-93-22" href="#__codelineno-93-22"></a>
<a id="__codelineno-93-23" name="__codelineno-93-23" href="#__codelineno-93-23"></a>HELLO_FIM_DFH
<a id="__codelineno-93-24" name="__codelineno-93-24" href="#__codelineno-93-24"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x16000<span class="o">)</span>
<a id="__codelineno-93-25" name="__codelineno-93-25" href="#__codelineno-93-25"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x30000006a0000100<span class="o">)</span>
<a id="__codelineno-93-26" name="__codelineno-93-26" href="#__codelineno-93-26"></a>
<a id="__codelineno-93-27" name="__codelineno-93-27" href="#__codelineno-93-27"></a>READ64:<span class="w"> </span><span class="nv">address</span><span class="o">=</span>0x00080000<span class="w"> </span><span class="nv">bar</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vf_active</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">pfn</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">vfn</span><span class="o">=</span><span class="m">0</span>
<a id="__codelineno-93-28" name="__codelineno-93-28" href="#__codelineno-93-28"></a>
<a id="__codelineno-93-29" name="__codelineno-93-29" href="#__codelineno-93-29"></a><span class="w">   </span>**<span class="w"> </span>Sending<span class="w"> </span>TLP<span class="w"> </span>packets<span class="w"> </span>**
<a id="__codelineno-93-30" name="__codelineno-93-30" href="#__codelineno-93-30"></a><span class="w">   </span>**<span class="w"> </span>Waiting<span class="w"> </span><span class="k">for</span><span class="w"> </span>ack<span class="w"> </span>**
<a id="__codelineno-93-31" name="__codelineno-93-31" href="#__codelineno-93-31"></a><span class="w">   </span>READDATA:<span class="w"> </span>0x3000000800001012
<a id="__codelineno-93-32" name="__codelineno-93-32" href="#__codelineno-93-32"></a>
<a id="__codelineno-93-33" name="__codelineno-93-33" href="#__codelineno-93-33"></a>PMCI_DFH
<a id="__codelineno-93-34" name="__codelineno-93-34" href="#__codelineno-93-34"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x80000<span class="o">)</span>
<a id="__codelineno-93-35" name="__codelineno-93-35" href="#__codelineno-93-35"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x3000000800001012<span class="o">)</span>
<a id="__codelineno-93-36" name="__codelineno-93-36" href="#__codelineno-93-36"></a>
<a id="__codelineno-93-37" name="__codelineno-93-37" href="#__codelineno-93-37"></a>...
<a id="__codelineno-93-38" name="__codelineno-93-38" href="#__codelineno-93-38"></a>
<a id="__codelineno-93-39" name="__codelineno-93-39" href="#__codelineno-93-39"></a>Test<span class="w"> </span>status:<span class="w"> </span>OK
<a id="__codelineno-93-40" name="__codelineno-93-40" href="#__codelineno-93-40"></a>
<a id="__codelineno-93-41" name="__codelineno-93-41" href="#__codelineno-93-41"></a>********************
<a id="__codelineno-93-42" name="__codelineno-93-42" href="#__codelineno-93-42"></a>Test<span class="w"> </span>summary
<a id="__codelineno-93-43" name="__codelineno-93-43" href="#__codelineno-93-43"></a>********************
<a id="__codelineno-93-44" name="__codelineno-93-44" href="#__codelineno-93-44"></a><span class="w">   </span>test_dfh_walking<span class="w"> </span><span class="o">(</span><span class="nv">id</span><span class="o">=</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>-<span class="w"> </span>pass
<a id="__codelineno-93-45" name="__codelineno-93-45" href="#__codelineno-93-45"></a>Test<span class="w"> </span>passed!
<a id="__codelineno-93-46" name="__codelineno-93-46" href="#__codelineno-93-46"></a>Assertion<span class="w"> </span>count:<span class="w"> </span><span class="m">0</span>
</code></pre></div>
</li>
</ol>
<h4 id="414-walkthrough-modify-and-run-uvm-tests-for-a-fim-that-has-a-new-module"><strong>4.1.4 Walkthrough: Modify and run <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</strong><a class="headerlink" href="#414-walkthrough-modify-and-run-uvm-tests-for-a-fim-that-has-a-new-module" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to modify the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> simulation files to support a design that has a new module added to it.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has had a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for creating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design. You do not need to compile the design in order to simulate.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Modify <code>$OFS_ROOTDIR/verification/tests/sequences/dfh_walking_seq.svh</code></p>
<ol>
<li>
<p>Modify the <code>dfh_offset_array</code> to insert the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-94-1" name="__codelineno-94-1" href="#__codelineno-94-1"></a><span class="n">dfh_offset_array</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">new</span><span class="p">[</span><span class="mh">16</span><span class="p">];</span>
<a id="__codelineno-94-2" name="__codelineno-94-2" href="#__codelineno-94-2"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tb_cfg0</span><span class="p">.</span><span class="n">PF0_BAR0</span><span class="p">;</span><span class="w">                    </span><span class="c1">// FME_DFH                0x8000_0000</span>
<a id="__codelineno-94-3" name="__codelineno-94-3" href="#__codelineno-94-3"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// THERM_MNGM_DFH         0x8000_1000</span>
<a id="__codelineno-94-4" name="__codelineno-94-4" href="#__codelineno-94-4"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_2000</span><span class="p">;</span><span class="w">   </span><span class="c1">// GLBL_PERF_DFH          0x8000_3000</span>
<a id="__codelineno-94-5" name="__codelineno-94-5" href="#__codelineno-94-5"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// GLBL_ERROR_DFH         0x8000_4000</span>
<a id="__codelineno-94-6" name="__codelineno-94-6" href="#__codelineno-94-6"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">4</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_E000</span><span class="p">;</span><span class="w">   </span><span class="c1">// QSFP0_DFH              0x8001_2000</span>
<a id="__codelineno-94-7" name="__codelineno-94-7" href="#__codelineno-94-7"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">5</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">4</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// QSFP1_DFH              0x8001_3000</span>
<a id="__codelineno-94-8" name="__codelineno-94-8" href="#__codelineno-94-8"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">6</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">5</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// HSSI_DFH               0x8001_4000</span>
<a id="__codelineno-94-9" name="__codelineno-94-9" href="#__codelineno-94-9"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">6</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// EMIF_DFH               0x8001_5000</span>
<a id="__codelineno-94-10" name="__codelineno-94-10" href="#__codelineno-94-10"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">8</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">   </span><span class="c1">// HELLO_FIM_DFH          0x8001_6000</span>
<a id="__codelineno-94-11" name="__codelineno-94-11" href="#__codelineno-94-11"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">9</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">8</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h6</span><span class="n">_a000</span><span class="p">;</span><span class="w">   </span><span class="c1">// PMCI_DFH               0x8008_0000</span>
<a id="__codelineno-94-12" name="__codelineno-94-12" href="#__codelineno-94-12"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">10</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">9</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h8</span><span class="n">_0000</span><span class="p">;</span><span class="w">  </span><span class="c1">// ST2MM_DFH              0x8010_0000</span>
<a id="__codelineno-94-13" name="__codelineno-94-13" href="#__codelineno-94-13"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">11</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="mh">10</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_0000</span><span class="p">;</span><span class="w">  </span><span class="c1">// PG_PR_DFH_IDX          0x8013_0000</span>
<a id="__codelineno-94-14" name="__codelineno-94-14" href="#__codelineno-94-14"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">12</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="mh">11</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">  </span><span class="c1">// PG_PORT_DFH_IDX        0x8013_1000</span>
<a id="__codelineno-94-15" name="__codelineno-94-15" href="#__codelineno-94-15"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">13</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="mh">12</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">  </span><span class="c1">// PG_USER_CLK_DFH_IDX    0x8013_2000</span>
<a id="__codelineno-94-16" name="__codelineno-94-16" href="#__codelineno-94-16"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">14</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="mh">13</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_1000</span><span class="p">;</span><span class="w">  </span><span class="c1">// PG_REMOTE_STP_DFH_IDX  0x8013_3000</span>
<a id="__codelineno-94-17" name="__codelineno-94-17" href="#__codelineno-94-17"></a><span class="n">dfh_offset_array</span><span class="p">[</span><span class="w"> </span><span class="mh">15</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dfh_offset_array</span><span class="p">[</span><span class="mh">14</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="n">_D000</span><span class="p">;</span><span class="w">  </span><span class="c1">// PG_AFU_ERR_DFH_IDX     0x8014_0000</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/verification/tests/sequences/mmio_seq.svh</code></p>
<ol>
<li>
<p>Add test code related to the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. This code will verify the scratchpad register at 0x16030 and read only the register at 0x16038.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-95-1" name="__codelineno-95-1" href="#__codelineno-95-1"></a><span class="c1">// HELLO_FIM_Scratchpad 64 bit access</span>
<a id="__codelineno-95-2" name="__codelineno-95-2" href="#__codelineno-95-2"></a><span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_name</span><span class="p">(),</span><span class="w"> </span><span class="n">$psprintf</span><span class="p">(</span><span class="s">&quot;////Accessing PF0 HELLO_FIM_Scratchpad Register %0h+&#39;h16030////&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">tb_cfg0</span><span class="p">.</span><span class="n">PF0_BAR0</span><span class="p">),</span><span class="w"> </span><span class="n">UVM_LOW</span><span class="p">)</span>
<a id="__codelineno-95-3" name="__codelineno-95-3" href="#__codelineno-95-3"></a>
<a id="__codelineno-95-4" name="__codelineno-95-4" href="#__codelineno-95-4"></a><span class="n">assert</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">randomize</span><span class="p">(</span><span class="n">wdata</span><span class="p">));</span>
<a id="__codelineno-95-5" name="__codelineno-95-5" href="#__codelineno-95-5"></a><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tb_cfg0</span><span class="p">.</span><span class="n">PF0_BAR0</span><span class="o">+</span><span class="mh">&#39;h1</span><span class="n">_6000</span><span class="o">+</span><span class="mh">&#39;h30</span><span class="p">;</span>
<a id="__codelineno-95-6" name="__codelineno-95-6" href="#__codelineno-95-6"></a>
<a id="__codelineno-95-7" name="__codelineno-95-7" href="#__codelineno-95-7"></a><span class="n">mmio_write64</span><span class="p">(.</span><span class="n">addr_</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_</span><span class="p">(</span><span class="n">wdata</span><span class="p">));</span>
<a id="__codelineno-95-8" name="__codelineno-95-8" href="#__codelineno-95-8"></a><span class="n">mmio_read64</span><span class="w"> </span><span class="p">(.</span><span class="n">addr_</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_</span><span class="p">(</span><span class="n">rdata</span><span class="p">));</span>
<a id="__codelineno-95-9" name="__codelineno-95-9" href="#__codelineno-95-9"></a>
<a id="__codelineno-95-10" name="__codelineno-95-10" href="#__codelineno-95-10"></a><span class="k">if</span><span class="p">(</span><span class="n">wdata</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">rdata</span><span class="p">)</span>
<a id="__codelineno-95-11" name="__codelineno-95-11" href="#__codelineno-95-11"></a><span class="w">    </span><span class="no">`uvm_error</span><span class="p">(</span><span class="n">get_name</span><span class="p">(),</span><span class="w"> </span><span class="n">$psprintf</span><span class="p">(</span><span class="s">&quot;Data mismatch 64! Addr = %0h, Exp = %0h, Act = %0h&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">wdata</span><span class="p">,</span><span class="w"> </span><span class="n">rdata</span><span class="p">))</span>
<a id="__codelineno-95-12" name="__codelineno-95-12" href="#__codelineno-95-12"></a><span class="k">else</span>
<a id="__codelineno-95-13" name="__codelineno-95-13" href="#__codelineno-95-13"></a><span class="w">    </span><span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_name</span><span class="p">(),</span><span class="w"> </span><span class="n">$psprintf</span><span class="p">(</span><span class="s">&quot;Data match 64! addr = %0h, data = %0h&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">rdata</span><span class="p">),</span><span class="w"> </span><span class="n">UVM_LOW</span><span class="p">)</span>
<a id="__codelineno-95-14" name="__codelineno-95-14" href="#__codelineno-95-14"></a>
<a id="__codelineno-95-15" name="__codelineno-95-15" href="#__codelineno-95-15"></a><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tb_cfg0</span><span class="p">.</span><span class="n">PF0_BAR0</span><span class="o">+</span><span class="mh">&#39;h1</span><span class="n">_6000</span><span class="o">+</span><span class="mh">&#39;h38</span><span class="p">;</span>
<a id="__codelineno-95-16" name="__codelineno-95-16" href="#__codelineno-95-16"></a><span class="n">wdata</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h6626</span><span class="n">_0701_5000_0034</span><span class="p">;</span>
<a id="__codelineno-95-17" name="__codelineno-95-17" href="#__codelineno-95-17"></a><span class="n">mmio_read64</span><span class="w"> </span><span class="p">(.</span><span class="n">addr_</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_</span><span class="p">(</span><span class="n">rdata</span><span class="p">));</span>
<a id="__codelineno-95-18" name="__codelineno-95-18" href="#__codelineno-95-18"></a><span class="k">if</span><span class="p">(</span><span class="n">wdata</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">rdata</span><span class="p">)</span>
<a id="__codelineno-95-19" name="__codelineno-95-19" href="#__codelineno-95-19"></a><span class="w">    </span><span class="no">`uvm_error</span><span class="p">(</span><span class="n">get_name</span><span class="p">(),</span><span class="w"> </span><span class="n">$psprintf</span><span class="p">(</span><span class="s">&quot;Data mismatch 64! Addr = %0h, Exp = %0h, Act = %0h&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">wdata</span><span class="p">,</span><span class="w"> </span><span class="n">rdata</span><span class="p">))</span>
<a id="__codelineno-95-20" name="__codelineno-95-20" href="#__codelineno-95-20"></a><span class="k">else</span>
<a id="__codelineno-95-21" name="__codelineno-95-21" href="#__codelineno-95-21"></a><span class="w">    </span><span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_name</span><span class="p">(),</span><span class="w"> </span><span class="n">$psprintf</span><span class="p">(</span><span class="s">&quot;Data match 64! addr = %0h, data = %0h&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">rdata</span><span class="p">),</span><span class="w"> </span><span class="n">UVM_LOW</span><span class="p">)</span>
</code></pre></div>
<blockquote>
<p><strong>Note:</strong> uvm_info and uvm_error statements will put a message into log file.</p>
</blockquote>
</li>
</ol>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/verification/scripts/Makefile_VCS.mk</code></p>
<ol>
<li>
<p>Add <code>INCLUDE_HELLO_FIM</code> define option to enable Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> on <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-96-1" name="__codelineno-96-1" href="#__codelineno-96-1"></a><span class="nv">VLOG_OPT</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span>+define+INCLUDE_HELLO_FIM
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Re-generate the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> files</p>
<ol>
<li>
<p>Navigate to the verification scripts directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-97-1" name="__codelineno-97-1" href="#__codelineno-97-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$VERDIR</span>/scripts
</code></pre></div>
</li>
<li>
<p>Clean the output of previous builds</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-98-1" name="__codelineno-98-1" href="#__codelineno-98-1"></a>gmake<span class="w"> </span>-f<span class="w"> </span>Makefile_VCS.mk<span class="w"> </span>clean
</code></pre></div>
</li>
<li>
<p>Compile the IP files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-99-1" name="__codelineno-99-1" href="#__codelineno-99-1"></a>gmake<span class="w"> </span>-f<span class="w"> </span>Makefile_VCS.mk<span class="w"> </span>cmplib_adp
</code></pre></div>
</li>
<li>
<p>Build the RTL and Test Benches</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-100-1" name="__codelineno-100-1" href="#__codelineno-100-1"></a>gmake<span class="w"> </span>-f<span class="w"> </span>Makefile_VCS.mk<span class="w"> </span>build_adp<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span><span class="w"> </span><span class="nv">DEBUG</span><span class="o">=</span><span class="m">1</span><span class="w"> </span>
</code></pre></div>
<blockquote>
<p><strong>Note:</strong> Using the <code>DEBUG</code> option will provide more detail in the log file for the simulation.</p>
</blockquote>
</li>
</ol>
</li>
<li>
<p>Run the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> DFH Walker simulation</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-101-1" name="__codelineno-101-1" href="#__codelineno-101-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$VERDIR</span>/scripts
<a id="__codelineno-101-2" name="__codelineno-101-2" href="#__codelineno-101-2"></a>gmake<span class="w"> </span>-f<span class="w"> </span>Makefile_VCS.mk<span class="w"> </span>run<span class="w"> </span><span class="nv">TESTNAME</span><span class="o">=</span>dfh_walking_test<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span><span class="w"> </span><span class="nv">DEBUG</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
<blockquote>
<p><strong>Note:</strong> Using the <code>DEBUG</code> option will provide more detail in the log file for the simulation.</p>
</blockquote>
</li>
<li>
<p>Verify the DFH Walker test results</p>
<ol>
<li>
<p>The output logs are stored in the $VERDIR/sim/dfh_walking_test directory. The main files to note are described in the table below:</p>
<table>
<thead>
<tr>
<th align="left">File Name</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">runsim.log</td>
<td align="left">A log file of <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></td>
</tr>
<tr>
<td align="left">trans.log</td>
<td align="left">A log file of transactions on PCIe bus</td>
</tr>
<tr>
<td align="left">inter.vpd</td>
<td align="left">A waveform for VCS</td>
</tr>
</tbody>
</table>
</li>
<li>
<p>Run the following command to quickly verify- that the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module was successfully accessed. In the example below, the message <code>DFH offset Match! Exp = 80016000 Act = 80016000</code> shows that the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module was successfully accessed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-102-1" name="__codelineno-102-1" href="#__codelineno-102-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$VERDIR</span>/sim/dfh_walking_test
<a id="__codelineno-102-2" name="__codelineno-102-2" href="#__codelineno-102-2"></a>cat<span class="w"> </span>runsim.log<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span><span class="s2">&quot;DFH offset&quot;</span>
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-103-1" name="__codelineno-103-1" href="#__codelineno-103-1"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">111950000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80000000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80000000</span>
<a id="__codelineno-103-2" name="__codelineno-103-2" href="#__codelineno-103-2"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">112586000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80001000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80001000</span>
<a id="__codelineno-103-3" name="__codelineno-103-3" href="#__codelineno-103-3"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">113222000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80003000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80003000</span>
<a id="__codelineno-103-4" name="__codelineno-103-4" href="#__codelineno-103-4"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">113858000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80004000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80004000</span>
<a id="__codelineno-103-5" name="__codelineno-103-5" href="#__codelineno-103-5"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">114494000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80012000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80012000</span>
<a id="__codelineno-103-6" name="__codelineno-103-6" href="#__codelineno-103-6"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">115147000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80013000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80013000</span>
<a id="__codelineno-103-7" name="__codelineno-103-7" href="#__codelineno-103-7"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">115801000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80014000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80014000</span>
<a id="__codelineno-103-8" name="__codelineno-103-8" href="#__codelineno-103-8"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">116628000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80015000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80015000</span>
<a id="__codelineno-103-9" name="__codelineno-103-9" href="#__codelineno-103-9"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">117283000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80016000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80016000</span>
<a id="__codelineno-103-10" name="__codelineno-103-10" href="#__codelineno-103-10"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">117928000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80080000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80080000</span>
<a id="__codelineno-103-11" name="__codelineno-103-11" href="#__codelineno-103-11"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">118594000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80100000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80100000</span>
<a id="__codelineno-103-12" name="__codelineno-103-12" href="#__codelineno-103-12"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">119248000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80130000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80130000</span>
<a id="__codelineno-103-13" name="__codelineno-103-13" href="#__codelineno-103-13"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">119854000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80131000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80131000</span>
<a id="__codelineno-103-14" name="__codelineno-103-14" href="#__codelineno-103-14"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">120460000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80132000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80132000</span>
<a id="__codelineno-103-15" name="__codelineno-103-15" href="#__codelineno-103-15"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">121065000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80133000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80133000</span>
<a id="__codelineno-103-16" name="__codelineno-103-16" href="#__codelineno-103-16"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/dfh_walking_seq.svh<span class="o">(</span><span class="m">73</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">121672000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>DFH<span class="w"> </span>offset<span class="w"> </span>Match!<span class="w"> </span><span class="nv">Exp</span><span class="o">=</span><span class="w"> </span><span class="m">80140000</span><span class="w"> </span><span class="nv">Act</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80140000</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Run <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Simulation</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-104-1" name="__codelineno-104-1" href="#__codelineno-104-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$VERDIR</span>/scripts
<a id="__codelineno-104-2" name="__codelineno-104-2" href="#__codelineno-104-2"></a>gmake<span class="w"> </span>-f<span class="w"> </span>Makefile_VCS.mk<span class="w"> </span>run<span class="w"> </span><span class="nv">TESTNAME</span><span class="o">=</span>mmio_test<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
<li>
<p>Verify the <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> test results. Run the following commands to show the result of the scratchpad register and Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> ID register. You can see the "Data match" message indicating that the registers are successfuly verified.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-105-1" name="__codelineno-105-1" href="#__codelineno-105-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$VERDIR</span>/sim/mmio_test
<a id="__codelineno-105-2" name="__codelineno-105-2" href="#__codelineno-105-2"></a>cat<span class="w"> </span>runsim.log<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span><span class="s2">&quot;Data&quot;</span><span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span><span class="m">1603</span>
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-106-1" name="__codelineno-106-1" href="#__codelineno-106-1"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/mmio_seq.svh<span class="o">(</span><span class="m">68</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">115466000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>Data<span class="w"> </span>match<span class="w"> </span><span class="m">64</span>!<span class="w"> </span><span class="nv">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80016030</span>,<span class="w"> </span><span class="nv">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>880312f9558c00e1
<a id="__codelineno-106-2" name="__codelineno-106-2" href="#__codelineno-106-2"></a>UVM_INFO<span class="w"> </span>/home/applications.fpga.ofs.fim-f2000x-pl/verification/tests/sequences/mmio_seq.svh<span class="o">(</span><span class="m">76</span><span class="o">)</span><span class="w"> </span>@<span class="w"> </span><span class="m">116112000000</span>:<span class="w"> </span>uvm_test_top.tb_env0.v_sequencer@@m_seq<span class="w"> </span><span class="o">[</span>m_seq<span class="o">]</span><span class="w"> </span>Data<span class="w"> </span>match<span class="w"> </span><span class="m">64</span>!<span class="w"> </span><span class="nv">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">80016038</span>,<span class="w"> </span><span class="nv">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">6626070150000034</span>
</code></pre></div>
</li>
</ol>
<h4 id="415-walkthrough-hardware-test-a-fim-that-has-a-new-module"><strong>4.1.5 Walkthrough: Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</strong><a class="headerlink" href="#415-walkthrough-hardware-test-a-fim-that-has-a-new-module" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to program and hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has had a new module added to it.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has been generated with a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for generating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Start in your deployment environment.</p>
</li>
<li>
<p>Program the FPGA with the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> image. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#531-walkthrough-program-the-fpga-via-rsu">Program the FPGA via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Run the <code>fpgainfo fme</code> command to determine the PCIe B:D.F of your board. In this example, the PCIe B:D.F is <code>15:00.0</code>.</p>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-107-1" name="__codelineno-107-1" href="#__codelineno-107-1"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x
<a id="__codelineno-107-2" name="__codelineno-107-2" href="#__codelineno-107-2"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-107-3" name="__codelineno-107-3" href="#__codelineno-107-3"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-107-4" name="__codelineno-107-4" href="#__codelineno-107-4"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-107-5" name="__codelineno-107-5" href="#__codelineno-107-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-107-6" name="__codelineno-107-6" href="#__codelineno-107-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-107-7" name="__codelineno-107-7" href="#__codelineno-107-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-107-8" name="__codelineno-107-8" href="#__codelineno-107-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-107-9" name="__codelineno-107-9" href="#__codelineno-107-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-107-10" name="__codelineno-107-10" href="#__codelineno-107-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-107-11" name="__codelineno-107-11" href="#__codelineno-107-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-107-12" name="__codelineno-107-12" href="#__codelineno-107-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-107-13" name="__codelineno-107-13" href="#__codelineno-107-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x5010302A97C08A3
<a id="__codelineno-107-14" name="__codelineno-107-14" href="#__codelineno-107-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-107-15" name="__codelineno-107-15" href="#__codelineno-107-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>fb25ff1d-c31a-55d8-81d8-cbcedcfcea17
<a id="__codelineno-107-16" name="__codelineno-107-16" href="#__codelineno-107-16"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user1
<a id="__codelineno-107-17" name="__codelineno-107-17" href="#__codelineno-107-17"></a>User1<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>81d8cbcedcfcea17fb25ff1dc31a55d8
<a id="__codelineno-107-18" name="__codelineno-107-18" href="#__codelineno-107-18"></a>User2<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>a566ceacaed810d43c60b0b8a7145591
<a id="__codelineno-107-19" name="__codelineno-107-19" href="#__codelineno-107-19"></a>Factory<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">               </span>:<span class="w"> </span>None
</code></pre></div>
</li>
<li>
<p>Check that the driver software on 0000:15:00.0 is <code>dfl-pci</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-108-1" name="__codelineno-108-1" href="#__codelineno-108-1"></a>opae.io<span class="w"> </span>ls
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-109-1" name="__codelineno-109-1" href="#__codelineno-109-1"></a><span class="o">[</span><span class="m">0000</span>:15:00.0<span class="o">]</span><span class="w"> </span><span class="o">(</span>0x8086:0xbcce<span class="w"> </span>0x8086:0x17d4<span class="o">)</span><span class="w"> </span>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x<span class="w"> </span><span class="o">(</span>Driver:<span class="w"> </span>dfl-pci<span class="o">)</span>
</code></pre></div>
</li>
<li>
<p>Initialize the opae.io tool</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-110-1" name="__codelineno-110-1" href="#__codelineno-110-1"></a>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
<li>
<p>Confirm the driver software on 0000:15:00.0 has been updated to <code>vfio-pci</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-111-1" name="__codelineno-111-1" href="#__codelineno-111-1"></a>opae.io<span class="w"> </span>ls
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-112-1" name="__codelineno-112-1" href="#__codelineno-112-1"></a><span class="o">[</span><span class="m">0000</span>:15:00.0<span class="o">]</span><span class="w"> </span><span class="o">(</span>0x8086:0xbcce<span class="w"> </span>0x8086:0x17d4<span class="o">)</span><span class="w"> </span>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x<span class="w"> </span><span class="o">(</span>Driver:<span class="w"> </span>vfio-pci<span class="o">)</span>
</code></pre></div>
</li>
<li>
<p>Run the DFH Walker test to verify there is a module at offset <code>0x16000</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-113-1" name="__codelineno-113-1" href="#__codelineno-113-1"></a>opae.io<span class="w"> </span>walk<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-114-1" name="__codelineno-114-1" href="#__codelineno-114-1"></a>offset:<span class="w"> </span>0x0000,<span class="w"> </span>value:<span class="w"> </span>0x4000000010000000
<a id="__codelineno-114-2" name="__codelineno-114-2" href="#__codelineno-114-2"></a><span class="w">   </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x4
<a id="__codelineno-114-3" name="__codelineno-114-3" href="#__codelineno-114-3"></a>offset:<span class="w"> </span>0x1000,<span class="w"> </span>value:<span class="w"> </span>0x3000000020000001
<a id="__codelineno-114-4" name="__codelineno-114-4" href="#__codelineno-114-4"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x2000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-5" name="__codelineno-114-5" href="#__codelineno-114-5"></a>offset:<span class="w"> </span>0x3000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010000007
<a id="__codelineno-114-6" name="__codelineno-114-6" href="#__codelineno-114-6"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x7,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-7" name="__codelineno-114-7" href="#__codelineno-114-7"></a>offset:<span class="w"> </span>0x4000,<span class="w"> </span>value:<span class="w"> </span>0x30000000e0001004
<a id="__codelineno-114-8" name="__codelineno-114-8" href="#__codelineno-114-8"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x4,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0xe000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-9" name="__codelineno-114-9" href="#__codelineno-114-9"></a>offset:<span class="w"> </span>0x12000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010000013
<a id="__codelineno-114-10" name="__codelineno-114-10" href="#__codelineno-114-10"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x13,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-11" name="__codelineno-114-11" href="#__codelineno-114-11"></a>offset:<span class="w"> </span>0x13000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010000013
<a id="__codelineno-114-12" name="__codelineno-114-12" href="#__codelineno-114-12"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x13,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-13" name="__codelineno-114-13" href="#__codelineno-114-13"></a>offset:<span class="w"> </span>0x14000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010002015
<a id="__codelineno-114-14" name="__codelineno-114-14" href="#__codelineno-114-14"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x15,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x2,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-15" name="__codelineno-114-15" href="#__codelineno-114-15"></a>offset:<span class="w"> </span>0x15000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010001009
<a id="__codelineno-114-16" name="__codelineno-114-16" href="#__codelineno-114-16"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x9,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-17" name="__codelineno-114-17" href="#__codelineno-114-17"></a>offset:<span class="w"> </span>0x16000,<span class="w"> </span>value:<span class="w"> </span>0x30000006a0000100
<a id="__codelineno-114-18" name="__codelineno-114-18" href="#__codelineno-114-18"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x100,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x6a000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-19" name="__codelineno-114-19" href="#__codelineno-114-19"></a>offset:<span class="w"> </span>0x80000,<span class="w"> </span>value:<span class="w"> </span>0x3000000800002012
<a id="__codelineno-114-20" name="__codelineno-114-20" href="#__codelineno-114-20"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x12,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x2,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x80000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-21" name="__codelineno-114-21" href="#__codelineno-114-21"></a>offset:<span class="w"> </span>0x100000,<span class="w"> </span>value:<span class="w"> </span>0x3000000300000014
<a id="__codelineno-114-22" name="__codelineno-114-22" href="#__codelineno-114-22"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x14,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x30000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-23" name="__codelineno-114-23" href="#__codelineno-114-23"></a>offset:<span class="w"> </span>0x130000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010001005
<a id="__codelineno-114-24" name="__codelineno-114-24" href="#__codelineno-114-24"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x5,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-25" name="__codelineno-114-25" href="#__codelineno-114-25"></a>offset:<span class="w"> </span>0x131000,<span class="w"> </span>value:<span class="w"> </span>0x4000000010001001
<a id="__codelineno-114-26" name="__codelineno-114-26" href="#__codelineno-114-26"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x4
<a id="__codelineno-114-27" name="__codelineno-114-27" href="#__codelineno-114-27"></a>offset:<span class="w"> </span>0x132000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010001014
<a id="__codelineno-114-28" name="__codelineno-114-28" href="#__codelineno-114-28"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x14,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-29" name="__codelineno-114-29" href="#__codelineno-114-29"></a>offset:<span class="w"> </span>0x133000,<span class="w"> </span>value:<span class="w"> </span>0x30000000d0002013
<a id="__codelineno-114-30" name="__codelineno-114-30" href="#__codelineno-114-30"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x13,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x2,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0xd000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-114-31" name="__codelineno-114-31" href="#__codelineno-114-31"></a>offset:<span class="w"> </span>0x140000,<span class="w"> </span>value:<span class="w"> </span>0x3000010000002010
<a id="__codelineno-114-32" name="__codelineno-114-32" href="#__codelineno-114-32"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x10,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x2,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
</code></pre></div>
</li>
<li>
<p>Read all of the registers in the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module</p>
<ol>
<li>
<p>Read the DFH Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-115-1" name="__codelineno-115-1" href="#__codelineno-115-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16000
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-116-1" name="__codelineno-116-1" href="#__codelineno-116-1"></a>0x30000006a0000100
</code></pre></div>
</li>
<li>
<p>Read the Scratchpad Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-117-1" name="__codelineno-117-1" href="#__codelineno-117-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-118-1" name="__codelineno-118-1" href="#__codelineno-118-1"></a>0x0
</code></pre></div>
</li>
<li>
<p>Read the ID Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-119-1" name="__codelineno-119-1" href="#__codelineno-119-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16038
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-120-1" name="__codelineno-120-1" href="#__codelineno-120-1"></a>0x6626070150000034
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Verify the scratchpad register at 0x16030 by writing and reading back from it.</p>
<ol>
<li>
<p>Write to Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-121-1" name="__codelineno-121-1" href="#__codelineno-121-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x16030<span class="w"> </span>0x123456789abcdef
</code></pre></div>
</li>
<li>
<p>Read from Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-122-1" name="__codelineno-122-1" href="#__codelineno-122-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-123-1" name="__codelineno-123-1" href="#__codelineno-123-1"></a>0x123456789abcdef
</code></pre></div>
</li>
<li>
<p>Write to Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-124-1" name="__codelineno-124-1" href="#__codelineno-124-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x16030<span class="w"> </span>0xfedcba9876543210
</code></pre></div>
</li>
<li>
<p>Read from Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-125-1" name="__codelineno-125-1" href="#__codelineno-125-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-126-1" name="__codelineno-126-1" href="#__codelineno-126-1"></a>0xfedcba9876543210
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Release the opae.io tool</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-127-1" name="__codelineno-127-1" href="#__codelineno-127-1"></a>opae.io<span class="w"> </span>release<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
<li>
<p>Confirm the driver has been set back to <code>dfl-pci</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-128-1" name="__codelineno-128-1" href="#__codelineno-128-1"></a>opae.io<span class="w"> </span>ls
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-129-1" name="__codelineno-129-1" href="#__codelineno-129-1"></a><span class="o">[</span><span class="m">0000</span>:15:00.0<span class="o">]</span><span class="w"> </span><span class="o">(</span>0x8086:0xbcce<span class="w"> </span>0x8086:0x17d4<span class="o">)</span><span class="w"> </span>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x<span class="w"> </span><span class="o">(</span>Driver:<span class="w"> </span>dfl-pci<span class="o">)</span>
</code></pre></div>
</li>
</ol>
<h4 id="416-walkthrough-debug-the-fim-with-signal-tap"><strong>4.1.6 Walkthrough: Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</strong><a class="headerlink" href="#416-walkthrough-debug-the-fim-with-signal-tap" title="Permanent link">&para;</a></h4>
<p>The following steps guide you through the process of adding a Signal Tap instance to your design. The added Signal Tap instance provides hardware to capture the desired internal signals and connect the stored trace information via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>. Please be aware that the added Signal Tap hardware will consume FPGA resources and may require additional floorplanning steps to accommodate these resources. Some areas of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> use logic lock regions and these regions may need to be re-sized.</p>
<p>For more detailed information on Signal Tap please see refer to <a href="https://www.intel.com/content/www/us/en/docs/programmable/683819/22-4/faq.html">Quartus Prime Pro Edition User Guide: Debug Tools</a> (RDC Document ID 683819).</p>
<p>Signal Tap uses the FPGA Download Cable II USB device to provide access.  Please see <a href="https://www.intel.com/content/www/us/en/products/sku/215664/intel-fpga-download-cable-ii/specifications.html">Intel FPGA Download Cable II</a> for more information. This device is widely available via distributors for purchase.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has had a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for creating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design. You do not need to compile the design.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>The design must be synthesized before adding Signal Tap.</p>
<ul>
<li>
<p>If you are using the previously built Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design, copy the work directory and rename it so that we have a work directory dedicated to the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Signal Tap design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-130-1" name="__codelineno-130-1" href="#__codelineno-130-1"></a>cp<span class="w"> </span>-r<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_hello_fim<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_hello_fim_with_stp
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>If you are adding signal tap to a new design that has not yet been synthesized, perform the following steps to synthesize the design.</p>
<ol>
<li>
<p>Set the environment variables as described in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#441-setting-up-required-environment-variables">Setting Up Required Environment Variables</a> section.</p>
</li>
<li>
<p>Run the build script with the <code>-e</code> option to synthesize the design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-131-1" name="__codelineno-131-1" href="#__codelineno-131-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-e<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_hello_fim_with_stp
</code></pre></div>
</li>
</ol>
</li>
</ul>
</li>
<li>
<p>Open the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Signal Tap project in the Quartus Prime Pro GUI. The Quartus Prime Pro project is named ofs_top.qpf and is located in the work directory <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/syn_top/ofs_top.qpf</code>.</p>
</li>
<li>
<p>Select <strong>Tools</strong> &gt; <strong>Signal Tap Logic Analyzer</strong> to open the Signal Tap GUI.</p>
<p><a class="glightbox" href="../images/signal_tap_log_analyizer_menu.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/signal_tap_log_analyizer_menu.png" /></a></p>
</li>
<li>
<p>Accept the "Default" selection and click "Create".</p>
<p><a class="glightbox" href="../images/new_stp_file_from_template.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/new_stp_file_from_template.png" /></a></p>
</li>
<li>
<p>This opens the Signal Tap Logic Analyzer window.</p>
<p><a class="glightbox" href="../images/signal_tap_log_analyizer_dialog.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/signal_tap_log_analyizer_dialog.png" /></a></p>
</li>
<li>
<p>Set up the clock for the STP instance. This example instruments the <strong>hello_fim_top</strong> module previously intetegrated into the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. If unfamiliar with code, it is helpful to use the Quartus Prime Pro Project Navigator to find the block of interest and open the design instance for review. For example, see the image below using Project Navigator to open the <strong>top</strong> module where <strong>hello_fim_top_inst</strong> is instantiated.</p>
<p><a class="glightbox" href="../images/hello_fim_top.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/hello_fim_top.png" /></a></p>
</li>
<li>
<p>Assign the clock for sampling the Signal Tap instrumented signals of interest. Note, that the clock selected should be associated with the signals you want to view for best trace fidelity. Different clocks can be used, however, there maybe issues with trace inaccuracy due to sampling time differences. Ensure that all signals that are to be sampled are on the same clock domain as the clock you select here. In the middle right of the Signal Tap window, under <strong>Signal Configuration, Clock:</strong>, select <strong>"…"</strong> as shown below:</p>
<p><a class="glightbox" href="../images/stp_hello_fim_clk_search.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_hello_fim_clk_search.png" /></a></p>
</li>
<li>
<p>In the Node Finder tool that popped up, input <strong>"hello_fim_top_inst|clk"</strong> into the "Named:" textbox and click "Search". Select "clk" in the Matching Nodes list and click the "&gt;" button to select this clock as shown below. Click "OK" to close the Node Finder dialog.</p>
<p><a class="glightbox" href="../images/stp_node_finder_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_node_finder_hello_fim.png" /></a></p>
</li>
<li>
<p>Update the sample depth and other Signal Tap settings as needed for your debugging criteria.</p>
<p><a class="glightbox" href="../images/STP_Configs_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/STP_Configs_hello_fim.png" /></a></p>
</li>
<li>
<p>In the Signal Tap GUI add the nodes to be instrumented by double-clicking on the "Double-click to add nodes" legend.</p>
<p><a class="glightbox" href="../images/STP_Add_Nodes_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/STP_Add_Nodes_hello_fim.png" /></a></p>
</li>
<li>
<p>This brings up the Node Finder to add the signals to be traced. In this example we will monitor the memory mapped interface to the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Select the signals that appear from the  search patterns <strong>hello_fim_top_inst|reset</strong> and <strong>hello_fim_top_inst|csr_lite_if*</strong>. Click Insert and close the Node Finder dialog.</p>
<p><a class="glightbox" href="../images/stp_traced_signals_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_traced_signals_hello_fim.png" /></a></p>
</li>
<li>
<p>To provide a unique name for your Signal Tap instance, select "auto signaltap_0", right-click, and select <strong>Rename Instance (F2)</strong>. Provide a descriptive name for your instance, for example, "STP_For_Hello_FIM".</p>
<p><a class="glightbox" href="../images/stp_rename_instance_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_rename_instance_hello_fim.png" /></a></p>
</li>
<li>
<p>Save the newly created Signal Tap file, and give it the same name as the instance. Ensure that the <strong>Add file to current project</strong> checkbox is ticked.</p>
<p><a class="glightbox" href="../images/save_STP_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/save_STP_hello_fim.png" /></a></p>
</li>
<li>
<p>In the dialog that pops up, click "Yes" to add the newly created Signal Tap file to the project settings files.</p>
<p><a class="glightbox" href="../images/add_STP_Project_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/add_STP_Project_hello_fim.png" /></a></p>
<p>This will aurtomatically add the following lines to <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/syn_top/ofs_top.qsf</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-132-1" name="__codelineno-132-1" href="#__codelineno-132-1"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>ENABLE_SIGNALTAP<span class="w"> </span>ON
<a id="__codelineno-132-2" name="__codelineno-132-2" href="#__codelineno-132-2"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>USE_SIGNALTAP_FILE<span class="w"> </span>STP_For_Hello_FIM.stp
<a id="__codelineno-132-3" name="__codelineno-132-3" href="#__codelineno-132-3"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SIGNALTAP_FILE<span class="w"> </span>STP_For_Hello_FIM.stp
</code></pre></div>
</li>
<li>
<p>Close all Quartus GUIs.</p>
</li>
<li>
<p>Compile the project with the Signal Tap file added to the project. Use the <strong>-k</strong> switch to perform the compilation using the files in a specified working directory and not the original ones from the cloned repository. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-133-1" name="__codelineno-133-1" href="#__codelineno-133-1"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>-k<span class="w"> </span>f2000x<span class="w"> </span>work_hello_fim_with_stp
</code></pre></div>
<p>Alternatively, you can copy the <strong>ofs_top.qsf</strong> and <strong>STP_For_Hello_FIM.stp</strong> files from the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with STP work directory to replace the original files in the cloned <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> repository. In this scenario, all further <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation projects will include the Signal Tap instance integrated into the design. Execute the following commands for this alternative flow:</p>
<p>Copy the modified file "work_hello_fim_with_stp/syn/syn_top/ofs_top.qsf" over to the source <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> repository, into "syn/syn_top/".</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-134-1" name="__codelineno-134-1" href="#__codelineno-134-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_hello_fim_with_stp/syn/syn_top
<a id="__codelineno-134-2" name="__codelineno-134-2" href="#__codelineno-134-2"></a>cp<span class="w"> </span>ofs_top.qsf<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/syn_top
<a id="__codelineno-134-3" name="__codelineno-134-3" href="#__codelineno-134-3"></a>cp<span class="w"> </span>STP_For_Hello_FIM.stp<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/syn_top
</code></pre></div>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the files from the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> repository to create a new work directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-135-1" name="__codelineno-135-1" href="#__codelineno-135-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-135-2" name="__codelineno-135-2" href="#__codelineno-135-2"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>f2000x<span class="w"> </span>work_hello_fim_with_stp_from_src_repo
</code></pre></div>
</li>
<li>
<p>Ensure that the compile completes successfully and meets timing:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-136-1" name="__codelineno-136-1" href="#__codelineno-136-1"></a>***********************************
<a id="__codelineno-136-2" name="__codelineno-136-2" href="#__codelineno-136-2"></a>***
<a id="__codelineno-136-3" name="__codelineno-136-3" href="#__codelineno-136-3"></a>***<span class="w">        </span>OFS_PROJECT:<span class="w"> </span>f2000x
<a id="__codelineno-136-4" name="__codelineno-136-4" href="#__codelineno-136-4"></a>***<span class="w">        </span>OFS_FIM:<span class="w"> </span>base
<a id="__codelineno-136-5" name="__codelineno-136-5" href="#__codelineno-136-5"></a>***<span class="w">        </span>OFS_BOARD:<span class="w"> </span>adp
<a id="__codelineno-136-6" name="__codelineno-136-6" href="#__codelineno-136-6"></a>***<span class="w">        </span>Q_PROJECT:<span class="w">  </span>ofs_top
<a id="__codelineno-136-7" name="__codelineno-136-7" href="#__codelineno-136-7"></a>***<span class="w">        </span>Q_REVISION:<span class="w"> </span>ofs_top
<a id="__codelineno-136-8" name="__codelineno-136-8" href="#__codelineno-136-8"></a>***<span class="w">        </span>SEED:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-136-9" name="__codelineno-136-9" href="#__codelineno-136-9"></a>***<span class="w">        </span>Build<span class="w"> </span>Complete
<a id="__codelineno-136-10" name="__codelineno-136-10" href="#__codelineno-136-10"></a>***<span class="w">        </span>Timing<span class="w"> </span>Passed!
<a id="__codelineno-136-11" name="__codelineno-136-11" href="#__codelineno-136-11"></a>***
<a id="__codelineno-136-12" name="__codelineno-136-12" href="#__codelineno-136-12"></a>***********************************
</code></pre></div>
</li>
<li>
<p>Set up a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection to the f2000x. Refer to <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step instructions.</p>
</li>
<li>
<p>Copy the <code>ofs_top.sof</code> and <code>stp_for_hello_fim.stp</code> files to the machine which is connected to the f2000x via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</p>
</li>
<li>
<p>From the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connected machine, program the <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/syn_top/output_files/ofs_top.sof</code> image to the f2000x FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step programming instructions.</p>
</li>
<li>
<p>Open Quartus Signal Tap GUI.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-137-1" name="__codelineno-137-1" href="#__codelineno-137-1"></a><span class="nv">$QUARTUS_ROOTDIR</span>/bin/quartus_stpw
</code></pre></div>
</li>
<li>
<p>In the Signal Tap GUI, open your STP file. Your STP file settings will load. In this example we used <code>STP_For_Hello_FIM.stp</code>.</p>
<p><a class="glightbox" href="../images/stp_open_STP_For_Hello_FIM.stp.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_open_STP_For_Hello_FIM.stp.png" /></a></p>
</li>
<li>
<p>In the right pane of the Signal Tap GUI, in the <strong>Hardware:</strong> selection box select the cable <code>USB-BlasterII</code>. In the <strong>Device:</strong> selection box select the Agilex® 7 FPGA device.</p>
<p><a class="glightbox" href="../images/stp_select_usbBlasterII_hardware.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_select_usbBlasterII_hardware.png" /></a></p>
</li>
<li>
<p>If the Agilex® 7 FPGA is not displayed in the <strong>Device:</strong> list, click the <strong>'Scan Chain'</strong> button to re-scan the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> device chain.</p>
</li>
<li>
<p>If not already set, you can create the trigger conditions. In this example, we will capture data on a rising edge of the Read Address Valid signal.</p>
<p><a class="glightbox" href="../images/stp_set_trigger_conditions.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_set_trigger_conditions.png" /></a></p>
</li>
<li>
<p>Start analysis by selecting the <strong>'STP_For_Hello_FIM'</strong> instance and pressing <strong>'F5'</strong> or clicking the <strong>Run Analysis</strong> icon in the toolbar. You should see a green message indicating the Acquisition is in progress. Then, move to the <strong>Data</strong> Tab to observe the signals captured.</p>
<p><a class="glightbox" href="../images/stp_start_signal_capture.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_start_signal_capture.png" /></a></p>
</li>
<li>
<p>To generate traffic in the <strong>csr_lite_if</strong> signals of the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module, go back to the terminal and walk the DFH list or peek/poke the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> registers as was done during the creation of the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design example.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-138-1" name="__codelineno-138-1" href="#__codelineno-138-1"></a>opae.io init -d 0000:15:00.0
<a id="__codelineno-138-2" name="__codelineno-138-2" href="#__codelineno-138-2"></a>opae.io walk -d 0000:15:00.0
<a id="__codelineno-138-3" name="__codelineno-138-3" href="#__codelineno-138-3"></a>opae.io release -d 0000:15:00.0
</code></pre></div>
<p>The signals should be captured on the rising edge of <code>arvalid</code> in this example. Zoom in to get a better view of the signals.</p>
<p><a class="glightbox" href="../images/stp_captured_csr_lite_if_traces.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_captured_csr_lite_if_traces.png" /></a></p>
</li>
<li>
<p>The PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> feature is automatically re-enabled by rebooting the server. </p>
</li>
</ol>
<p>This concludes the example on how to instrument an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the Quartus Prime Signal Tap Logic Analyzer.</p>
<h3 id="42-preparing-fim-for-afu-development"><strong>4.2 Preparing <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development</strong><a class="headerlink" href="#42-preparing-fim-for-afu-development" title="Permanent link">&para;</a></h3>
<p>To save area, the default Host Excercisers in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> can be replaced by a "he_null" block during compile-time. There are a few things to note:</p>
<ul>
<li>"he_null" is a minimal block with registers that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> request. <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> responses are required to keep PCIe alive (end points enabled in PCIe-SS needs service downstream requests).</li>
<li>If an exerciser with other I/O connections such as "he_mem" or "he_hssi" is replaced, then then those I/O ports are simply tied off.</li>
<li>The options supported are <code>null_he_lb</code>, <code>null_he_hssi</code>, <code>null_he_mem</code> and <code>null_he_mem_tg</code>. Any combination, order or all can be enabled at the same time. </li>
<li>Finer grain control is provided for you to, for example, turn off only the exercisers in the Static Region in order to save area.</li>
</ul>
<h4 id="421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu"><strong>4.2.1 Walkthrough: Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to compile a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for where the exercisers are removed and replaced with an he_null module while keeping the PF/VF multiplexor connections.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the HE_NULL compile options</p>
<ol>
<li>
<p>Navigate to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> root directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-139-1" name="__codelineno-139-1" href="#__codelineno-139-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script with the null host exerciser options.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-140-1" name="__codelineno-140-1" href="#__codelineno-140-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
</ol>
</li>
</ol>
<h3 id="43-partial-reconfiguration-region"><strong>4.3 Partial Reconfiguration Region</strong><a class="headerlink" href="#43-partial-reconfiguration-region" title="Permanent link">&para;</a></h3>
<p>To take advantage of the available resources in the Agilex® 7 FPGA for an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> design, you can adjust the size of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition. An example reason for the changing the size of <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is if you add more logic to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> region, then you may need to reduce the size of the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region to fit the additional logic into the static region.  Similiarly, if you reduce logic in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> region, then you can increase the size of the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region to provide more logic resources for the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>After the compilation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, the resources usage broken down by partitions is reported in the <code>Logic Lock Region Usage Summary</code> sections of following two files:</p>
<ul>
<li><code>$OFS_ROOTDIR/&lt;YOUR_WORK_DIRECTORY&gt;/syn/syn_top/output_files/ofs_top.fit.place.rpt</code></li>
<li>
<p><code>$OFS_ROOTDIR/&lt;YOUR_WORK_DIRECTORY&gt;/syn/syn_top/output_files/ofs_top.fit.rpt</code></p>
<p><a class="glightbox" href="../images/IOFS_FLOW_Logic_lock_region_usage_summary.PNG" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/IOFS_FLOW_Logic_lock_region_usage_summary.PNG" /></a></p>
</li>
</ul>
<p>In this case, the default size for the <code>afu_top|port_gasket|pr_slot|afu_main</code> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition is large enough to comfortably hold the logic of the default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, which is mainly occupied by the Host Exercisers. However, larger designs might require additional resources.</p>
<h4 id="431-walkthrough-resize-the-partial-reconfiguration-region"><strong>4.3.1 Walkthrough: Resize the Partial Reconfiguration Region</strong><a class="headerlink" href="#431-walkthrough-resize-the-partial-reconfiguration-region" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to customize the resources allocated to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> regions:</p>
<ol>
<li>
<p>The <code>$OFS_ROOTDIR/syn/setup/pr_assignments.tcl</code> TCL file defines the Logic Lock Regions in the design, including the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition where the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is allocated.</p>
<p>The default design uses the the following Logic Lock Regions:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-141-1" name="__codelineno-141-1" href="#__codelineno-141-1"></a><span class="k">set</span><span class="w"> </span>TOP_MEM_REGION<span class="w">    </span><span class="s2">&quot;X115 Y310 X219 Y344&quot;</span>
<a id="__codelineno-141-2" name="__codelineno-141-2" href="#__codelineno-141-2"></a><span class="k">set</span><span class="w"> </span>BOTTOM_MEM_REGION<span class="w"> </span><span class="s2">&quot;X0 Y0 X294 Y20&quot;</span>
<a id="__codelineno-141-3" name="__codelineno-141-3" href="#__codelineno-141-3"></a><span class="k">set</span><span class="w"> </span>SUBSYSTEM_REGION<span class="w">  </span><span class="s2">&quot;X0 Y0 X60 Y279; X0 Y0 X300 Y39; X261 Y0 X300 Y129;&quot;</span>
<a id="__codelineno-141-4" name="__codelineno-141-4" href="#__codelineno-141-4"></a>
<a id="__codelineno-141-5" name="__codelineno-141-5" href="#__codelineno-141-5"></a><span class="k">set</span><span class="w"> </span>AFU_PLACE_REGION<span class="w">  </span><span class="s2">&quot;X61 Y40 X260 Y309; X220 Y130 X294 Y329; X12 Y280 X114 Y329;&quot;</span>
<a id="__codelineno-141-6" name="__codelineno-141-6" href="#__codelineno-141-6"></a><span class="k">set</span><span class="w"> </span>AFU_ROUTE_REGION<span class="w">  </span><span class="s2">&quot;X0 Y0 X294 Y329&quot;</span>
</code></pre></div>
<p>Each region is made up of rectangles defined by the origin (X0,Y0) and the top right corner (X1,Y1).</p>
</li>
<li>
<p>Use Quartus Chip Planner to identify the locations of the resources available within the Agilex® 7 FPGA for placement and routing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The image below shows the default floorplan for the f2000x Agilex® 7 FPGA.</p>
<p><a class="glightbox" href="../images/chip_planner_coordinates.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/chip_planner_coordinates.png" /></a></p>
</li>
<li>
<p>Make changes to the <code>$OFS_ROOTDIR/syn/setup/pr_assignments.tcl</code> file based on your findings in Quartus Chip Planner. You can modify the size and location of existing Logic Lock Regions or add new ones and assign them to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition. You will need to modify the coordinates of other regions assigned to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> accordingly to prevent overlap.</p>
</li>
<li>
<p>Recompile your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and create the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> relocatable build tree using the following commands:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-142-1" name="__codelineno-142-1" href="#__codelineno-142-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span><span class="w">    </span>
<a id="__codelineno-142-2" name="__codelineno-142-2" href="#__codelineno-142-2"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w">  </span>&lt;YOUR_WORK_DIRECTORY&gt;
</code></pre></div>
</li>
<li>
<p>Analyze the resource utilization report per partition produced after recompiling the design.</p>
</li>
<li>
<p>Make further modifications to the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> regions until the results are satisfactory. Make sure timing constraints are met.</p>
</li>
</ol>
<p>Refer to the following documentation for more information on how to optimize the floor plan of your Partial Reconfiguration design:</p>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/683641/23-1/analyzing-and-optimizing-the-design-03170.html">Analyzing and Optimizing the Design Floorplan</a></li>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/683834/23-1/step-3-floorplan-the-design.html">Partial Reconfiguration Design Flow - Step 3: Floorplan the Design</a></li>
</ul>
<h3 id="44-pcie-configuration"><strong>4.4 PCIe Configuration</strong><a class="headerlink" href="#44-pcie-configuration" title="Permanent link">&para;</a></h3>
<p>The PCIe sub-system IP and PF/VF MUX can be modified either using the OFSS flow or the IP Presets flow. The OFSS flow supports a subset of all available PCIe Sub-system settings, while the IP Preset flow can make any available PCIe Sub-system settings change. With PCIe-SS modifcations related to the PFs and VFs, the PF/VF MUX logic is automatically configured based on the PCIe-SS configuration when using OFSS. The sections below describe each flow.</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#443-pcie-configuration-using-ofss">PCIe Configuration Using OFSS</a></li>
<li><a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#444-pcie-sub-system-configuration-using-ip-presets">PCIe Sub-System configuration Using IP Presets</a></li>
</ul>
<h4 id="441-pfvf-mux-configuration"><strong>4.4.1 PF/VF MUX Configuration</strong><a class="headerlink" href="#441-pfvf-mux-configuration" title="Permanent link">&para;</a></h4>
<p>The default PF/VF MUX configuration for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the f2000x can support up to 8 PFs and 2000 VFs distributed accross all PFs on both the Host and the SoC.</p>
<p>For reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configurations, you must have at least 1 PF on the Host, and at least 1 PF with 1 VF on the SoC. This is because the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region cannot be left unconnected. PFs must be consecutive. The <em>PFVF Limitations</em> table describes the supported number of PFs and VFs.</p>
<p><em>Table: Host PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>0</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p><em>Table: SoC PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>1 (on PF0)</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p>New PF or VF instances will automatically have a null_afu module instantiated and connected to the new PF or VF.</p>
<h4 id="442-pcie-ss-configuration-registers"><strong>4.4.2 PCIe-SS Configuration Registers</strong><a class="headerlink" href="#442-pcie-ss-configuration-registers" title="Permanent link">&para;</a></h4>
<p>The PCIe configuration registers contains the Vendor, Device and Subsystem Vendor ID registers which are used in PCIe add-in cards to uniquely identify the card for assignment to software drivers.  <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> has these registers set with Intel values for out of the box usage.  If you are using <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for a PCIe add in card that your company manufactures, then update the PCIe Subsytem Subsystem ID and Vendor ID registers as described below and change OPAE provided software code to properly operate with your company's register values.</p>
<p>The Vendor ID is assigned to your company by the PCI-SIG (Special Interest Group). The PCI-SIG is the only body officially licensed to give out IDs. You must be a member of PCI-SIG to request your own ID. Information about joining PCI-SIG is available here: <a href="http://www.pcisig.com">PCI-SIG</a>. You select the Subsystem Device ID for your PCIe add in card.</p>
<h4 id="443-pcie-configuration-using-ofss"><strong>4.4.3 PCIe Configuration Using OFSS</strong><a class="headerlink" href="#443-pcie-configuration-using-ofss" title="Permanent link">&para;</a></h4>
<p>The general flow for using OFSS to modify the PCIe Sub-system and PF/VF MUX is as follows:</p>
<ol>
<li>Create or modify a PCIe OFSS file with the desired PCIe configuration. </li>
<li>Call this PCIe OFSS file when running the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script.</li>
</ol>
<p>The <em>PCIe IP OFSS File Options</em> table lists all of the configuration options supported by the OFSS flow. Any other customizations to the PCIe sub-system must be done with the IP Presets Flow.</p>
<p><em>Table: PCIe IP OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>pcie</code></td>
<td>N/A</td>
<td>Specifies that this OFSS file configures the PCIe-SS</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>pcie_ss</code></td>
<td>N/A</td>
<td>Specifies the output name of the PCIe-SS IP</td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><em>String</em></td>
<td>N/A</td>
<td>OPTIONAL - Specifies the name of a PCIe-SS IP presets file to use when building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. When used, a presets file will take priority over any other parameters set in this OFSS file.</td>
</tr>
<tr>
<td><code>[pf*]</code></td>
<td><code>num_vfs</code></td>
<td>Integer</td>
<td><code>0</code></td>
<td>Specifies the number of Virtual Functions in the current PF</td>
</tr>
<tr>
<td></td>
<td><code>bar0_address_width</code></td>
<td>Integer</td>
<td><code>12</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>bar4_address_width</code></td>
<td>Integer</td>
<td><code>14</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_bar0_address_width</code></td>
<td>Integer</td>
<td><code>12</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>prs_ext_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pasid_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_vendor_id</code></td>
<td>32'h Value</td>
<td><code>0x00008086</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_device_id</code></td>
<td>32'h Value</td>
<td><code>0x0000bcce</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>revision_id</code></td>
<td>32'h Value</td>
<td><code>0x00000001</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>class_code</code></td>
<td>32'h Value</td>
<td><code>0x00120000</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_vendor_id</code></td>
<td>32'h Value</td>
<td><code>0x00008086</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_dev_id</code></td>
<td>32'h Value</td>
<td><code>0x00001771</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>sriov_vf_device_id</code></td>
<td>32'h Value</td>
<td><code>0x0000bccf</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>exvf_subsysid</code></td>
<td>32'h Value</td>
<td><code>0x00001771</code></td>
<td></td>
</tr>
</tbody>
</table>
<h5 id="4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss"><strong>4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</strong><a class="headerlink" href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to modify the PF/VF MUX configuration.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Decide which PCIe PF/VFs require modification.  If you are modifying host side PF/VF configuration, you must edit file <code>pcie_host.ofss</code> file found in <code>$OFS_ROOTDIR/tools/pfvf_config_tool</code>.  If you want to modify SoC-side PF/VF configuration, edit the <code>pcie_soc.ofss</code> file found in the same location. The the following code shows the default Host OFSS file:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-143-1" name="__codelineno-143-1" href="#__codelineno-143-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-143-2" name="__codelineno-143-2" href="#__codelineno-143-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-143-3" name="__codelineno-143-3" href="#__codelineno-143-3"></a>
<a id="__codelineno-143-4" name="__codelineno-143-4" href="#__codelineno-143-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-143-5" name="__codelineno-143-5" href="#__codelineno-143-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
<a id="__codelineno-143-6" name="__codelineno-143-6" href="#__codelineno-143-6"></a>
<a id="__codelineno-143-7" name="__codelineno-143-7" href="#__codelineno-143-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-143-8" name="__codelineno-143-8" href="#__codelineno-143-8"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">21</span>
<a id="__codelineno-143-9" name="__codelineno-143-9" href="#__codelineno-143-9"></a>
<a id="__codelineno-143-10" name="__codelineno-143-10" href="#__codelineno-143-10"></a><span class="o">[</span>pf1<span class="o">]</span>
</code></pre></div>
<p>This default configuration is made up of two physical functions (PF), and neither of them has any virtual functions (VF). </p>
</li>
<li>
<p>In this example, we will modify the Host PCIe configuration. Create a new Host PCIe OFSS file from the existing <code>pcie_host.ofss</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-144-1" name="__codelineno-144-1" href="#__codelineno-144-1"></a>cp<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host.ofss<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host_pfvf_mod.ofss
</code></pre></div>
</li>
<li>
<p>Modify the new <code>pcie_pfvf_mod.ofss</code> OFSS file with the new PF/VF configuration. An example modification to the OFSS file is shown below.  In this example we have changed the configuration to: 6 PFs in total, 4 VFs in PF0, 1 VF in PF2, and 2 VFs on PF3.  You can add up to 8 PFs and could conceivably add up to the number of VFs supported by the PCIe IP. Note that more PFs/VFs will use more FPGA resources, which may cause fitter challenges.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-145-1" name="__codelineno-145-1" href="#__codelineno-145-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-145-2" name="__codelineno-145-2" href="#__codelineno-145-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-145-3" name="__codelineno-145-3" href="#__codelineno-145-3"></a>
<a id="__codelineno-145-4" name="__codelineno-145-4" href="#__codelineno-145-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-145-5" name="__codelineno-145-5" href="#__codelineno-145-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
<a id="__codelineno-145-6" name="__codelineno-145-6" href="#__codelineno-145-6"></a>
<a id="__codelineno-145-7" name="__codelineno-145-7" href="#__codelineno-145-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-145-8" name="__codelineno-145-8" href="#__codelineno-145-8"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">21</span>
<a id="__codelineno-145-9" name="__codelineno-145-9" href="#__codelineno-145-9"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">4</span>
<a id="__codelineno-145-10" name="__codelineno-145-10" href="#__codelineno-145-10"></a>
<a id="__codelineno-145-11" name="__codelineno-145-11" href="#__codelineno-145-11"></a><span class="o">[</span>pf1<span class="o">]</span>
<a id="__codelineno-145-12" name="__codelineno-145-12" href="#__codelineno-145-12"></a>
<a id="__codelineno-145-13" name="__codelineno-145-13" href="#__codelineno-145-13"></a><span class="o">[</span>pf2<span class="o">]</span>
<a id="__codelineno-145-14" name="__codelineno-145-14" href="#__codelineno-145-14"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span>
<a id="__codelineno-145-15" name="__codelineno-145-15" href="#__codelineno-145-15"></a>
<a id="__codelineno-145-16" name="__codelineno-145-16" href="#__codelineno-145-16"></a><span class="o">[</span>pf3<span class="o">]</span>
<a id="__codelineno-145-17" name="__codelineno-145-17" href="#__codelineno-145-17"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">2</span>
<a id="__codelineno-145-18" name="__codelineno-145-18" href="#__codelineno-145-18"></a>
<a id="__codelineno-145-19" name="__codelineno-145-19" href="#__codelineno-145-19"></a><span class="o">[</span>pf4<span class="o">]</span>
<a id="__codelineno-145-20" name="__codelineno-145-20" href="#__codelineno-145-20"></a>
<a id="__codelineno-145-21" name="__codelineno-145-21" href="#__codelineno-145-21"></a><span class="o">[</span>pf5<span class="o">]</span>
</code></pre></div>
</li>
<li>
<p>Edit the top level OFSS file to use the new PCIe OFSS file <code>pcie_host_pfvf_mod.ofss</code>. In this example, we will edit the f2000x top level OFSS file <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-146-1" name="__codelineno-146-1" href="#__codelineno-146-1"></a>[include]
<a id="__codelineno-146-2" name="__codelineno-146-2" href="#__codelineno-146-2"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/f2000x_base.ofss
<a id="__codelineno-146-3" name="__codelineno-146-3" href="#__codelineno-146-3"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/pcie/pcie_host_pfvf_mod.ofss
<a id="__codelineno-146-4" name="__codelineno-146-4" href="#__codelineno-146-4"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/pcie/pcie_soc.ofss
<a id="__codelineno-146-5" name="__codelineno-146-5" href="#__codelineno-146-5"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/iopll/iopll.ofss
<a id="__codelineno-146-6" name="__codelineno-146-6" href="#__codelineno-146-6"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/memory/memory.ofss
</code></pre></div>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-147-1" name="__codelineno-147-1" href="#__codelineno-147-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-147-2" name="__codelineno-147-2" href="#__codelineno-147-2"></a>
<a id="__codelineno-147-3" name="__codelineno-147-3" href="#__codelineno-147-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x_pfvf_mod
</code></pre></div>
</li>
<li>
<p>Copy the resulting <code>.bin</code> user 1 image to your deployment environmenment.</p>
</li>
<li>
<p>Switch to your deployment environment.</p>
</li>
<li>
<p>Program the <code>.bin</code> image to the f2000x FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#531-walkthrough-program-the-fpga-via-rsu">Program the FPGA via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>From the Host, verify the number of VFs on the PFs. In this example, we defined 4 VFs on PF0 in Step 5.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-148-1" name="__codelineno-148-1" href="#__codelineno-148-1"></a>sudo<span class="w"> </span>lspci<span class="w"> </span>-vvv<span class="w"> </span>-s<span class="w"> </span>b1:00.0<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>VF
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-149-1" name="__codelineno-149-1" href="#__codelineno-149-1"></a>Initial<span class="w"> </span>VFs:<span class="w"> </span><span class="m">4</span>,<span class="w"> </span>Total<span class="w"> </span>VFs:<span class="w"> </span><span class="m">4</span>,<span class="w"> </span>Number<span class="w"> </span>of<span class="w"> </span>VFs:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span>Function<span class="w"> </span>Dependency<span class="w"> </span>Link:<span class="w"> </span><span class="m">00</span>
<a id="__codelineno-149-2" name="__codelineno-149-2" href="#__codelineno-149-2"></a>VF<span class="w"> </span>offset:<span class="w"> </span><span class="m">6</span>,<span class="w"> </span>stride:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>Device<span class="w"> </span>ID:<span class="w"> </span>bccf<span class="w">               </span>
</code></pre></div>
</li>
<li>
<p>Verify communication with the newly added PFs. New PF/VF are seamlessly connected to their own CSR stub, which can be read at DFH Offset 0x0. You can bind to the function and perform <code>opae.io peek</code> commands to read from the stub CSR. Similarly, perform <code>opae.io poke</code> commands to write into the stub CSRs. Use this mechanism to verify that the new PF/VF Mux configuration allows to write and read back values from the stub CSRs. </p>
<p>The GUID for every new PF/VF CSR stub is the same.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-150-1" name="__codelineno-150-1" href="#__codelineno-150-1"></a>* NULL_GUID_L           = 64&#39;haa31f54a3e403501
<a id="__codelineno-150-2" name="__codelineno-150-2" href="#__codelineno-150-2"></a>* NULL_GUID_H           = 64&#39;h3e7b60a0df2d4850
</code></pre></div>
<p>In the following steps, we will verify the newly added PF5.</p>
<ol>
<li>
<p>Initialize the driver on PF5</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-151-1" name="__codelineno-151-1" href="#__codelineno-151-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>b1:00.5
</code></pre></div>
</li>
<li>
<p>Read the GUID for the PF5 CSR stub.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-152-1" name="__codelineno-152-1" href="#__codelineno-152-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.5<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x8
<a id="__codelineno-152-2" name="__codelineno-152-2" href="#__codelineno-152-2"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.5<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x10
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-153-1" name="__codelineno-153-1" href="#__codelineno-153-1"></a>0xaa31f54a3e403501
<a id="__codelineno-153-2" name="__codelineno-153-2" href="#__codelineno-153-2"></a>0x3e7b60a0df2d4850
</code></pre></div>
</li>
</ol>
<blockquote>
<p><strong>Note:</strong> The PCIe B:D.F associated with your board may be different. Use the <code>fpgainfo fme</code> command to see the PCIe B:D:F for your board.</p>
</blockquote>
</li>
</ol>
<h4 id="444-pcie-sub-system-configuration-using-ip-presets"><strong>4.4.4 PCIe Sub-System configuration Using IP Presets</strong><a class="headerlink" href="#444-pcie-sub-system-configuration-using-ip-presets" title="Permanent link">&para;</a></h4>
<p>The general flow for using IP Presets to modify he PCIe Sub-system is as follows:</p>
<ol>
<li>[OPTIONAL] Create a work directory using OFSS files if you wish to use OFSS configuration settings as a starting point.</li>
<li>Open the PCIe-SS IP and make desired modifications.</li>
<li>Create an IP Presets file.</li>
<li>Create an PCIe OFSS file that uses the IP Presets file.</li>
<li>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the PCIe OFSS file from Step 4.</li>
</ol>
<h5 id="4441-walkthrough-modify-pcie-sub-system-and-pfvf-mux-configuration-using-ip-presets"><strong>4.4.4.1 Walkthrough: Modify PCIe Sub-System and PF/VF MUX Configuration Using IP Presets</strong><a class="headerlink" href="#4441-walkthrough-modify-pcie-sub-system-and-pfvf-mux-configuration-using-ip-presets" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to use an IP preset file to configure the PCIe Sub-system and PF/VF MUX. In this example, we will change the Revision ID on PF0. While this modification can be done with the OFSS flow, this walkthrough is intended to show the procedure for making any PCIe configuration change using IP presets.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment to build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>[OPTIONAL] Run the <code>setup</code> stage of the build script using your desired OFSS configration to create a working directory for the target board. In this example we will target the f2000x.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-154-1" name="__codelineno-154-1" href="#__codelineno-154-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>setup<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
<li>
<p>Open the host PCIe-SS using Quartus Parameter Editor. If you performed Step 3, open the PCIe-SS IP from the work directory; otherwise, open the PCIe-SS IP from the source files.</p>
<p>```bash
qsys-edit $OFS_ROOTDIR/work_f2000x/ipss/pcie/qip/pcie_ss.ip</p>
</li>
<li>
<p>Modify the settings as desired. In this example we will change the <strong>Revision ID</strong> to <code>0x2</code>. In the <strong>IP Parameter Editor</strong>, scroll down and expand the <strong>PCIe Interfaces Ports Settings -&gt; Port 0 -&gt; PCIe0 Device Identification Registers -&gt; PCIe0 PF0 IDs</strong> tab and make this change.</p>
</li>
<li>
<p>Once you are satisfied with your modifcations, create a new IP Preset file.</p>
<ol>
<li>
<p>click <strong>New...</strong> in the <strong>Presets</strong> window.</p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, set a unique <strong>Name</strong> for the preset; for example, <code>f2000x-rev2</code>.</p>
</li>
<li>
<p>Click the <strong>...</strong> button to set the save location for the IP Preset file to <code>$OFS_ROOTDIR/ipss/pcie/presets</code>. Set the <strong>File Name</strong> to match the name selected in Step 9. Click <strong>OK</strong>.</p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, click <strong>Save</strong>. Click <strong>No</strong> when prompted to add the file to the IP search path.</p>
</li>
</ol>
</li>
<li>
<p>Close <strong>IP Parameter Editor</strong> without saving or generating HDL.</p>
</li>
<li>
<p>Create a new PCIe OFSS file in the <code>$OFS_ROOTDIR/tools/ofss_config/pcie</code> directory. For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-155-1" name="__codelineno-155-1" href="#__codelineno-155-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host_mod_preset.ofss
</code></pre></div>
<p>Insert the following into the OFSS file to specify the IP Preset file created in Step 6. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-156-1" name="__codelineno-156-1" href="#__codelineno-156-1"></a>[ip]
<a id="__codelineno-156-2" name="__codelineno-156-2" href="#__codelineno-156-2"></a>type = pcie
<a id="__codelineno-156-3" name="__codelineno-156-3" href="#__codelineno-156-3"></a>
<a id="__codelineno-156-4" name="__codelineno-156-4" href="#__codelineno-156-4"></a>[settings]
<a id="__codelineno-156-5" name="__codelineno-156-5" href="#__codelineno-156-5"></a>output_name = pcie_ss
<a id="__codelineno-156-6" name="__codelineno-156-6" href="#__codelineno-156-6"></a>preset = f2000x-rev2
</code></pre></div>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code> file to call new OFSS file created in Step 10.
  <div class="highlight"><pre><span></span><code><a id="__codelineno-157-1" name="__codelineno-157-1" href="#__codelineno-157-1"></a>[include]
<a id="__codelineno-157-2" name="__codelineno-157-2" href="#__codelineno-157-2"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/f2000x_base.ofss
<a id="__codelineno-157-3" name="__codelineno-157-3" href="#__codelineno-157-3"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/pcie/pcie_host_mod_preset.ofss
<a id="__codelineno-157-4" name="__codelineno-157-4" href="#__codelineno-157-4"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/pcie/pcie_soc.ofss
<a id="__codelineno-157-5" name="__codelineno-157-5" href="#__codelineno-157-5"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/iopll/iopll.ofss
<a id="__codelineno-157-6" name="__codelineno-157-6" href="#__codelineno-157-6"></a>&quot;$OFS_ROOTDIR&quot;/tools/ofss_config/memory/memory.ofss
</code></pre></div></p>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-158-1" name="__codelineno-158-1" href="#__codelineno-158-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-158-2" name="__codelineno-158-2" href="#__codelineno-158-2"></a>
<a id="__codelineno-158-3" name="__codelineno-158-3" href="#__codelineno-158-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x_pcie_mod
</code></pre></div>
</li>
<li>
<p>Copy the resulting <code>$OFS_ROOTDIR/work_f2000x_pcie_mod/syn/syn_top/output_files/ofs_top.sof</code> image to your deployment environmenment for <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> programming, or copy a <code>bin</code> file (e.g. <code>ofs_top_page1_unsigned_user1.bin</code>) for <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr> programming.</p>
<blockquote>
<p><strong>Note:</strong> OPAE FPGA management commands require recognition of the FPGA PCIe Device ID for control.  If there is a problem between OPAE management recognition of FPGA PCIe values, then control of the card will be lost.  For this reason, you are strongly encouraged to program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> to load the test FPGA image.  If there is a problem with the SOF image working with your host software that is updated for the new PCIe settings, then you can load a known good SOF file to recover.  Once you sure that both the software and FPGA work properly, you can load the FPGA into FPGA flash using the OPAE command <code>fpgasupdate</code>.</p>
</blockquote>
</li>
<li>
<p>Program the image to the f2000x FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> programming instructions, or the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#531-walkthrough-program-the-fpga-via-rsu">Program the FPGA via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></a> Section for step-by-step <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr> programming instructions.</p>
</li>
<li>
<p>Use <code>lspci</code> to verify that the PCIe changes have been implemented.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-159-1" name="__codelineno-159-1" href="#__codelineno-159-1"></a>lspci<span class="w"> </span>-nvmms<span class="w"> </span>b1:00.0
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-160-1" name="__codelineno-160-1" href="#__codelineno-160-1"></a>Slot:<span class="w">   </span>b1:00.0
<a id="__codelineno-160-2" name="__codelineno-160-2" href="#__codelineno-160-2"></a>Class:<span class="w">  </span><span class="m">1200</span>
<a id="__codelineno-160-3" name="__codelineno-160-3" href="#__codelineno-160-3"></a>Vendor:<span class="w"> </span><span class="m">8086</span>
<a id="__codelineno-160-4" name="__codelineno-160-4" href="#__codelineno-160-4"></a>Device:<span class="w"> </span>bcce
<a id="__codelineno-160-5" name="__codelineno-160-5" href="#__codelineno-160-5"></a>SVendor:<span class="w">        </span><span class="m">8086</span>
<a id="__codelineno-160-6" name="__codelineno-160-6" href="#__codelineno-160-6"></a>SDevice:<span class="w">        </span><span class="m">1771</span>
<a id="__codelineno-160-7" name="__codelineno-160-7" href="#__codelineno-160-7"></a>PhySlot:<span class="w">        </span><span class="m">1</span>
<a id="__codelineno-160-8" name="__codelineno-160-8" href="#__codelineno-160-8"></a>Rev:<span class="w">    </span><span class="m">02</span>
<a id="__codelineno-160-9" name="__codelineno-160-9" href="#__codelineno-160-9"></a>NUMANode:<span class="w">       </span><span class="m">1</span>
</code></pre></div>
</li>
</ol>
<blockquote>
<p><strong>Note:</strong> Some changes to software may be required to work with certain new PCIe settings. These changes are described in <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/reference_manual/ofs_sw/mnl_sw_ofs/">Software Reference Manual: Open FPGA Stack</a> </p>
</blockquote>
<h4 id="451-walkthrough-create-a-minimal-fim"><strong>4.5.1 Walkthrough: Create a Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#451-walkthrough-create-a-minimal-fim" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to create a Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. A minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is one that has the host exercisers and ethernet subsystem removed. This frees up resources that can be used as desired.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.
To create this minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, perform the following steps:</p>
</li>
<li>
<p>Edit the Host PCIe OFSS file to use the minimal number of  PFs (1).</p>
<ol>
<li>
<p><code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host.ofss</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-161-1" name="__codelineno-161-1" href="#__codelineno-161-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-161-2" name="__codelineno-161-2" href="#__codelineno-161-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-161-3" name="__codelineno-161-3" href="#__codelineno-161-3"></a>
<a id="__codelineno-161-4" name="__codelineno-161-4" href="#__codelineno-161-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-161-5" name="__codelineno-161-5" href="#__codelineno-161-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
<a id="__codelineno-161-6" name="__codelineno-161-6" href="#__codelineno-161-6"></a>
<a id="__codelineno-161-7" name="__codelineno-161-7" href="#__codelineno-161-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-161-8" name="__codelineno-161-8" href="#__codelineno-161-8"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">21</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Edit the SoC PCIe OFSS file to use the minimal number of  PFs (1) and VFs (1).</p>
<ol>
<li>
<p><code>$OFS_ROOTDIR/tools/ofss_config/pcie/soc_host.ofss</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-162-1" name="__codelineno-162-1" href="#__codelineno-162-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-162-2" name="__codelineno-162-2" href="#__codelineno-162-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-162-3" name="__codelineno-162-3" href="#__codelineno-162-3"></a>
<a id="__codelineno-162-4" name="__codelineno-162-4" href="#__codelineno-162-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-162-5" name="__codelineno-162-5" href="#__codelineno-162-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>soc_pcie_ss
<a id="__codelineno-162-6" name="__codelineno-162-6" href="#__codelineno-162-6"></a>
<a id="__codelineno-162-7" name="__codelineno-162-7" href="#__codelineno-162-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-162-8" name="__codelineno-162-8" href="#__codelineno-162-8"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span>
<a id="__codelineno-162-9" name="__codelineno-162-9" href="#__codelineno-162-9"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">21</span>
<a id="__codelineno-162-10" name="__codelineno-162-10" href="#__codelineno-162-10"></a><span class="nv">vf_bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">21</span><span class="w"> </span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Run the build script with exercisers and ethernet subsystem (HSSI) removed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-163-1" name="__codelineno-163-1" href="#__codelineno-163-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-163-2" name="__codelineno-163-2" href="#__codelineno-163-2"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg,no_hssi<span class="w"> </span>work_f2000x_minimal_fim
</code></pre></div>
</li>
<li>
<p>The build will complete with reduced resources as compared to the base version. You may review the floorplan in Quartus Chip Planner and modify the Logic Lock regions to allocate more resources to the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region if desired. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#54-how-to-resize-the-partial-reconfiguration-region">How to Resize the Partial Reconfiguration Region</a> section for information regarding modifications to the floorplan. </p>
</li>
</ol>
<h3 id="46-migrate-to-a-different-agilex-device-number"><strong>4.6 Migrate to a Different Agilex Device Number</strong><a class="headerlink" href="#46-migrate-to-a-different-agilex-device-number" title="Permanent link">&para;</a></h3>
<p>The following instructions enable you to change the Agilex 7 FPGA device part number of the f2000x, for example, to migrate to a device with a larger density. Be aware that this release works with Agilex® 7 FPGAs that have P-tile for PCIe and E-tile for Ethernet.</p>
<p>The default device for the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL is AGFC023R25A2E2VR0</p>
<h4 id="461-walkthrough-migrate-to-a-different-agilex-device-number"><strong>4.6.1 Walkthrough: Migrate to a Different Agilex Device Number</strong><a class="headerlink" href="#461-walkthrough-migrate-to-a-different-agilex-device-number" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to change the device to a larger density with the same package. In this example, we will change the device from part AGFC023R25A2E2VR0 to part AGFA027R25A2E2VR0.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the design repository. See the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#421-clone-the-ofs-git-repo">Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Git Repo</a> section.</p>
</li>
<li>
<p>Set the environment variables as described in the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#441-setting-up-required-environment-variables">Setting Up Required Environment Variables</a> section.</p>
</li>
<li>
<p>Navigate to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Root Directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-164-1" name="__codelineno-164-1" href="#__codelineno-164-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Use the following command to change the device part number throughout the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Root directory heirarchy, replacing <code>&lt;DEFAULT_OPN&gt;</code> and <code>&lt;NEW_OPN&gt;</code> with the part numbers specific to your update:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-165-1" name="__codelineno-165-1" href="#__codelineno-165-1"></a>grep<span class="w"> </span>-rli<span class="w"> </span><span class="s1">&#39;&lt;DEFAULT_OPN&gt;&#39;</span><span class="w"> </span>*<span class="w"> </span><span class="p">|</span><span class="w"> </span>xargs<span class="w"> </span>-i@<span class="w"> </span>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;s/&lt;DEFAULT_OPN&gt;/&lt;NEW_OPN&gt;/g&#39;</span><span class="w"> </span>@
</code></pre></div>
<p>For example, use the following command to change from part AGFC023R25A2E2VR0 to part AGFA027R25A2E2VR0:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-166-1" name="__codelineno-166-1" href="#__codelineno-166-1"></a>grep<span class="w"> </span>-rli<span class="w"> </span><span class="s1">&#39;AGFC023R25A2E2VR0&#39;</span>*<span class="w"> </span><span class="p">|</span><span class="w"> </span>xargs<span class="w"> </span>-i@<span class="w"> </span>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;s/AGFC023R25A2E2VR0/AGFA027R25A2E2VR0/g&#39;</span><span class="w"> </span>@
</code></pre></div>
<p>This changes all occurrences of the default device (AGFC023R25A2E2VR0) in the $OFS_ROOTDIR directory to the new device number (AGFA027R25A2E2VR0).</p>
</li>
<li>
<p>Modify the <code>part</code> field in the <code>$OFS_ROOTDIR/tools/ofss_config/f2000x_base.ofss</code> file to use the new part number; in this example <code>AGFA027R25A2E2VR0</code>. This is only necessary if you are using the OFSS flow.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-167-1" name="__codelineno-167-1" href="#__codelineno-167-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-167-2" name="__codelineno-167-2" href="#__codelineno-167-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>ofs
<a id="__codelineno-167-3" name="__codelineno-167-3" href="#__codelineno-167-3"></a>
<a id="__codelineno-167-4" name="__codelineno-167-4" href="#__codelineno-167-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-167-5" name="__codelineno-167-5" href="#__codelineno-167-5"></a><span class="nv">platform</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>f2000x
<a id="__codelineno-167-6" name="__codelineno-167-6" href="#__codelineno-167-6"></a><span class="nv">fim</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>base_x16
<a id="__codelineno-167-7" name="__codelineno-167-7" href="#__codelineno-167-7"></a><span class="nv">family</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>agilex
<a id="__codelineno-167-8" name="__codelineno-167-8" href="#__codelineno-167-8"></a><span class="nv">part</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>AGFA027R25A2E2VR0
<a id="__codelineno-167-9" name="__codelineno-167-9" href="#__codelineno-167-9"></a><span class="nv">device_id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">6100</span>
</code></pre></div>
</li>
<li>
<p>Modify the <code>DEVICE</code> field in the <code>$OFS_ROOTDIR/syn/syn_top/ofs_top.qsf</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-168-1" name="__codelineno-168-1" href="#__codelineno-168-1"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-168-2" name="__codelineno-168-2" href="#__codelineno-168-2"></a><span class="c1"># FPGA Device</span>
<a id="__codelineno-168-3" name="__codelineno-168-3" href="#__codelineno-168-3"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-168-4" name="__codelineno-168-4" href="#__codelineno-168-4"></a>
<a id="__codelineno-168-5" name="__codelineno-168-5" href="#__codelineno-168-5"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>FAMILY<span class="w"> </span>Agilex
<a id="__codelineno-168-6" name="__codelineno-168-6" href="#__codelineno-168-6"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>DEVICE<span class="w"> </span>AGFA027R25A2E2VR0
</code></pre></div>
</li>
<li>
<p>Modify the <code>DEVICE</code> field in the <code>$OFS_ROOTDIR/syn/syn_top/ofs_pr_afu.qsf</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-169-1" name="__codelineno-169-1" href="#__codelineno-169-1"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-169-2" name="__codelineno-169-2" href="#__codelineno-169-2"></a><span class="c1"># FPGA Device</span>
<a id="__codelineno-169-3" name="__codelineno-169-3" href="#__codelineno-169-3"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-169-4" name="__codelineno-169-4" href="#__codelineno-169-4"></a>
<a id="__codelineno-169-5" name="__codelineno-169-5" href="#__codelineno-169-5"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>FAMILY<span class="w"> </span>Agilex
<a id="__codelineno-169-6" name="__codelineno-169-6" href="#__codelineno-169-6"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>DEVICE<span class="w"> </span>AGFA027R25A2E2VR0
</code></pre></div>
</li>
<li>
<p>Modify the <code>DEVICE</code> field in te <code>$OFS_ROOTDIR/ipss/pmci/pmci_ss.qsf</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-170-1" name="__codelineno-170-1" href="#__codelineno-170-1"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>DEVICE<span class="w"> </span>AGFA027R25A2E2VR0
</code></pre></div>
</li>
<li>
<p>Compile the flat (non-<abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>) design to verify the compilation is successful with the new part. The flat design is compiled without any Logic Lock constraints.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-171-1" name="__codelineno-171-1" href="#__codelineno-171-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-171-2" name="__codelineno-171-2" href="#__codelineno-171-2"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:flat<span class="w">  </span>&lt;YOUR_WORK_DIRECTORY&gt;
</code></pre></div>
</li>
<li>
<p>To enable the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region, use Quartus Chip Planner to analyze the compiled flat design and adjust the Logic Lock constraints defined in <code>$OFS_ROOTDIR/syn/setup/pr_assignments.tcl</code> for the new device layout. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#54-how-to-resize-the-partial-reconfiguration-region">How to Resize the Partial Reconfiguration Region</a> section for instructions. Re-compile the design with the out-of-tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region enabled.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-172-1" name="__codelineno-172-1" href="#__codelineno-172-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-172-2" name="__codelineno-172-2" href="#__codelineno-172-2"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w">  </span>&lt;YOUR_WORK_DIRECTORY&gt;
</code></pre></div>
</li>
</ol>
<h3 id="47-modify-the-memory-sub-system"><strong>4.7 Modify the Memory Sub-System</strong><a class="headerlink" href="#47-modify-the-memory-sub-system" title="Permanent link">&para;</a></h3>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> allows modifications on the Memory Sub-System in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. This section provides an example walkthrough for modifiying the Memory-SS.</p>
<h4 id="471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss"><strong>4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS</strong><a class="headerlink" href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" title="Permanent link">&para;</a></h4>
<p>In this example we will modify the Memory Subsystem to enable ECC on all of the existing memory interfaces. You may make different modifications to meet your own design requirements. Perform the following steps to make this change.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Open the Memory Subsystem IP file in Platform Designer to perform the required edits. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-173-1" name="__codelineno-173-1" href="#__codelineno-173-1"></a>qsys-edit<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ipss/mem/qip/mem_ss/mem_ss.ip
</code></pre></div>
</li>
<li>
<p>The Memory Subsystem IP will open in IP Parameter Editor. Click <strong>Dive Into Packaged Subsystem</strong>.</p>
<p><a class="glightbox" href="../images/mem_ss_dive_into_packaged_ss.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_dive_into_packaged_ss.png" /></a></p>
</li>
<li>
<p>The Platform Designer mem_ss view opens. All of the EMIFs are shown in the <strong>Filter</strong> window.</p>
<p><a class="glightbox" href="../images/mem_ss_pd_view.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_view.png" /></a></p>
</li>
<li>
<p>Click each EMIF 0 through 3 and perform the following actions.</p>
<ol>
<li>
<p>In the <strong>Parameters</strong> window, click the <strong>Memory</strong> tab and change the <strong>DQ width</strong> to <code>40</code>.</p>
<p><a class="glightbox" href="../images/mem_ss_pd_memory_tab.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_memory_tab.png" /></a></p>
</li>
<li>
<p>In the <strong>Parameters</strong> window, click the <strong>Controller</strong> tab. Scroll down and check the box for <code>Enable Error Detection and Correction Logic with ECC</code>. </p>
<p><a class="glightbox" href="../images/mem_ss_pd_controller_tab.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_controller_tab.png" /></a></p>
</li>
</ol>
</li>
<li>
<p>Once Step 6 has been done for each EMIF 0-3, click <strong>File -&gt; Save</strong>. Close the Platform Designer window.</p>
</li>
<li>
<p>In the IP Parameter Editor <strong>Presets</strong> window, click <strong>New</strong> to create an IP Presets file.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_new.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_preset_new.png" /></a></p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, set the <strong>Name</strong> for the preset. In this case we will name it <code>f2000x-ecc</code>.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_name.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="mem_ss_preset_name" src="../images/mem_ss_preset_name.png" /></a></p>
</li>
<li>
<p>Click the <strong>...</strong> button to select the location for the <strong>Preset file</strong>.</p>
</li>
<li>
<p>In the <strong>Save As</strong> window, change the save location to <code>$OFS_ROOTDIR/ipss/mem/qip/presets</code> and change the <strong>File Name</strong> to <code>f2000x-ecc.qprs</code>. Click <strong>OK</strong>.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_save_as.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="mem_ss_preset_save_as" src="../images/mem_ss_preset_save_as.png" /></a></p>
</li>
<li>
<p>Click <strong>Save</strong> in the <strong>New Preset</strong> window. Click <strong>No</strong> when prompted to add the file to the IP search path.</p>
<p><a class="glightbox" href="../images/ip_preset_search_path.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ip_preset_search_path.png" /></a></p>
</li>
<li>
<p>Close the <strong>IP Parameter Editor</strong>. You do not need to generate or save the IP.</p>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/syn/setup/emif_loc.tcl</code> file to assign the pins required for ECC enabled interfaces.</p>
<ol>
<li>
<p>Uncomment the <code>DQS4 (ECC)</code> pin assignments for all memory interfaces</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-174-1" name="__codelineno-174-1" href="#__codelineno-174-1"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-2" name="__codelineno-174-2" href="#__codelineno-174-2"></a><span class="c"># EMIF CH0</span>
<a id="__codelineno-174-3" name="__codelineno-174-3" href="#__codelineno-174-3"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-4" name="__codelineno-174-4" href="#__codelineno-174-4"></a><span class="nv">...</span>
<a id="__codelineno-174-5" name="__codelineno-174-5" href="#__codelineno-174-5"></a><span class="c"># # CH0 DQS4 (ECC)</span>
<a id="__codelineno-174-6" name="__codelineno-174-6" href="#__codelineno-174-6"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_A39<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">32</span><span class="k">]</span>
<a id="__codelineno-174-7" name="__codelineno-174-7" href="#__codelineno-174-7"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_J35<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">33</span><span class="k">]</span>
<a id="__codelineno-174-8" name="__codelineno-174-8" href="#__codelineno-174-8"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_C38<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">34</span><span class="k">]</span>
<a id="__codelineno-174-9" name="__codelineno-174-9" href="#__codelineno-174-9"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_G34<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">35</span><span class="k">]</span>
<a id="__codelineno-174-10" name="__codelineno-174-10" href="#__codelineno-174-10"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_G38<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">36</span><span class="k">]</span>
<a id="__codelineno-174-11" name="__codelineno-174-11" href="#__codelineno-174-11"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_C34<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">37</span><span class="k">]</span>
<a id="__codelineno-174-12" name="__codelineno-174-12" href="#__codelineno-174-12"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_J39<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">38</span><span class="k">]</span>
<a id="__codelineno-174-13" name="__codelineno-174-13" href="#__codelineno-174-13"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_A35<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">39</span><span class="k">]</span>
<a id="__codelineno-174-14" name="__codelineno-174-14" href="#__codelineno-174-14"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_C36<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dqs<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-15" name="__codelineno-174-15" href="#__codelineno-174-15"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_A37<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dqs_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-16" name="__codelineno-174-16" href="#__codelineno-174-16"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_G36<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">0</span><span class="k">]</span>.dbi_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-17" name="__codelineno-174-17" href="#__codelineno-174-17"></a>
<a id="__codelineno-174-18" name="__codelineno-174-18" href="#__codelineno-174-18"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-19" name="__codelineno-174-19" href="#__codelineno-174-19"></a><span class="c"># EMIF CH1</span>
<a id="__codelineno-174-20" name="__codelineno-174-20" href="#__codelineno-174-20"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-21" name="__codelineno-174-21" href="#__codelineno-174-21"></a><span class="nv">...</span>
<a id="__codelineno-174-22" name="__codelineno-174-22" href="#__codelineno-174-22"></a><span class="c"># # CH1 DQS4 (ECC)</span>
<a id="__codelineno-174-23" name="__codelineno-174-23" href="#__codelineno-174-23"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_N7<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">32</span><span class="k">]</span>
<a id="__codelineno-174-24" name="__codelineno-174-24" href="#__codelineno-174-24"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_L12<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">33</span><span class="k">]</span>
<a id="__codelineno-174-25" name="__codelineno-174-25" href="#__codelineno-174-25"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_L6<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">34</span><span class="k">]</span>
<a id="__codelineno-174-26" name="__codelineno-174-26" href="#__codelineno-174-26"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_U14<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">35</span><span class="k">]</span>
<a id="__codelineno-174-27" name="__codelineno-174-27" href="#__codelineno-174-27"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_U7<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">36</span><span class="k">]</span>
<a id="__codelineno-174-28" name="__codelineno-174-28" href="#__codelineno-174-28"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_W12<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">37</span><span class="k">]</span>
<a id="__codelineno-174-29" name="__codelineno-174-29" href="#__codelineno-174-29"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_W6<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">38</span><span class="k">]</span>
<a id="__codelineno-174-30" name="__codelineno-174-30" href="#__codelineno-174-30"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_N14<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">39</span><span class="k">]</span>
<a id="__codelineno-174-31" name="__codelineno-174-31" href="#__codelineno-174-31"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_L9<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dqs<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-32" name="__codelineno-174-32" href="#__codelineno-174-32"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_N10<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dqs_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-33" name="__codelineno-174-33" href="#__codelineno-174-33"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_W9<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dbi_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-34" name="__codelineno-174-34" href="#__codelineno-174-34"></a>
<a id="__codelineno-174-35" name="__codelineno-174-35" href="#__codelineno-174-35"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-36" name="__codelineno-174-36" href="#__codelineno-174-36"></a><span class="c"># EMIF CH2</span>
<a id="__codelineno-174-37" name="__codelineno-174-37" href="#__codelineno-174-37"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-38" name="__codelineno-174-38" href="#__codelineno-174-38"></a><span class="nv">...</span>
<a id="__codelineno-174-39" name="__codelineno-174-39" href="#__codelineno-174-39"></a><span class="c"># CH2 DQS4 (ECC)</span>
<a id="__codelineno-174-40" name="__codelineno-174-40" href="#__codelineno-174-40"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GC37<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">32</span><span class="k">]</span>
<a id="__codelineno-174-41" name="__codelineno-174-41" href="#__codelineno-174-41"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GC41<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">33</span><span class="k">]</span>
<a id="__codelineno-174-42" name="__codelineno-174-42" href="#__codelineno-174-42"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FY37<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">34</span><span class="k">]</span>
<a id="__codelineno-174-43" name="__codelineno-174-43" href="#__codelineno-174-43"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GE40<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">35</span><span class="k">]</span>
<a id="__codelineno-174-44" name="__codelineno-174-44" href="#__codelineno-174-44"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FV36<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">36</span><span class="k">]</span>
<a id="__codelineno-174-45" name="__codelineno-174-45" href="#__codelineno-174-45"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FY41<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">37</span><span class="k">]</span>
<a id="__codelineno-174-46" name="__codelineno-174-46" href="#__codelineno-174-46"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GE36<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">38</span><span class="k">]</span>
<a id="__codelineno-174-47" name="__codelineno-174-47" href="#__codelineno-174-47"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FV40<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">39</span><span class="k">]</span>
<a id="__codelineno-174-48" name="__codelineno-174-48" href="#__codelineno-174-48"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GE38<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dqs<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-49" name="__codelineno-174-49" href="#__codelineno-174-49"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_GC39<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dqs_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-50" name="__codelineno-174-50" href="#__codelineno-174-50"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FV38<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">2</span><span class="k">]</span>.dbi_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-51" name="__codelineno-174-51" href="#__codelineno-174-51"></a>
<a id="__codelineno-174-52" name="__codelineno-174-52" href="#__codelineno-174-52"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-53" name="__codelineno-174-53" href="#__codelineno-174-53"></a><span class="c"># EMIF CH3</span>
<a id="__codelineno-174-54" name="__codelineno-174-54" href="#__codelineno-174-54"></a><span class="c">#---------------------------------------------------------</span>
<a id="__codelineno-174-55" name="__codelineno-174-55" href="#__codelineno-174-55"></a><span class="nv">...</span>
<a id="__codelineno-174-56" name="__codelineno-174-56" href="#__codelineno-174-56"></a><span class="c"># # CH3 DQS4 (ECC)</span>
<a id="__codelineno-174-57" name="__codelineno-174-57" href="#__codelineno-174-57"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FP46<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">32</span><span class="k">]</span>
<a id="__codelineno-174-58" name="__codelineno-174-58" href="#__codelineno-174-58"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FT43<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">33</span><span class="k">]</span>
<a id="__codelineno-174-59" name="__codelineno-174-59" href="#__codelineno-174-59"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FH47<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">34</span><span class="k">]</span>
<a id="__codelineno-174-60" name="__codelineno-174-60" href="#__codelineno-174-60"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FP42<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">35</span><span class="k">]</span>
<a id="__codelineno-174-61" name="__codelineno-174-61" href="#__codelineno-174-61"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FT47<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">36</span><span class="k">]</span>
<a id="__codelineno-174-62" name="__codelineno-174-62" href="#__codelineno-174-62"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FH43<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">37</span><span class="k">]</span>
<a id="__codelineno-174-63" name="__codelineno-174-63" href="#__codelineno-174-63"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FK46<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">38</span><span class="k">]</span>
<a id="__codelineno-174-64" name="__codelineno-174-64" href="#__codelineno-174-64"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FK42<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dq<span class="k">[</span><span class="nv">39</span><span class="k">]</span>
<a id="__codelineno-174-65" name="__codelineno-174-65" href="#__codelineno-174-65"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FP44<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dqs<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-66" name="__codelineno-174-66" href="#__codelineno-174-66"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FT45<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dqs_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
<a id="__codelineno-174-67" name="__codelineno-174-67" href="#__codelineno-174-67"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_FK44<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">3</span><span class="k">]</span>.dbi_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
</code></pre></div>
</li>
<li>
<p>Change the pin assignment for <code>ddr4_mem[1].dbi_n[4]</code> from <code>PIN_G12</code> to <code>PIN_W9</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-175-1" name="__codelineno-175-1" href="#__codelineno-175-1"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_W9<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>ddr4_mem<span class="k">[</span><span class="nv">1</span><span class="k">]</span>.dbi_n<span class="k">[</span><span class="nv">4</span><span class="k">]</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/tools/ofss_config/memory/memory.ofss</code> file to use the new presets file generated previously.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-176-1" name="__codelineno-176-1" href="#__codelineno-176-1"></a>[ip]
<a id="__codelineno-176-2" name="__codelineno-176-2" href="#__codelineno-176-2"></a>type = memory
<a id="__codelineno-176-3" name="__codelineno-176-3" href="#__codelineno-176-3"></a>
<a id="__codelineno-176-4" name="__codelineno-176-4" href="#__codelineno-176-4"></a>[settings]
<a id="__codelineno-176-5" name="__codelineno-176-5" href="#__codelineno-176-5"></a>output_name = mem_ss_fm
<a id="__codelineno-176-6" name="__codelineno-176-6" href="#__codelineno-176-6"></a>preset = f2000x-mem-ecc
</code></pre></div>
</li>
<li>
<p>Compile the design with the f2000x OFSS file which calls the Memory OFSS file edited in the previous step. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-177-1" name="__codelineno-177-1" href="#__codelineno-177-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-177-2" name="__codelineno-177-2" href="#__codelineno-177-2"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>&lt;YOUR_WORK_DIRECTORY&gt;
</code></pre></div>
</li>
<li>
<p>You may need to adjust the floorplan of the design in order to meet timing after a design change such as this. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#54-how-to-resize-the-partial-reconfiguration-region">How to Resize the Partial Reconfiguration Region</a> section for information regarding modifications to the floorplan.</p>
</li>
</ol>
<h3 id="48-modify-the-ethernet-sub-system"><strong>4.8 Modify the Ethernet Sub-System</strong><a class="headerlink" href="#48-modify-the-ethernet-sub-system" title="Permanent link">&para;</a></h3>
<p>This section describes the flows for modifying the Ethernet Sub-System. There are three flows you may use to make modifications.</p>
<ul>
<li>Modify the Ethernet Sub-System with OFSS supported changes only. These modifications are supported natively by the build script, and are made at run-time of the build script. This flow is useful for users who only need to leverage natively supported HSSI OFSS settings.</li>
<li>Modify the Ethernet Sub-System with OFSS supported changes, then make additional custom modifications not covered by OFSS. These modifications will be captured in a presets file which can be used in future compiles. This flow is useful for users who whish to leverage pre-made HSSI OFSS settings, but make additional modifications not natively supported by HSSI OFSS.</li>
<li>Modify the Ethernet Sub-System without HSSI OFSS. These modification will be made directly in the source files.</li>
</ul>
<h4 id="481-walkthrough-modify-the-ethernet-sub-system-channels-with-pre-made-hssi-ofss"><strong>4.8.1 Walkthrough: Modify the Ethernet Sub-System Channels With Pre-Made HSSI OFSS</strong><a class="headerlink" href="#481-walkthrough-modify-the-ethernet-sub-system-channels-with-pre-made-hssi-ofss" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to use OFSS to configure the Ethernet-SS. Refer to section <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#2126-hssi-ip-ofss-file">HSSI IP OFSS File</a> for detailed information about modifications supported by Ethernet-SS OFSS files. This walkthrough is useful for users who only need to leverage the pre-made, natively supported HSSI OFSS settings.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Edit the <code>$OFS_ROTDIR/tools/ofss_config/f2000x.ofss</code> file to use the desired Ethernet-SS OFSS configuration. The pre-provided OFSS configurations are as follows:</p>
<ul>
<li>
<p>To select the 2x4x25GbE configuration, include the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-178-1" name="__codelineno-178-1" href="#__codelineno-178-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_8x25.ofss
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>To select the 2x4x10GbE configuration, include the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-179-1" name="__codelineno-179-1" href="#__codelineno-179-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_8x10.ofss
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>To select the 2x1x100GbE configuration, include the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-180-1" name="__codelineno-180-1" href="#__codelineno-180-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_2x100.ofss
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the f2000x OFSS file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-181-1" name="__codelineno-181-1" href="#__codelineno-181-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-181-2" name="__codelineno-181-2" href="#__codelineno-181-2"></a>
<a id="__codelineno-181-3" name="__codelineno-181-3" href="#__codelineno-181-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
<li>
<p>The resulting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will contain the Ethernet-SS configuration specified in Step 3. The Ethernet-SS IP in the resulting work directory shows the parameter settings that are used.</p>
</li>
</ol>
<h4 id="482-walkthrough-add-channels-to-the-ethernet-sub-system-channels-with-custom-hssi-ofss"><strong>4.8.2 Walkthrough: Add Channels to the Ethernet Sub-System Channels With Custom HSSI OFSS</strong><a class="headerlink" href="#482-walkthrough-add-channels-to-the-ethernet-sub-system-channels-with-custom-hssi-ofss" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to create an use a custom OFSS file to add channels to the Ethernet-SS and compile a design with a 3x4x25GbE Ethernet-SS configuration. This walkthrough is useful for users who wish to leverage the natively supported HSSI OFSS settings.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Create a new HSSI OFSS file <code>$OFS_ROOTDIR/tools/ofss_config/hssi/hssi_12x25.ofss</code> with the following contents. In this example we are using 12 channels.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-182-1" name="__codelineno-182-1" href="#__codelineno-182-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-182-2" name="__codelineno-182-2" href="#__codelineno-182-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi
<a id="__codelineno-182-3" name="__codelineno-182-3" href="#__codelineno-182-3"></a>
<a id="__codelineno-182-4" name="__codelineno-182-4" href="#__codelineno-182-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-182-5" name="__codelineno-182-5" href="#__codelineno-182-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi_ss
<a id="__codelineno-182-6" name="__codelineno-182-6" href="#__codelineno-182-6"></a><span class="nv">num_channels</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">12</span>
<a id="__codelineno-182-7" name="__codelineno-182-7" href="#__codelineno-182-7"></a><span class="nv">data_rate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>25GbE
</code></pre></div>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code> file to use the new HSSI OFSS file generated in Step 3.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-183-1" name="__codelineno-183-1" href="#__codelineno-183-1"></a><span class="o">[</span>include<span class="o">]</span>
<a id="__codelineno-183-2" name="__codelineno-183-2" href="#__codelineno-183-2"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/f2000x_base.ofss
<a id="__codelineno-183-3" name="__codelineno-183-3" href="#__codelineno-183-3"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/pcie/pcie_host.ofss
<a id="__codelineno-183-4" name="__codelineno-183-4" href="#__codelineno-183-4"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/pcie/pcie_soc.ofss
<a id="__codelineno-183-5" name="__codelineno-183-5" href="#__codelineno-183-5"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/iopll/iopll.ofss
<a id="__codelineno-183-6" name="__codelineno-183-6" href="#__codelineno-183-6"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/memory/memory.ofss
<a id="__codelineno-183-7" name="__codelineno-183-7" href="#__codelineno-183-7"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_12x25.ofss
</code></pre></div>
</li>
<li>
<p>Identify the which channels will be added. You may use the <a href="https://www.intel.com/content/www/us/en/content-details/652292/intel-e-tile-channel-placement-tool.html?wapkw=e-tile%20channel%20placement%20tool&amp;DocID=652292">E-Tile Channel Placement Tool</a> to aid in your design. In this example we will add the 4 new 25GbE channels to Channels 8-11.</p>
<p><a class="glightbox" href="../images/etile_channel_placement_tool.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="etile_channel_placement_tool" src="../images/etile_channel_placement_tool.png" /></a></p>
</li>
<li>
<p>Based on your channel selection, identify which pins will be used. Refer to the [Pin-Out Files for Altera FPGAs] determine the required pins for your device. In this example we are targeting the AGFC023R25A2E2VR0 device. Set the pin assignments in the <code>$OFS_ROOTDIR/syn/setup/eth_loc.tcl</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-184-1" name="__codelineno-184-1" href="#__codelineno-184-1"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DL8<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">8</span><span class="k">]</span>.rx_p
<a id="__codelineno-184-2" name="__codelineno-184-2" href="#__codelineno-184-2"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DN13<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">9</span><span class="k">]</span>.rx_p
<a id="__codelineno-184-3" name="__codelineno-184-3" href="#__codelineno-184-3"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DY8<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">10</span><span class="k">]</span>.rx_p
<a id="__codelineno-184-4" name="__codelineno-184-4" href="#__codelineno-184-4"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_EB13<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">11</span><span class="k">]</span>.rx_p
<a id="__codelineno-184-5" name="__codelineno-184-5" href="#__codelineno-184-5"></a>
<a id="__codelineno-184-6" name="__codelineno-184-6" href="#__codelineno-184-6"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DL1<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">8</span><span class="k">]</span>.tx_p
<a id="__codelineno-184-7" name="__codelineno-184-7" href="#__codelineno-184-7"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DN4<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">9</span><span class="k">]</span>.tx_p
<a id="__codelineno-184-8" name="__codelineno-184-8" href="#__codelineno-184-8"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_DY1<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">10</span><span class="k">]</span>.tx_p
<a id="__codelineno-184-9" name="__codelineno-184-9" href="#__codelineno-184-9"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_EB4<span class="w">  </span><span class="o">-</span>to<span class="w"> </span>hssi_if<span class="k">[</span><span class="nv">11</span><span class="k">]</span>.tx_p
</code></pre></div>
</li>
<li>
<p>Change the number of QSFP ports from <code>2</code> to <code>3</code> in the <code>$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/hssi_ss/inc/ofs_fim_eth_plat_if_pkg.sv</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-185-1" name="__codelineno-185-1" href="#__codelineno-185-1"></a><span class="k">localparam</span><span class="w"> </span><span class="n">NUM_QSFP_PORTS_USED</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="c1">// Number of QSFP cages on board used by target hssi configuration</span>
</code></pre></div>
</li>
<li>
<p>Edit <code>$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/hssi_ss/hssi_wrapper.sv</code> so that the QSFP LED signals use <code>NUM_QSFP_PORTS_USED</code> defined in the previous step.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-186-1" name="__codelineno-186-1" href="#__codelineno-186-1"></a><span class="c1">// Speed and activity LEDS</span>
<a id="__codelineno-186-2" name="__codelineno-186-2" href="#__codelineno-186-2"></a><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">NUM_QSFP_PORTS_USED</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">o_qsfp_speed_green</span><span class="p">,</span><span class="w">       </span><span class="c1">// Link up in Nx25G or 2x56G or 1x100G speed</span>
<a id="__codelineno-186-3" name="__codelineno-186-3" href="#__codelineno-186-3"></a><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">NUM_QSFP_PORTS_USED</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">o_qsfp_speed_yellow</span><span class="p">,</span><span class="w">      </span><span class="c1">// Link up in Nx10G speed</span>
<a id="__codelineno-186-4" name="__codelineno-186-4" href="#__codelineno-186-4"></a><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">NUM_QSFP_PORTS_USED</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">o_qsfp_activity_green</span><span class="p">,</span><span class="w">    </span><span class="c1">// Link up and activity seen</span>
<a id="__codelineno-186-5" name="__codelineno-186-5" href="#__codelineno-186-5"></a><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">NUM_QSFP_PORTS_USED</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">o_qsfp_activity_red</span><span class="w">       </span><span class="c1">// LOS, TX Fault etc</span>
</code></pre></div>
</li>
<li>
<p>Compile the design. It is recommended to compile a flat design first before incorporating a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region in the design. This reduces design complexity while you determine the correct pinout for your design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-187-1" name="__codelineno-187-1" href="#__codelineno-187-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-187-2" name="__codelineno-187-2" href="#__codelineno-187-2"></a>
<a id="__codelineno-187-3" name="__codelineno-187-3" href="#__codelineno-187-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:flat<span class="w"> </span>work_f2000x_12x25g
</code></pre></div>
</li>
<li>
<p>You may need to adjust the floorplan in order to compile with a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region that meets timing. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#54-how-to-resize-the-partial-reconfiguration-region">How to Resize the Partial Reconfiguration Region</a> section for information regarding modifications to the floorplan.</p>
</li>
</ol>
<h4 id="483-walkthrough-modify-the-ethernet-sub-system-with-pre-made-hssi-ofss-plus-additional-modifications"><strong>4.8.3 Walkthrough: Modify the Ethernet Sub-System With Pre-Made HSSI OFSS Plus Additional Modifications</strong><a class="headerlink" href="#483-walkthrough-modify-the-ethernet-sub-system-with-pre-made-hssi-ofss-plus-additional-modifications" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to use OFSS to first modify the Ethernet-SS, then make additional modifications on top. Refer to section <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#2126-hssi-ip-ofss-file">HSSI IP OFSS File</a> for detailed information about modifications supported by Ethernet-SS OFSS files. This flow is useful for users who whish to leverage pre-made OFSS settings, but make additional modifications not natively supported by OFSS.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Edit the <code>$OFS_ROTDIR/tools/ofss_config/f2000x.ofss</code> file to use the desired Ethernet-SS OFSS configuration starting point. Examples for using pre-provided HSSI OFSS files are given below.</p>
<ul>
<li>
<p>To select 2x4x25GbE configuration, add the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-188-1" name="__codelineno-188-1" href="#__codelineno-188-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_8x25.ofss
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>To select 2x4x10GbE configuration, add the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-189-1" name="__codelineno-189-1" href="#__codelineno-189-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_8x10.ofss
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>To select 2x1x100GbE configuration, add the following line</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-190-1" name="__codelineno-190-1" href="#__codelineno-190-1"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_2x100.ofss
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Run the <code>setup</code> stage of the build script with the OFSS file to create a work directory which contains the Ethernet-SS IP configuration specified in Step 3.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-191-1" name="__codelineno-191-1" href="#__codelineno-191-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-191-2" name="__codelineno-191-2" href="#__codelineno-191-2"></a>
<a id="__codelineno-191-3" name="__codelineno-191-3" href="#__codelineno-191-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>setup<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
<li>
<p>Open the Ethernet-SS IP in Quartus Parameter Editor. The IP settings will match te configuration of the OFSS file defined in Step 3. Make any additional modifications in the Parameter Editor as desired.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-192-1" name="__codelineno-192-1" href="#__codelineno-192-1"></a>qsys-edit<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_f2000x/ipss/hssi/qip/hssi_ss/hssi_ss.ip
</code></pre></div>
</li>
<li>
<p>Once you are satisfied with your changes, click the <strong>New...</strong> button in the <strong>Presets</strong> pane of IP Parameter Editor.</p>
<p><a class="glightbox" href="../images/hssi_presets_new.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="hssi_presets_new" src="../images/hssi_presets_new.png" /></a></p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, create a unique <strong>Name</strong>. In this example the name is <code>f2000x-hssi-presets</code>.</p>
<p><a class="glightbox" href="../images/hssi_preset_name.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="hssi_preset_name" src="../images/hssi_preset_name.png" /></a></p>
</li>
<li>
<p>Click the <strong>...</strong> button to select where to save the preset file. Give it a name, and save it to <code>$OFS_ROOTDIR/ipss/hssi/qip/hssi_ss/presets</code>. Create the <code>presets</code> directory if necessary.</p>
<p><a class="glightbox" href="../images/hssi_presets_save.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="hssi_presets_save" src="../images/hssi_presets_save.png" /></a></p>
</li>
<li>
<p>Click <strong>Save</strong> in the <strong>New Preset</strong> window. Click <strong>No</strong> when prompted to add the file to the IP search path.</p>
</li>
<li>
<p>Close out of all Quartus GUIs. You do not need to save or compile the IP.</p>
</li>
<li>
<p>Create a new HSSI OFSS file in the <code>$OFS_ROOTDIR/tools/ofss_config/hssi</code> directory named <code>hssi_preset_f2000x.ofss</code> with the following contents. Note that the <code>num_channels</code> and <code>data_rate</code> settings will be overwritten by the contents of the preset file. The <code>preset</code> setting must match the name you selected in Step 7.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-193-1" name="__codelineno-193-1" href="#__codelineno-193-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-193-2" name="__codelineno-193-2" href="#__codelineno-193-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi
<a id="__codelineno-193-3" name="__codelineno-193-3" href="#__codelineno-193-3"></a>
<a id="__codelineno-193-4" name="__codelineno-193-4" href="#__codelineno-193-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-193-5" name="__codelineno-193-5" href="#__codelineno-193-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi_ss
<a id="__codelineno-193-6" name="__codelineno-193-6" href="#__codelineno-193-6"></a><span class="nv">num_channels</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">8</span>
<a id="__codelineno-193-7" name="__codelineno-193-7" href="#__codelineno-193-7"></a><span class="nv">data_rate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>25GbE
<a id="__codelineno-193-8" name="__codelineno-193-8" href="#__codelineno-193-8"></a><span class="nv">preset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>f2000x-hssi-presets
</code></pre></div>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code> file to use the new HSSI OFSS file created in Step 10.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-194-1" name="__codelineno-194-1" href="#__codelineno-194-1"></a><span class="o">[</span>include<span class="o">]</span>
<a id="__codelineno-194-2" name="__codelineno-194-2" href="#__codelineno-194-2"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/f2000x_base.ofss
<a id="__codelineno-194-3" name="__codelineno-194-3" href="#__codelineno-194-3"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/pcie/pcie_host.ofss
<a id="__codelineno-194-4" name="__codelineno-194-4" href="#__codelineno-194-4"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/pcie/pcie_soc.ofss
<a id="__codelineno-194-5" name="__codelineno-194-5" href="#__codelineno-194-5"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/iopll/iopll.ofss
<a id="__codelineno-194-6" name="__codelineno-194-6" href="#__codelineno-194-6"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/memory/memory.ofss
<a id="__codelineno-194-7" name="__codelineno-194-7" href="#__codelineno-194-7"></a><span class="s2">&quot;</span><span class="nv">$OFS_ROOTDIR</span><span class="s2">&quot;</span>/tools/ofss_config/hssi/hssi_preset_f2000x.ofss
</code></pre></div>
</li>
<li>
<p>Compile the design using the f2000x OFSS file. It is recommended to compile a flat design first before incorporating a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region in the design. This reduces design complexity while you modify the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-195-1" name="__codelineno-195-1" href="#__codelineno-195-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:flat<span class="w"> </span>work_f2000x_hssi_preset
</code></pre></div>
</li>
<li>
<p>The resulting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will contain the Ethernet-SS configuration specified by the presets file. The Ethernet-SS IP in the resulting work directory shows the parameter settings that are used.</p>
</li>
</ol>
<h4 id="484-walkthrough-modify-the-ethernet-sub-system-without-hssi-ofss"><strong>4.8.4 Walkthrough: Modify the Ethernet Sub-System Without HSSI OFSS</strong><a class="headerlink" href="#484-walkthrough-modify-the-ethernet-sub-system-without-hssi-ofss" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to modify the Ethernet-SS wihout using OFSS. This flow will edit the Ethernet-SS IP source directly. This walkthrough is useful for users who wish to make all Ethernet-SS modifications manually, without leveraging HSSI OFSS.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Open the Ethernet-SS IP in Quartus Parameter Editor. Make your modifications in the Parameter Editor.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-196-1" name="__codelineno-196-1" href="#__codelineno-196-1"></a>qsys-edit<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ipss/hssi/qip/hssi_ss/hssi_ss.ip
</code></pre></div>
</li>
<li>
<p>Once you are satisfied with your changes, click the <strong>Generate HDL</strong>. Save the design if prompted.</p>
</li>
<li>
<p>Compile the design.</p>
<ul>
<li>
<p>If you are not using any other OFSS files in your compilation flow, use the following command to compile. It is recommended to compile a flat design before incorporating a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region in the design. This reduces design complexity while you modify the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-197-1" name="__codelineno-197-1" href="#__codelineno-197-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>f2000x:flat<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
</ul>
<ul>
<li>If you are using OFSS files for other IP in the design, ensure that the top level OFSS file (e.g. <code>$OFS_ROOTDIR/tools/ofss_config/f2000x.ofss</code>) does not specify an HSSI OFSS file. Then use the following command to compile. It is recommended to compile a flat design first before incorporating a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region in the design. This reduces design complexity while you modify the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</li>
</ul>
<div class="highlight"><pre><span></span><code><a id="__codelineno-198-1" name="__codelineno-198-1" href="#__codelineno-198-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/f2000x.ofss<span class="w"> </span>f2000x:flat<span class="w"> </span>work_f2000x
</code></pre></div>
</li>
<li>
<p>The resulting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will contain the Ethernet-SS configuration contained in the <code>hssi_ss.ip</code> source file.</p>
</li>
</ol>
<h2 id="5-fpga-configuration"><strong>5. FPGA Configuration</strong><a class="headerlink" href="#5-fpga-configuration" title="Permanent link">&para;</a></h2>
<p>Configuring the Agilex FPGA on the f2000x can be done by Remote System Update (<abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr>) using OPAE commands, or by programming a <code>SOF</code> image to the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> using Quartus Programer.</p>
<p>Programming via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr> will program the flash device on the board for non-volatile image updates. Programming via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> will configure the FPGA for volatile image updates.</p>
<h4 id="51-walkthrough-set-up-jtag"><strong>5.1 Walkthrough: Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></strong><a class="headerlink" href="#51-walkthrough-set-up-jtag" title="Permanent link">&para;</a></h4>
<p>The f2000x  has a 10 pin <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> header on the top side of the board.  This <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> header provides access to either the Agilex 7 FPGA or Cyclone<sup>&reg;</sup> 10 <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> device. A <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection with the FPGA Download Cable II can be used to configure the FPGA and to access the Signal Tap Instance. This walkthrough describes how to connect the FPGA Download Cable II and target the Agilex 7 device.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough requires a workstation with Quartus Prime Pro Version 23.4 tools installed, specifically the <code>jtagconfig</code> tool.</li>
</ul>
<ul>
<li>This walkthrough requires an <a href="https://www.intel.com/content/www/us/en/products/sku/215664/intel-fpga-download-cable-ii/specifications.html">Intel FPGA Download Cable II</a>.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Locate SW2 and SW3 on the f2000x board as shown in the following figure.</p>
<p><a class="glightbox" href="../images/f2000x_switch_locations.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="f2000x_switch_locations" src="../images/f2000x_switch_locations.png" /></a></p>
</li>
<li>
<p>Set the switches described in the following table:</p>
<table>
<thead>
<tr>
<th>Switch</th>
<th>Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW2</td>
<td>ON</td>
</tr>
<tr>
<td>SW3.3</td>
<td>ON</td>
</tr>
</tbody>
</table>
</li>
<li>
<p>Connect the FPGA Download Cable to the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> header of the f2000x as shown in the figure below.</p>
<p><a class="glightbox" href="../images/f2000x_jtag_connection.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="f2000x_jtag_connection" src="../images/f2000x_jtag_connection.png" /></a></p>
</li>
<li>
<p>Depending on your server, install the card in a slot that allows room for the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> cable. The figure below shows the f2000x installed in a Supermicro server slot.</p>
<p><a class="glightbox" href="../images/f2000x_jtag_sm_server.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="f2000x_jtag_sm_server" src="../images/f2000x_jtag_sm_server.png" /></a></p>
</li>
<li>
<p>There are two <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> modes that exist. Short-chain mode is when only the Cyclone 10 device is on the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> chain. Long-chain mode is when both the Cyclone 10 and the Agilex® 7 FPGA are on the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> chain. Check which <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> mode the f2000x board is in by running the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-199-1" name="__codelineno-199-1" href="#__codelineno-199-1"></a><span class="nv">$QUARTUS_ROOTDIR</span>/bin/jtagconfig
</code></pre></div>
<ul>
<li>
<p>Example output when in short-chain mode (only Cyclone 10 detected):</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-200-1" name="__codelineno-200-1" href="#__codelineno-200-1"></a><span class="m">1</span><span class="o">)</span><span class="w"> </span>USB-BlasterII<span class="w"> </span><span class="o">[</span><span class="m">3</span>-4<span class="o">]</span>
<a id="__codelineno-200-2" name="__codelineno-200-2" href="#__codelineno-200-2"></a>020F60DD<span class="w">    </span>10CL080<span class="o">(</span>Y<span class="p">|</span>Z<span class="o">)</span>/EP3C80/EP4CE75
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Example output when in long-chain mode (both Cyclone 10 and Agilex® 7 FPGA):</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-201-1" name="__codelineno-201-1" href="#__codelineno-201-1"></a><span class="m">1</span><span class="o">)</span><span class="w"> </span>USB-BlasterII<span class="w"> </span><span class="o">[</span><span class="m">3</span>-4<span class="o">]</span>
<a id="__codelineno-201-2" name="__codelineno-201-2" href="#__codelineno-201-2"></a>020F60DD<span class="w">   </span>10CL080<span class="o">(</span>Y<span class="p">|</span>Z<span class="o">)</span>/EP3C80/EP4CE75
<a id="__codelineno-201-3" name="__codelineno-201-3" href="#__codelineno-201-3"></a>234150DD<span class="w">   </span>AGFC023R25A<span class="o">(</span>.<span class="p">|</span>AE<span class="p">|</span>R0<span class="o">)</span>
</code></pre></div>
</li>
</ul>
<p>If the Agilex® 7 FPGA does not appear on the chain, ensure that the switches described in Step 1 have been set correctly and power cycle the board. Also ensure that the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> Longchain bit is set to <code>0</code> in <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> Register 0x378. The <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> registers are accessed through SPI control registers at addresses 0x8040C and 0x80400 in the PMCI. Use the following commands to clear the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> Longchain bit in <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> register 0x378. </p>
<blockquote>
<p><strong>Note</strong>: These commands must be executed as root user from the SoC.</p>
<p><strong>Note</strong>: You may find the PCIe BDF of your card by running <code>fpgainfo fme</code>.</p>
</blockquote>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-202-1" name="__codelineno-202-1" href="#__codelineno-202-1"></a>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>&lt;BDF&gt;
<a id="__codelineno-202-2" name="__codelineno-202-2" href="#__codelineno-202-2"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>&lt;BDF&gt;<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x8040c<span class="w"> </span>0x000000000
<a id="__codelineno-202-3" name="__codelineno-202-3" href="#__codelineno-202-3"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>&lt;BDF&gt;<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x80400<span class="w"> </span>0x37800000002
<a id="__codelineno-202-4" name="__codelineno-202-4" href="#__codelineno-202-4"></a>opae.io<span class="w"> </span>release<span class="w"> </span>-d<span class="w"> </span>&lt;BDF&gt;
</code></pre></div>
For example, for a board with PCIe BDF <code>15:00.0</code>:
<div class="highlight"><pre><span></span><code><a id="__codelineno-203-1" name="__codelineno-203-1" href="#__codelineno-203-1"></a>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0
<a id="__codelineno-203-2" name="__codelineno-203-2" href="#__codelineno-203-2"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x8040c<span class="w"> </span>0x000000000
<a id="__codelineno-203-3" name="__codelineno-203-3" href="#__codelineno-203-3"></a>opae.io<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x80400<span class="w"> </span>0x37800000002
<a id="__codelineno-203-4" name="__codelineno-203-4" href="#__codelineno-203-4"></a>opae.io<span class="w"> </span>release<span class="w"> </span>-d<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div></p>
</li>
</ol>
<h4 id="52-walkthrough-program-the-fpga-via-jtag"><strong>5.2 Walkthrough: Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></strong><a class="headerlink" href="#52-walkthrough-program-the-fpga-via-jtag" title="Permanent link">&para;</a></h4>
<p>Every successful run of <code>build_top.sh</code> script creates the file <code>$OFS_ROOTDIR/&lt;WORK_DIRECTORY&gt;/syn/syn_top/output_files/ofs_top.sof</code> which can be used with the FPGA Download Cable II to load the image into the FPGA using the f2000x  <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> access connector. </p>
<p>This walkthrough describes the steps to program the Agilex FPGA on the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL with a <code>SOF</code> image via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough requires a <code>SOF</code> image which will be programmed to the Agilex FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for generating a <code>SOF</code> image.</li>
</ul>
<ul>
<li>This walkthrough requires a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection to the f2000x. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step instructions.</li>
</ul>
<ul>
<li>This walkthrough requires a Full Quartus Installation or Standalone Quartus Prime Programmer &amp; Tools running on the machine where the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL is connected via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Start in your deployment environment.</p>
</li>
<li>
<p>Temporarily disable the PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> feature and remove the PCIe port for the board you are going to update. This is required because when you program the FPGA using <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>, the f2000x PCIe link goes down for a moment causing a server surprise link down event. To prevent this server event, temporarily disable PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> and remove the PCIe port using the following commands:</p>
<blockquote>
<p><strong>Note:</strong> enter the following commands as root.</p>
</blockquote>
<ol>
<li>
<p>Find the PCIe BDF and Device ID of your board from the SoC. You may use the OPAE command <code>fpaginfo fme</code> on the SoC to display this information. Run this command on the SoC.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-204-1" name="__codelineno-204-1" href="#__codelineno-204-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-205-1" name="__codelineno-205-1" href="#__codelineno-205-1"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>F2000X-PL
<a id="__codelineno-205-2" name="__codelineno-205-2" href="#__codelineno-205-2"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.3
<a id="__codelineno-205-3" name="__codelineno-205-3" href="#__codelineno-205-3"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.3
<a id="__codelineno-205-4" name="__codelineno-205-4" href="#__codelineno-205-4"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-205-5" name="__codelineno-205-5" href="#__codelineno-205-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xEF00000
<a id="__codelineno-205-6" name="__codelineno-205-6" href="#__codelineno-205-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-205-7" name="__codelineno-205-7" href="#__codelineno-205-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-205-8" name="__codelineno-205-8" href="#__codelineno-205-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-205-9" name="__codelineno-205-9" href="#__codelineno-205-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-205-10" name="__codelineno-205-10" href="#__codelineno-205-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-205-11" name="__codelineno-205-11" href="#__codelineno-205-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-205-12" name="__codelineno-205-12" href="#__codelineno-205-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-205-13" name="__codelineno-205-13" href="#__codelineno-205-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x50103024BF5B5B1
<a id="__codelineno-205-14" name="__codelineno-205-14" href="#__codelineno-205-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-205-15" name="__codelineno-205-15" href="#__codelineno-205-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>e7926956-9b1b-5ea1-b02c-307f1cb33446
<a id="__codelineno-205-16" name="__codelineno-205-16" href="#__codelineno-205-16"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user1
<a id="__codelineno-205-17" name="__codelineno-205-17" href="#__codelineno-205-17"></a>User1<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>b02c307f1cb33446e79269569b1b5ea1
<a id="__codelineno-205-18" name="__codelineno-205-18" href="#__codelineno-205-18"></a>User2<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>b02c307f1cb33446e79269569b1b5ea1
<a id="__codelineno-205-19" name="__codelineno-205-19" href="#__codelineno-205-19"></a>Factory<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">               </span>:<span class="w"> </span>b02c307f1cb33446e79269569b1b5ea1
</code></pre></div>
<p>In this case, the PCIe BDF for the board on the SoC is <code>15:00.0</code>, and the Device ID is <code>0xBCCE</code>.</p>
</li>
<li>
<p>From the SoC, use the <code>pci_device</code> OPAE command to "unplug" the PCIe port for your board using the PCIe BDF found in Step 3.a. Run this command on the SoC.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-206-1" name="__codelineno-206-1" href="#__codelineno-206-1"></a>pci_device<span class="w"> </span>&lt;B:D.F&gt;<span class="w"> </span>unplug
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-207-1" name="__codelineno-207-1" href="#__codelineno-207-1"></a>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>unplug
</code></pre></div>
</li>
<li>
<p>Find the PCIe BDF of your board from the Host. Use <code>lspci</code> and <code>grep</code> for the device ID found in Step 3.a to get the PCIe BDF. Run this command on the Host.</p>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-208-1" name="__codelineno-208-1" href="#__codelineno-208-1"></a>lspci<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>bcce
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-209-1" name="__codelineno-209-1" href="#__codelineno-209-1"></a><span class="m">31</span>:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-209-2" name="__codelineno-209-2" href="#__codelineno-209-2"></a><span class="m">31</span>:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
</code></pre></div>
<p>In this case, the board has PCIe BDF 31:00.0 from the Host.</p>
</li>
<li>
<p>From the Host, use the <code>pci_device</code> OPAE command to "unplug" the PCIe port for your board using the PCIe BDF found in Step 3.c. Run this command on the Host.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-210-1" name="__codelineno-210-1" href="#__codelineno-210-1"></a>pci_device<span class="w"> </span>&lt;B:D.F&gt;<span class="w"> </span>unplug
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-211-1" name="__codelineno-211-1" href="#__codelineno-211-1"></a>pci_device<span class="w"> </span><span class="m">31</span>:00.0<span class="w"> </span>unplug
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Launch "Quartus Prime Programmer" software from the device which the FPGA Programmer is connected.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-212-1" name="__codelineno-212-1" href="#__codelineno-212-1"></a><span class="nv">$QUARTUS_ROOTDIR</span>/bin/quartus_pgmw
</code></pre></div>
<p>Click on <strong>Hardware Setup</strong>, select <strong>USB-BlasterII</strong> in the <strong>Current Selected Hardware</strong> list, and ensure the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> <strong>Hardware Frequency</strong> is set to 16Mhz (The default is 24MHz).</p>
<p><a class="glightbox" href="../images/stp_hardware_setup.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_hardware_setup.png" /></a></p>
<p>Alternatively, use the following command from the command line to change the clock frequency:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-213-1" name="__codelineno-213-1" href="#__codelineno-213-1"></a>jtagconfig<span class="w"> </span>–setparam<span class="w"> </span>“USB-BlasterII”<span class="w"> </span>JtagClock<span class="w"> </span>16M
</code></pre></div>
</li>
<li>
<p>Click <strong>Auto Detect</strong> and make sure the Agilex® 7 FPGA is shown in the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> chain. Select the Cyclone 10 and Agilex® 7 FPGA if prompted.</p>
<p><a class="glightbox" href="../images/stp_autodetect_agilex.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_autodetect_agilex.png" /></a></p>
</li>
<li>
<p>Right-click on the cell in the <strong>File</strong> column for the Agilex® 7 FPGA and click on <strong>Change file</strong></p>
<p><a class="glightbox" href="../images/stp_change_file_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_change_file_hello_fim.png" /></a></p>
</li>
<li>
<p>Select the <strong>.sof</strong> file that you wish to configure the Agilex® 7 FPGA with.</p>
</li>
<li>
<p>Tick the checkbox below "Program/Configure" column and click on <strong>Start</strong> to program this .sof file.</p>
<p><a class="glightbox" href="../images/stp_program_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_program_hello_fim.png" /></a></p>
</li>
<li>
<p>After successful programming, you can close the "Quartus Prime Programmer" software. You can answer 'No' if a dialog pops up asking to save the <strong>'Chain.cdf'</strong> file. This completes the Agilex® 7 FPGA .sof programming.</p>
</li>
<li>
<p>Re-plug the PCIe ports on both the SoC and Host.</p>
<blockquote>
<p><strong>Note:</strong> enter the following commands as root.</p>
</blockquote>
<ol>
<li>
<p>From the SoC, use the <code>pci_device</code> OPAE command to "plug" the PCIe port for your board using the PCIe BDF found in Step 3.a. Run this command on the SoC.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-214-1" name="__codelineno-214-1" href="#__codelineno-214-1"></a>pci_device<span class="w"> </span>&lt;B:D.F&gt;<span class="w"> </span>plug
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-215-1" name="__codelineno-215-1" href="#__codelineno-215-1"></a>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>plug
</code></pre></div>
</li>
<li>
<p>From the Host, use the <code>pci_device</code> OPAE command to "plug" the PCIe port for your board using the PCIe BDF found in Step 3.c. Run this command on the Host.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-216-1" name="__codelineno-216-1" href="#__codelineno-216-1"></a>pci_device<span class="w"> </span>&lt;B:D.F&gt;<span class="w"> </span>plug
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-217-1" name="__codelineno-217-1" href="#__codelineno-217-1"></a>pci_device<span class="w"> </span><span class="m">31</span>:00.0<span class="w"> </span>plug
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Verify the f2000x is present by checking expected bitstream ID using <code>fpaginfo fme</code> on the SoC:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-218-1" name="__codelineno-218-1" href="#__codelineno-218-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:
<div class="highlight"><pre><span></span><code><a id="__codelineno-219-1" name="__codelineno-219-1" href="#__codelineno-219-1"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x-PL
<a id="__codelineno-219-2" name="__codelineno-219-2" href="#__codelineno-219-2"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-219-3" name="__codelineno-219-3" href="#__codelineno-219-3"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-219-4" name="__codelineno-219-4" href="#__codelineno-219-4"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-219-5" name="__codelineno-219-5" href="#__codelineno-219-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-219-6" name="__codelineno-219-6" href="#__codelineno-219-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-219-7" name="__codelineno-219-7" href="#__codelineno-219-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-219-8" name="__codelineno-219-8" href="#__codelineno-219-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-219-9" name="__codelineno-219-9" href="#__codelineno-219-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-219-10" name="__codelineno-219-10" href="#__codelineno-219-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-219-11" name="__codelineno-219-11" href="#__codelineno-219-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-219-12" name="__codelineno-219-12" href="#__codelineno-219-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-219-13" name="__codelineno-219-13" href="#__codelineno-219-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x5010302A97C08A3
<a id="__codelineno-219-14" name="__codelineno-219-14" href="#__codelineno-219-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-219-15" name="__codelineno-219-15" href="#__codelineno-219-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>cf00eed4-a82b-5f07-be25-0528baec3711
<a id="__codelineno-219-16" name="__codelineno-219-16" href="#__codelineno-219-16"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user1
<a id="__codelineno-219-17" name="__codelineno-219-17" href="#__codelineno-219-17"></a>User1<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>9e3db8b6a4d25a4e3e46f2088b495899
<a id="__codelineno-219-18" name="__codelineno-219-18" href="#__codelineno-219-18"></a>User2<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>9e3db8b6a4d25a4e3e46f2088b495899
<a id="__codelineno-219-19" name="__codelineno-219-19" href="#__codelineno-219-19"></a>Factory<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">               </span>:<span class="w"> </span>None
</code></pre></div></p>
<blockquote>
<p><strong>Note:</strong> The <strong>Image Info</strong> fields will not change, because these represent the images stored in flash. In this example, we are programming the Agilex® 7 FPGA directly, thus only the Bitstream ID should change.</p>
</blockquote>
</li>
</ol>
<h4 id="53-remote-system-update"><strong>5.3 Remote System Update</strong><a class="headerlink" href="#53-remote-system-update" title="Permanent link">&para;</a></h4>
<p>The OPAE <code>fpgasupdate</code> tool can be used to update the Cyclone 10 Board Management Controller (<abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>) image and firmware (FW), root entry hash, and FPGA Static Region (SR) and user image (<abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>). The <code>fpgasupdate</code> tool only accepts images that have been formatted using PACsign. If a root entry hash has been programmed onto the board, then you must also sign the image using the correct keys.</p>
<p>The <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr> flow requires that an OPAE enabled design is already loaded on the FPGA. All OPAE commands are run from the SoC, and the new image will be updated from the SoC.</p>
<h5 id="531-walkthrough-program-the-fpga-via-rsu"><strong>5.3.1 Walkthrough: Program the FPGA via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></strong><a class="headerlink" href="#531-walkthrough-program-the-fpga-via-rsu" title="Permanent link">&para;</a></h5>
<p>This walkthrough describes the steps to program the Agilex FPGA on the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL with a <code>BIN</code> image via <abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr>.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 SoC Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex® 7 SoC Attach IPU F2000X-PL</a> and <a href="https://ofs.github.io/ofs-2024.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 SoC Attach FPGAs</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough requires a <code>BIN</code> image which will be programmed to the Agilex FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for generating a <code>BIN</code> image. The image used for programming must be formatted with PACsign before programming. This is done automatically by the build script.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Start in your deployment environment.</p>
</li>
<li>
<p>Use the <code>fpgainfo fme</code> command to obtain the PCIe <code>s:b:d.f</code> associated with your board. In this example, the PCIe <code>s:b:d.f</code> is <code>0000:15:00.0</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-220-1" name="__codelineno-220-1" href="#__codelineno-220-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-221-1" name="__codelineno-221-1" href="#__codelineno-221-1"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x
<a id="__codelineno-221-2" name="__codelineno-221-2" href="#__codelineno-221-2"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-221-3" name="__codelineno-221-3" href="#__codelineno-221-3"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-221-4" name="__codelineno-221-4" href="#__codelineno-221-4"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-221-5" name="__codelineno-221-5" href="#__codelineno-221-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-221-6" name="__codelineno-221-6" href="#__codelineno-221-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-221-7" name="__codelineno-221-7" href="#__codelineno-221-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-221-8" name="__codelineno-221-8" href="#__codelineno-221-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-221-9" name="__codelineno-221-9" href="#__codelineno-221-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-221-10" name="__codelineno-221-10" href="#__codelineno-221-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-221-11" name="__codelineno-221-11" href="#__codelineno-221-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-221-12" name="__codelineno-221-12" href="#__codelineno-221-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-221-13" name="__codelineno-221-13" href="#__codelineno-221-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x5010302A97C08A3
<a id="__codelineno-221-14" name="__codelineno-221-14" href="#__codelineno-221-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-221-15" name="__codelineno-221-15" href="#__codelineno-221-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>fb25ff1d-c31a-55d8-81d8-cbcedcfcea17
<a id="__codelineno-221-16" name="__codelineno-221-16" href="#__codelineno-221-16"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user1
<a id="__codelineno-221-17" name="__codelineno-221-17" href="#__codelineno-221-17"></a>User1<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>a566ceacaed810d43c60b0b8a7145591
<a id="__codelineno-221-18" name="__codelineno-221-18" href="#__codelineno-221-18"></a>User2<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>a566ceacaed810d43c60b0b8a7145591
<a id="__codelineno-221-19" name="__codelineno-221-19" href="#__codelineno-221-19"></a>Factory<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">               </span>:<span class="w"> </span>a566ceacaed810d43c60b0b8a7145591
</code></pre></div>
</li>
<li>
<p>Use the OPAE <code>fpgasupdate</code> command to program a signed image to flash. The flash slot which will be programmed is determined by the signed header of the image.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-222-1" name="__codelineno-222-1" href="#__codelineno-222-1"></a>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>&lt;IMAGE&gt;<span class="w"> </span>&lt;PCIe<span class="w"> </span>B:D.F&gt;
</code></pre></div>
<ul>
<li>
<p>Example: update User Image 1 in flash</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-223-1" name="__codelineno-223-1" href="#__codelineno-223-1"></a>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page1_unsigned_user1.bin<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Example: update User Image 2 in flash</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-224-1" name="__codelineno-224-1" href="#__codelineno-224-1"></a>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page2_unsigned_user2.bin<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Example: update Factory Image in flash</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-225-1" name="__codelineno-225-1" href="#__codelineno-225-1"></a>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page0_unsigned_factory.bin<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
</li>
</ol>
<blockquote>
<p><strong>Note:</strong> The label "unsigned" in the images produced by the build script mean that the image has been signed with a null header. These images can only be programmed to devices which have not had any keys provisioned.</p>
</blockquote>
<ol>
<li>
<p>Use the OPAE <code>rsu</code> command to reconfigure the FPGA with the new image. You may select which image to configure from (User 1, User 2, Factory).</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-226-1" name="__codelineno-226-1" href="#__codelineno-226-1"></a>sudo<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="w"> </span>&lt;PAGE&gt;<span class="w"> </span>&lt;PCIe<span class="w"> </span>B:D.F&gt;
</code></pre></div>
<ul>
<li>
<p>Example: configure FPGA with User 1 Image</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-227-1" name="__codelineno-227-1" href="#__codelineno-227-1"></a>sudo<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="w"> </span>user1<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Example: configure FPGA with User 2 Image</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-228-1" name="__codelineno-228-1" href="#__codelineno-228-1"></a>sudo<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="w"> </span>user2<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Example: configure FPGA with Factory Image</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-229-1" name="__codelineno-229-1" href="#__codelineno-229-1"></a>sudo<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="w"> </span>factory<span class="w"> </span><span class="m">15</span>:00.0
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Run the <code>fpgainfo fme</code> command again to verify the User1 Image Info has been updated.</p>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-230-1" name="__codelineno-230-1" href="#__codelineno-230-1"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>f2000x
<a id="__codelineno-230-2" name="__codelineno-230-2" href="#__codelineno-230-2"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-230-3" name="__codelineno-230-3" href="#__codelineno-230-3"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4<span class="w"> </span>
<a id="__codelineno-230-4" name="__codelineno-230-4" href="#__codelineno-230-4"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-230-5" name="__codelineno-230-5" href="#__codelineno-230-5"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-230-6" name="__codelineno-230-6" href="#__codelineno-230-6"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-230-7" name="__codelineno-230-7" href="#__codelineno-230-7"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-230-8" name="__codelineno-230-8" href="#__codelineno-230-8"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-230-9" name="__codelineno-230-9" href="#__codelineno-230-9"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-230-10" name="__codelineno-230-10" href="#__codelineno-230-10"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-230-11" name="__codelineno-230-11" href="#__codelineno-230-11"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-230-12" name="__codelineno-230-12" href="#__codelineno-230-12"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-230-13" name="__codelineno-230-13" href="#__codelineno-230-13"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x5010302A97C08A3
<a id="__codelineno-230-14" name="__codelineno-230-14" href="#__codelineno-230-14"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-230-15" name="__codelineno-230-15" href="#__codelineno-230-15"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>fb25ff1d-c31a-55d8-81d8-cbcedcfcea17
<a id="__codelineno-230-16" name="__codelineno-230-16" href="#__codelineno-230-16"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user1
<a id="__codelineno-230-17" name="__codelineno-230-17" href="#__codelineno-230-17"></a>User1<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>81d8cbcedcfcea17fb25ff1dc31a55d8
<a id="__codelineno-230-18" name="__codelineno-230-18" href="#__codelineno-230-18"></a>User2<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">                 </span>:<span class="w"> </span>a566ceacaed810d43c60b0b8a7145591
<a id="__codelineno-230-19" name="__codelineno-230-19" href="#__codelineno-230-19"></a>Factory<span class="w"> </span>Image<span class="w"> </span>Info<span class="w">               </span>:<span class="w"> </span>None
</code></pre></div>
</li>
</ol>
<h2 id="6-single-event-upset-reporting"><strong>6 Single Event Upset Reporting</strong><a class="headerlink" href="#6-single-event-upset-reporting" title="Permanent link">&para;</a></h2>
<p>A Single Event Upset (SEU) is the change in state of a storage element inside a device or system. They are caused by ionizing radiation strikes that discharge the charge in storage elements, such as configuration memory cells, user memory and registers.</p>
<p>Error Detection CRC (EDCRC) circuitry in the Card <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> is used to detect SEU errors. The CRC function is enabled in Quartus Prime Pro to enable CRC status to be reported to the FM61 via the dedicated CRC_ERROR pin.</p>
<p>With the EDCRC there is no method to determine the severity of an SEU error i.e. there is not way to distinguish between non-critical and catastrophic errors. Hence once the SEU error is detected, the Host system must initiate the Card <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> reset procedure.</p>
<p>SEU errors can be read from either the Card <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> SEU Status Register or the PMCI Subsystem SEU Error Indication Register. The processes to read these registers are described in greater detail in the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> User Guide. Contact your Altera representative for access to the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> User Guide.</p>
<p>Additionally, refer to the <a href="https://www.intel.com/content/www/us/en/docs/programmable/683128/23-1/seu-mitigation-overview.html">Agilex 7 SEU Mitigation User Guide</a> for more information on SEU detection and mitigation.</p>
<h2 id="appendix"><strong>Appendix</strong><a class="headerlink" href="#appendix" title="Permanent link">&para;</a></h2>
<h3 id="appendix-a-fim-fpga-resource-usage"><strong>Appendix A: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> FPGA Resource Usage</strong><a class="headerlink" href="#appendix-a-fim-fpga-resource-usage" title="Permanent link">&para;</a></h3>
<p>The provided design includes both required board management and control functions as well as optional interface exerciser logic that both creates transactions and validates operations.  These exerciser modules include:</p>
<ul>
<li>HE_MEM - this module creates external memory transactions to the DDR4 memory and then verifies the responses.</li>
<li>HE_MEM-TG -The memory traffic generator (TG) <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> provides a way for users to characterize local memory channel bandwidth with a variety of traffic configuration features including request burst size, read/write interleave count, address offset, address strobe, and data pattern.</li>
<li>HE_HSSI - this module creates ethernet transactions to the HSSI Subsystem and then verifies the responses.</li>
</ul>
<p>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> uses a small portion of the available FPGA resources.  The table below shows resource usage for a base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> built with 2 channels of external memory, a small <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> instantiated that has host CSR read/write, external memory test and Ethernet test functionality.</p>
<blockquote>
<p><strong>Note:</strong> The host exerciser modules allow you to evaluate the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in hardware and are removed when you begin development. </p>
</blockquote>
<p>The AGFC023R25A2E2VR0  FPGA has the following resources available for base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design :</p>
<table>
<thead>
<tr>
<th>Resource</th>
<th>needed / total on device (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic utilization (ALMs)</td>
<td>229,622 / 782,400 ( 29 % )</td>
</tr>
<tr>
<td>M20K blocks</td>
<td>1,241 / 10,464 (12 %)</td>
</tr>
<tr>
<td>Pins</td>
<td>518 / 742 ( 70 % )</td>
</tr>
<tr>
<td>IOPLLs</td>
<td>10 / 15 ( 67 % )</td>
</tr>
</tbody>
</table>
<p>The resource usage for the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> base:</p>
<table>
<thead>
<tr>
<th>Entity Name</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td>top</td>
<td>229,646.10</td>
<td>29.35</td>
<td>1241</td>
<td>11.86</td>
</tr>
<tr>
<td>soc_afu</td>
<td>87,364.80</td>
<td>11.17</td>
<td>273</td>
<td>2.61</td>
</tr>
<tr>
<td>soc_pcie_wrapper</td>
<td>37,160.80</td>
<td>4.75</td>
<td>195</td>
<td>1.86</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>36,233.40</td>
<td>4.63</td>
<td>187</td>
<td>1.79</td>
</tr>
<tr>
<td>host_afu</td>
<td>26,462.20</td>
<td>3.38</td>
<td>140</td>
<td>1.34</td>
</tr>
<tr>
<td>hssi_wrapper</td>
<td>20,066.30</td>
<td>2.56</td>
<td>173</td>
<td>1.65</td>
</tr>
<tr>
<td>pmci_wrapper</td>
<td>8,449.90</td>
<td>1.08</td>
<td>186</td>
<td>1.78</td>
</tr>
<tr>
<td>mem_ss_top</td>
<td>7,907.10</td>
<td>1.01</td>
<td>60</td>
<td>0.57</td>
</tr>
<tr>
<td>auto_fab_0</td>
<td>2,708.90</td>
<td>0.35</td>
<td>13</td>
<td>0.12</td>
</tr>
<tr>
<td>soc_bpf</td>
<td>1,210.20</td>
<td>0.15</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>qsfp_1</td>
<td>635.50</td>
<td>0.08</td>
<td>4</td>
<td>0.04</td>
</tr>
<tr>
<td>qsfp_0</td>
<td>628.70</td>
<td>0.08</td>
<td>4</td>
<td>0.04</td>
</tr>
<tr>
<td>fme_top</td>
<td>628.60</td>
<td>0.08</td>
<td>6</td>
<td>0.06</td>
</tr>
<tr>
<td>host_soc_rst_bridge</td>
<td>151.40</td>
<td>0.02</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>16.80</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>soc_rst_ctrl</td>
<td>16.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
</tbody>
</table>
<p>The following example without the he_lb,he_hssi,he_mem,he_mem_tg:</p>
<table>
<thead>
<tr>
<th>Entity Name</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td>top</td>
<td>162,010.20</td>
<td>20.71</td>
<td>992</td>
<td>9.48</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>36,771.70</td>
<td>4.70</td>
<td>195</td>
<td>1.86</td>
</tr>
<tr>
<td>soc_afu_top</td>
<td>34,851.30</td>
<td>4.45</td>
<td>85</td>
<td>0.81</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>33,358.90</td>
<td>4.26</td>
<td>175</td>
<td>1.67</td>
</tr>
<tr>
<td>hssi_wrapper</td>
<td>20,109.90</td>
<td>2.57</td>
<td>173</td>
<td>1.65</td>
</tr>
<tr>
<td>afu_top</td>
<td>14,084.20</td>
<td>1.80</td>
<td>91</td>
<td>0.87</td>
</tr>
<tr>
<td>pmci_wrapper</td>
<td>8,447.90</td>
<td>1.08</td>
<td>186</td>
<td>1.78</td>
</tr>
<tr>
<td>mem_ss_top</td>
<td>8,379.70</td>
<td>1.07</td>
<td>60</td>
<td>0.57</td>
</tr>
<tr>
<td>alt_sld_fab_0</td>
<td>2,725.10</td>
<td>0.35</td>
<td>13</td>
<td>0.12</td>
</tr>
<tr>
<td>bpf_top</td>
<td>1,213.00</td>
<td>0.16</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>fme_top</td>
<td>638.30</td>
<td>0.08</td>
<td>6</td>
<td>0.06</td>
</tr>
<tr>
<td>qsfp_top</td>
<td>626.70</td>
<td>0.08</td>
<td>4</td>
<td>0.04</td>
</tr>
<tr>
<td>qsfp_top</td>
<td>619.20</td>
<td>0.08</td>
<td>4</td>
<td>0.04</td>
</tr>
<tr>
<td>axi_lite_rst_bridge</td>
<td>147.40</td>
<td>0.02</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>17.40</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>15.90</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
</tbody>
</table>
<p>The following example without the Ethernet Subsystem (no_hssi):</p>
<table>
<thead>
<tr>
<th>Entity Name</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td>top</td>
<td>189,827.00</td>
<td>24.26</td>
<td>980</td>
<td>9.37</td>
</tr>
<tr>
<td>soc_afu_top</td>
<td>67,751.40</td>
<td>8.66</td>
<td>197</td>
<td>1.88</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>36,909.30</td>
<td>4.72</td>
<td>195</td>
<td>1.86</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>36,077.70</td>
<td>4.61</td>
<td>187</td>
<td>1.79</td>
</tr>
<tr>
<td>afu_top</td>
<td>26,549.40</td>
<td>3.39</td>
<td>140</td>
<td>1.34</td>
</tr>
<tr>
<td>pmci_wrapper</td>
<td>8,688.10</td>
<td>1.11</td>
<td>186</td>
<td>1.78</td>
</tr>
<tr>
<td>mem_ss_top</td>
<td>8,079.00</td>
<td>1.03</td>
<td>60</td>
<td>0.57</td>
</tr>
<tr>
<td>alt_sld_fab_0</td>
<td>1,751.90</td>
<td>0.22</td>
<td>9</td>
<td>0.09</td>
</tr>
<tr>
<td>bpf_top</td>
<td>1,186.00</td>
<td>0.15</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>664.70</td>
<td>0.08</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>662.80</td>
<td>0.08</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>661.20</td>
<td>0.08</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>fme_top</td>
<td>649.40</td>
<td>0.08</td>
<td>6</td>
<td>0.06</td>
</tr>
<tr>
<td>axi_lite_rst_bridge</td>
<td>161.70</td>
<td>0.02</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>16.30</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>16.00</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
</tbody>
</table>
<p>The following example without the Ethernet Subsystem (no_hssi) + no host exercisers (he_lb, he_hssi, he_mem, he_mem_tg):</p>
<table>
<thead>
<tr>
<th>Entity Name</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td>top</td>
<td>139,105.70</td>
<td>17.78</td>
<td>807</td>
<td>7.71</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>36,518.80</td>
<td>4.67</td>
<td>195</td>
<td>1.86</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>33,234.50</td>
<td>4.25</td>
<td>175</td>
<td>1.67</td>
</tr>
<tr>
<td>soc_afu_top</td>
<td>32,700.00</td>
<td>4.18</td>
<td>85</td>
<td>0.81</td>
</tr>
<tr>
<td>afu_top</td>
<td>14,178.20</td>
<td>1.81</td>
<td>91</td>
<td>0.87</td>
</tr>
<tr>
<td>pmci_wrapper</td>
<td>8,693.20</td>
<td>1.11</td>
<td>186</td>
<td>1.78</td>
</tr>
<tr>
<td>mem_ss_top</td>
<td>7,999.00</td>
<td>1.02</td>
<td>60</td>
<td>0.57</td>
</tr>
<tr>
<td>alt_sld_fab_0</td>
<td>1,758.40</td>
<td>0.22</td>
<td>9</td>
<td>0.09</td>
</tr>
<tr>
<td>bpf_top</td>
<td>1,183.50</td>
<td>0.15</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>667.20</td>
<td>0.09</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>666.30</td>
<td>0.09</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>dummy_csr</td>
<td>663.10</td>
<td>0.08</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>fme_top</td>
<td>652.80</td>
<td>0.08</td>
<td>6</td>
<td>0.06</td>
</tr>
<tr>
<td>axi_lite_rst_bridge</td>
<td>153.80</td>
<td>0.02</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>18.20</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>rst_ctrl</td>
<td>16.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.50</td>
<td>0.00</td>
<td>0</td>
<td>0.00</td>
</tr>
</tbody>
</table>
<h3 id="appendix-b-glossary"><strong>Appendix B: Glossary</strong><a class="headerlink" href="#appendix-b-glossary" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th align="center">Term</th>
<th align="center">Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">Advanced Error Reporting</td>
<td align="center"><abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr></td>
<td>The PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> driver is the extended PCI Express error reporting capability providing more robust error reporting. <a href="https://docs.kernel.org/PCI/pcieaer-howto.html?highlight=aer">(link)</a></td>
</tr>
<tr>
<td align="center">Accelerator Functional Unit</td>
<td align="center"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
<td>Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region is the part of the design where an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may reside. This <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may or may not be a partial reconfiguration region.</td>
</tr>
<tr>
<td align="center">Basic Building Block</td>
<td align="center"><abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr></td>
<td>Features within an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>'s <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and host interface requires. All BBBs must have a (globally unique identifier) GUID.</td>
</tr>
<tr>
<td align="center">Best Known Configuration</td>
<td align="center"><abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></td>
<td>The software and hardware configuration Intel uses to verify the solution.</td>
</tr>
<tr>
<td align="center">Board Management Controller</td>
<td align="center"><abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr></td>
<td>Supports features such as board power managment, flash management, configuration management, and board telemetry monitoring and protection. The majority of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> logic is in a separate component, such as an Intel® Max® 10 or Intel Cyclone® 10 device; a small portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> known as the PMCI resides in the main Agilex FPGA.</td>
</tr>
<tr>
<td align="center">Configuration and Status Register</td>
<td align="center">CSR</td>
<td>The generic name for a register space which is accessed in order to interface with the module it resides in (e.g. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, various sub-systems and modules).</td>
</tr>
<tr>
<td align="center">Data Parallel C++</td>
<td align="center">DPC++</td>
<td>DPC++ is Intel’s implementation of the SYCL standard. It supports additional attributes and language extensions which ensure DCP++ (SYCL) is efficiently implanted on Intel hardware.</td>
</tr>
<tr>
<td align="center">Device Feature List</td>
<td align="center"><abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr></td>
<td>The <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver to automatically load the drivers required for a given FPGA configuration. This concept is the foundation for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software framework. <a href="https://docs.kernel.org/fpga/dfl.html">(link)</a></td>
</tr>
<tr>
<td align="center">FPGA Interface Manager</td>
<td align="center"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
<td>Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> resides in the static region of the FPGA and contains the FPGA Management Engine (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>) and I/O ring.</td>
</tr>
<tr>
<td align="center">FPGA Management Engine</td>
<td align="center"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
<td>Performs reconfiguration and other FPGA management functions. Each FPGA device only has one <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> which is accessed through PF0.</td>
</tr>
<tr>
<td align="center">Host Exerciser Module</td>
<td align="center"><abbr title="Host Exerciser Module, Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (MMIO), data transfer from host to FPGA, PR, host to FPGA memory, etc.">HEM</abbr></td>
<td>Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>), data transfer from host to FPGA, <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory, etc.</td>
</tr>
<tr>
<td align="center">Input/Output Control</td>
<td align="center"><abbr title="Input/Output Control, System calls used to manipulate underlying device parameters of special files.">IOCTL</abbr></td>
<td>System calls used to manipulate underlying device parameters of special files.</td>
</tr>
<tr>
<td align="center">Intel Virtualization Technology for Directed I/O</td>
<td align="center"><abbr title="Intel Virtualization Technology for Directed I/O, Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.">Intel VT-d</abbr></td>
<td>Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.</td>
</tr>
<tr>
<td align="center">Joint Test Action Group</td>
<td align="center"><abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></td>
<td>Refers to the IEEE 1149.1 <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> standard; Another FPGA configuration methodology.</td>
</tr>
<tr>
<td align="center">Memory Mapped Input/Output</td>
<td align="center"><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr></td>
<td>The memory space users may map and access both control registers and system memory buffers with accelerators.</td>
</tr>
<tr>
<td align="center">oneAPI Accelerator Support Package</td>
<td align="center">oneAPI-asp</td>
<td>A collection of hardware and software components that enable oneAPI kernel to communicate with oneAPI runtime and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> shell components. oneAPI ASP hardware components and oneAPI kernel form the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region of a oneAPI system in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>.</td>
</tr>
<tr>
<td align="center">Open FPGA Stack</td>
<td align="center"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is a software and hardware infrastructure providing an efficient approach to develop a custom FPGA-based platform or workload using an Intel, 3<sup>rd</sup> party, or custom board.</td>
</tr>
<tr>
<td align="center">Open Programmable Acceleration Engine Software Development Kit</td>
<td align="center"><abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></td>
<td>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is a software framework for managing and accessing programmable accelerators (FPGAs). It consists of a collection of libraries and tools to facilitate the development of software applications and accelerators. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> resides exclusively in user-space.</td>
</tr>
<tr>
<td align="center">Platform Interface Manager</td>
<td align="center"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></td>
<td>An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers can use to handle clock crossing, response sorting, buffering and different protocols.</td>
</tr>
<tr>
<td align="center">Platform Management Controller Interface</td>
<td align="center">PMCI</td>
<td>The portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> that resides in the Agilex FPGA and allows the FPGA to communicate with the primary <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> component on the board.</td>
</tr>
<tr>
<td align="center">Partial Reconfiguration</td>
<td align="center"><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr></td>
<td>The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. For <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs, the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is referred to as the pr_slot.</td>
</tr>
<tr>
<td align="center">Port</td>
<td align="center">N/A</td>
<td>When used in the context of the fpgainfo port command it represents the interfaces between the static FPGA fabric and the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region containing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</td>
</tr>
<tr>
<td align="center">Remote System Update</td>
<td align="center"><abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></td>
<td>The process by which the host can remotely update images stored in flash through PCIe. This is done with the OPAE software command "fpgasupdate".</td>
</tr>
<tr>
<td align="center">Secure Device Manager</td>
<td align="center">SDM</td>
<td>The SDM is the point of entry to the FPGA for <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> commands and interfaces, as well as for device configuration data (from flash, SD card, or through PCI Express* hard IP).</td>
</tr>
<tr>
<td align="center">Static Region</td>
<td align="center">SR</td>
<td>The portion of the FPGA design that cannot be dynamically reconfigured during run-time.</td>
</tr>
<tr>
<td align="center">Single-Root Input-Output Virtualization</td>
<td align="center"><abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr></td>
<td>Allows the isolation of PCI Express resources for manageability and performance.</td>
</tr>
<tr>
<td align="center">SYCL</td>
<td align="center">SYCL</td>
<td>SYCL (pronounced "sickle") is a royalty-free, cross-platform abstraction layer that enables code for heterogeneous and offload processors to be written using modern ISO C++ (at least C++ 17). It provides several features that make it well-suited for programming heterogeneous systems, allowing the same code to be used for CPUs, GPUs, FPGAs or any other hardware accelerator. SYCL was developed by the Khronos Group, a non-profit organization that develops open standards (including OpenCL) for graphics, compute, vision, and multimedia. SYCL is being used by a growing number of developers in a variety of industries, including automotive, aerospace, and consumer electronics.</td>
</tr>
<tr>
<td align="center">Test Bench</td>
<td align="center"><abbr title="Testbench, Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.">TB</abbr></td>
<td>Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.</td>
</tr>
<tr>
<td align="center">Universal Verification Methodology</td>
<td align="center"><abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></td>
<td>A modular, reusable, and scalable testbench structure via an API framework.  In the context of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> enviroment provides a system level simulation environment for your design.</td>
</tr>
<tr>
<td align="center">Virtual Function Input/Output</td>
<td align="center"><abbr title="Virtual Function Input/Output, An IOMMU/device agnostic framework for exposing direct device access to userspace.">VFIO</abbr></td>
<td>An Input-Output Memory Management Unit (IOMMU)/device agnostic framework for exposing direct device access to userspace. (link)</td>
</tr>
</tbody>
</table>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Intel<sup>&reg;</sup> technologies may require enabled hardware, software or service activation.
No product or component can be absolutely secure. 
Performance varies by use, configuration and other factors.
Your costs and results may vary. 
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.
The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications.  Current characterized errata are available on request.
Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. 
<sup>&copy;</sup> Intel Corporation.  Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.  Other names and brands may be claimed as the property of others. </p>
<p>OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™. </p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"default": "ofs-2023.1", "provider": "mike"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>