// Seed: 1801582960
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
  assign id_1 = 1'b0;
  tri  id_3 = id_3 - 1;
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  module_0();
endmodule
