// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_lshiftWordByOctet_512_51_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_tcpPkgBuffer0_dout,
        txEng_tcpPkgBuffer0_empty_n,
        txEng_tcpPkgBuffer0_read,
        txEng_shift2pseudoFifo_din,
        txEng_shift2pseudoFifo_full_n,
        txEng_shift2pseudoFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] txEng_tcpPkgBuffer0_dout;
input   txEng_tcpPkgBuffer0_empty_n;
output   txEng_tcpPkgBuffer0_read;
output  [576:0] txEng_shift2pseudoFifo_din;
input   txEng_shift2pseudoFifo_full_n;
output   txEng_shift2pseudoFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_tcpPkgBuffer0_read;
reg[576:0] txEng_shift2pseudoFifo_din;
reg txEng_shift2pseudoFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] ls_writeRemainder_1_load_load_fu_128_p1;
wire   [0:0] tmp_i_nbreadreq_fu_76_p3;
reg    ap_predicate_op18_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ls_writeRemainder_1_load_reg_299;
reg   [0:0] tmp_i_reg_313;
reg    ap_predicate_op44_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ls_writeRemainder_1;
reg   [511:0] prevWord_data_V_9;
reg   [63:0] prevWord_keep_V_3;
reg   [0:0] ls_firstWord_1;
reg    txEng_shift2pseudoFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng_tcpPkgBuffer0_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [511:0] p_Val2_s_reg_303;
reg   [63:0] p_Val2_48_reg_308;
wire   [255:0] trunc_ln674_fu_162_p1;
reg   [255:0] trunc_ln674_reg_320;
reg   [31:0] p_Result_546_i_reg_326;
wire   [0:0] sendWord_last_V_fu_186_p2;
reg   [0:0] sendWord_last_V_reg_332;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_3_new_0_i_reg_97;
reg   [0:0] ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97;
wire   [0:0] currWord_last_V_fu_154_p3;
wire   [0:0] xor_ln946_fu_204_p2;
wire   [511:0] currWord_data_V_fu_140_p1;
wire   [576:0] p_03_fu_270_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] p_0_fu_286_p5;
wire   [31:0] p_Result_547_i_fu_176_p4;
wire   [255:0] grp_fu_110_p4;
wire   [31:0] grp_fu_119_p4;
wire   [511:0] p_Result_s_fu_226_p3;
wire   [511:0] p_Result_208_fu_240_p3;
wire   [63:0] p_Result_207_fu_233_p3;
wire   [63:0] p_Result_209_fu_247_p3;
wire   [63:0] select_ln600_fu_262_p3;
wire   [511:0] sendWord_data_V_13_fu_254_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_123;
reg    ap_condition_127;
reg    ap_condition_120;
reg    ap_condition_149;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ls_writeRemainder_1 = 1'd0;
#0 prevWord_data_V_9 = 512'd0;
#0 prevWord_keep_V_3 = 64'd0;
#0 ls_firstWord_1 = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((1'b1 == ap_condition_127)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97 <= 1'd0;
        end else if ((1'b1 == ap_condition_123)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97 <= ap_phi_reg_pp0_iter0_ls_firstWord_3_new_0_i_reg_97;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((ls_writeRemainder_1_load_load_fu_128_p1 == 1'd1)) begin
            ls_writeRemainder_1 <= 1'd0;
        end else if ((1'b1 == ap_condition_123)) begin
            ls_writeRemainder_1 <= xor_ln946_fu_204_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_313 == 1'd1) & (ls_writeRemainder_1_load_reg_299 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_firstWord_1 <= ap_phi_reg_pp0_iter1_ls_firstWord_3_new_0_i_reg_97;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_writeRemainder_1_load_reg_299 <= ls_writeRemainder_1;
        p_Val2_48_reg_308 <= prevWord_keep_V_3;
        p_Val2_s_reg_303 <= prevWord_data_V_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ls_writeRemainder_1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_546_i_reg_326 <= {{txEng_tcpPkgBuffer0_dout[543:512]}};
        sendWord_last_V_reg_332 <= sendWord_last_V_fu_186_p2;
        trunc_ln674_reg_320 <= trunc_ln674_fu_162_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ls_writeRemainder_1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prevWord_data_V_9 <= currWord_data_V_fu_140_p1;
        prevWord_keep_V_3 <= {{txEng_tcpPkgBuffer0_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_313 <= tmp_i_nbreadreq_fu_76_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ls_writeRemainder_1_load_reg_299 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op44_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        txEng_shift2pseudoFifo_blk_n = txEng_shift2pseudoFifo_full_n;
    end else begin
        txEng_shift2pseudoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_149)) begin
        if ((ls_writeRemainder_1_load_reg_299 == 1'd1)) begin
            txEng_shift2pseudoFifo_din = p_0_fu_286_p5;
        end else if ((ap_predicate_op44_write_state2 == 1'b1)) begin
            txEng_shift2pseudoFifo_din = p_03_fu_270_p4;
        end else begin
            txEng_shift2pseudoFifo_din = 'bx;
        end
    end else begin
        txEng_shift2pseudoFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_1_load_reg_299 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op44_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        txEng_shift2pseudoFifo_write = 1'b1;
    end else begin
        txEng_shift2pseudoFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng_tcpPkgBuffer0_blk_n = txEng_tcpPkgBuffer0_empty_n;
    end else begin
        txEng_tcpPkgBuffer0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng_tcpPkgBuffer0_read = 1'b1;
    end else begin
        txEng_tcpPkgBuffer0_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_1_load_reg_299 == 1'd1) & (txEng_shift2pseudoFifo_full_n == 1'b0)) | ((ap_predicate_op44_write_state2 == 1'b1) & (txEng_shift2pseudoFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txEng_tcpPkgBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_1_load_reg_299 == 1'd1) & (txEng_shift2pseudoFifo_full_n == 1'b0)) | ((ap_predicate_op44_write_state2 == 1'b1) & (txEng_shift2pseudoFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txEng_tcpPkgBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_1_load_reg_299 == 1'd1) & (txEng_shift2pseudoFifo_full_n == 1'b0)) | ((ap_predicate_op44_write_state2 == 1'b1) & (txEng_shift2pseudoFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txEng_tcpPkgBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (txEng_tcpPkgBuffer0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ls_writeRemainder_1_load_reg_299 == 1'd1) & (txEng_shift2pseudoFifo_full_n == 1'b0)) | ((ap_predicate_op44_write_state2 == 1'b1) & (txEng_shift2pseudoFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_120 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_123 = ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ls_writeRemainder_1 == 1'd0) & (currWord_last_V_fu_154_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_127 = ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ls_writeRemainder_1 == 1'd0) & (currWord_last_V_fu_154_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_149 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ls_firstWord_3_new_0_i_reg_97 = 'bx;

always @ (*) begin
    ap_predicate_op18_read_state1 = ((tmp_i_nbreadreq_fu_76_p3 == 1'd1) & (ls_writeRemainder_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op44_write_state2 = ((tmp_i_reg_313 == 1'd1) & (ls_writeRemainder_1_load_reg_299 == 1'd0));
end

assign currWord_data_V_fu_140_p1 = txEng_tcpPkgBuffer0_dout[511:0];

assign currWord_last_V_fu_154_p3 = txEng_tcpPkgBuffer0_dout[32'd576];

assign grp_fu_110_p4 = {{p_Val2_s_reg_303[511:256]}};

assign grp_fu_119_p4 = {{p_Val2_48_reg_308[63:32]}};

assign ls_writeRemainder_1_load_load_fu_128_p1 = ls_writeRemainder_1;

assign p_03_fu_270_p4 = {{{sendWord_last_V_reg_332}, {select_ln600_fu_262_p3}}, {sendWord_data_V_13_fu_254_p3}};

assign p_0_fu_286_p5 = {{{{{{33'd4294967296}, {grp_fu_119_p4}}}, {256'd0}}}, {grp_fu_110_p4}};

assign p_Result_207_fu_233_p3 = {{p_Result_546_i_reg_326}, {32'd4294967295}};

assign p_Result_208_fu_240_p3 = {{trunc_ln674_reg_320}, {grp_fu_110_p4}};

assign p_Result_209_fu_247_p3 = {{p_Result_546_i_reg_326}, {grp_fu_119_p4}};

assign p_Result_547_i_fu_176_p4 = {{txEng_tcpPkgBuffer0_dout[575:544]}};

assign p_Result_s_fu_226_p3 = {{trunc_ln674_reg_320}, {256'd0}};

assign select_ln600_fu_262_p3 = ((ls_firstWord_1[0:0] == 1'b1) ? p_Result_207_fu_233_p3 : p_Result_209_fu_247_p3);

assign sendWord_data_V_13_fu_254_p3 = ((ls_firstWord_1[0:0] == 1'b1) ? p_Result_s_fu_226_p3 : p_Result_208_fu_240_p3);

assign sendWord_last_V_fu_186_p2 = ((p_Result_547_i_fu_176_p4 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i_nbreadreq_fu_76_p3 = txEng_tcpPkgBuffer0_empty_n;

assign trunc_ln674_fu_162_p1 = txEng_tcpPkgBuffer0_dout[255:0];

assign xor_ln946_fu_204_p2 = (sendWord_last_V_fu_186_p2 ^ 1'd1);

endmodule //toe_top_lshiftWordByOctet_512_51_s
