
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _343_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.05    0.07    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15    0.28 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.05    0.00    0.28 ^ _343_/CLK (sky130_fd_sc_hd__dfrtp_4)
     4    0.05    0.12    0.55    0.83 v _343_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[13] (net)
                  0.12    0.00    0.84 v _180_/D (sky130_fd_sc_hd__and4_2)
     2    0.02    0.07    0.31    1.14 v _180_/X (sky130_fd_sc_hd__and4_2)
                                         _078_ (net)
                  0.07    0.00    1.15 v _181_/D (sky130_fd_sc_hd__or4_1)
     1    0.01    0.10    0.43    1.58 v _181_/X (sky130_fd_sc_hd__or4_1)
                                         _079_ (net)
                  0.10    0.00    1.58 v _184_/A3 (sky130_fd_sc_hd__o31a_2)
     1    0.02    0.09    0.36    1.94 v _184_/X (sky130_fd_sc_hd__o31a_2)
                                         _082_ (net)
                  0.09    0.00    1.94 v _186_/A2 (sky130_fd_sc_hd__o211ai_4)
     2    0.02    0.25    0.26    2.20 ^ _186_/Y (sky130_fd_sc_hd__o211ai_4)
                                         _084_ (net)
                  0.25    0.00    2.20 ^ _187_/A2 (sky130_fd_sc_hd__a21bo_4)
     9    0.08    0.26    0.32    2.52 ^ _187_/X (sky130_fd_sc_hd__a21bo_4)
                                         _085_ (net)
                  0.26    0.01    2.53 ^ _202_/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.08    0.14    0.27    2.80 ^ _202_/X (sky130_fd_sc_hd__clkbuf_8)
                                         _095_ (net)
                  0.14    0.00    2.80 ^ _249_/A (sky130_fd_sc_hd__and3_2)
     1    0.03    0.16    0.29    3.09 ^ _249_/X (sky130_fd_sc_hd__and3_2)
                                         _130_ (net)
                  0.16    0.00    3.09 ^ _250_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    3.33 ^ _250_/X (sky130_fd_sc_hd__buf_2)
                                         _007_ (net)
                  0.17    0.01    3.33 ^ _346_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.05    0.07    0.14   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.28 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.05    0.00   10.28 ^ _346_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.09   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 11 unannotated drivers.
 ZeroToFiveCounter_10/LO
 ZeroToFiveCounter_11/LO
 ZeroToFiveCounter_12/LO
 ZeroToFiveCounter_13/LO
 ZeroToFiveCounter_14/LO
 ZeroToFiveCounter_15/LO
 ZeroToFiveCounter_16/LO
 ZeroToFiveCounter_9/HI
 clkload0/X
 clkload1/Y
 clkload2/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 15 unconstrained endpoints.
  an[0]
  an[1]
  an[2]
  an[3]
  an[4]
  an[5]
  an[6]
  an[7]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
