<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1411586552">
  <File Type="VDS-TIMING-PB" Name="mux_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mux_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="mux.dcp"/>
  <File Type="RDS-UTIL-PB" Name="mux_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="mux_utilization_synth.rpt"/>
  <File Type="RDS-RDS" Name="mux.vds"/>
  <File Type="PA-TCL" Name="mux.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="VDS-HWDEF" Name="mux.hwdef"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/alu.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/05-Concorrente/05-ALU/project_1/project_1.srcs/sources_1/alu.vhd"/>
        <Attr Name="ImportTime" Val="1411143896"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mux"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/05-Concorrente/05-ALU/project_1/project_1.srcs/constrs_1/new/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1411142936"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/05-Concorrente/05-ALU/project_1/project_1.ioplanning/constrs_1/designprops.xml">
      <FileInfo SFType="CompatPartsDb">
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/05-Concorrente/05-ALU/project_1/project_1.ioplanning/constrs_1/usercols.xml">
      <FileInfo SFType="UserColsDb">
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/Nexys4_Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design">
      <Option Id="FlattenHierarchy">1</Option>
      <Option Id="Directive">0</Option>
      <Option Id="FsmExtraction">0</Option>
    </Step>
  </Strategy>
</GenRun>
