/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature a017762c068355a2c02be1b3d1398c9060aa3f04 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050306 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_tttt_1.15v_115c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 tttt_1_15 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 115 ;
   nom_voltage : 1.15;

   voltage_map(vccd_1p0, 1.15);
   voltage_map(vccdgt_1p0, 1.15);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 115 ;
     voltage : 1.15 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_inputPin) {
     variable_1 : input_transition_time ;
     index_1 ("110");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_outputPin) {
     variable_1 : total_output_net_capacitance ;
     variable_2 : input_transition_time ;
     index_1 ("50");
     index_2 ("110");
   }

/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;
	  cell_leakage_power :      59.5114;
	leakage_power() {
		when : !ipwreninb;
		value :      59.5114;
	}
	leakage_power() {
		when : ipwreninb;
		value :       3.1032;
	}
      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("1954.47");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("2932.31");
            }
         }
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : !iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("356.59");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("427.91");
            }
         }
         capacitance :      7.364;

 	 min_pulse_width_high :   463.667;
         min_pulse_width_low  :   463.667;
         min_period           :   927.337;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "192, 189, 181, 176, 169, 163", \
                     "200, 197, 188, 184, 177, 171", \
                     "209, 206, 198, 193, 186, 180", \
                     "217, 214, 206, 201, 194, 188", \
                     "223, 220, 212, 207, 200, 195", \
                     "232, 229, 221, 216, 209, 204");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "183, 180, 172, 167, 160, 154", \
                     "191, 188, 180, 175, 168, 162", \
                     "200, 197, 189, 184, 177, 172", \
                     "209, 206, 198, 193, 186, 180", \
                     "216, 213, 205, 200, 193, 187", \
                     "229, 226, 218, 213, 206, 200");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "228, 231, 239, 244, 251, 257", \
                     "226, 229, 237, 242, 249, 254", \
                     "223, 226, 234, 239, 246, 252", \
                     "222, 225, 233, 238, 245, 250", \
                     "221, 224, 232, 237, 244, 250", \
                     "225, 228, 236, 241, 248, 253");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "229, 232, 240, 245, 252, 257", \
                     "226, 229, 237, 242, 249, 255", \
                     "223, 226, 234, 239, 246, 252", \
                     "221, 224, 232, 237, 244, 250", \
                     "220, 223, 231, 236, 243, 249", \
                     "223, 226, 234, 239, 246, 251");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 98,  95,  87,  82,  75,  70", \
                     "106, 103,  95,  90,  83,  77", \
                     "116, 113, 105, 100,  93,  87", \
                     "124, 121, 113, 108, 101,  95", \
                     "131, 128, 119, 115, 108, 102", \
                     "141, 138, 130, 125, 118, 112");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 99,  96,  88,  83,  76,  70", \
                     "107, 104,  95,  91,  83,  78", \
                     "116, 113, 105, 100,  93,  88", \
                     "125, 122, 114, 109, 102,  96", \
                     "132, 129, 121, 116, 109, 104", \
                     "146, 143, 135, 130, 123, 118");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 66,  69,  77,  82,  89,  95", \
                     " 64,  67,  75,  80,  87,  92", \
                     " 61,  64,  72,  77,  84,  90", \
                     " 59,  62,  71,  76,  83,  88", \
                     " 59,  62,  70,  75,  82,  87", \
                     " 62,  65,  74,  78,  85,  91");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 67,  70,  78,  83,  90,  95", \
                     " 64,  67,  75,  80,  87,  93", \
                     " 61,  64,  72,  77,  84,  90", \
                     " 59,  62,  70,  75,  82,  87", \
                     " 58,  61,  69,  74,  81,  86", \
                     " 61,  64,  72,  77,  84,  89");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            internal_power() {
				  related_pg_pin : vccdgt_1p0; 
				  related_pin : ickr;
            rise_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("68.40");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("15.38");
            }
            }
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "604, 612, 626, 634, 654, 678", \
                     "608, 615, 629, 638, 657, 682", \
                     "617, 625, 639, 647, 666, 691", \
                     "623, 630, 644, 653, 672, 697", \
                     "631, 639, 652, 661, 680, 705", \
                     "638, 645, 659, 668, 687, 712");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  15,  33,  45,  77, 152", \
                     "  7,  15,  33,  45,  77, 152", \
                     "  7,  15,  33,  45,  77, 152", \
                     "  7,  15,  33,  45,  77, 152", \
                     "  7,  15,  33,  45,  77, 152", \
                     "  7,  15,  33,  45,  77, 152");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "274, 282, 296, 305, 324, 342", \
                     "278, 285, 300, 308, 327, 346", \
                     "287, 295, 309, 318, 336, 355", \
                     "293, 301, 315, 323, 342, 361", \
                     "301, 309, 323, 332, 350, 369", \
                     "308, 316, 330, 338, 357, 376");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  14,  30,  40,  66, 121", \
                     "  7,  14,  30,  40,  66, 121", \
                     "  7,  14,  30,  40,  66, 121", \
                     "  7,  14,  30,  40,  66, 121", \
                     "  7,  14,  30,  40,  66, 121", \
                     "  7,  14,  30,  40,  66, 121");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2749, 2768, 2804, 2826, 2878, 2954", \
                     "2761, 2780, 2816, 2838, 2890, 2966", \
                     "2777, 2796, 2832, 2854, 2906, 2982", \
                     "2790, 2809, 2845, 2867, 2919, 2995", \
                     "2800, 2820, 2855, 2877, 2930, 3006", \
                     "2817, 2836, 2872, 2894, 2947, 3023");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  27,  59,  83, 161, 399", \
                     " 12,  27,  59,  83, 161, 399", \
                     " 12,  27,  59,  83, 161, 399", \
                     " 12,  27,  59,  83, 161, 399", \
                     " 12,  27,  59,  83, 161, 399", \
                     " 12,  27,  59,  83, 161, 399");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2742, 2761, 2795, 2815, 2863, 2927", \
                     "2756, 2774, 2808, 2828, 2877, 2941", \
                     "2772, 2790, 2824, 2845, 2893, 2957", \
                     "2786, 2804, 2838, 2859, 2907, 2971", \
                     "2797, 2815, 2849, 2870, 2918, 2983", \
                     "2813, 2832, 2866, 2886, 2935, 3000");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 13,  24,  51,  70, 132, 315", \
                     " 13,  24,  51,  70, 132, 315", \
                     " 13,  24,  51,  70, 132, 315", \
                     " 13,  24,  51,  70, 132, 315", \
                     " 13,  24,  51,  70, 132, 315", \
                     " 13,  24,  51,  70, 132, 315");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


