Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'ImmSrc' [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv:21]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'immsrc' [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv:23]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'rd1' [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv:25]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Execute.sv:20]
WARNING: [VRFC 10-5021] port 'RegWriteW' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:33]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:34]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:35]
WARNING: [VRFC 10-5021] port 'ALUResultW' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv:26]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Execute.sv:27]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 32 for port 'b' [C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Execute.sv:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.IDecode
Compiling module xil_defaultlib.Ex_Mem
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Mem_WB
Compiling module xil_defaultlib.MemStg
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.WBStg
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_behav
