===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.6428 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7971 ( 16.9%)    3.7971 ( 20.4%)  FIR Parser
    6.9655 ( 30.9%)    4.9373 ( 26.5%)  'firrtl.circuit' Pipeline
    1.3385 (  5.9%)    0.6697 (  3.6%)    'firrtl.module' Pipeline
    1.1587 (  5.1%)    0.5840 (  3.1%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1760 (  0.8%)    0.0915 (  0.5%)      LowerCHIRRTL
    0.1329 (  0.6%)    0.1329 (  0.7%)    InferWidths
    0.4950 (  2.2%)    0.4950 (  2.7%)    InferResets
    0.0430 (  0.2%)    0.0430 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0438 (  0.2%)    0.0438 (  0.2%)    PrefixModules
    0.3838 (  1.7%)    0.3838 (  2.1%)    LowerFIRRTLTypes
    1.8690 (  8.3%)    0.9350 (  5.0%)    'firrtl.module' Pipeline
    0.6248 (  2.8%)    0.3260 (  1.7%)      ExpandWhens
    1.2404 (  5.5%)    0.6348 (  3.4%)      Canonicalizer
    0.2183 (  1.0%)    0.2183 (  1.2%)    Inliner
    1.3204 (  5.9%)    1.3204 (  7.1%)    IMConstProp
    0.0419 (  0.2%)    0.0419 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.8493 (  3.8%)    0.4248 (  2.3%)    'firrtl.module' Pipeline
    0.8470 (  3.8%)    0.4237 (  2.3%)      Canonicalizer
    0.1744 (  0.8%)    0.1744 (  0.9%)    CreateSiFiveMetadata
    0.1340 (  0.6%)    0.1340 (  0.7%)    EmitOMIR
    0.0418 (  0.2%)    0.0418 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.1447 (  5.1%)    1.1447 (  6.1%)  LowerFIRRTLToHW
    0.2580 (  1.1%)    0.2580 (  1.4%)  HWMemSimImpl
    3.6887 ( 16.4%)    1.8444 (  9.9%)  'hw.module' Pipeline
    0.3433 (  1.5%)    0.1750 (  0.9%)    HWCleanup
    0.7786 (  3.5%)    0.3963 (  2.1%)    CSE
    0.0016 (  0.0%)    0.0011 (  0.0%)      (A) DominanceInfo
    2.1344 (  9.5%)    1.0761 (  5.8%)    Canonicalizer
    0.0170 (  0.1%)    0.0086 (  0.0%)    HWLegalizeModules
    0.4052 (  1.8%)    0.2149 (  1.2%)    PrettifyVerilog
    6.6530 ( 29.5%)    6.6530 ( 35.7%)  ExportVerilog
    0.0051 (  0.0%)    0.0051 (  0.0%)  Rest
   22.5154 (100.0%)   18.6428 (100.0%)  Total

{
  totalTime: 18.681,
  maxMemory: 821465088
}
