# DenseNN to VHDL
 This repository is a web framework to generate a Hardware Description Language (HDL) in VHDL language, from 2 input formats possibilities: 
 - 1) ONNX input format (not finished).
 - 2) Adjustable parameter configurations like:
   - Number of layers
   - Number of neurons in each layer
   - Bit width
   - Activation Function from each layer
   - Adder achitecture (not finished): '+' operator, Carry-select Adder, Compressor-adder, YOUR OWN ADDER IMPLEMENTATION
   - Multiplier achitecture (not finished): '*' operator, Baugh-Wooley, Booth, Shift-operations, YOUR OWN MULTIPLIER IMPLEMENTATION
   - Generic vs fixed weight implementation
  *As a open-source code, you can implement new architectures as: MAC (Multiply-and-accumulate), Activation-functions
------------------------
Web framework link: https://luisspader-nn-generator-python-scriptweb-all-nn-a0dmc8.streamlit.app/ 
------------------------
Work in progress!!

Author & Copyright: Luis Antonio Spader Simon