<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.5 (Version 12.900.10.16)</p>
        <p>Date: Sat May  8 23:19:22 2021
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[15] </td>
                <td>(309, 72)</td>
                <td>Gate_Set_0/sample_gate_inferred_clock_RNI47AD/U0_YWn_GEast</td>
                <td>39</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>SYSRESET_0_RNIHNV1/U0_YWn_GEast</td>
                <td>37</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[1] </td>
                <td>(291, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL0_INST/U0_YWn_GEast</td>
                <td>35</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[5] </td>
                <td>(295, 72)</td>
                <td>Gate_Set_0/signal_inferred_clock_RNI0SS7/U0_YWn_GEast</td>
                <td>33</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[10] </td>
                <td>(304, 72)</td>
                <td>board_deploy_MSS_0/SPI_1_SS0_M2F_inferred_clock_RNIH6BC/U0_YWn_GEast</td>
                <td>32</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[2] </td>
                <td>(292, 72)</td>
                <td>board_deploy_MSS_0/SPI_1_CLK_M2F_inferred_clock_RNILB31/U0_YWn_GEast</td>
                <td>8</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL3_INST/U0_YWn_GEast</td>
                <td>6</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[0] </td>
                <td>(290, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL1_INST/U0_YWn_GEast</td>
                <td>5</td>
            </tr>
            <tr>
                <td>9</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL2_INST/U0_YWn_GEast</td>
                <td>5</td>
            </tr>
            <tr>
                <td>10</td>
                <td>GB[11] </td>
                <td>(305, 72)</td>
                <td>OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB_CLKINT/U0_YWn</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>GB[4] </td>
                <td>(294, 72)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Gate_Set_0/sample_gate:Q</td>
                <td>(456, 91)</td>
                <td>GB[15] </td>
                <td>Gate_Set_0/sample_gate_Z</td>
                <td>ROUTED</td>
                <td>3</td>
            </tr>
            <tr>
                <td>2</td>
                <td>SYSRESET_0/INST_SYSRESET_FF_IP:POWER_ON_RESET_N</td>
                <td>(624, 8)</td>
                <td>GB[7] </td>
                <td>SYSRESET_0_POWER_ON_RESET_N</td>
                <td>ROUTED</td>
                <td>10</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Gate_Set_0/signal:Y</td>
                <td>(627, 69)</td>
                <td>GB[5] </td>
                <td>Gate_Set_0/signal_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>board_deploy_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_H2F_A</td>
                <td>(528, 146)</td>
                <td>GB[10] </td>
                <td>board_deploy_MSS_0/SPI_1_SS0_M2F</td>
                <td>ROUTED</td>
                <td>8</td>
            </tr>
            <tr>
                <td>5</td>
                <td>board_deploy_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_OUT</td>
                <td>(528, 146)</td>
                <td>GB[2] </td>
                <td>board_deploy_MSS_0/SPI_1_CLK_M2F</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB:CLKOUT</td>
                <td>(29, 134)</td>
                <td>GB[11] </td>
                <td>OSC_C0_0/OSC_C0_0/N_XTLOSC_CLKINT</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th>Pin Swapped for Back Annotation Only</th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>FCCC_C1_0/FCCC_C1_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NW0 (0, 134)</td>
                <td>GL0 =&gt; GL1</td>
                <td>GB[1] </td>
                <td>FCCC_C1_0/FCCC_C1_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>FCCC_C1_0/FCCC_C1_0/CCC_INST/INST_CCC_IP:GL3</td>
                <td>CCC-NW0 (0, 134)</td>
                <td>GL3 =&gt; GL2</td>
                <td>GB[6] </td>
                <td>FCCC_C1_0/FCCC_C1_0/GL3_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>FCCC_C1_0/FCCC_C1_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>CCC-NW0 (0, 134)</td>
                <td>GL1 =&gt; GL0</td>
                <td>GB[0] </td>
                <td>FCCC_C1_0/FCCC_C1_0/GL1_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>FCCC_C1_0/FCCC_C1_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>CCC-NW0 (0, 134)</td>
                <td>GL2 =&gt; GL3</td>
                <td>GB[3] </td>
                <td>FCCC_C1_0/FCCC_C1_0/GL2_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NW1 (18, 134)</td>
                <td>None</td>
                <td>GB[4] </td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To (Pin Swapped for Back Annotation Only) </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB:CLKOUT</td>
                <td>(29, 134)</td>
                <td>FCCC_C1_0/FCCC_C1_0/CCC_INST/INST_CCC_IP:CLK0</td>
                <td>CCC-NW0 (0, 134)</td>
                <td>OSC_C0_0/OSC_C0_0/N_XTLOSC_CLKINT</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB:CLKOUT</td>
                <td>(29, 134)</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:CLK0</td>
                <td>CCC-NW1 (18, 134)</td>
                <td>OSC_C0_0/OSC_C0_0/N_XTLOSC_CLKINT</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[15] </td>
                <td>(309, 72)</td>
                <td>Gate_Set_0/sample_gate_inferred_clock_RNI47AD/U0_YWn_GEast</td>
                <td>39</td>
                <td>1</td>
                <td>(447, 84)</td>
                <td>15</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(447, 87)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(447, 90)</td>
                <td>14</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>SYSRESET_0_RNIHNV1/U0_YWn_GEast</td>
                <td>37</td>
                <td>1</td>
                <td>(446, 84)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(446, 87)</td>
                <td>28</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(446, 90)</td>
                <td>4</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[1] </td>
                <td>(291, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL0_INST/U0_YWn_GEast</td>
                <td>35</td>
                <td>1</td>
                <td>(451, 84)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(451, 87)</td>
                <td>31</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(451, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[5] </td>
                <td>(295, 72)</td>
                <td>Gate_Set_0/signal_inferred_clock_RNI0SS7/U0_YWn_GEast</td>
                <td>33</td>
                <td>1</td>
                <td>(450, 84)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(450, 87)</td>
                <td>25</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(450, 90)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[10] </td>
                <td>(304, 72)</td>
                <td>board_deploy_MSS_0/SPI_1_SS0_M2F_inferred_clock_RNIH6BC/U0_YWn_GEast</td>
                <td>32</td>
                <td/>
                <td>(452, 90)</td>
                <td>32</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[2] </td>
                <td>(292, 72)</td>
                <td>board_deploy_MSS_0/SPI_1_CLK_M2F_inferred_clock_RNILB31/U0_YWn_GEast</td>
                <td>8</td>
                <td>1</td>
                <td>(446, 93)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(446, 96)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(446, 126)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL3_INST/U0_YWn_GEast</td>
                <td>6</td>
                <td>1</td>
                <td>(449, 84)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(449, 87)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(449, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[0] </td>
                <td>(290, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL1_INST/U0_YWn_GEast</td>
                <td>5</td>
                <td>1</td>
                <td>(452, 84)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(452, 87)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(453, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>FCCC_C1_0/FCCC_C1_0/GL2_INST/U0_YWn_GEast</td>
                <td>5</td>
                <td>1</td>
                <td>(448, 84)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(448, 87)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(448, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>GB[11] </td>
                <td>(305, 72)</td>
                <td>OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB_CLKINT/U0_YWn</td>
                <td>2</td>
                <td/>
                <td>(146, 132)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>GB[4] </td>
                <td>(294, 72)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast</td>
                <td>1</td>
                <td/>
                <td>(446, 144)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>fine_counter_0/un1_rising_error41:Y</td>
                <td>fine_counter_0/un1_rising_error41_Z</td>
                <td>fine_counter_0/un1_rising_error41_3_rs:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>fine_counter_0/un1_rising_error41_2:Y</td>
                <td>fine_counter_0/un1_rising_error41_2_Z</td>
                <td>fine_counter_0/un1_rising_error41_5_rs:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>fine_counter_0/un1_rising_error41_1:Y</td>
                <td>fine_counter_0/un1_rising_error41_1_Z</td>
                <td>fine_counter_0/un1_rising_error41_4_rs:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>SPI_Slave_0/un1_SPI_CS_n_1:Y</td>
                <td>SPI_Slave_0/un1_SPI_CS_n_1_Z</td>
                <td>SPI_Slave_0/un1_SPI_CS_n_2_rs:CLK</td>
            </tr>
        </table>
    </body>
</html>
