;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/8/2017 5:05:15 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x28C6      	GOTO       198
_interrupt:
0x0004	0x00FF      	MOVWF      R15
0x0005	0x0E03      	SWAPF      STATUS, 0
0x0006	0x0183      	CLRF       STATUS
0x0007	0x00B3      	MOVWF      ___saveSTATUS
0x0008	0x080A      	MOVF       PCLATH, 0
0x0009	0x00B4      	MOVWF      ___savePCLATH
0x000A	0x018A      	CLRF       PCLATH
;fourMhzTestproj4VBoard.c,32 :: 		void interrupt(){
;fourMhzTestproj4VBoard.c,33 :: 		if (INTCON.INTF){          //INTF flag raised, so external interrupt occured
0x000B	0x1C8B      	BTFSS      INTCON, 1
0x000C	0x2816      	GOTO       L_interrupt0
;fourMhzTestproj4VBoard.c,34 :: 		ZC = 1;
0x000D	0x3001      	MOVLW      1
0x000E	0x00AE      	MOVWF      _ZC
0x000F	0x3000      	MOVLW      0
0x0010	0x00AF      	MOVWF      _ZC+1
;fourMhzTestproj4VBoard.c,35 :: 		i=0;
0x0011	0x01AC      	CLRF       _i
0x0012	0x01AD      	CLRF       _i+1
;fourMhzTestproj4VBoard.c,37 :: 		INTCON.INTF = 0;
0x0013	0x108B      	BCF        INTCON, 1
;fourMhzTestproj4VBoard.c,38 :: 		dimCounter=0;
0x0014	0x01A0      	CLRF       _DimCounter
0x0015	0x01A1      	CLRF       _DimCounter+1
;fourMhzTestproj4VBoard.c,39 :: 		}
L_interrupt0:
;fourMhzTestproj4VBoard.c,40 :: 		if(PIR1.CCP1IF) {
0x0016	0x1D0C      	BTFSS      PIR1, 2
0x0017	0x2820      	GOTO       L_interrupt1
;fourMhzTestproj4VBoard.c,42 :: 		PIR1.CCP1IF =0;
0x0018	0x110C      	BCF        PIR1, 2
;fourMhzTestproj4VBoard.c,43 :: 		PIR1.TMR1IF =0;
0x0019	0x100C      	BCF        PIR1, 0
;fourMhzTestproj4VBoard.c,44 :: 		CompMatch = 1;
0x001A	0x3001      	MOVLW      1
0x001B	0x00AA      	MOVWF      _CompMatch
0x001C	0x3000      	MOVLW      0
0x001D	0x00AB      	MOVWF      _CompMatch+1
;fourMhzTestproj4VBoard.c,45 :: 		TMR1L=0;
0x001E	0x018E      	CLRF       TMR1L
;fourMhzTestproj4VBoard.c,46 :: 		TMR1H=0;
0x001F	0x018F      	CLRF       TMR1H
;fourMhzTestproj4VBoard.c,47 :: 		}
L_interrupt1:
;fourMhzTestproj4VBoard.c,48 :: 		}
L_end_interrupt:
L__interrupt29:
0x0020	0x0834      	MOVF       ___savePCLATH, 0
0x0021	0x008A      	MOVWF      PCLATH
0x0022	0x0E33      	SWAPF      ___saveSTATUS, 0
0x0023	0x0083      	MOVWF      STATUS
0x0024	0x0EFF      	SWAPF      R15, 1
0x0025	0x0E7F      	SWAPF      R15, 0
0x0026	0x0009      	RETFIE
; end of _interrupt
_UART1_Write:
;__Lib_UART_b21.c,37 :: 		
;__Lib_UART_b21.c,38 :: 		
L_UART1_Write3:
0x0027	0x1683      	BSF        STATUS, 5
0x0028	0x1303      	BCF        STATUS, 6
0x0029	0x1898      	BTFSC      TXSTA, 1
0x002A	0x282D      	GOTO       L_UART1_Write4
;__Lib_UART_b21.c,39 :: 		
0x002B	0x0000      	NOP
0x002C	0x2827      	GOTO       L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_b21.c,40 :: 		
0x002D	0x1283      	BCF        STATUS, 5
0x002E	0x0838      	MOVF       FARG_UART1_Write_data_, 0
0x002F	0x0099      	MOVWF      TXREG
;__Lib_UART_b21.c,41 :: 		
L_end_UART1_Write:
0x0030	0x0008      	RETURN
; end of _UART1_Write
_UART1_Write_Text:
;__Lib_UART_b21.c,44 :: 		
;__Lib_UART_b21.c,45 :: 		
0x0031	0x1283      	BCF        STATUS, 5
0x0032	0x1303      	BCF        STATUS, 6
0x0033	0x01B7      	CLRF       UART1_Write_Text_counter_L0
;__Lib_UART_b21.c,47 :: 		
0x0034	0x0835      	MOVF       FARG_UART1_Write_Text_uart_text, 0
0x0035	0x0084      	MOVWF      FSR
0x0036	0x0800      	MOVF       INDF, 0
0x0037	0x00B6      	MOVWF      UART1_Write_Text_data__L0
;__Lib_UART_b21.c,48 :: 		
L_UART1_Write_Text5:
0x0038	0x0836      	MOVF       UART1_Write_Text_data__L0, 0
0x0039	0x3A00      	XORLW      0
0x003A	0x1903      	BTFSC      STATUS, 2
0x003B	0x2846      	GOTO       L_UART1_Write_Text6
;__Lib_UART_b21.c,49 :: 		
0x003C	0x0836      	MOVF       UART1_Write_Text_data__L0, 0
0x003D	0x00B8      	MOVWF      FARG_UART1_Write_data_
0x003E	0x2027      	CALL       _UART1_Write
;__Lib_UART_b21.c,50 :: 		
0x003F	0x0AB7      	INCF       UART1_Write_Text_counter_L0, 1
;__Lib_UART_b21.c,51 :: 		
0x0040	0x0837      	MOVF       UART1_Write_Text_counter_L0, 0
0x0041	0x0735      	ADDWF      FARG_UART1_Write_Text_uart_text, 0
0x0042	0x0084      	MOVWF      FSR
0x0043	0x0800      	MOVF       INDF, 0
0x0044	0x00B6      	MOVWF      UART1_Write_Text_data__L0
;__Lib_UART_b21.c,52 :: 		
0x0045	0x2838      	GOTO       L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_b21.c,53 :: 		
L_end_UART1_Write_Text:
0x0046	0x0008      	RETURN
; end of _UART1_Write_Text
_____DoICP:
;__Lib_System.c,6 :: 		
;__Lib_System.c,9 :: 		
0x0047	0x1283      	BCF        STATUS, 5
0x0048	0x1303      	BCF        STATUS, 6
0x0049	0x0832      	MOVF       ___DoICPAddr+1, 0
0x004A	0x008A      	MOVWF      PCLATH
;__Lib_System.c,10 :: 		
0x004B	0x0831      	MOVF       ___DoICPAddr, 0
0x004C	0x0082      	MOVWF      PCL
;__Lib_System.c,12 :: 		
L_end_____DoICP:
0x004D	0x0008      	RETURN
; end of _____DoICP
_UART1_Init:
;__Lib_UART_b21.c,2 :: 		
;__Lib_UART_b21.c,5 :: 		
0x004E	0x1683      	BSF        STATUS, 5
0x004F	0x1303      	BCF        STATUS, 6
0x0050	0x1698      	BSF        TXSTA, 5
;__Lib_UART_b21.c,6 :: 		
0x0051	0x3090      	MOVLW      144
0x0052	0x1283      	BCF        STATUS, 5
0x0053	0x0098      	MOVWF      RCSTA
;__Lib_UART_b21.c,7 :: 		
0x0054	0x1683      	BSF        STATUS, 5
0x0055	0x1486      	BSF        TRISB1_bit, BitPos(TRISB1_bit+0)
;__Lib_UART_b21.c,8 :: 		
0x0056	0x1106      	BCF        TRISB2_bit, BitPos(TRISB2_bit+0)
;__Lib_UART_b21.c,9 :: 		
L_UART1_Init0:
0x0057	0x1283      	BCF        STATUS, 5
0x0058	0x1E8C      	BTFSS      PIR1, 5
0x0059	0x285D      	GOTO       L_UART1_Init1
;__Lib_UART_b21.c,10 :: 		
0x005A	0x081A      	MOVF       RCREG, 0
0x005B	0x00F0      	MOVWF      R0
0x005C	0x2857      	GOTO       L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_b21.c,11 :: 		
L_end_UART1_Init:
0x005D	0x0008      	RETURN
; end of _UART1_Init
_UART1_Read:
;__Lib_UART_b21.c,20 :: 		
;__Lib_UART_b21.c,23 :: 		
0x005E	0x1283      	BCF        STATUS, 5
0x005F	0x1303      	BCF        STATUS, 6
0x0060	0x081A      	MOVF       RCREG, 0
0x0061	0x00F1      	MOVWF      R1
;__Lib_UART_b21.c,24 :: 		
0x0062	0x1C98      	BTFSS      RCSTA, 1
0x0063	0x2866      	GOTO       L_UART1_Read2
;__Lib_UART_b21.c,25 :: 		
0x0064	0x1218      	BCF        RCSTA, 4
;__Lib_UART_b21.c,26 :: 		
0x0065	0x1618      	BSF        RCSTA, 4
;__Lib_UART_b21.c,27 :: 		
L_UART1_Read2:
;__Lib_UART_b21.c,28 :: 		
0x0066	0x0871      	MOVF       R1, 0
0x0067	0x00F0      	MOVWF      R0
;__Lib_UART_b21.c,29 :: 		
L_end_UART1_Read:
0x0068	0x0008      	RETURN
; end of _UART1_Read
_InitMain:
;fourMhzTestproj4VBoard.c,51 :: 		void InitMain() {
;fourMhzTestproj4VBoard.c,52 :: 		PORTA=0;
0x0069	0x1283      	BCF        STATUS, 5
0x006A	0x1303      	BCF        STATUS, 6
0x006B	0x0185      	CLRF       PORTA
;fourMhzTestproj4VBoard.c,53 :: 		TRISA=0x00;
0x006C	0x1683      	BSF        STATUS, 5
0x006D	0x0185      	CLRF       TRISA
;fourMhzTestproj4VBoard.c,54 :: 		TRISA.RB0=1;
0x006E	0x1405      	BSF        TRISA, 0
;fourMhzTestproj4VBoard.c,55 :: 		TRISA.RB1=1;
0x006F	0x1485      	BSF        TRISA, 1
;fourMhzTestproj4VBoard.c,56 :: 		TRISA.RB2=0;
0x0070	0x1105      	BCF        TRISA, 2
;fourMhzTestproj4VBoard.c,57 :: 		TRISA.RB3=0;
0x0071	0x1185      	BCF        TRISA, 3
;fourMhzTestproj4VBoard.c,58 :: 		TRISA.RB4=0;
0x0072	0x1205      	BCF        TRISA, 4
;fourMhzTestproj4VBoard.c,59 :: 		TRISA.RA5=0;
0x0073	0x1285      	BCF        TRISA, 5
;fourMhzTestproj4VBoard.c,62 :: 		TRISB=0x03;  // rx pin musb be set input. otherwise it will not work
0x0074	0x3003      	MOVLW      3
0x0075	0x0086      	MOVWF      TRISB
;fourMhzTestproj4VBoard.c,63 :: 		TRISB.RB3=0;
0x0076	0x1186      	BCF        TRISB, 3
;fourMhzTestproj4VBoard.c,64 :: 		TRISB.RB4=1;
0x0077	0x1606      	BSF        TRISB, 4
;fourMhzTestproj4VBoard.c,65 :: 		TRISB.RB5=1;
0x0078	0x1686      	BSF        TRISB, 5
;fourMhzTestproj4VBoard.c,66 :: 		TRISB.RB6=1;
0x0079	0x1706      	BSF        TRISB, 6
;fourMhzTestproj4VBoard.c,67 :: 		TRISB.RB7=1;
0x007A	0x1786      	BSF        TRISB, 7
;fourMhzTestproj4VBoard.c,68 :: 		PORTB=0;
0x007B	0x1283      	BCF        STATUS, 5
0x007C	0x0186      	CLRF       PORTB
;fourMhzTestproj4VBoard.c,72 :: 		OPTION_REG.INTEDG = 1;      //interrupt on falling edge
0x007D	0x1683      	BSF        STATUS, 5
0x007E	0x1701      	BSF        OPTION_REG, 6
;fourMhzTestproj4VBoard.c,73 :: 		INTCON.INTF = 0;           //clear interrupt flag
0x007F	0x108B      	BCF        INTCON, 1
;fourMhzTestproj4VBoard.c,74 :: 		INTCON.INTE = 1;           //enable external interrupt
0x0080	0x160B      	BSF        INTCON, 4
;fourMhzTestproj4VBoard.c,75 :: 		INTCON.GIE = 1;            //enable global interrupt
0x0081	0x178B      	BSF        INTCON, 7
;fourMhzTestproj4VBoard.c,76 :: 		INTCON.PEIE = 1; // enable periferal interrupt
0x0082	0x170B      	BSF        INTCON, 6
;fourMhzTestproj4VBoard.c,81 :: 		TMR1L =0;
0x0083	0x1283      	BCF        STATUS, 5
0x0084	0x018E      	CLRF       TMR1L
;fourMhzTestproj4VBoard.c,82 :: 		TMR1H=0;
0x0085	0x018F      	CLRF       TMR1H
;fourMhzTestproj4VBoard.c,84 :: 		T1CON.T1CKPS1 = 0;
0x0086	0x1290      	BCF        T1CON, 5
;fourMhzTestproj4VBoard.c,85 :: 		T1CON.T1CKPS0 = 0;
0x0087	0x1210      	BCF        T1CON, 4
;fourMhzTestproj4VBoard.c,88 :: 		T1CON.TMR1CS =0; // timer1 Source clock. 0 = internal, 1 = external
0x0088	0x1090      	BCF        T1CON, 1
;fourMhzTestproj4VBoard.c,89 :: 		T1CON.TMR1ON=1;    //timer on bit
0x0089	0x1410      	BSF        T1CON, 0
;fourMhzTestproj4VBoard.c,91 :: 		PIE1.TMR1IE = 1; // timer overflow enable
0x008A	0x1683      	BSF        STATUS, 5
0x008B	0x140C      	BSF        PIE1, 0
;fourMhzTestproj4VBoard.c,99 :: 		CCP1CON.CCP1M3 = 1;
0x008C	0x1283      	BCF        STATUS, 5
0x008D	0x1597      	BSF        CCP1CON, 3
;fourMhzTestproj4VBoard.c,100 :: 		CCP1CON.CCP1M2 = 0;
0x008E	0x1117      	BCF        CCP1CON, 2
;fourMhzTestproj4VBoard.c,101 :: 		CCP1CON.CCP1M1 = 1;
0x008F	0x1497      	BSF        CCP1CON, 1
;fourMhzTestproj4VBoard.c,102 :: 		CCP1CON.CCP1M0 = 0;
0x0090	0x1017      	BCF        CCP1CON, 0
;fourMhzTestproj4VBoard.c,103 :: 		PIE1.CCP1IE =1;  // CCP1 interrupt enable bit
0x0091	0x1683      	BSF        STATUS, 5
0x0092	0x150C      	BSF        PIE1, 2
;fourMhzTestproj4VBoard.c,106 :: 		CCPR1L =0x4B;
0x0093	0x304B      	MOVLW      75
0x0094	0x1283      	BCF        STATUS, 5
0x0095	0x0095      	MOVWF      CCPR1L
;fourMhzTestproj4VBoard.c,107 :: 		CCPR1H =0x00;
0x0096	0x0196      	CLRF       CCPR1H
;fourMhzTestproj4VBoard.c,112 :: 		UART1_Init(9600);               // Initialize UART module at 9600 bps
0x0097	0x3033      	MOVLW      51
0x0098	0x1683      	BSF        STATUS, 5
0x0099	0x0099      	MOVWF      SPBRG
0x009A	0x1518      	BSF        TXSTA, 2
0x009B	0x204E      	CALL       _UART1_Init
;fourMhzTestproj4VBoard.c,113 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x009C	0x3002      	MOVLW      2
0x009D	0x00FB      	MOVWF      R11
0x009E	0x3004      	MOVLW      4
0x009F	0x00FC      	MOVWF      R12
0x00A0	0x30BA      	MOVLW      186
0x00A1	0x00FD      	MOVWF      R13
L_InitMain2:
0x00A2	0x0BFD      	DECFSZ     R13, 1
0x00A3	0x28A2      	GOTO       L_InitMain2
0x00A4	0x0BFC      	DECFSZ     R12, 1
0x00A5	0x28A2      	GOTO       L_InitMain2
0x00A6	0x0BFB      	DECFSZ     R11, 1
0x00A7	0x28A2      	GOTO       L_InitMain2
0x00A8	0x0000      	NOP
;fourMhzTestproj4VBoard.c,115 :: 		UART1_Write_Text("Start");
0x00A9	0x3024      	MOVLW      ?lstr1_fourMhzTestproj4VBoard
0x00AA	0x00B5      	MOVWF      FARG_UART1_Write_Text_uart_text
0x00AB	0x2031      	CALL       _UART1_Write_Text
;fourMhzTestproj4VBoard.c,116 :: 		UART1_Write(10);
0x00AC	0x300A      	MOVLW      10
0x00AD	0x00B8      	MOVWF      FARG_UART1_Write_data_
0x00AE	0x2027      	CALL       _UART1_Write
;fourMhzTestproj4VBoard.c,117 :: 		UART1_Write(13);
0x00AF	0x300D      	MOVLW      13
0x00B0	0x00B8      	MOVWF      FARG_UART1_Write_data_
0x00B1	0x2027      	CALL       _UART1_Write
;fourMhzTestproj4VBoard.c,120 :: 		}
L_end_InitMain:
0x00B2	0x0008      	RETURN
; end of _InitMain
_UART1_Data_Ready:
;__Lib_UART_b21.c,15 :: 		
;__Lib_UART_b21.c,16 :: 		
0x00B3	0x3000      	MOVLW      0
0x00B4	0x1283      	BCF        STATUS, 5
0x00B5	0x1303      	BCF        STATUS, 6
0x00B6	0x1A8C      	BTFSC      PIR1, 5
0x00B7	0x3001      	MOVLW      1
0x00B8	0x00F0      	MOVWF      R0
;__Lib_UART_b21.c,17 :: 		
L_end_UART1_Data_Ready:
0x00B9	0x0008      	RETURN
; end of _UART1_Data_Ready
___CC2DW:
;__Lib_System.c,134 :: 		
;__Lib_System.c,137 :: 		
_CC2D_Loop1:
;__Lib_System.c,139 :: 		
0x00BA	0x2047      	CALL       _____DoICP
0x00BB	0x118A      	BCF        PCLATH, 3
0x00BC	0x120A      	BCF        PCLATH, 4
;__Lib_System.c,141 :: 		
0x00BD	0x0080      	MOVWF      INDF
;__Lib_System.c,142 :: 		
0x00BE	0x0A84      	INCF       FSR, 1
;__Lib_System.c,143 :: 		
0x00BF	0x0AB1      	INCF       ___DoICPAddr, 1
;__Lib_System.c,145 :: 		
0x00C0	0x1903      	BTFSC      STATUS, 2
;__Lib_System.c,146 :: 		
0x00C1	0x0AB2      	INCF       ___DoICPAddr+1, 1
;__Lib_System.c,147 :: 		
0x00C2	0x03F0      	DECF       R0, 1
;__Lib_System.c,149 :: 		
0x00C3	0x1D03      	BTFSS      STATUS, 2
;__Lib_System.c,150 :: 		
0x00C4	0x28BA      	GOTO       _CC2D_Loop1
;__Lib_System.c,152 :: 		
L_end___CC2DW:
0x00C5	0x0008      	RETURN
; end of ___CC2DW
_main:
0x00C6	0x1283      	BCF        STATUS, 5
0x00C7	0x1303      	BCF        STATUS, 6
0x00C8	0x01A0      	CLRF       _DimCounter
0x00C9	0x01A1      	CLRF       33
0x00CA	0x01A2      	CLRF       _DimTime
0x00CB	0x01A3      	CLRF       35
0x00CC	0x3053      	MOVLW      83
0x00CD	0x00A4      	MOVWF      ?lstr1_fourMhzTestproj4VBoard
0x00CE	0x3074      	MOVLW      116
0x00CF	0x00A5      	MOVWF      37
0x00D0	0x3061      	MOVLW      97
0x00D1	0x00A6      	MOVWF      38
0x00D2	0x3072      	MOVLW      114
0x00D3	0x00A7      	MOVWF      39
0x00D4	0x3074      	MOVLW      116
0x00D5	0x00A8      	MOVWF      40
0x00D6	0x01A9      	CLRF       41
0x00D7	0x01AA      	CLRF       _CompMatch
0x00D8	0x01AB      	CLRF       43
0x00D9	0x01AC      	CLRF       _i
0x00DA	0x01AD      	CLRF       45
0x00DB	0x01AE      	CLRF       _ZC
0x00DC	0x01AF      	CLRF       47
;fourMhzTestproj4VBoard.c,122 :: 		void main() {
;fourMhzTestproj4VBoard.c,123 :: 		InitMain();
0x00DD	0x2069      	CALL       _InitMain
;fourMhzTestproj4VBoard.c,124 :: 		while(1) {
L_main3:
;fourMhzTestproj4VBoard.c,128 :: 		if (UART1_Data_Ready()) {     // If data is received,
0x00DE	0x20B3      	CALL       _UART1_Data_Ready
0x00DF	0x0870      	MOVF       R0, 0
0x00E0	0x1903      	BTFSC      STATUS, 2
0x00E1	0x28E8      	GOTO       L_main5
;fourMhzTestproj4VBoard.c,129 :: 		uart_rd = UART1_Read();     // read the received data,
0x00E2	0x205E      	CALL       _UART1_Read
0x00E3	0x0870      	MOVF       R0, 0
0x00E4	0x00B0      	MOVWF      _uart_rd
;fourMhzTestproj4VBoard.c,130 :: 		UART1_Write(uart_rd);
0x00E5	0x0870      	MOVF       R0, 0
0x00E6	0x00B8      	MOVWF      FARG_UART1_Write_data_
0x00E7	0x2027      	CALL       _UART1_Write
;fourMhzTestproj4VBoard.c,131 :: 		}
L_main5:
;fourMhzTestproj4VBoard.c,134 :: 		if (uart_rd == 'A') { PORTA.RB3 = 1;}
0x00E8	0x0830      	MOVF       _uart_rd, 0
0x00E9	0x3A41      	XORLW      65
0x00EA	0x1D03      	BTFSS      STATUS, 2
0x00EB	0x28ED      	GOTO       L_main6
0x00EC	0x1585      	BSF        PORTA, 3
L_main6:
;fourMhzTestproj4VBoard.c,135 :: 		if (uart_rd == 'B') { PORTA.RB3 = 0;}
0x00ED	0x0830      	MOVF       _uart_rd, 0
0x00EE	0x3A42      	XORLW      66
0x00EF	0x1D03      	BTFSS      STATUS, 2
0x00F0	0x28F2      	GOTO       L_main7
0x00F1	0x1185      	BCF        PORTA, 3
L_main7:
;fourMhzTestproj4VBoard.c,136 :: 		if (uart_rd == 'C') { PORTA.RB4 = 1;}
0x00F2	0x0830      	MOVF       _uart_rd, 0
0x00F3	0x3A43      	XORLW      67
0x00F4	0x1D03      	BTFSS      STATUS, 2
0x00F5	0x28F7      	GOTO       L_main8
0x00F6	0x1605      	BSF        PORTA, 4
L_main8:
;fourMhzTestproj4VBoard.c,137 :: 		if (uart_rd == 'D') { PORTA.RB4 = 0;}
0x00F7	0x0830      	MOVF       _uart_rd, 0
0x00F8	0x3A44      	XORLW      68
0x00F9	0x1D03      	BTFSS      STATUS, 2
0x00FA	0x28FC      	GOTO       L_main9
0x00FB	0x1205      	BCF        PORTA, 4
L_main9:
;fourMhzTestproj4VBoard.c,138 :: 		if (uart_rd == 'E') { PORTB.RB3 = 1;}
0x00FC	0x0830      	MOVF       _uart_rd, 0
0x00FD	0x3A45      	XORLW      69
0x00FE	0x1D03      	BTFSS      STATUS, 2
0x00FF	0x2901      	GOTO       L_main10
0x0100	0x1586      	BSF        PORTB, 3
L_main10:
;fourMhzTestproj4VBoard.c,139 :: 		if (uart_rd == 'F') { PORTB.RB3 = 0;}
0x0101	0x0830      	MOVF       _uart_rd, 0
0x0102	0x3A46      	XORLW      70
0x0103	0x1D03      	BTFSS      STATUS, 2
0x0104	0x2906      	GOTO       L_main11
0x0105	0x1186      	BCF        PORTB, 3
L_main11:
;fourMhzTestproj4VBoard.c,141 :: 		if(uart_rd =='1'){Dimtime = 10;}
0x0106	0x0830      	MOVF       _uart_rd, 0
0x0107	0x3A31      	XORLW      49
0x0108	0x1D03      	BTFSS      STATUS, 2
0x0109	0x290E      	GOTO       L_main12
0x010A	0x300A      	MOVLW      10
0x010B	0x00A2      	MOVWF      _DimTime
0x010C	0x3000      	MOVLW      0
0x010D	0x00A3      	MOVWF      _DimTime+1
L_main12:
;fourMhzTestproj4VBoard.c,142 :: 		if(uart_rd =='2'){Dimtime = 22;}
0x010E	0x0830      	MOVF       _uart_rd, 0
0x010F	0x3A32      	XORLW      50
0x0110	0x1D03      	BTFSS      STATUS, 2
0x0111	0x2916      	GOTO       L_main13
0x0112	0x3016      	MOVLW      22
0x0113	0x00A2      	MOVWF      _DimTime
0x0114	0x3000      	MOVLW      0
0x0115	0x00A3      	MOVWF      _DimTime+1
L_main13:
;fourMhzTestproj4VBoard.c,143 :: 		if(uart_rd =='3'){Dimtime = 33;}
0x0116	0x0830      	MOVF       _uart_rd, 0
0x0117	0x3A33      	XORLW      51
0x0118	0x1D03      	BTFSS      STATUS, 2
0x0119	0x291E      	GOTO       L_main14
0x011A	0x3021      	MOVLW      33
0x011B	0x00A2      	MOVWF      _DimTime
0x011C	0x3000      	MOVLW      0
0x011D	0x00A3      	MOVWF      _DimTime+1
L_main14:
;fourMhzTestproj4VBoard.c,144 :: 		if(uart_rd =='4'){Dimtime = 66;}
0x011E	0x0830      	MOVF       _uart_rd, 0
0x011F	0x3A34      	XORLW      52
0x0120	0x1D03      	BTFSS      STATUS, 2
0x0121	0x2926      	GOTO       L_main15
0x0122	0x3042      	MOVLW      66
0x0123	0x00A2      	MOVWF      _DimTime
0x0124	0x3000      	MOVLW      0
0x0125	0x00A3      	MOVWF      _DimTime+1
L_main15:
;fourMhzTestproj4VBoard.c,145 :: 		if(uart_rd =='5'){Dimtime = 88;}
0x0126	0x0830      	MOVF       _uart_rd, 0
0x0127	0x3A35      	XORLW      53
0x0128	0x1D03      	BTFSS      STATUS, 2
0x0129	0x292E      	GOTO       L_main16
0x012A	0x3058      	MOVLW      88
0x012B	0x00A2      	MOVWF      _DimTime
0x012C	0x3000      	MOVLW      0
0x012D	0x00A3      	MOVWF      _DimTime+1
L_main16:
;fourMhzTestproj4VBoard.c,146 :: 		if(uart_rd =='6'){Dimtime = 120;}
0x012E	0x0830      	MOVF       _uart_rd, 0
0x012F	0x3A36      	XORLW      54
0x0130	0x1D03      	BTFSS      STATUS, 2
0x0131	0x2936      	GOTO       L_main17
0x0132	0x3078      	MOVLW      120
0x0133	0x00A2      	MOVWF      _DimTime
0x0134	0x3000      	MOVLW      0
0x0135	0x00A3      	MOVWF      _DimTime+1
L_main17:
;fourMhzTestproj4VBoard.c,147 :: 		if(uart_rd =='7'){Dimtime = 150;}
0x0136	0x0830      	MOVF       _uart_rd, 0
0x0137	0x3A37      	XORLW      55
0x0138	0x1D03      	BTFSS      STATUS, 2
0x0139	0x293D      	GOTO       L_main18
0x013A	0x3096      	MOVLW      150
0x013B	0x00A2      	MOVWF      _DimTime
0x013C	0x01A3      	CLRF       _DimTime+1
L_main18:
;fourMhzTestproj4VBoard.c,148 :: 		if(uart_rd =='8'){Dimtime = 0;}
0x013D	0x0830      	MOVF       _uart_rd, 0
0x013E	0x3A38      	XORLW      56
0x013F	0x1D03      	BTFSS      STATUS, 2
0x0140	0x2943      	GOTO       L_main19
0x0141	0x01A2      	CLRF       _DimTime
0x0142	0x01A3      	CLRF       _DimTime+1
L_main19:
;fourMhzTestproj4VBoard.c,149 :: 		uart_rd = 0;
0x0143	0x01B0      	CLRF       _uart_rd
;fourMhzTestproj4VBoard.c,152 :: 		if(CompMatch == 1) {
0x0144	0x3000      	MOVLW      0
0x0145	0x062B      	XORWF      _CompMatch+1, 0
0x0146	0x1D03      	BTFSS      STATUS, 2
0x0147	0x294A      	GOTO       L__main32
0x0148	0x3001      	MOVLW      1
0x0149	0x062A      	XORWF      _CompMatch, 0
L__main32:
0x014A	0x1D03      	BTFSS      STATUS, 2
0x014B	0x2992      	GOTO       L_main20
;fourMhzTestproj4VBoard.c,153 :: 		CompMatch=0;
0x014C	0x01AA      	CLRF       _CompMatch
0x014D	0x01AB      	CLRF       _CompMatch+1
;fourMhzTestproj4VBoard.c,154 :: 		if (ZC==1){ //zero crossing occurred
0x014E	0x3000      	MOVLW      0
0x014F	0x062F      	XORWF      _ZC+1, 0
0x0150	0x1D03      	BTFSS      STATUS, 2
0x0151	0x2954      	GOTO       L__main33
0x0152	0x3001      	MOVLW      1
0x0153	0x062E      	XORWF      _ZC, 0
L__main33:
0x0154	0x1D03      	BTFSS      STATUS, 2
0x0155	0x2992      	GOTO       L_main21
;fourMhzTestproj4VBoard.c,155 :: 		if(DimTime == 1) {
0x0156	0x3000      	MOVLW      0
0x0157	0x0623      	XORWF      _DimTime+1, 0
0x0158	0x1D03      	BTFSS      STATUS, 2
0x0159	0x295C      	GOTO       L__main34
0x015A	0x3001      	MOVLW      1
0x015B	0x0622      	XORWF      _DimTime, 0
L__main34:
0x015C	0x1D03      	BTFSS      STATUS, 2
0x015D	0x295F      	GOTO       L_main22
;fourMhzTestproj4VBoard.c,156 :: 		RA2_bit =1;
0x015E	0x1505      	BSF        RA2_bit, BitPos(RA2_bit+0)
;fourMhzTestproj4VBoard.c,157 :: 		}
L_main22:
;fourMhzTestproj4VBoard.c,158 :: 		if(Dimtime == 0) {
0x015F	0x3000      	MOVLW      0
0x0160	0x0623      	XORWF      _DimTime+1, 0
0x0161	0x1D03      	BTFSS      STATUS, 2
0x0162	0x2965      	GOTO       L__main35
0x0163	0x3000      	MOVLW      0
0x0164	0x0622      	XORWF      _DimTime, 0
L__main35:
0x0165	0x1D03      	BTFSS      STATUS, 2
0x0166	0x2969      	GOTO       L_main23
;fourMhzTestproj4VBoard.c,159 :: 		RA2_bit = 0;
0x0167	0x1105      	BCF        RA2_bit, BitPos(RA2_bit+0)
;fourMhzTestproj4VBoard.c,160 :: 		} else {
0x0168	0x2992      	GOTO       L_main24
L_main23:
;fourMhzTestproj4VBoard.c,161 :: 		if(i>=DimTime) {
0x0169	0x3080      	MOVLW      128
0x016A	0x062D      	XORWF      _i+1, 0
0x016B	0x00F0      	MOVWF      R0
0x016C	0x3080      	MOVLW      128
0x016D	0x0623      	XORWF      _DimTime+1, 0
0x016E	0x0270      	SUBWF      R0, 0
0x016F	0x1D03      	BTFSS      STATUS, 2
0x0170	0x2973      	GOTO       L__main36
0x0171	0x0822      	MOVF       _DimTime, 0
0x0172	0x022C      	SUBWF      _i, 0
L__main36:
0x0173	0x1C03      	BTFSS      STATUS, 0
0x0174	0x2976      	GOTO       L_main25
;fourMhzTestproj4VBoard.c,162 :: 		RA2_bit = 1;
0x0175	0x1505      	BSF        RA2_bit, BitPos(RA2_bit+0)
;fourMhzTestproj4VBoard.c,163 :: 		}
L_main25:
;fourMhzTestproj4VBoard.c,164 :: 		if(i>(DimTime+4)) {
0x0176	0x3004      	MOVLW      4
0x0177	0x0722      	ADDWF      _DimTime, 0
0x0178	0x00F1      	MOVWF      R1
0x0179	0x0823      	MOVF       _DimTime+1, 0
0x017A	0x1803      	BTFSC      STATUS, 0
0x017B	0x3E01      	ADDLW      1
0x017C	0x00F2      	MOVWF      R1+1
0x017D	0x3080      	MOVLW      128
0x017E	0x0672      	XORWF      R1+1, 0
0x017F	0x00F0      	MOVWF      R0
0x0180	0x3080      	MOVLW      128
0x0181	0x062D      	XORWF      _i+1, 0
0x0182	0x0270      	SUBWF      R0, 0
0x0183	0x1D03      	BTFSS      STATUS, 2
0x0184	0x2987      	GOTO       L__main37
0x0185	0x082C      	MOVF       _i, 0
0x0186	0x0271      	SUBWF      R1, 0
L__main37:
0x0187	0x1803      	BTFSC      STATUS, 0
0x0188	0x298F      	GOTO       L_main26
;fourMhzTestproj4VBoard.c,165 :: 		i=0;
0x0189	0x01AC      	CLRF       _i
0x018A	0x01AD      	CLRF       _i+1
;fourMhzTestproj4VBoard.c,166 :: 		ZC=0;
0x018B	0x01AE      	CLRF       _ZC
0x018C	0x01AF      	CLRF       _ZC+1
;fourMhzTestproj4VBoard.c,167 :: 		RA2_bit =0;
0x018D	0x1105      	BCF        RA2_bit, BitPos(RA2_bit+0)
;fourMhzTestproj4VBoard.c,168 :: 		}
0x018E	0x2992      	GOTO       L_main27
L_main26:
;fourMhzTestproj4VBoard.c,170 :: 		i++;
0x018F	0x0AAC      	INCF       _i, 1
0x0190	0x1903      	BTFSC      STATUS, 2
0x0191	0x0AAD      	INCF       _i+1, 1
;fourMhzTestproj4VBoard.c,171 :: 		}
L_main27:
;fourMhzTestproj4VBoard.c,172 :: 		}
L_main24:
;fourMhzTestproj4VBoard.c,173 :: 		}
L_main21:
;fourMhzTestproj4VBoard.c,174 :: 		}
L_main20:
;fourMhzTestproj4VBoard.c,269 :: 		}
0x0192	0x28DE      	GOTO       L_main3
;fourMhzTestproj4VBoard.c,270 :: 		}
L_end_main:
0x0193	0x2993      	GOTO       $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0004      [35]    _interrupt
0x0027      [10]    _UART1_Write
0x0031      [22]    _UART1_Write_Text
0x0047       [7]    _____DoICP
0x004E      [16]    _UART1_Init
0x005E      [11]    _UART1_Read
0x0069      [74]    _InitMain
0x00B3       [7]    _UART1_Data_Ready
0x00BA      [12]    ___CC2DW
0x00C6     [206]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    INDF
0x0002       [1]    PCL
0x0003       [1]    STATUS
0x0004       [1]    FSR
0x0005       [0]    RA2_bit
0x0005       [1]    PORTA
0x0006       [1]    PORTB
0x000A       [1]    PCLATH
0x000B       [1]    INTCON
0x000C       [1]    PIR1
0x000E       [1]    TMR1L
0x000F       [1]    TMR1H
0x0010       [1]    T1CON
0x0015       [1]    CCPR1L
0x0016       [1]    CCPR1H
0x0017       [1]    CCP1CON
0x0018       [1]    RCSTA
0x0019       [1]    TXREG
0x001A       [1]    RCREG
0x0020       [2]    _DimCounter
0x0022       [2]    _DimTime
0x0024       [6]    ?lstr1_fourMhzTestproj4VBoard
0x002A       [2]    _CompMatch
0x002C       [2]    _i
0x002E       [2]    _ZC
0x0030       [1]    _uart_rd
0x0031       [2]    ___DoICPAddr
0x0033       [1]    ___saveSTATUS
0x0034       [1]    ___savePCLATH
0x0035       [1]    FARG_UART1_Write_Text_uart_text
0x0036       [1]    UART1_Write_Text_data__L0
0x0037       [1]    UART1_Write_Text_counter_L0
0x0038       [1]    FARG_UART1_Write_data_
0x0070       [1]    R0
0x0071       [1]    R1
0x0072       [1]    R2
0x0073       [1]    R3
0x0074       [1]    R4
0x0075       [1]    R5
0x0076       [1]    R6
0x0077       [1]    R7
0x0078       [1]    R8
0x0079       [1]    R9
0x007A       [1]    R10
0x007B       [1]    R11
0x007C       [1]    R12
0x007D       [1]    R13
0x007E       [1]    R14
0x007F       [1]    R15
0x0081       [1]    OPTION_REG
0x0085       [1]    TRISA
0x0086       [0]    TRISB1_bit
0x0086       [0]    TRISB2_bit
0x0086       [1]    TRISB
0x008C       [1]    PIE1
0x0098       [1]    TXSTA
0x0099       [1]    SPBRG
