library ieee;
use ieee.std_logic_1164.all;

entity decoder is
port(a,b,cin;in bit;
		y0,y1,y2,y3:out bit);
end decoder;

architecture data of decoder is
begin
	y0 <= not(a) nor not(b) not(cin);
	y1 <= not(a) nor b nor not(cin);
	y2 <= a nor not(b) nor not(cin);
	y3 <= a nor b nor not(cin);
end data;