# SystemVerilog Design and Verification 10000 Counter
ë¯¸ë‹ˆí”„ë¡œì íŠ¸ : SystemVerilogë¥¼ ì´ìš©í•˜ì—¬ 10,000 Counter ì„¤ê³„ ë° ê²€ì¦



## ğŸ”¹í”„ë¡œì íŠ¸ ê°œìš”


 Verilog HDLë§Œìœ¼ë¡œëŠ” ë³µì¡í•œ SoC ë‚´ë¶€ ëª¨ë“ˆë“¤ì˜ ìƒí˜¸ì‘ìš©ì„ ê²€ì¦í•˜ê¸° ì–´ë µê¸° ë•Œë¬¸ì— ë²„ê·¸ë¥¼ ì¡°ê¸°ì—, íš¨ìœ¨ì ìœ¼ë¡œ ì°¾ì•„ë‚´ê¸° ìœ„í•´ì„œëŠ” SystemVerilogì™€ ê°™ì€ ê²€ì¦ì–¸ì–´ì˜ ì¤‘ìš”ì„±ì´ ì»¤ì§€ê³  ìˆìŠµë‹ˆë‹¤.

 ë³¸ í”„ë¡œì íŠ¸ëŠ” 10,000 Counterì™€ UART, FIFO, Counter ëª¨ë“ˆì„ í†µí•© ì„¤ê³„í•˜ê³  ì¬ì‚¬ìš©ì„±ê³¼ í™•ì¥ì„±ì´ ë›°ì–´ë‚œ **SystemVerilogì˜ ê°ì²´ì§€í–¥(OOP)ê¸°ë°˜ Testbench í™˜ê²½**ì„ êµ¬ì¶•í•˜ì—¬ ê²€ì¦ íš¨ìœ¨ì„ ê·¹ëŒ€í™”í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í–ˆìŠµë‹ˆë‹¤.

ì´ë¥¼ ìœ„í•´ ëœë¤ ë°ì´í„° ìƒì„±(Randomization), í´ë˜ìŠ¤ ê¸°ë°˜ì˜ ê²€ì¦ í™˜ê²½(Generator, Driver, Monitor, Scoreboard) ê·¸ë¦¬ê³  ëª¨ë“ˆê°„ì˜ ë™ê¸°í™”ë¥¼ ìœ„í•œ Mailbox í†µì‹ ì„ ì´ìš©í•œ ê²€ì¦ ê¸°ë²•ì„ ì ìš©í–ˆìŠµë‹ˆë‹¤. 

## ğŸ”¹í”„ë¡œì íŠ¸ ëª©í‘œ


- 10,000 Counter ë° UART, FIFO ëª¨ë“ˆ ì„¤ê³„ ë° í†µí•© ê²€ì¦
- ì²´ê³„ì  ê²€ì¦ í™˜ê²½ êµ¬í˜„ì„ ìœ„í•´ System Verilog ê¸°ë°˜ OOP Testbench êµ¬ì¶•
- ë‹¤ì–‘í•œ ì‹œë‚˜ë¦¬ì˜¤ì—ì„œ ì•ˆì •ì„± ê²€ì¦ì„ ìœ„í•œ Random Test ë° Assertion í™œìš©

## ğŸ”¹ì„¤ê³„ ë° ê²€ì¦



### ğŸ”¹ì„¤ê³„Â (**Design)**

- **Counter ëª¨ë“ˆ : Run/Stop, Clear, Mode ì „í™˜ (Increase/ Decrease) ê¸°ëŠ¥**
- **UART RX/TX, FIFO**
- **Control Unit**
- **FND Controller**
- **Data Path**



### ğŸ”¹ê²€ì¦ í™˜ê²½ (Verification Environment)

- **Generator : Random Stimulus ìƒì„±**
- **Driver : Interfaceë¡œ Data ì „ë‹¬**
- **Monitor : Interfaceì—ì„œ Data ë°›ê¸°**
- **Scoreboard : Generatorì™€ Monitorì˜ Data ë¹„êµë¥¼ í†µí•´ PASS/FAIL í™•ì¸**

### ğŸ”¹ TASK(ë§¡ì€ ì—­í• )

-

##ğŸ”¸ ì„¤ê³„ (**Design)**

- **UART RX/TX : Start/Data/Stop ë¹„íŠ¸ë¥¼ í¬í•¨í•œ ì§ë ¬ í†µì‹  ë¡œì§ êµ¬í˜„**
- **FIFO : Register Fileì„ ì„¤ê³„í•˜ì—¬ FIFO(First in - First out) ë°ì´í„° ë²„í¼ë§ ê¸°ëŠ¥ êµ¬í˜„**
- **Counter : Run/Stop, Clear, Mode ì „í™˜ (Increase/ Decrease) ê¸°ëŠ¥ êµ¬í˜„**
- **Control Unit : UART í†µì‹ ì„ í†µí•´ ë“¤ì–´ì˜¨ ë¬¸ìì—´ì— ë”°ë¥¸ ë™ì‘ ì œì–´**
- **Data Path : ë°ì´í„° ì—°ì‚° ë° ì‹œê°„ ì¹´ìš´íŒ…**
- **FND Controller : Data Pathë¡œë¶€í„° ë°›ì€ ì‹œê°„ ë°ì´í„°ë¥¼ 7-Segment Displayì— ë§ëŠ” ìˆ«ì ì‹ í˜¸ë¡œ ë³€í™˜ ë° ì¶œë ¥**

**ğŸ”¸ ê²€ì¦ (Verification)**

- **UART FIFO : Normal case ë° Full / Empty corner Case ê²€ì¦**
- **UART TX : ë°ì´í„° ë¬´ê²°ì„±, í†µì‹  í”„ë¡œí† ì½œì— ë”°ë¥¸ ë°ì´í„° ì†¡ì‹  ê·¸ë¦¬ê³  ìƒíƒœ ì‹ í˜¸(tx_busy) ë™ì‘ ê²€ì¦**

### ğŸ”¹System Architecture

---

ğŸ”¸System Level Block Diagram

![counter_top_blockdiagram.jpg](attachment:d3c03da3-0a0c-40ca-ac6b-618cf4fdcb33:counter_top_blockdiagram.jpg)

## ğŸ”¹ì£¼ìš” ì„±ê³¼ ë° ë°°ìš´ ì  (Outcome & Lessons Learned)

---

1. UART RX feature Verification
2. FIFO Full & Empty Verification
3. UART TX feature Verification
4. UART TOP feature Verification 
5. 10,000 Counter feature Simulation 

### ê´€ë ¨ ë©¤ë²„

---

- ê¹€ì² ì¢… [UART TOP, RX Verification and Counter Simulation]
