// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/14/2020 08:51:10"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HELLO_FPGA2 (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	SMA_CLKIN,
	SMA_CLKOUT,
	LEDG,
	LEDR,
	KEY,
	EX_IO,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LCD_BLON,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SD_WP_N,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	EEP_I2C_SCLK,
	EEP_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	ENET0_GTX_CLK,
	ENET0_INT_N,
	ENET0_LINK100,
	ENET0_MDC,
	ENET0_MDIO,
	ENET0_RST_N,
	ENET0_RX_CLK,
	ENET0_RX_COL,
	ENET0_RX_CRS,
	ENET0_RX_DATA,
	ENET0_RX_DV,
	ENET0_RX_ER,
	ENET0_TX_CLK,
	ENET0_TX_DATA,
	ENET0_TX_EN,
	ENET0_TX_ER,
	ENETCLK_25,
	ENET1_GTX_CLK,
	ENET1_INT_N,
	ENET1_LINK100,
	ENET1_MDC,
	ENET1_MDIO,
	ENET1_RST_N,
	ENET1_RX_CLK,
	ENET1_RX_COL,
	ENET1_RX_CRS,
	ENET1_RX_DATA,
	ENET1_RX_DV,
	ENET1_RX_ER,
	ENET1_TX_CLK,
	ENET1_TX_DATA,
	ENET1_TX_EN,
	ENET1_TX_ER,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	OTG_ADDR,
	OTG_CS_N,
	OTG_DACK_N,
	OTG_DATA,
	OTG_DREQ,
	OTG_FSPEED,
	OTG_INT,
	OTG_LSPEED,
	OTG_RD_N,
	OTG_RST_N,
	OTG_WE_N,
	IRDA_RXD,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_DQ,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	FL_ADDR,
	FL_CE_N,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_RY,
	FL_WE_N,
	FL_WP_N,
	gpioGPIO,
	hsmcCLKIN_N1,
	hsmcCLKIN_N2,
	hsmcCLKIN_P1,
	hsmcCLKIN_P2,
	hsmcCLKIN0,
	hsmcCLKOUT_N1,
	hsmcCLKOUT_N2,
	hsmcCLKOUT_P1,
	hsmcCLKOUT_P2,
	hsmcCLKOUT0,
	hsmcD,
	hsmcRX_D_N,
	hsmcRX_D_P,
	hsmcTX_D_N,
	hsmcTX_D_P);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	SMA_CLKIN;
output 	SMA_CLKOUT;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
input 	[3:0] KEY;
output 	[6:0] EX_IO;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	LCD_BLON;
output 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	UART_CTS;
input 	UART_RTS;
input 	UART_RXD;
output 	UART_TXD;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DAT;
input 	SD_WP_N;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
output 	EEP_I2C_SCLK;
output 	EEP_I2C_SDAT;
output 	I2C_SCLK;
output 	I2C_SDAT;
output 	ENET0_GTX_CLK;
input 	ENET0_INT_N;
input 	ENET0_LINK100;
output 	ENET0_MDC;
output 	ENET0_MDIO;
output 	ENET0_RST_N;
input 	ENET0_RX_CLK;
input 	ENET0_RX_COL;
input 	ENET0_RX_CRS;
input 	[3:0] ENET0_RX_DATA;
input 	ENET0_RX_DV;
input 	ENET0_RX_ER;
input 	ENET0_TX_CLK;
output 	[3:0] ENET0_TX_DATA;
output 	ENET0_TX_EN;
output 	ENET0_TX_ER;
input 	ENETCLK_25;
output 	ENET1_GTX_CLK;
input 	ENET1_INT_N;
input 	ENET1_LINK100;
output 	ENET1_MDC;
output 	ENET1_MDIO;
output 	ENET1_RST_N;
input 	ENET1_RX_CLK;
input 	ENET1_RX_COL;
input 	ENET1_RX_CRS;
input 	[3:0] ENET1_RX_DATA;
input 	ENET1_RX_DV;
input 	ENET1_RX_ER;
input 	ENET1_TX_CLK;
output 	[3:0] ENET1_TX_DATA;
output 	ENET1_TX_EN;
output 	ENET1_TX_ER;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	[1:0] OTG_DACK_N;
output 	[15:0] OTG_DATA;
input 	[1:0] OTG_DREQ;
output 	OTG_FSPEED;
input 	[1:0] OTG_INT;
output 	OTG_LSPEED;
output 	OTG_RD_N;
output 	OTG_RST_N;
output 	OTG_WE_N;
input 	IRDA_RXD;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[31:0] DRAM_DQ;
output 	[3:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	[15:0] SRAM_DQ;
output 	SRAM_LB_N;
output 	SRAM_OE_N;
output 	SRAM_UB_N;
output 	SRAM_WE_N;
output 	[22:0] FL_ADDR;
output 	FL_CE_N;
output 	[7:0] FL_DQ;
output 	FL_OE_N;
output 	FL_RST_N;
input 	FL_RY;
output 	FL_WE_N;
output 	FL_WP_N;
output 	[35:0] gpioGPIO;
input 	hsmcCLKIN_N1;
input 	hsmcCLKIN_N2;
input 	hsmcCLKIN_P1;
input 	hsmcCLKIN_P2;
input 	hsmcCLKIN0;
output 	hsmcCLKOUT_N1;
output 	hsmcCLKOUT_N2;
output 	hsmcCLKOUT_P1;
output 	hsmcCLKOUT_P2;
output 	hsmcCLKOUT0;
output 	[3:0] hsmcD;
output 	[16:0] hsmcRX_D_N;
output 	[16:0] hsmcRX_D_P;
output 	[16:0] hsmcTX_D_N;
output 	[16:0] hsmcTX_D_P;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SCLK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_GTX_CLK	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_MDC	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RST_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_EN	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_ER	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_GTX_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_MDC	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RST_N	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_EN	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_ER	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DREQ[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WE_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hsmcCLKIN_N1	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKIN_N2	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKIN_P1	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKIN_P2	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKOUT_N1	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKOUT_N2	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKOUT_P1	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKOUT_P2	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcCLKOUT0	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_IO[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SDAT	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_FSPEED	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_LSPEED	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpioGPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hsmcD[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcD[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcD[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcD[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[0]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[1]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[3]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[4]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[5]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[7]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[8]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[9]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[10]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[12]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[15]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_N[16]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[2]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[4]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[5]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[7]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[9]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcRX_D_P[16]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[0]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[1]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[2]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[5]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[7]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[8]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[9]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[10]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[11]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[12]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[13]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[14]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[15]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_N[16]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[1]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[3]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[4]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[7]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[8]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[10]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[14]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[15]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsmcTX_D_P[16]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("HELLO_FPGA2_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \SMA_CLKIN~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \UART_RTS~input_o ;
wire \UART_RXD~input_o ;
wire \SD_WP_N~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ENET0_INT_N~input_o ;
wire \ENET0_LINK100~input_o ;
wire \ENET0_RX_CLK~input_o ;
wire \ENET0_RX_COL~input_o ;
wire \ENET0_RX_CRS~input_o ;
wire \ENET0_RX_DATA[0]~input_o ;
wire \ENET0_RX_DATA[1]~input_o ;
wire \ENET0_RX_DATA[2]~input_o ;
wire \ENET0_RX_DATA[3]~input_o ;
wire \ENET0_RX_DV~input_o ;
wire \ENET0_RX_ER~input_o ;
wire \ENET0_TX_CLK~input_o ;
wire \ENETCLK_25~input_o ;
wire \ENET1_INT_N~input_o ;
wire \ENET1_LINK100~input_o ;
wire \ENET1_RX_CLK~input_o ;
wire \ENET1_RX_COL~input_o ;
wire \ENET1_RX_CRS~input_o ;
wire \ENET1_RX_DATA[0]~input_o ;
wire \ENET1_RX_DATA[1]~input_o ;
wire \ENET1_RX_DATA[2]~input_o ;
wire \ENET1_RX_DATA[3]~input_o ;
wire \ENET1_RX_DV~input_o ;
wire \ENET1_RX_ER~input_o ;
wire \ENET1_TX_CLK~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \OTG_DREQ[0]~input_o ;
wire \OTG_DREQ[1]~input_o ;
wire \OTG_INT[0]~input_o ;
wire \OTG_INT[1]~input_o ;
wire \IRDA_RXD~input_o ;
wire \FL_RY~input_o ;
wire \hsmcCLKIN_N1~input_o ;
wire \hsmcCLKIN_N2~input_o ;
wire \hsmcCLKIN_P1~input_o ;
wire \hsmcCLKIN_P2~input_o ;
wire \hsmcCLKIN0~input_o ;
wire \EX_IO[0]~input_o ;
wire \EX_IO[1]~input_o ;
wire \EX_IO[2]~input_o ;
wire \EX_IO[3]~input_o ;
wire \EX_IO[4]~input_o ;
wire \EX_IO[5]~input_o ;
wire \EX_IO[6]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \EEP_I2C_SDAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \ENET0_MDIO~input_o ;
wire \ENET1_MDIO~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \OTG_FSPEED~input_o ;
wire \OTG_LSPEED~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \gpioGPIO[0]~input_o ;
wire \gpioGPIO[1]~input_o ;
wire \gpioGPIO[2]~input_o ;
wire \gpioGPIO[3]~input_o ;
wire \gpioGPIO[4]~input_o ;
wire \gpioGPIO[5]~input_o ;
wire \gpioGPIO[6]~input_o ;
wire \gpioGPIO[7]~input_o ;
wire \gpioGPIO[8]~input_o ;
wire \gpioGPIO[9]~input_o ;
wire \gpioGPIO[10]~input_o ;
wire \gpioGPIO[11]~input_o ;
wire \gpioGPIO[12]~input_o ;
wire \gpioGPIO[13]~input_o ;
wire \gpioGPIO[14]~input_o ;
wire \gpioGPIO[15]~input_o ;
wire \gpioGPIO[16]~input_o ;
wire \gpioGPIO[17]~input_o ;
wire \gpioGPIO[18]~input_o ;
wire \gpioGPIO[19]~input_o ;
wire \gpioGPIO[20]~input_o ;
wire \gpioGPIO[21]~input_o ;
wire \gpioGPIO[22]~input_o ;
wire \gpioGPIO[23]~input_o ;
wire \gpioGPIO[24]~input_o ;
wire \gpioGPIO[25]~input_o ;
wire \gpioGPIO[26]~input_o ;
wire \gpioGPIO[27]~input_o ;
wire \gpioGPIO[28]~input_o ;
wire \gpioGPIO[29]~input_o ;
wire \gpioGPIO[30]~input_o ;
wire \gpioGPIO[31]~input_o ;
wire \gpioGPIO[32]~input_o ;
wire \gpioGPIO[33]~input_o ;
wire \gpioGPIO[34]~input_o ;
wire \gpioGPIO[35]~input_o ;
wire \hsmcD[0]~input_o ;
wire \hsmcD[1]~input_o ;
wire \hsmcD[2]~input_o ;
wire \hsmcD[3]~input_o ;
wire \hsmcRX_D_N[0]~input_o ;
wire \hsmcRX_D_N[1]~input_o ;
wire \hsmcRX_D_N[2]~input_o ;
wire \hsmcRX_D_N[3]~input_o ;
wire \hsmcRX_D_N[4]~input_o ;
wire \hsmcRX_D_N[5]~input_o ;
wire \hsmcRX_D_N[6]~input_o ;
wire \hsmcRX_D_N[7]~input_o ;
wire \hsmcRX_D_N[8]~input_o ;
wire \hsmcRX_D_N[9]~input_o ;
wire \hsmcRX_D_N[10]~input_o ;
wire \hsmcRX_D_N[11]~input_o ;
wire \hsmcRX_D_N[12]~input_o ;
wire \hsmcRX_D_N[13]~input_o ;
wire \hsmcRX_D_N[14]~input_o ;
wire \hsmcRX_D_N[15]~input_o ;
wire \hsmcRX_D_N[16]~input_o ;
wire \hsmcRX_D_P[0]~input_o ;
wire \hsmcRX_D_P[1]~input_o ;
wire \hsmcRX_D_P[2]~input_o ;
wire \hsmcRX_D_P[3]~input_o ;
wire \hsmcRX_D_P[4]~input_o ;
wire \hsmcRX_D_P[5]~input_o ;
wire \hsmcRX_D_P[6]~input_o ;
wire \hsmcRX_D_P[7]~input_o ;
wire \hsmcRX_D_P[8]~input_o ;
wire \hsmcRX_D_P[9]~input_o ;
wire \hsmcRX_D_P[10]~input_o ;
wire \hsmcRX_D_P[11]~input_o ;
wire \hsmcRX_D_P[12]~input_o ;
wire \hsmcRX_D_P[13]~input_o ;
wire \hsmcRX_D_P[14]~input_o ;
wire \hsmcRX_D_P[15]~input_o ;
wire \hsmcRX_D_P[16]~input_o ;
wire \hsmcTX_D_N[0]~input_o ;
wire \hsmcTX_D_N[1]~input_o ;
wire \hsmcTX_D_N[2]~input_o ;
wire \hsmcTX_D_N[3]~input_o ;
wire \hsmcTX_D_N[4]~input_o ;
wire \hsmcTX_D_N[5]~input_o ;
wire \hsmcTX_D_N[6]~input_o ;
wire \hsmcTX_D_N[7]~input_o ;
wire \hsmcTX_D_N[8]~input_o ;
wire \hsmcTX_D_N[9]~input_o ;
wire \hsmcTX_D_N[10]~input_o ;
wire \hsmcTX_D_N[11]~input_o ;
wire \hsmcTX_D_N[12]~input_o ;
wire \hsmcTX_D_N[13]~input_o ;
wire \hsmcTX_D_N[14]~input_o ;
wire \hsmcTX_D_N[15]~input_o ;
wire \hsmcTX_D_N[16]~input_o ;
wire \hsmcTX_D_P[0]~input_o ;
wire \hsmcTX_D_P[1]~input_o ;
wire \hsmcTX_D_P[2]~input_o ;
wire \hsmcTX_D_P[3]~input_o ;
wire \hsmcTX_D_P[4]~input_o ;
wire \hsmcTX_D_P[5]~input_o ;
wire \hsmcTX_D_P[6]~input_o ;
wire \hsmcTX_D_P[7]~input_o ;
wire \hsmcTX_D_P[8]~input_o ;
wire \hsmcTX_D_P[9]~input_o ;
wire \hsmcTX_D_P[10]~input_o ;
wire \hsmcTX_D_P[11]~input_o ;
wire \hsmcTX_D_P[12]~input_o ;
wire \hsmcTX_D_P[13]~input_o ;
wire \hsmcTX_D_P[14]~input_o ;
wire \hsmcTX_D_P[15]~input_o ;
wire \hsmcTX_D_P[16]~input_o ;
wire \EX_IO[0]~output_o ;
wire \EX_IO[1]~output_o ;
wire \EX_IO[2]~output_o ;
wire \EX_IO[3]~output_o ;
wire \EX_IO[4]~output_o ;
wire \EX_IO[5]~output_o ;
wire \EX_IO[6]~output_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \PS2_CLK~output_o ;
wire \PS2_CLK2~output_o ;
wire \PS2_DAT~output_o ;
wire \PS2_DAT2~output_o ;
wire \SD_CMD~output_o ;
wire \SD_DAT[0]~output_o ;
wire \SD_DAT[1]~output_o ;
wire \SD_DAT[2]~output_o ;
wire \SD_DAT[3]~output_o ;
wire \AUD_ADCLRCK~output_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \EEP_I2C_SDAT~output_o ;
wire \I2C_SDAT~output_o ;
wire \ENET0_MDIO~output_o ;
wire \ENET1_MDIO~output_o ;
wire \OTG_DATA[0]~output_o ;
wire \OTG_DATA[1]~output_o ;
wire \OTG_DATA[2]~output_o ;
wire \OTG_DATA[3]~output_o ;
wire \OTG_DATA[4]~output_o ;
wire \OTG_DATA[5]~output_o ;
wire \OTG_DATA[6]~output_o ;
wire \OTG_DATA[7]~output_o ;
wire \OTG_DATA[8]~output_o ;
wire \OTG_DATA[9]~output_o ;
wire \OTG_DATA[10]~output_o ;
wire \OTG_DATA[11]~output_o ;
wire \OTG_DATA[12]~output_o ;
wire \OTG_DATA[13]~output_o ;
wire \OTG_DATA[14]~output_o ;
wire \OTG_DATA[15]~output_o ;
wire \OTG_FSPEED~output_o ;
wire \OTG_LSPEED~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_DQ[16]~output_o ;
wire \DRAM_DQ[17]~output_o ;
wire \DRAM_DQ[18]~output_o ;
wire \DRAM_DQ[19]~output_o ;
wire \DRAM_DQ[20]~output_o ;
wire \DRAM_DQ[21]~output_o ;
wire \DRAM_DQ[22]~output_o ;
wire \DRAM_DQ[23]~output_o ;
wire \DRAM_DQ[24]~output_o ;
wire \DRAM_DQ[25]~output_o ;
wire \DRAM_DQ[26]~output_o ;
wire \DRAM_DQ[27]~output_o ;
wire \DRAM_DQ[28]~output_o ;
wire \DRAM_DQ[29]~output_o ;
wire \DRAM_DQ[30]~output_o ;
wire \DRAM_DQ[31]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \FL_DQ[0]~output_o ;
wire \FL_DQ[1]~output_o ;
wire \FL_DQ[2]~output_o ;
wire \FL_DQ[3]~output_o ;
wire \FL_DQ[4]~output_o ;
wire \FL_DQ[5]~output_o ;
wire \FL_DQ[6]~output_o ;
wire \FL_DQ[7]~output_o ;
wire \gpioGPIO[0]~output_o ;
wire \gpioGPIO[1]~output_o ;
wire \gpioGPIO[2]~output_o ;
wire \gpioGPIO[3]~output_o ;
wire \gpioGPIO[4]~output_o ;
wire \gpioGPIO[5]~output_o ;
wire \gpioGPIO[6]~output_o ;
wire \gpioGPIO[7]~output_o ;
wire \gpioGPIO[8]~output_o ;
wire \gpioGPIO[9]~output_o ;
wire \gpioGPIO[10]~output_o ;
wire \gpioGPIO[11]~output_o ;
wire \gpioGPIO[12]~output_o ;
wire \gpioGPIO[13]~output_o ;
wire \gpioGPIO[14]~output_o ;
wire \gpioGPIO[15]~output_o ;
wire \gpioGPIO[16]~output_o ;
wire \gpioGPIO[17]~output_o ;
wire \gpioGPIO[18]~output_o ;
wire \gpioGPIO[19]~output_o ;
wire \gpioGPIO[20]~output_o ;
wire \gpioGPIO[21]~output_o ;
wire \gpioGPIO[22]~output_o ;
wire \gpioGPIO[23]~output_o ;
wire \gpioGPIO[24]~output_o ;
wire \gpioGPIO[25]~output_o ;
wire \gpioGPIO[26]~output_o ;
wire \gpioGPIO[27]~output_o ;
wire \gpioGPIO[28]~output_o ;
wire \gpioGPIO[29]~output_o ;
wire \gpioGPIO[30]~output_o ;
wire \gpioGPIO[31]~output_o ;
wire \gpioGPIO[32]~output_o ;
wire \gpioGPIO[33]~output_o ;
wire \gpioGPIO[34]~output_o ;
wire \gpioGPIO[35]~output_o ;
wire \hsmcD[0]~output_o ;
wire \hsmcD[1]~output_o ;
wire \hsmcD[2]~output_o ;
wire \hsmcD[3]~output_o ;
wire \hsmcRX_D_N[0]~output_o ;
wire \hsmcRX_D_N[1]~output_o ;
wire \hsmcRX_D_N[2]~output_o ;
wire \hsmcRX_D_N[3]~output_o ;
wire \hsmcRX_D_N[4]~output_o ;
wire \hsmcRX_D_N[5]~output_o ;
wire \hsmcRX_D_N[6]~output_o ;
wire \hsmcRX_D_N[7]~output_o ;
wire \hsmcRX_D_N[8]~output_o ;
wire \hsmcRX_D_N[9]~output_o ;
wire \hsmcRX_D_N[10]~output_o ;
wire \hsmcRX_D_N[11]~output_o ;
wire \hsmcRX_D_N[12]~output_o ;
wire \hsmcRX_D_N[13]~output_o ;
wire \hsmcRX_D_N[14]~output_o ;
wire \hsmcRX_D_N[15]~output_o ;
wire \hsmcRX_D_N[16]~output_o ;
wire \hsmcRX_D_P[0]~output_o ;
wire \hsmcRX_D_P[1]~output_o ;
wire \hsmcRX_D_P[2]~output_o ;
wire \hsmcRX_D_P[3]~output_o ;
wire \hsmcRX_D_P[4]~output_o ;
wire \hsmcRX_D_P[5]~output_o ;
wire \hsmcRX_D_P[6]~output_o ;
wire \hsmcRX_D_P[7]~output_o ;
wire \hsmcRX_D_P[8]~output_o ;
wire \hsmcRX_D_P[9]~output_o ;
wire \hsmcRX_D_P[10]~output_o ;
wire \hsmcRX_D_P[11]~output_o ;
wire \hsmcRX_D_P[12]~output_o ;
wire \hsmcRX_D_P[13]~output_o ;
wire \hsmcRX_D_P[14]~output_o ;
wire \hsmcRX_D_P[15]~output_o ;
wire \hsmcRX_D_P[16]~output_o ;
wire \hsmcTX_D_N[0]~output_o ;
wire \hsmcTX_D_N[1]~output_o ;
wire \hsmcTX_D_N[2]~output_o ;
wire \hsmcTX_D_N[3]~output_o ;
wire \hsmcTX_D_N[4]~output_o ;
wire \hsmcTX_D_N[5]~output_o ;
wire \hsmcTX_D_N[6]~output_o ;
wire \hsmcTX_D_N[7]~output_o ;
wire \hsmcTX_D_N[8]~output_o ;
wire \hsmcTX_D_N[9]~output_o ;
wire \hsmcTX_D_N[10]~output_o ;
wire \hsmcTX_D_N[11]~output_o ;
wire \hsmcTX_D_N[12]~output_o ;
wire \hsmcTX_D_N[13]~output_o ;
wire \hsmcTX_D_N[14]~output_o ;
wire \hsmcTX_D_N[15]~output_o ;
wire \hsmcTX_D_N[16]~output_o ;
wire \hsmcTX_D_P[0]~output_o ;
wire \hsmcTX_D_P[1]~output_o ;
wire \hsmcTX_D_P[2]~output_o ;
wire \hsmcTX_D_P[3]~output_o ;
wire \hsmcTX_D_P[4]~output_o ;
wire \hsmcTX_D_P[5]~output_o ;
wire \hsmcTX_D_P[6]~output_o ;
wire \hsmcTX_D_P[7]~output_o ;
wire \hsmcTX_D_P[8]~output_o ;
wire \hsmcTX_D_P[9]~output_o ;
wire \hsmcTX_D_P[10]~output_o ;
wire \hsmcTX_D_P[11]~output_o ;
wire \hsmcTX_D_P[12]~output_o ;
wire \hsmcTX_D_P[13]~output_o ;
wire \hsmcTX_D_P[14]~output_o ;
wire \hsmcTX_D_P[15]~output_o ;
wire \hsmcTX_D_P[16]~output_o ;
wire \SMA_CLKOUT~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LCD_BLON~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \UART_CTS~output_o ;
wire \UART_TXD~output_o ;
wire \SD_CLK~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_VS~output_o ;
wire \AUD_DACDAT~output_o ;
wire \AUD_XCK~output_o ;
wire \EEP_I2C_SCLK~output_o ;
wire \I2C_SCLK~output_o ;
wire \ENET0_GTX_CLK~output_o ;
wire \ENET0_MDC~output_o ;
wire \ENET0_RST_N~output_o ;
wire \ENET0_TX_DATA[0]~output_o ;
wire \ENET0_TX_DATA[1]~output_o ;
wire \ENET0_TX_DATA[2]~output_o ;
wire \ENET0_TX_DATA[3]~output_o ;
wire \ENET0_TX_EN~output_o ;
wire \ENET0_TX_ER~output_o ;
wire \ENET1_GTX_CLK~output_o ;
wire \ENET1_MDC~output_o ;
wire \ENET1_RST_N~output_o ;
wire \ENET1_TX_DATA[0]~output_o ;
wire \ENET1_TX_DATA[1]~output_o ;
wire \ENET1_TX_DATA[2]~output_o ;
wire \ENET1_TX_DATA[3]~output_o ;
wire \ENET1_TX_EN~output_o ;
wire \ENET1_TX_ER~output_o ;
wire \TD_RESET_N~output_o ;
wire \OTG_ADDR[0]~output_o ;
wire \OTG_ADDR[1]~output_o ;
wire \OTG_CS_N~output_o ;
wire \OTG_DACK_N[0]~output_o ;
wire \OTG_DACK_N[1]~output_o ;
wire \OTG_RD_N~output_o ;
wire \OTG_RST_N~output_o ;
wire \OTG_WE_N~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_DQM[2]~output_o ;
wire \DRAM_DQM[3]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_UB_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \FL_ADDR[0]~output_o ;
wire \FL_ADDR[1]~output_o ;
wire \FL_ADDR[2]~output_o ;
wire \FL_ADDR[3]~output_o ;
wire \FL_ADDR[4]~output_o ;
wire \FL_ADDR[5]~output_o ;
wire \FL_ADDR[6]~output_o ;
wire \FL_ADDR[7]~output_o ;
wire \FL_ADDR[8]~output_o ;
wire \FL_ADDR[9]~output_o ;
wire \FL_ADDR[10]~output_o ;
wire \FL_ADDR[11]~output_o ;
wire \FL_ADDR[12]~output_o ;
wire \FL_ADDR[13]~output_o ;
wire \FL_ADDR[14]~output_o ;
wire \FL_ADDR[15]~output_o ;
wire \FL_ADDR[16]~output_o ;
wire \FL_ADDR[17]~output_o ;
wire \FL_ADDR[18]~output_o ;
wire \FL_ADDR[19]~output_o ;
wire \FL_ADDR[20]~output_o ;
wire \FL_ADDR[21]~output_o ;
wire \FL_ADDR[22]~output_o ;
wire \FL_CE_N~output_o ;
wire \FL_OE_N~output_o ;
wire \FL_RST_N~output_o ;
wire \FL_WE_N~output_o ;
wire \FL_WP_N~output_o ;
wire \hsmcCLKOUT_N1~output_o ;
wire \hsmcCLKOUT_N2~output_o ;
wire \hsmcCLKOUT_P1~output_o ;
wire \hsmcCLKOUT_P2~output_o ;
wire \hsmcCLKOUT0~output_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clock_divisor[0]~93_combout ;
wire \clock_divisor[1]~31_combout ;
wire \clock_divisor[1]~32 ;
wire \clock_divisor[2]~33_combout ;
wire \clock_divisor[2]~34 ;
wire \clock_divisor[3]~35_combout ;
wire \clock_divisor[3]~36 ;
wire \clock_divisor[4]~37_combout ;
wire \clock_divisor[4]~38 ;
wire \clock_divisor[5]~39_combout ;
wire \clock_divisor[5]~40 ;
wire \clock_divisor[6]~41_combout ;
wire \clock_divisor[6]~42 ;
wire \clock_divisor[7]~43_combout ;
wire \clock_divisor[7]~44 ;
wire \clock_divisor[8]~45_combout ;
wire \clock_divisor[8]~46 ;
wire \clock_divisor[9]~47_combout ;
wire \clock_divisor[9]~48 ;
wire \clock_divisor[10]~49_combout ;
wire \clock_divisor[10]~50 ;
wire \clock_divisor[11]~51_combout ;
wire \clock_divisor[11]~52 ;
wire \clock_divisor[12]~53_combout ;
wire \clock_divisor[12]~54 ;
wire \clock_divisor[13]~55_combout ;
wire \clock_divisor[13]~56 ;
wire \clock_divisor[14]~57_combout ;
wire \clock_divisor[14]~58 ;
wire \clock_divisor[15]~59_combout ;
wire \clock_divisor[15]~60 ;
wire \clock_divisor[16]~61_combout ;
wire \clock_divisor[16]~62 ;
wire \clock_divisor[17]~63_combout ;
wire \clock_divisor[17]~64 ;
wire \clock_divisor[18]~65_combout ;
wire \clock_divisor[18]~66 ;
wire \clock_divisor[19]~67_combout ;
wire \clock_divisor[19]~68 ;
wire \clock_divisor[20]~69_combout ;
wire \clock_divisor[20]~70 ;
wire \clock_divisor[21]~71_combout ;
wire \clock_divisor[21]~72 ;
wire \clock_divisor[22]~73_combout ;
wire \clock_divisor[22]~74 ;
wire \clock_divisor[23]~75_combout ;
wire \clock_divisor[23]~76 ;
wire \clock_divisor[24]~77_combout ;
wire \clock_divisor[24]~78 ;
wire \clock_divisor[25]~79_combout ;
wire \clock_divisor[25]~80 ;
wire \clock_divisor[26]~81_combout ;
wire \clock_divisor[26]~82 ;
wire \clock_divisor[27]~83_combout ;
wire \Equal0~8_combout ;
wire \clock_divisor[27]~84 ;
wire \clock_divisor[28]~85_combout ;
wire \clock_divisor[28]~86 ;
wire \clock_divisor[29]~87_combout ;
wire \clock_divisor[29]~88 ;
wire \clock_divisor[30]~89_combout ;
wire \clock_divisor[30]~90 ;
wire \clock_divisor[31]~91_combout ;
wire \Equal0~9_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \clock~0_combout ;
wire \clock~feeder_combout ;
wire \clock~q ;
wire \clock~clkctrl_outclk ;
wire \p1|pos_X|memRAM_rtl_0_bypass[32]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[66]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder_combout ;
wire \p1|reOY~q ;
wire \p1|j[0]~36_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[72]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[68]~feeder_combout ;
wire \p1|Selector375~0_combout ;
wire \p1|Selector37~1_combout ;
wire \p1|state.eval5~q ;
wire \p1|state.eval6~feeder_combout ;
wire \p1|state.eval6~q ;
wire \p1|state.eval7~feeder_combout ;
wire \p1|state.eval7~q ;
wire \p1|i[0]~32_combout ;
wire \p1|WideOr28~0_combout ;
wire \p1|WideOr28~1_combout ;
wire \p1|i[20]~38_combout ;
wire \p1|i[20]~40_combout ;
wire \p1|i[0]~33 ;
wire \p1|i[1]~34_combout ;
wire \p1|i[1]~35 ;
wire \p1|i[2]~36_combout ;
wire \p1|i[2]~37 ;
wire \p1|i[3]~41_combout ;
wire \p1|i[3]~42 ;
wire \p1|i[4]~43_combout ;
wire \p1|i[4]~44 ;
wire \p1|i[5]~45_combout ;
wire \p1|i[5]~46 ;
wire \p1|i[6]~47_combout ;
wire \p1|i[6]~48 ;
wire \p1|i[7]~49_combout ;
wire \p1|i[7]~50 ;
wire \p1|i[8]~51_combout ;
wire \p1|i[8]~52 ;
wire \p1|i[9]~53_combout ;
wire \p1|i[9]~54 ;
wire \p1|i[10]~55_combout ;
wire \p1|i[10]~56 ;
wire \p1|i[11]~57_combout ;
wire \p1|i[11]~58 ;
wire \p1|i[12]~59_combout ;
wire \p1|i[12]~60 ;
wire \p1|i[13]~61_combout ;
wire \p1|i[13]~62 ;
wire \p1|i[14]~63_combout ;
wire \p1|i[14]~64 ;
wire \p1|i[15]~65_combout ;
wire \p1|i[15]~66 ;
wire \p1|i[16]~67_combout ;
wire \p1|i[16]~68 ;
wire \p1|i[17]~69_combout ;
wire \p1|i[17]~70 ;
wire \p1|i[18]~71_combout ;
wire \p1|i[18]~72 ;
wire \p1|i[19]~73_combout ;
wire \p1|i[19]~74 ;
wire \p1|i[20]~75_combout ;
wire \p1|i[20]~76 ;
wire \p1|i[21]~77_combout ;
wire \p1|i[21]~78 ;
wire \p1|i[22]~79_combout ;
wire \p1|i[22]~80 ;
wire \p1|i[23]~81_combout ;
wire \p1|i[23]~82 ;
wire \p1|i[24]~83_combout ;
wire \p1|i[24]~84 ;
wire \p1|i[25]~85_combout ;
wire \p1|i[25]~86 ;
wire \p1|i[26]~87_combout ;
wire \p1|i[26]~88 ;
wire \p1|i[27]~89_combout ;
wire \p1|i[27]~90 ;
wire \p1|i[28]~91_combout ;
wire \p1|i[28]~92 ;
wire \p1|i[29]~93_combout ;
wire \p1|i[29]~94 ;
wire \p1|i[30]~95_combout ;
wire \p1|i[30]~96 ;
wire \p1|i[31]~97_combout ;
wire \p1|Equal0~7_combout ;
wire \p1|Equal0~8_combout ;
wire \p1|Equal0~5_combout ;
wire \p1|Equal0~0_combout ;
wire \p1|Equal0~2_combout ;
wire \p1|Equal0~1_combout ;
wire \p1|Equal0~3_combout ;
wire \p1|Equal0~4_combout ;
wire \p1|Equal0~6_combout ;
wire \p1|Equal0~9_combout ;
wire \p1|Equal0~10_combout ;
wire \p1|Selector56~0_combout ;
wire \p1|state.eval0~q ;
wire \p1|state.posA3~feeder_combout ;
wire \p1|state.posA3~q ;
wire \p1|Selector266~0_combout ;
wire \p1|next_state.posA4~q ;
wire \p1|Selector46~0_combout ;
wire \p1|state.posA4~q ;
wire \p1|state.posA5~q ;
wire \p1|Selector268~0_combout ;
wire \p1|next_state.posB1~q ;
wire \p1|Selector51~0_combout ;
wire \p1|state.posB1~q ;
wire \p1|state.posB2~feeder_combout ;
wire \p1|state.posB2~q ;
wire \p1|state.posB3~q ;
wire \p1|WideOr40~0_combout ;
wire \p1|Selector0~0_combout ;
wire \p1|Selector270~0_combout ;
wire \p1|Selector270~1_combout ;
wire \p1|next_state.eval1~q ;
wire \p1|Selector57~0_combout ;
wire \p1|state.eval1~q ;
wire \p1|Selector271~0_combout ;
wire \p1|next_state.eval2~q ;
wire \p1|Selector58~0_combout ;
wire \p1|state.eval2~q ;
wire \p1|Selector97~1_combout ;
wire \p1|WideOr36~0_combout ;
wire \p1|Selector265~3_combout ;
wire \p1|next_state.00000000000000000000000000000000~0_combout ;
wire \p1|next_state.00000000000000000000000000000000~q ;
wire \p1|Selector33~0_combout ;
wire \p1|state.00000000000000000000000000000000~q ;
wire \p1|state.init1~0_combout ;
wire \p1|state.init1~feeder_combout ;
wire \p1|state.init1~q ;
wire \p1|state.init2~q ;
wire \p1|Selector261~0_combout ;
wire \p1|next_state.init3~q ;
wire \p1|Selector36~0_combout ;
wire \p1|state.init3~q ;
wire \p1|j[0]~37 ;
wire \p1|j[1]~38_combout ;
wire \p1|j[21]~50_combout ;
wire \p1|addrOX[1]~feeder_combout ;
wire \p1|addrOX[2]~0_combout ;
wire \p1|addrOX[2]~feeder_combout ;
wire \p1|addrOX[3]~feeder_combout ;
wire \p1|addrOX[4]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|Selector130~0_combout ;
wire \p1|wePY~q ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[14]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[13]~0_combout ;
wire \p1|addrEB[0]~2_combout ;
wire \p1|reEB~feeder_combout ;
wire \p1|reEB~q ;
wire \p1|addrEB[0]~feeder_combout ;
wire \p1|addrEB[1]~feeder_combout ;
wire \p1|addrEB[3]~feeder_combout ;
wire \p1|addrEB[4]~feeder_combout ;
wire \p1|addrEB[5]~feeder_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \p1|Selector0~1_combout ;
wire \p1|reEA~q ;
wire \p1|Selector32~0_combout ;
wire \p1|addrEA[2]~2_combout ;
wire \p1|Selector31~0_combout ;
wire \p1|Selector30~0_combout ;
wire \p1|Selector29~0_combout ;
wire \p1|Selector28~0_combout ;
wire \p1|Selector27~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \p1|Add0~0_combout ;
wire \p1|Selector97~3_combout ;
wire \p1|state~99_combout ;
wire \p1|state.reMem3~q ;
wire \p1|Selector97~4_combout ;
wire \p1|Selector97~5_combout ;
wire \p1|WideOr29~4_combout ;
wire \p1|Selector273~1_combout ;
wire \p1|weGrid~q ;
wire \p1|Selector337~0_combout ;
wire \p1|dinGrid[6]~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|Add0~1 ;
wire \p1|Add0~2_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|Selector97~8_combout ;
wire \p1|Selector96~0_combout ;
wire \p1|Selector96~combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|Add0~3 ;
wire \p1|Add0~5 ;
wire \p1|Add0~6_combout ;
wire \p1|Selector94~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|Selector94~combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a4 ;
wire \p1|Add0~7 ;
wire \p1|Add0~8_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a4 ;
wire \p1|Selector93~0_combout ;
wire \p1|Selector93~combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|Add0~9 ;
wire \p1|Add0~10_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|Selector92~0_combout ;
wire \p1|Selector92~combout ;
wire \p1|Selector433~0_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0 ;
wire \p1|xj[0]~32_combout ;
wire \p1|xj[0]~feeder_combout ;
wire \p1|WideOr48~0_combout ;
wire \p1|Selector434~0_combout ;
wire \p1|xj[0]~33 ;
wire \p1|xj[1]~34_combout ;
wire \p1|xj[1]~feeder_combout ;
wire \p1|aux3[0]~33 ;
wire \p1|aux3[1]~34_combout ;
wire \p1|aux3[1]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[16]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[15]~1_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[18]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[17]~2_combout ;
wire \p1|aux1[28]~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[20]~feeder_combout ;
wire \p1|WideOr46~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder_combout ;
wire \p1|pos_Y|memRAM~1_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder_combout ;
wire \p1|pos_Y|memRAM~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder_combout ;
wire \p1|pos_Y|memRAM~2_combout ;
wire \p1|pos_Y|memRAM~3_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4 ;
wire \p1|Selector431~0_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder_combout ;
wire \p1|aux3[1]~35 ;
wire \p1|aux3[2]~36_combout ;
wire \p1|aux3[2]~feeder_combout ;
wire \p1|WideOr47~0_combout ;
wire \p1|xj[1]~35 ;
wire \p1|xj[2]~36_combout ;
wire \p1|xj[2]~feeder_combout ;
wire \p1|Selector192~0_combout ;
wire \p1|dinPX[3]~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[17]~2_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|aux3[4]~41 ;
wire \p1|aux3[5]~42_combout ;
wire \p1|aux3[5]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[24]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[23]~5_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|aux3[5]~43 ;
wire \p1|aux3[6]~44_combout ;
wire \p1|aux3[6]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|Selector427~0_combout ;
wire \p1|xj[3]~39 ;
wire \p1|xj[4]~41 ;
wire \p1|xj[5]~42_combout ;
wire \p1|xj[5]~feeder_combout ;
wire \p1|Selector429~0_combout ;
wire \p1|xj[5]~43 ;
wire \p1|xj[6]~45 ;
wire \p1|xj[7]~46_combout ;
wire \p1|xj[7]~feeder_combout ;
wire \p1|aux3[6]~45 ;
wire \p1|aux3[7]~46_combout ;
wire \p1|aux3[7]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[28]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[27]~7_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[29]~8_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[30]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[29]~8_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|aux3[7]~47 ;
wire \p1|aux3[8]~49 ;
wire \p1|aux3[9]~50_combout ;
wire \p1|aux3[9]~feeder_combout ;
wire \p1|Selector425~0_combout ;
wire \p1|xj[7]~47 ;
wire \p1|xj[8]~49 ;
wire \p1|xj[9]~50_combout ;
wire \p1|xj[9]~feeder_combout ;
wire \p1|Selector185~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[37]~12_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[39]~13_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[43]~15_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[45]~16_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[49]~18_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[53]~20_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[55]~21_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[57]~22_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[59]~23_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[61]~24_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[63]~25_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[65]~26_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[67]~27_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[69]~28_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[75]~31_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|pos_Y|memRAM~35_combout ;
wire \p1|Selector195~0_combout ;
wire \p1|rePY~q ;
wire \p1|Selector403~0_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|Selector404~0_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|xj[9]~51 ;
wire \p1|xj[10]~52_combout ;
wire \p1|xj[10]~feeder_combout ;
wire \p1|Selector424~0_combout ;
wire \p1|xj[10]~53 ;
wire \p1|xj[11]~54_combout ;
wire \p1|xj[11]~feeder_combout ;
wire \p1|Selector423~0_combout ;
wire \p1|xj[11]~55 ;
wire \p1|xj[12]~57 ;
wire \p1|xj[13]~59 ;
wire \p1|xj[14]~61 ;
wire \p1|xj[15]~62_combout ;
wire \p1|Selector419~0_combout ;
wire \p1|xj[15]~63 ;
wire \p1|xj[16]~64_combout ;
wire \p1|xj[16]~feeder_combout ;
wire \p1|Selector418~0_combout ;
wire \p1|xj[16]~65 ;
wire \p1|xj[17]~67 ;
wire \p1|xj[18]~69 ;
wire \p1|xj[19]~71 ;
wire \p1|xj[20]~73 ;
wire \p1|xj[21]~75 ;
wire \p1|xj[22]~77 ;
wire \p1|xj[23]~79 ;
wire \p1|xj[24]~80_combout ;
wire \p1|xj[24]~feeder_combout ;
wire \p1|Selector410~0_combout ;
wire \p1|xj[24]~81 ;
wire \p1|xj[25]~82_combout ;
wire \p1|xj[25]~feeder_combout ;
wire \p1|Selector409~0_combout ;
wire \p1|xj[25]~83 ;
wire \p1|xj[26]~85 ;
wire \p1|xj[27]~87 ;
wire \p1|xj[28]~89 ;
wire \p1|xj[29]~91 ;
wire \p1|xj[30]~93 ;
wire \p1|xj[31]~94_combout ;
wire \p1|xj[31]~feeder_combout ;
wire \p1|aux3[9]~51 ;
wire \p1|aux3[10]~53 ;
wire \p1|aux3[11]~55 ;
wire \p1|aux3[12]~57 ;
wire \p1|aux3[13]~59 ;
wire \p1|aux3[14]~61 ;
wire \p1|aux3[15]~63 ;
wire \p1|aux3[16]~65 ;
wire \p1|aux3[17]~67 ;
wire \p1|aux3[18]~69 ;
wire \p1|aux3[19]~71 ;
wire \p1|aux3[20]~73 ;
wire \p1|aux3[21]~75 ;
wire \p1|aux3[22]~77 ;
wire \p1|aux3[23]~79 ;
wire \p1|aux3[24]~81 ;
wire \p1|aux3[25]~83 ;
wire \p1|aux3[26]~85 ;
wire \p1|aux3[27]~87 ;
wire \p1|aux3[28]~89 ;
wire \p1|aux3[29]~91 ;
wire \p1|aux3[30]~93 ;
wire \p1|aux3[31]~94_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[76]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|Selector379~0_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[54]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[50]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[34]~feeder_combout ;
wire \p1|Add4~1 ;
wire \p1|Add4~3 ;
wire \p1|Add4~5 ;
wire \p1|Add4~7 ;
wire \p1|Add4~9 ;
wire \p1|Add4~11 ;
wire \p1|Add4~13 ;
wire \p1|Add4~15 ;
wire \p1|Add4~17 ;
wire \p1|Add4~18_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[35]~11_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[36]~feeder_combout ;
wire \p1|Selector395~0_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|xi[5]~43 ;
wire \p1|xi[6]~44_combout ;
wire \p1|xi[6]~feeder_combout ;
wire \p1|Selector396~0_combout ;
wire \p1|xi[6]~45 ;
wire \p1|xi[7]~46_combout ;
wire \p1|xi[7]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|xi[0]~33 ;
wire \p1|xi[1]~34_combout ;
wire \p1|xi[1]~feeder_combout ;
wire \p1|Selector401~0_combout ;
wire \p1|xi[1]~35 ;
wire \p1|xi[2]~37 ;
wire \p1|xi[3]~38_combout ;
wire \p1|xi[3]~feeder_combout ;
wire \p1|Selector399~0_combout ;
wire \p1|xi[3]~39 ;
wire \p1|xi[4]~40_combout ;
wire \p1|xi[4]~feeder_combout ;
wire \p1|Add8~1 ;
wire \p1|Add8~3 ;
wire \p1|Add8~5 ;
wire \p1|Add8~7 ;
wire \p1|Add8~9 ;
wire \p1|Add8~11 ;
wire \p1|Add8~13 ;
wire \p1|Add8~15 ;
wire \p1|Add8~17 ;
wire \p1|Add8~19 ;
wire \p1|Add8~20_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[40]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[39]~13_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[42]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[41]~14_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[46]~feeder_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|Selector386~0_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|xi[7]~47 ;
wire \p1|xi[8]~49 ;
wire \p1|xi[9]~51 ;
wire \p1|xi[10]~53 ;
wire \p1|xi[11]~54_combout ;
wire \p1|xi[11]~feeder_combout ;
wire \p1|Selector391~0_combout ;
wire \p1|xi[11]~55 ;
wire \p1|xi[12]~56_combout ;
wire \p1|Selector390~0_combout ;
wire \p1|xi[12]~57 ;
wire \p1|xi[13]~59 ;
wire \p1|xi[14]~61 ;
wire \p1|xi[15]~63 ;
wire \p1|xi[16]~64_combout ;
wire \p1|xi[16]~feeder_combout ;
wire \p1|Add8~21 ;
wire \p1|Add8~23 ;
wire \p1|Add8~25 ;
wire \p1|Add8~27 ;
wire \p1|Add8~29 ;
wire \p1|Add8~31 ;
wire \p1|Add8~32_combout ;
wire \p1|Add4~19 ;
wire \p1|Add4~21 ;
wire \p1|Add4~23 ;
wire \p1|Add4~25 ;
wire \p1|Add4~27 ;
wire \p1|Add4~29 ;
wire \p1|Add4~31 ;
wire \p1|Add4~32_combout ;
wire \p1|Add1~1 ;
wire \p1|Add1~3 ;
wire \p1|Add1~5 ;
wire \p1|Add1~7 ;
wire \p1|Add1~9 ;
wire \p1|Add1~11 ;
wire \p1|Add1~13 ;
wire \p1|Add1~15 ;
wire \p1|Add1~17 ;
wire \p1|Add1~19 ;
wire \p1|Add1~21 ;
wire \p1|Add1~23 ;
wire \p1|Add1~25 ;
wire \p1|Add1~27 ;
wire \p1|Add1~29 ;
wire \p1|Add1~31 ;
wire \p1|Add1~33 ;
wire \p1|Add1~35 ;
wire \p1|Add1~36_combout ;
wire \p1|Selector545~0_combout ;
wire \p1|Selector545~1_combout ;
wire \p1|WideOr46~1_combout ;
wire \p1|Selector111~0_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[51]~19_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[55]~21_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[61]~24_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[62]~feeder_combout ;
wire \p1|aux3[0]~32_combout ;
wire \p1|aux3[0]~feeder_combout ;
wire \p1|Selector194~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[74]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[73]~30_combout ;
wire \p1|pos_X|memRAM~34_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|Selector374~0_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|xi[26]~85 ;
wire \p1|xi[27]~87 ;
wire \p1|xi[28]~88_combout ;
wire \p1|xi[28]~feeder_combout ;
wire \p1|xi[23]~79 ;
wire \p1|xi[24]~81 ;
wire \p1|xi[25]~82_combout ;
wire \p1|xi[25]~feeder_combout ;
wire \p1|xi[16]~65 ;
wire \p1|xi[17]~67 ;
wire \p1|xi[18]~69 ;
wire \p1|xi[19]~71 ;
wire \p1|xi[20]~72_combout ;
wire \p1|xi[20]~feeder_combout ;
wire \p1|Add8~33 ;
wire \p1|Add8~35 ;
wire \p1|Add8~37 ;
wire \p1|Add8~39 ;
wire \p1|Add8~41 ;
wire \p1|Add8~43 ;
wire \p1|Add8~45 ;
wire \p1|Add8~47 ;
wire \p1|Add8~49 ;
wire \p1|Add8~51 ;
wire \p1|Add8~53 ;
wire \p1|Add8~55 ;
wire \p1|Add8~56_combout ;
wire \p1|Add4~33 ;
wire \p1|Add4~35 ;
wire \p1|Add4~37 ;
wire \p1|Add4~39 ;
wire \p1|Add4~41 ;
wire \p1|Add4~43 ;
wire \p1|Add4~45 ;
wire \p1|Add4~47 ;
wire \p1|Add4~49 ;
wire \p1|Add4~51 ;
wire \p1|Add4~53 ;
wire \p1|Add4~55 ;
wire \p1|Add4~56_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|Add1~37 ;
wire \p1|Add1~39 ;
wire \p1|Add1~41 ;
wire \p1|Add1~43 ;
wire \p1|Add1~45 ;
wire \p1|Add1~47 ;
wire \p1|Add1~49 ;
wire \p1|Add1~51 ;
wire \p1|Add1~53 ;
wire \p1|Add1~55 ;
wire \p1|Add1~57 ;
wire \p1|Add1~59 ;
wire \p1|Add1~60_combout ;
wire \p1|Selector533~0_combout ;
wire \p1|Selector533~1_combout ;
wire \p1|Selector372~0_combout ;
wire \p1|xi[28]~89 ;
wire \p1|xi[29]~91 ;
wire \p1|xi[30]~92_combout ;
wire \p1|xi[30]~feeder_combout ;
wire \p1|Selector99~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|pos_X|memRAM~28_combout ;
wire \p1|Selector378~0_combout ;
wire \p1|xi[24]~80_combout ;
wire \p1|xi[24]~feeder_combout ;
wire \p1|Add8~44_combout ;
wire \p1|Add1~48_combout ;
wire \p1|Add4~44_combout ;
wire \p1|Selector539~0_combout ;
wire \p1|Selector539~1_combout ;
wire \p1|Selector105~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[56]~feeder_combout ;
wire \p1|pos_X|memRAM~25_combout ;
wire \p1|Add4~38_combout ;
wire \p1|Add8~38_combout ;
wire \p1|Add1~42_combout ;
wire \p1|Selector542~0_combout ;
wire \p1|Selector542~1_combout ;
wire \p1|Selector108~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[52]~feeder_combout ;
wire \p1|pos_X|memRAM~23_combout ;
wire \p1|Selector383~0_combout ;
wire \p1|xi[19]~70_combout ;
wire \p1|xi[19]~feeder_combout ;
wire \p1|Add4~34_combout ;
wire \p1|Add8~34_combout ;
wire \p1|Add1~38_combout ;
wire \p1|Selector544~0_combout ;
wire \p1|Selector544~1_combout ;
wire \p1|Selector110~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[48]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[47]~17_combout ;
wire \p1|pos_X|memRAM~21_combout ;
wire \p1|Selector385~0_combout ;
wire \p1|xi[17]~66_combout ;
wire \p1|xi[17]~feeder_combout ;
wire \p1|Add8~30_combout ;
wire \p1|Add1~34_combout ;
wire \p1|Selector546~0_combout ;
wire \p1|Add4~30_combout ;
wire \p1|Selector546~1_combout ;
wire \p1|Selector112~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[45]~16_combout ;
wire \p1|pos_X|memRAM~20_combout ;
wire \p1|Add1~32_combout ;
wire \p1|Add8~28_combout ;
wire \p1|Add4~28_combout ;
wire \p1|Selector547~0_combout ;
wire \p1|Selector547~1_combout ;
wire \p1|Selector113~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[43]~15_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[44]~feeder_combout ;
wire \p1|pos_X|memRAM~19_combout ;
wire \p1|Selector387~0_combout ;
wire \p1|xi[15]~62_combout ;
wire \p1|xi[15]~feeder_combout ;
wire \p1|Add1~30_combout ;
wire \p1|Add8~26_combout ;
wire \p1|Selector548~0_combout ;
wire \p1|Add4~26_combout ;
wire \p1|Selector548~1_combout ;
wire \p1|Selector114~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|pos_X|memRAM~18_combout ;
wire \p1|Selector388~0_combout ;
wire \p1|xi[14]~60_combout ;
wire \p1|xi[14]~feeder_combout ;
wire \p1|Add8~24_combout ;
wire \p1|Add4~24_combout ;
wire \p1|Add1~28_combout ;
wire \p1|Selector549~0_combout ;
wire \p1|Selector549~1_combout ;
wire \p1|Selector115~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|pos_X|memRAM~17_combout ;
wire \p1|Selector389~0_combout ;
wire \p1|xi[13]~58_combout ;
wire \p1|xi[13]~feeder_combout ;
wire \p1|Add4~22_combout ;
wire \p1|Add1~26_combout ;
wire \p1|Add8~22_combout ;
wire \p1|Selector550~0_combout ;
wire \p1|Selector550~1_combout ;
wire \p1|Selector116~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[37]~12_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[38]~feeder_combout ;
wire \p1|pos_X|memRAM~16_combout ;
wire \p1|Add4~20_combout ;
wire \p1|Add1~24_combout ;
wire \p1|Selector551~0_combout ;
wire \p1|Selector551~1_combout ;
wire \p1|Selector117~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|pos_X|memRAM~15_combout ;
wire \p1|Add8~18_combout ;
wire \p1|Add1~22_combout ;
wire \p1|Selector552~0_combout ;
wire \p1|Selector552~1_combout ;
wire \p1|Selector118~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[33]~10_combout ;
wire \p1|pos_X|memRAM~14_combout ;
wire \p1|Selector392~0_combout ;
wire \p1|xi[10]~52_combout ;
wire \p1|xi[10]~feeder_combout ;
wire \p1|Add8~16_combout ;
wire \p1|Add4~16_combout ;
wire \p1|Add1~20_combout ;
wire \p1|Selector553~0_combout ;
wire \p1|Selector553~1_combout ;
wire \p1|Selector119~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[49]~18_combout ;
wire \p1|pos_X|memRAM~22_combout ;
wire \p1|Selector384~0_combout ;
wire \p1|xi[18]~68_combout ;
wire \p1|xi[18]~feeder_combout ;
wire \p1|Add8~36_combout ;
wire \p1|Add4~36_combout ;
wire \p1|Add1~40_combout ;
wire \p1|Selector543~0_combout ;
wire \p1|Selector543~1_combout ;
wire \p1|Selector109~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[53]~20_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|pos_X|memRAM~24_combout ;
wire \p1|Selector382~0_combout ;
wire \p1|xi[20]~73 ;
wire \p1|xi[21]~74_combout ;
wire \p1|xi[21]~feeder_combout ;
wire \p1|Selector381~0_combout ;
wire \p1|xi[21]~75 ;
wire \p1|xi[22]~76_combout ;
wire \p1|xi[22]~feeder_combout ;
wire \p1|Add4~40_combout ;
wire \p1|Selector541~0_combout ;
wire \p1|Add8~40_combout ;
wire \p1|Add1~44_combout ;
wire \p1|Selector541~1_combout ;
wire \p1|Selector107~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[57]~22_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[58]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|pos_X|memRAM~26_combout ;
wire \p1|Selector380~0_combout ;
wire \p1|xi[22]~77 ;
wire \p1|xi[23]~78_combout ;
wire \p1|xi[23]~feeder_combout ;
wire \p1|Add4~42_combout ;
wire \p1|Add1~46_combout ;
wire \p1|Add8~42_combout ;
wire \p1|Selector540~0_combout ;
wire \p1|Selector540~1_combout ;
wire \p1|Selector106~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[59]~23_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[60]~feeder_combout ;
wire \p1|pos_X|memRAM~27_combout ;
wire \p1|Add4~46_combout ;
wire \p1|Add8~46_combout ;
wire \p1|Add1~50_combout ;
wire \p1|Selector538~0_combout ;
wire \p1|Selector538~1_combout ;
wire \p1|Selector104~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[63]~25_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[64]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|pos_X|memRAM~29_combout ;
wire \p1|Selector377~0_combout ;
wire \p1|xi[25]~83 ;
wire \p1|xi[26]~84_combout ;
wire \p1|xi[26]~feeder_combout ;
wire \p1|Add8~52_combout ;
wire \p1|Add4~52_combout ;
wire \p1|Add1~56_combout ;
wire \p1|Selector535~0_combout ;
wire \p1|Selector535~1_combout ;
wire \p1|Selector101~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[69]~28_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[70]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|pos_X|memRAM~32_combout ;
wire \p1|Add4~57 ;
wire \p1|Add4~58_combout ;
wire \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|Add1~61 ;
wire \p1|Add1~62_combout ;
wire \p1|Add8~57 ;
wire \p1|Add8~58_combout ;
wire \p1|Selector532~0_combout ;
wire \p1|Selector532~1_combout ;
wire \p1|Selector371~0_combout ;
wire \p1|xi[30]~93 ;
wire \p1|xi[31]~94_combout ;
wire \p1|xi[31]~feeder_combout ;
wire \p1|Selector98~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[75]~31_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|pos_X|memRAM~35_combout ;
wire \p1|Selector163~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[71]~29_combout ;
wire \p1|pos_Y|memRAM~33_combout ;
wire \p1|Selector405~0_combout ;
wire \p1|xj[29]~90_combout ;
wire \p1|xj[29]~feeder_combout ;
wire \p1|aux3[29]~90_combout ;
wire \p1|aux3[29]~feeder_combout ;
wire \p1|Selector165~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|pos_Y|memRAM~32_combout ;
wire \p1|Selector406~0_combout ;
wire \p1|xj[28]~88_combout ;
wire \p1|xj[28]~feeder_combout ;
wire \p1|aux3[28]~88_combout ;
wire \p1|aux3[28]~feeder_combout ;
wire \p1|Selector166~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|pos_Y|memRAM~31_combout ;
wire \p1|Selector407~0_combout ;
wire \p1|xj[27]~86_combout ;
wire \p1|aux3[27]~86_combout ;
wire \p1|aux3[27]~feeder_combout ;
wire \p1|Selector167~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder_combout ;
wire \p1|pos_Y|memRAM~30_combout ;
wire \p1|aux3[26]~84_combout ;
wire \p1|aux3[26]~feeder_combout ;
wire \p1|Selector168~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|pos_Y|memRAM~29_combout ;
wire \p1|aux3[25]~82_combout ;
wire \p1|aux3[25]~feeder_combout ;
wire \p1|Selector169~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder_combout ;
wire \p1|pos_Y|memRAM~28_combout ;
wire \p1|aux3[24]~80_combout ;
wire \p1|aux3[24]~feeder_combout ;
wire \p1|Selector170~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|pos_Y|memRAM~27_combout ;
wire \p1|Selector411~0_combout ;
wire \p1|xj[23]~78_combout ;
wire \p1|xj[23]~feeder_combout ;
wire \p1|aux3[23]~78_combout ;
wire \p1|aux3[23]~feeder_combout ;
wire \p1|Selector171~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder_combout ;
wire \p1|pos_Y|memRAM~26_combout ;
wire \p1|Selector412~0_combout ;
wire \p1|xj[22]~76_combout ;
wire \p1|xj[22]~feeder_combout ;
wire \p1|aux3[22]~76_combout ;
wire \p1|aux3[22]~feeder_combout ;
wire \p1|Selector172~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|pos_Y|memRAM~25_combout ;
wire \p1|Selector413~0_combout ;
wire \p1|xj[21]~74_combout ;
wire \p1|xj[21]~feeder_combout ;
wire \p1|aux3[21]~74_combout ;
wire \p1|aux3[21]~feeder_combout ;
wire \p1|Selector173~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder_combout ;
wire \p1|pos_Y|memRAM~24_combout ;
wire \p1|Selector414~0_combout ;
wire \p1|xj[20]~72_combout ;
wire \p1|xj[20]~feeder_combout ;
wire \p1|aux3[20]~72_combout ;
wire \p1|aux3[20]~feeder_combout ;
wire \p1|Selector174~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[51]~19_combout ;
wire \p1|pos_Y|memRAM~23_combout ;
wire \p1|Selector415~0_combout ;
wire \p1|xj[19]~70_combout ;
wire \p1|xj[19]~feeder_combout ;
wire \p1|aux3[19]~70_combout ;
wire \p1|aux3[19]~feeder_combout ;
wire \p1|Selector175~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|pos_Y|memRAM~22_combout ;
wire \p1|Selector416~0_combout ;
wire \p1|xj[18]~68_combout ;
wire \p1|xj[18]~feeder_combout ;
wire \p1|aux3[18]~68_combout ;
wire \p1|aux3[18]~feeder_combout ;
wire \p1|Selector176~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[47]~17_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder_combout ;
wire \p1|pos_Y|memRAM~21_combout ;
wire \p1|Selector417~0_combout ;
wire \p1|xj[17]~66_combout ;
wire \p1|xj[17]~feeder_combout ;
wire \p1|aux3[17]~66_combout ;
wire \p1|aux3[17]~feeder_combout ;
wire \p1|Selector177~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|pos_Y|memRAM~20_combout ;
wire \p1|aux3[16]~64_combout ;
wire \p1|aux3[16]~feeder_combout ;
wire \p1|Selector178~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|pos_Y|memRAM~19_combout ;
wire \p1|aux3[15]~62_combout ;
wire \p1|Selector179~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[41]~14_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder_combout ;
wire \p1|pos_Y|memRAM~18_combout ;
wire \p1|Selector420~0_combout ;
wire \p1|xj[14]~60_combout ;
wire \p1|xj[14]~feeder_combout ;
wire \p1|aux3[14]~60_combout ;
wire \p1|aux3[14]~feeder_combout ;
wire \p1|Selector180~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|pos_Y|memRAM~17_combout ;
wire \p1|Selector421~0_combout ;
wire \p1|xj[13]~58_combout ;
wire \p1|xj[13]~feeder_combout ;
wire \p1|aux3[13]~58_combout ;
wire \p1|aux3[13]~feeder_combout ;
wire \p1|Selector181~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|pos_Y|memRAM~16_combout ;
wire \p1|Selector422~0_combout ;
wire \p1|xj[12]~56_combout ;
wire \p1|xj[12]~feeder_combout ;
wire \p1|aux3[12]~56_combout ;
wire \p1|Selector182~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[35]~11_combout ;
wire \p1|pos_Y|memRAM~15_combout ;
wire \p1|aux3[11]~54_combout ;
wire \p1|aux3[11]~feeder_combout ;
wire \p1|Selector183~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[33]~10_combout ;
wire \p1|pos_Y|memRAM~14_combout ;
wire \p1|aux3[10]~52_combout ;
wire \p1|aux3[10]~feeder_combout ;
wire \p1|Selector184~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|pos_Y|memRAM~12_combout ;
wire \p1|Selector426~0_combout ;
wire \p1|xj[8]~48_combout ;
wire \p1|xj[8]~feeder_combout ;
wire \p1|aux3[8]~48_combout ;
wire \p1|aux3[8]~feeder_combout ;
wire \p1|Selector186~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[31]~9_combout ;
wire \p1|pos_Y|memRAM~13_combout ;
wire \p1|Add4~14_combout ;
wire \p1|Add8~14_combout ;
wire \p1|Add1~18_combout ;
wire \p1|Selector554~0_combout ;
wire \p1|Selector554~1_combout ;
wire \p1|Selector120~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|pos_X|memRAM~12_combout ;
wire \p1|Selector394~0_combout ;
wire \p1|xi[8]~48_combout ;
wire \p1|xi[8]~feeder_combout ;
wire \p1|Add8~12_combout ;
wire \p1|Add1~16_combout ;
wire \p1|Add4~12_combout ;
wire \p1|Selector555~0_combout ;
wire \p1|Selector555~1_combout ;
wire \p1|Selector121~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|pos_X|memRAM~11_combout ;
wire \p1|Selector187~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[27]~7_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|pos_Y|memRAM~11_combout ;
wire \p1|Add4~10_combout ;
wire \p1|Add8~10_combout ;
wire \p1|Add1~14_combout ;
wire \p1|Selector556~0_combout ;
wire \p1|Selector556~1_combout ;
wire \p1|Selector122~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[25]~6_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[26]~feeder_combout ;
wire \p1|pos_X|memRAM~10_combout ;
wire \p1|Selector188~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[25]~6_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|pos_Y|memRAM~10_combout ;
wire \p1|Selector428~0_combout ;
wire \p1|xj[6]~44_combout ;
wire \p1|xj[6]~feeder_combout ;
wire \p1|Add8~8_combout ;
wire \p1|Add4~8_combout ;
wire \p1|Add1~12_combout ;
wire \p1|Selector557~0_combout ;
wire \p1|Selector557~1_combout ;
wire \p1|Selector123~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|pos_X|memRAM~9_combout ;
wire \p1|Selector189~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[23]~5_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|pos_Y|memRAM~9_combout ;
wire \p1|Add4~6_combout ;
wire \p1|Add8~6_combout ;
wire \p1|Add1~10_combout ;
wire \p1|Selector558~0_combout ;
wire \p1|Selector558~1_combout ;
wire \p1|Selector124~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|pos_Y|memRAM~6_combout ;
wire \p1|Selector432~0_combout ;
wire \p1|xj[2]~37 ;
wire \p1|xj[3]~38_combout ;
wire \p1|xj[3]~feeder_combout ;
wire \p1|aux3[2]~37 ;
wire \p1|aux3[3]~38_combout ;
wire \p1|aux3[3]~feeder_combout ;
wire \p1|Selector191~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[19]~3_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|pos_Y|memRAM~7_combout ;
wire \p1|aux3[3]~39 ;
wire \p1|aux3[4]~40_combout ;
wire \p1|aux3[4]~feeder_combout ;
wire \p1|Selector190~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[21]~4_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder_combout ;
wire \p1|pos_Y|memRAM~8_combout ;
wire \p1|Selector430~0_combout ;
wire \p1|xj[4]~40_combout ;
wire \p1|Add8~4_combout ;
wire \p1|Add4~4_combout ;
wire \p1|Add1~8_combout ;
wire \p1|Selector559~0_combout ;
wire \p1|Selector559~1_combout ;
wire \p1|Selector125~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[19]~3_combout ;
wire \p1|pos_X|memRAM~7_combout ;
wire \p1|Add4~2_combout ;
wire \p1|Add8~2_combout ;
wire \p1|Add1~6_combout ;
wire \p1|Selector560~0_combout ;
wire \p1|Selector560~1_combout ;
wire \p1|Selector126~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|pos_X|memRAM~6_combout ;
wire \p1|Selector400~0_combout ;
wire \p1|xi[2]~36_combout ;
wire \p1|xi[2]~feeder_combout ;
wire \p1|Add8~0_combout ;
wire \p1|Add1~4_combout ;
wire \p1|Add4~0_combout ;
wire \p1|Selector561~0_combout ;
wire \p1|Selector561~1_combout ;
wire \p1|Selector127~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|pos_X|memRAM~5_combout ;
wire \p1|Selector193~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[15]~1_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder_combout ;
wire \p1|pos_Y|memRAM~5_combout ;
wire \p1|Add1~2_combout ;
wire \p1|Selector562~0_combout ;
wire \p1|Selector562~1_combout ;
wire \p1|Selector128~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a0 ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[13]~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder_combout ;
wire \p1|pos_Y|memRAM~4_combout ;
wire \p1|Add1~0_combout ;
wire \p1|Selector563~0_combout ;
wire \p1|Selector563~1_combout ;
wire \p1|WideOr40~1_combout ;
wire \p1|Selector300~0_combout ;
wire \p1|Selector305~0_combout ;
wire \p1|Selector305~1_combout ;
wire \p1|Selector304~0_combout ;
wire \p1|Selector304~1_combout ;
wire \p1|Selector303~0_combout ;
wire \p1|Selector303~1_combout ;
wire \p1|Selector302~0_combout ;
wire \p1|Selector302~1_combout ;
wire \p1|Selector301~0_combout ;
wire \p1|Selector301~1_combout ;
wire \p1|Selector300~1_combout ;
wire \p1|Selector300~2_combout ;
wire \p1|Selector299~0_combout ;
wire \p1|Selector299~1_combout ;
wire \p1|Selector298~0_combout ;
wire \p1|Selector298~1_combout ;
wire \p1|Selector336~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|Selector335~0_combout ;
wire \p1|Selector334~0_combout ;
wire \p1|Selector333~0_combout ;
wire \p1|Selector332~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|Selector331~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|Selector330~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|Selector329~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|Selector328~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|Selector327~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|Selector326~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|Selector325~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|Selector324~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|Selector323~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|Selector322~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|Selector321~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|Selector320~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|Selector319~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|Selector318~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|Selector317~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|Selector316~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|Selector315~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|Selector314~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|Selector313~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|Selector312~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|Selector311~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|Selector310~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|Selector309~0_combout ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|Selector308~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|Selector307~0_combout ;
wire \p1|eb|memROM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|ea|memROM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|Selector306~0_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a14 ;
wire \p1|grid|memRAM_rtl_0_bypass[12]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[11]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[9]~feeder_combout ;
wire \p1|grid|memRAM~3_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[13]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[15]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[16]~feeder_combout ;
wire \p1|grid|memRAM~4_combout ;
wire \p1|grid|memRAM~1_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[8]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[1]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[3]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[4]~feeder_combout ;
wire \p1|grid|memRAM~0_combout ;
wire \p1|grid|memRAM~2_combout ;
wire \p1|grid|memRAM~5_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[46]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[45]~14_combout ;
wire \p1|grid|memRAM~20_combout ;
wire \p1|reGrid~feeder_combout ;
wire \p1|reGrid~q ;
wire \p1|Selector677~0_combout ;
wire \p1|Selector267~2_combout ;
wire \p1|next_state.posA6~q ;
wire \p1|Selector48~0_combout ;
wire \p1|state.posA6~q ;
wire \p1|Selector269~0_combout ;
wire \p1|next_state.posB4~q ;
wire \p1|Selector54~0_combout ;
wire \p1|state.posB4~q ;
wire \p1|WideOr49~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[48]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[47]~15_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a15 ;
wire \p1|grid|memRAM~21_combout ;
wire \p1|Selector676~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[42]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a12 ;
wire \p1|grid|memRAM_rtl_0_bypass[41]~12_combout ;
wire \p1|grid|memRAM~18_combout ;
wire \p1|Selector679~0_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a13 ;
wire \p1|grid|memRAM_rtl_0_bypass[44]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[43]~13_combout ;
wire \p1|grid|memRAM~19_combout ;
wire \p1|Selector678~0_combout ;
wire \p1|always0~3_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[24]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[23]~3_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a3 ;
wire \p1|grid|memRAM~9_combout ;
wire \p1|Selector688~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[20]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a1 ;
wire \p1|grid|memRAM_rtl_0_bypass[19]~1_combout ;
wire \p1|grid|memRAM~7_combout ;
wire \p1|Selector690~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[18]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \p1|grid|memRAM_rtl_0_bypass[17]~0_combout ;
wire \p1|grid|memRAM~6_combout ;
wire \p1|Selector691~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[22]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[21]~2_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a2 ;
wire \p1|grid|memRAM~8_combout ;
wire \p1|Selector689~0_combout ;
wire \p1|always0~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[34]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[33]~8_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a8 ;
wire \p1|grid|memRAM~14_combout ;
wire \p1|Selector683~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[39]~11_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a11 ;
wire \p1|grid|memRAM_rtl_0_bypass[40]~feeder_combout ;
wire \p1|grid|memRAM~17_combout ;
wire \p1|Selector680~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[37]~10_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[38]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a10 ;
wire \p1|grid|memRAM~16_combout ;
wire \p1|Selector681~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[35]~9_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[36]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|grid|memRAM~15_combout ;
wire \p1|Selector682~0_combout ;
wire \p1|always0~2_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a7 ;
wire \p1|grid|memRAM_rtl_0_bypass[31]~7_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[32]~feeder_combout ;
wire \p1|grid|memRAM~13_combout ;
wire \p1|Selector684~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[30]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[29]~6_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a6 ;
wire \p1|grid|memRAM~12_combout ;
wire \p1|Selector685~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[26]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a4 ;
wire \p1|grid|memRAM_rtl_0_bypass[25]~4_combout ;
wire \p1|grid|memRAM~10_combout ;
wire \p1|Selector687~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[28]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a5 ;
wire \p1|grid|memRAM_rtl_0_bypass[27]~5_combout ;
wire \p1|grid|memRAM~11_combout ;
wire \p1|Selector686~0_combout ;
wire \p1|always0~1_combout ;
wire \p1|always0~4_combout ;
wire \p1|always0~18_combout ;
wire \p1|always0~15_combout ;
wire \p1|always0~17_combout ;
wire \p1|always0~16_combout ;
wire \p1|always0~19_combout ;
wire \p1|always0~11_combout ;
wire \p1|always0~12_combout ;
wire \p1|always0~13_combout ;
wire \p1|always0~10_combout ;
wire \p1|always0~14_combout ;
wire \p1|always0~20_combout ;
wire \p1|always0~30_combout ;
wire \p1|Selector97~6_combout ;
wire \p1|Selector97~7_combout ;
wire \p1|Selector97~9_combout ;
wire \p1|Selector97~combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \p1|pos_X|memRAM~4_combout ;
wire \p1|Selector402~0_combout ;
wire \p1|xi[0]~32_combout ;
wire \p1|xi[0]~feeder_combout ;
wire \p1|Selector129~0_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a4 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[22]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[21]~4_combout ;
wire \p1|pos_X|memRAM~8_combout ;
wire \p1|Selector398~0_combout ;
wire \p1|xi[4]~41 ;
wire \p1|xi[5]~42_combout ;
wire \p1|xi[5]~feeder_combout ;
wire \p1|Selector397~0_combout ;
wire \p1|Equal2~1_combout ;
wire \p1|Equal2~3_combout ;
wire \p1|Equal2~0_combout ;
wire \p1|Equal2~2_combout ;
wire \p1|Equal2~4_combout ;
wire \p1|Equal2~10_combout ;
wire \p1|Equal1~0_combout ;
wire \p1|Selector42~0_combout ;
wire \p1|state.posA0~q ;
wire \p1|j[21]~104_combout ;
wire \p1|j[21]~49_combout ;
wire \p1|Selector97~0_combout ;
wire \p1|j[21]~51_combout ;
wire \p1|j[1]~39 ;
wire \p1|j[2]~40_combout ;
wire \p1|j[2]~41 ;
wire \p1|j[3]~42_combout ;
wire \p1|j[3]~43 ;
wire \p1|j[4]~44_combout ;
wire \p1|j[4]~45 ;
wire \p1|j[5]~46_combout ;
wire \p1|j[5]~47 ;
wire \p1|j[6]~52_combout ;
wire \p1|j[6]~53 ;
wire \p1|j[7]~54_combout ;
wire \p1|j[7]~55 ;
wire \p1|j[8]~56_combout ;
wire \p1|j[8]~57 ;
wire \p1|j[9]~58_combout ;
wire \p1|j[9]~59 ;
wire \p1|j[10]~60_combout ;
wire \p1|j[10]~61 ;
wire \p1|j[11]~62_combout ;
wire \p1|j[11]~63 ;
wire \p1|j[12]~64_combout ;
wire \p1|j[12]~65 ;
wire \p1|j[13]~66_combout ;
wire \p1|j[13]~67 ;
wire \p1|j[14]~68_combout ;
wire \p1|j[14]~69 ;
wire \p1|j[15]~70_combout ;
wire \p1|j[15]~71 ;
wire \p1|j[16]~72_combout ;
wire \p1|j[16]~73 ;
wire \p1|j[17]~74_combout ;
wire \p1|j[17]~75 ;
wire \p1|j[18]~76_combout ;
wire \p1|j[18]~77 ;
wire \p1|j[19]~78_combout ;
wire \p1|j[19]~79 ;
wire \p1|j[20]~80_combout ;
wire \p1|j[20]~81 ;
wire \p1|j[21]~82_combout ;
wire \p1|j[21]~83 ;
wire \p1|j[22]~84_combout ;
wire \p1|j[22]~85 ;
wire \p1|j[23]~86_combout ;
wire \p1|j[23]~87 ;
wire \p1|j[24]~88_combout ;
wire \p1|j[24]~89 ;
wire \p1|j[25]~90_combout ;
wire \p1|j[25]~91 ;
wire \p1|j[26]~92_combout ;
wire \p1|j[26]~93 ;
wire \p1|j[27]~94_combout ;
wire \p1|j[27]~95 ;
wire \p1|j[28]~96_combout ;
wire \p1|j[28]~97 ;
wire \p1|j[29]~98_combout ;
wire \p1|j[29]~99 ;
wire \p1|j[30]~100_combout ;
wire \p1|j[30]~101 ;
wire \p1|j[31]~102_combout ;
wire \p1|LessThan0~4_combout ;
wire \p1|LessThan0~8_combout ;
wire \p1|LessThan0~7_combout ;
wire \p1|LessThan0~5_combout ;
wire \p1|LessThan0~6_combout ;
wire \p1|LessThan0~9_combout ;
wire \p1|LessThan0~1_combout ;
wire \p1|LessThan0~2_combout ;
wire \p1|LessThan0~0_combout ;
wire \p1|LessThan0~3_combout ;
wire \p1|LessThan0~10_combout ;
wire \p1|Selector37~2_combout ;
wire \p1|state.reMem0~q ;
wire \p1|i[20]~39_combout ;
wire \p1|Selector262~0_combout ;
wire \p1|next_state.reMem1~q ;
wire \p1|Selector38~0_combout ;
wire \p1|state.reMem1~q ;
wire \p1|Selector263~0_combout ;
wire \p1|next_state.reMem2~q ;
wire \p1|Selector39~0_combout ;
wire \p1|state.reMem2~q ;
wire \p1|pos_a_Y[8]~0_combout ;
wire \p1|xi[27]~86_combout ;
wire \p1|xi[27]~feeder_combout ;
wire \p1|Add4~50_combout ;
wire \p1|Add8~50_combout ;
wire \p1|Add1~54_combout ;
wire \p1|Selector536~0_combout ;
wire \p1|Selector536~1_combout ;
wire \p1|Selector102~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[67]~27_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|pos_X|memRAM~31_combout ;
wire \p1|Add4~54_combout ;
wire \p1|Add8~54_combout ;
wire \p1|Add1~58_combout ;
wire \p1|Selector534~0_combout ;
wire \p1|Selector534~1_combout ;
wire \p1|Selector100~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[71]~29_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|pos_X|memRAM~33_combout ;
wire \p1|Selector373~0_combout ;
wire \p1|xi[29]~90_combout ;
wire \p1|xi[29]~feeder_combout ;
wire \p1|always0~28_combout ;
wire \p1|always0~26_combout ;
wire \p1|always0~27_combout ;
wire \p1|always0~24_combout ;
wire \p1|always0~21_combout ;
wire \p1|always0~22_combout ;
wire \p1|always0~23_combout ;
wire \p1|always0~25_combout ;
wire \p1|always0~29_combout ;
wire \p1|Selector55~0_combout ;
wire \p1|Selector55~1_combout ;
wire \p1|state.posB5~q ;
wire \p1|j[21]~48_combout ;
wire \p1|WideOr29~5_combout ;
wire \p1|addrOX[0]~feeder_combout ;
wire \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|xj[30]~92_combout ;
wire \p1|xj[30]~feeder_combout ;
wire \p1|aux3[30]~92_combout ;
wire \p1|Selector164~0_combout ;
wire \p1|pos_Y|memRAM_rtl_0_bypass[73]~30_combout ;
wire \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|pos_Y|memRAM~34_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[77]~30_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[78]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a30 ;
wire \p1|grid|memRAM~36_combout ;
wire \p1|Selector661~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[76]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[75]~29_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a29 ;
wire \p1|grid|memRAM~35_combout ;
wire \p1|Selector662~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[80]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[79]~31_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a31 ;
wire \p1|grid|memRAM~37_combout ;
wire \p1|Selector660~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[74]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[73]~28_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a28 ;
wire \p1|grid|memRAM~34_combout ;
wire \p1|Selector663~0_combout ;
wire \p1|always0~8_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[64]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[63]~23_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a23 ;
wire \p1|grid|memRAM~29_combout ;
wire \p1|Selector668~0_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a20 ;
wire \p1|grid|memRAM_rtl_0_bypass[58]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[57]~20_combout ;
wire \p1|grid|memRAM~26_combout ;
wire \p1|Selector671~0_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a22 ;
wire \p1|grid|memRAM_rtl_0_bypass[62]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[61]~22_combout ;
wire \p1|grid|memRAM~28_combout ;
wire \p1|Selector669~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[60]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[59]~21_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a21 ;
wire \p1|grid|memRAM~27_combout ;
wire \p1|Selector670~0_combout ;
wire \p1|always0~6_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a18 ;
wire \p1|grid|memRAM_rtl_0_bypass[54]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[53]~18_combout ;
wire \p1|grid|memRAM~24_combout ;
wire \p1|Selector673~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[55]~19_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[56]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a19 ;
wire \p1|grid|memRAM~25_combout ;
wire \p1|Selector672~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[49]~16_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[50]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a16 ;
wire \p1|grid|memRAM~22_combout ;
wire \p1|Selector675~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[52]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[51]~17_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a17 ;
wire \p1|grid|memRAM~23_combout ;
wire \p1|Selector674~0_combout ;
wire \p1|always0~5_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[71]~27_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[72]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a27 ;
wire \p1|grid|memRAM~33_combout ;
wire \p1|Selector664~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[65]~24_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[66]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a24 ;
wire \p1|grid|memRAM~30_combout ;
wire \p1|Selector667~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[69]~26_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[70]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|grid|memRAM~32_combout ;
wire \p1|Selector665~0_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[68]~feeder_combout ;
wire \p1|grid|memRAM_rtl_0_bypass[67]~25_combout ;
wire \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a25 ;
wire \p1|grid|memRAM~31_combout ;
wire \p1|Selector666~0_combout ;
wire \p1|always0~7_combout ;
wire \p1|always0~9_combout ;
wire \p1|always0~31_combout ;
wire \p1|Selector49~2_combout ;
wire \p1|Selector49~3_combout ;
wire \p1|state.posA7~q ;
wire \p1|Selector408~0_combout ;
wire \p1|xj[26]~84_combout ;
wire \p1|Add8~48_combout ;
wire \p1|Add4~48_combout ;
wire \p1|Add1~52_combout ;
wire \p1|Selector537~0_combout ;
wire \p1|Selector537~1_combout ;
wire \p1|Selector103~0_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[65]~26_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a26 ;
wire \p1|pos_X|memRAM~30_combout ;
wire \p1|Selector376~0_combout ;
wire \p1|Equal2~7_combout ;
wire \p1|Equal2~5_combout ;
wire \p1|Equal2~8_combout ;
wire \p1|Equal2~6_combout ;
wire \p1|Equal2~9_combout ;
wire \p1|Selector499~0_combout ;
wire \p1|Selector265~2_combout ;
wire \p1|next_state.posA1~q ;
wire \p1|Selector43~0_combout ;
wire \p1|state.posA1~q ;
wire \p1|state.posA2~q ;
wire \p1|Selector97~2_combout ;
wire \p1|Add0~4_combout ;
wire \p1|Selector95~0_combout ;
wire \p1|Selector95~combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[6]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[7]~feeder_combout ;
wire \p1|pos_X|memRAM~1_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[12]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[11]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[9]~feeder_combout ;
wire \p1|pos_X|memRAM~2_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[1]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[3]~feeder_combout ;
wire \p1|pos_X|memRAM_rtl_0_bypass[2]~feeder_combout ;
wire \p1|pos_X|memRAM~0_combout ;
wire \p1|pos_X|memRAM~3_combout ;
wire \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a9 ;
wire \p1|pos_X|memRAM_rtl_0_bypass[31]~9_combout ;
wire \p1|pos_X|memRAM~13_combout ;
wire \p1|Selector393~0_combout ;
wire \p1|xi[9]~50_combout ;
wire \p1|Selector457~0_combout ;
wire \p1|pos_b_X[20]~0_combout ;
wire \p1|Selector455~0_combout ;
wire \p1|Selector456~0_combout ;
wire \p1|Selector458~0_combout ;
wire \p1|Equal3~3_combout ;
wire \p1|Selector451~0_combout ;
wire \p1|Selector453~0_combout ;
wire \p1|Selector452~0_combout ;
wire \p1|Selector454~0_combout ;
wire \p1|Equal3~4_combout ;
wire \p1|Selector449~0_combout ;
wire \p1|Selector448~0_combout ;
wire \p1|Selector447~0_combout ;
wire \p1|Selector450~0_combout ;
wire \p1|Equal3~5_combout ;
wire \p1|Selector438~0_combout ;
wire \p1|Selector435~0_combout ;
wire \p1|Selector436~0_combout ;
wire \p1|Selector437~0_combout ;
wire \p1|Equal3~8_combout ;
wire \p1|Selector440~0_combout ;
wire \p1|Selector441~0_combout ;
wire \p1|Selector439~0_combout ;
wire \p1|Selector442~0_combout ;
wire \p1|Equal3~7_combout ;
wire \p1|Selector443~0_combout ;
wire \p1|Selector446~0_combout ;
wire \p1|Selector445~0_combout ;
wire \p1|Selector444~0_combout ;
wire \p1|Equal3~6_combout ;
wire \p1|Equal3~9_combout ;
wire \p1|Selector461~0_combout ;
wire \p1|Selector462~0_combout ;
wire \p1|Selector460~0_combout ;
wire \p1|Selector459~0_combout ;
wire \p1|Equal3~1_combout ;
wire \p1|Selector463~0_combout ;
wire \p1|Selector464~0_combout ;
wire \p1|Selector466~0_combout ;
wire \p1|Selector465~0_combout ;
wire \p1|Equal3~0_combout ;
wire \p1|Equal3~2_combout ;
wire \p1|Equal3~10_combout ;
wire \p1|Selector37~0_combout ;
wire \p1|WideOr42~0_combout ;
wire \p1|Selector267~0_combout ;
wire \p1|Selector267~1_combout ;
wire \p1|Selector264~0_combout ;
wire \p1|next_state.reMem4~q ;
wire \p1|Selector41~0_combout ;
wire \p1|state.reMem4~q ;
wire \p1|Selector273~0_combout ;
wire \p1|Selector50~0_combout ;
wire \p1|Selector50~1_combout ;
wire \p1|state.posB0~q ;
wire \p1|Selector499~1_combout ;
wire \p1|Selector65~3_combout ;
wire \p1|Selector65~2_combout ;
wire \p1|state.waitState~q ;
wire \p1|Selector272~0_combout ;
wire \p1|next_state.eval3~q ;
wire \p1|Selector59~0_combout ;
wire \p1|state.eval3~q ;
wire \p1|state.eval4~feeder_combout ;
wire \p1|state.eval4~q ;
wire \p1|Add9~0_combout ;
wire \p1|diff_pos_x[0]~1_combout ;
wire \p1|Add10~1_cout ;
wire \p1|Add10~2_combout ;
wire \p1|Add9~1 ;
wire \p1|Add9~2_combout ;
wire \p1|Selector723~0_combout ;
wire \p1|Add9~3 ;
wire \p1|Add9~5 ;
wire \p1|Add9~7 ;
wire \p1|Add9~9 ;
wire \p1|Add9~11 ;
wire \p1|Add9~13 ;
wire \p1|Add9~15 ;
wire \p1|Add9~17 ;
wire \p1|Add9~19 ;
wire \p1|Add9~21 ;
wire \p1|Add9~23 ;
wire \p1|Add9~25 ;
wire \p1|Add9~27 ;
wire \p1|Add9~29 ;
wire \p1|Add9~31 ;
wire \p1|Add9~33 ;
wire \p1|Add9~35 ;
wire \p1|Add9~37 ;
wire \p1|Add9~39 ;
wire \p1|Add9~41 ;
wire \p1|Add9~43 ;
wire \p1|Add9~45 ;
wire \p1|Add9~47 ;
wire \p1|Add9~49 ;
wire \p1|Add9~51 ;
wire \p1|Add9~53 ;
wire \p1|Add9~55 ;
wire \p1|Add9~57 ;
wire \p1|Add9~59 ;
wire \p1|Add9~61 ;
wire \p1|Add9~62_combout ;
wire \p1|diff_pos_x[31]~0_combout ;
wire \p1|Add9~60_combout ;
wire \p1|Add9~54_combout ;
wire \p1|Add9~52_combout ;
wire \p1|Add9~44_combout ;
wire \p1|Add9~38_combout ;
wire \p1|Add9~34_combout ;
wire \p1|Add9~30_combout ;
wire \p1|Add9~28_combout ;
wire \p1|Add9~22_combout ;
wire \p1|Add9~20_combout ;
wire \p1|Add9~12_combout ;
wire \p1|Add10~5 ;
wire \p1|Add10~6_combout ;
wire \p1|Add9~6_combout ;
wire \p1|Selector721~0_combout ;
wire \p1|Add10~7 ;
wire \p1|Add10~8_combout ;
wire \p1|Add9~8_combout ;
wire \p1|Selector720~0_combout ;
wire \p1|Add10~9 ;
wire \p1|Add10~10_combout ;
wire \p1|Add9~10_combout ;
wire \p1|Selector719~0_combout ;
wire \p1|Add10~11 ;
wire \p1|Add10~12_combout ;
wire \p1|Selector718~0_combout ;
wire \p1|Add10~13 ;
wire \p1|Add10~14_combout ;
wire \p1|Add9~14_combout ;
wire \p1|Selector717~0_combout ;
wire \p1|Add10~15 ;
wire \p1|Add10~16_combout ;
wire \p1|Add9~16_combout ;
wire \p1|Selector716~0_combout ;
wire \p1|Add10~17 ;
wire \p1|Add10~18_combout ;
wire \p1|Add9~18_combout ;
wire \p1|Selector715~0_combout ;
wire \p1|Add10~19 ;
wire \p1|Add10~20_combout ;
wire \p1|Selector714~0_combout ;
wire \p1|Add10~21 ;
wire \p1|Add10~22_combout ;
wire \p1|Selector713~0_combout ;
wire \p1|Add10~23 ;
wire \p1|Add10~24_combout ;
wire \p1|Add9~24_combout ;
wire \p1|Selector712~0_combout ;
wire \p1|Add10~25 ;
wire \p1|Add10~26_combout ;
wire \p1|Add9~26_combout ;
wire \p1|Selector711~0_combout ;
wire \p1|Add10~27 ;
wire \p1|Add10~28_combout ;
wire \p1|Selector710~0_combout ;
wire \p1|Add10~29 ;
wire \p1|Add10~30_combout ;
wire \p1|Selector709~0_combout ;
wire \p1|Add10~31 ;
wire \p1|Add10~32_combout ;
wire \p1|Add9~32_combout ;
wire \p1|Selector708~0_combout ;
wire \p1|Add10~33 ;
wire \p1|Add10~34_combout ;
wire \p1|Selector707~0_combout ;
wire \p1|Add10~35 ;
wire \p1|Add10~36_combout ;
wire \p1|Add9~36_combout ;
wire \p1|Selector706~0_combout ;
wire \p1|Add10~37 ;
wire \p1|Add10~38_combout ;
wire \p1|Selector705~0_combout ;
wire \p1|Add10~39 ;
wire \p1|Add10~40_combout ;
wire \p1|Add9~40_combout ;
wire \p1|Selector704~0_combout ;
wire \p1|Add10~41 ;
wire \p1|Add10~42_combout ;
wire \p1|Add9~42_combout ;
wire \p1|Selector703~0_combout ;
wire \p1|Add10~43 ;
wire \p1|Add10~44_combout ;
wire \p1|Selector702~0_combout ;
wire \p1|Add10~45 ;
wire \p1|Add10~46_combout ;
wire \p1|Add9~46_combout ;
wire \p1|Selector701~0_combout ;
wire \p1|Add10~47 ;
wire \p1|Add10~48_combout ;
wire \p1|Add9~48_combout ;
wire \p1|Selector700~0_combout ;
wire \p1|Add10~49 ;
wire \p1|Add10~50_combout ;
wire \p1|Add9~50_combout ;
wire \p1|Selector699~0_combout ;
wire \p1|Add10~51 ;
wire \p1|Add10~52_combout ;
wire \p1|Selector698~0_combout ;
wire \p1|Add10~53 ;
wire \p1|Add10~54_combout ;
wire \p1|Selector697~0_combout ;
wire \p1|Add10~55 ;
wire \p1|Add10~56_combout ;
wire \p1|Add9~56_combout ;
wire \p1|Selector696~0_combout ;
wire \p1|Add10~57 ;
wire \p1|Add10~58_combout ;
wire \p1|Add9~58_combout ;
wire \p1|Selector695~0_combout ;
wire \p1|Add10~59 ;
wire \p1|Add10~60_combout ;
wire \p1|Selector694~0_combout ;
wire \p1|Add10~61 ;
wire \p1|Add10~62_combout ;
wire \p1|diff_pos_x~3_combout ;
wire \p1|diff_pos_x[1]~2_combout ;
wire \p1|Add10~3 ;
wire \p1|Add10~4_combout ;
wire \p1|Add9~4_combout ;
wire \p1|Selector722~0_combout ;
wire \p1|Add11~0_combout ;
wire \p1|diff_pos_y[0]~1_combout ;
wire \p1|Add14~0_combout ;
wire \p1|Add13~0_combout ;
wire \p1|sum[0]~32_combout ;
wire \p1|Add13~1 ;
wire \p1|Add13~2_combout ;
wire \p1|Add11~1 ;
wire \p1|Add11~2_combout ;
wire \p1|Add12~1_cout ;
wire \p1|Add12~2_combout ;
wire \p1|Selector755~0_combout ;
wire \p1|aux4[31]~feeder_combout ;
wire \p1|aux4[29]~feeder_combout ;
wire \p1|aux4[28]~feeder_combout ;
wire \p1|aux4[26]~feeder_combout ;
wire \p1|aux4[25]~feeder_combout ;
wire \p1|aux4[24]~feeder_combout ;
wire \p1|aux4[21]~feeder_combout ;
wire \p1|aux4[17]~feeder_combout ;
wire \p1|aux4[15]~feeder_combout ;
wire \p1|aux4[13]~feeder_combout ;
wire \p1|aux4[12]~feeder_combout ;
wire \p1|aux4[11]~feeder_combout ;
wire \p1|aux4[10]~feeder_combout ;
wire \p1|aux4[8]~feeder_combout ;
wire \p1|aux4[6]~feeder_combout ;
wire \p1|aux4[5]~feeder_combout ;
wire \p1|aux4[3]~feeder_combout ;
wire \p1|Add11~3 ;
wire \p1|Add11~5 ;
wire \p1|Add11~7 ;
wire \p1|Add11~9 ;
wire \p1|Add11~11 ;
wire \p1|Add11~13 ;
wire \p1|Add11~15 ;
wire \p1|Add11~17 ;
wire \p1|Add11~19 ;
wire \p1|Add11~21 ;
wire \p1|Add11~23 ;
wire \p1|Add11~25 ;
wire \p1|Add11~27 ;
wire \p1|Add11~29 ;
wire \p1|Add11~31 ;
wire \p1|Add11~33 ;
wire \p1|Add11~35 ;
wire \p1|Add11~37 ;
wire \p1|Add11~39 ;
wire \p1|Add11~41 ;
wire \p1|Add11~43 ;
wire \p1|Add11~45 ;
wire \p1|Add11~47 ;
wire \p1|Add11~49 ;
wire \p1|Add11~51 ;
wire \p1|Add11~53 ;
wire \p1|Add11~55 ;
wire \p1|Add11~57 ;
wire \p1|Add11~59 ;
wire \p1|Add11~61 ;
wire \p1|Add11~62_combout ;
wire \p1|diff_pos_y[31]~0_combout ;
wire \p1|Add11~60_combout ;
wire \p1|Add11~58_combout ;
wire \p1|Add11~50_combout ;
wire \p1|Add11~48_combout ;
wire \p1|Add11~38_combout ;
wire \p1|Add11~36_combout ;
wire \p1|Add11~34_combout ;
wire \p1|Add11~28_combout ;
wire \p1|Add11~26_combout ;
wire \p1|Add11~22_combout ;
wire \p1|Add11~20_combout ;
wire \p1|Add11~18_combout ;
wire \p1|Add11~16_combout ;
wire \p1|Add11~4_combout ;
wire \p1|Add12~3 ;
wire \p1|Add12~4_combout ;
wire \p1|Selector754~0_combout ;
wire \p1|Add12~5 ;
wire \p1|Add12~6_combout ;
wire \p1|Add11~6_combout ;
wire \p1|Selector753~0_combout ;
wire \p1|Add12~7 ;
wire \p1|Add12~8_combout ;
wire \p1|Add11~8_combout ;
wire \p1|Selector752~0_combout ;
wire \p1|Add12~9 ;
wire \p1|Add12~10_combout ;
wire \p1|Add11~10_combout ;
wire \p1|Selector751~0_combout ;
wire \p1|Add12~11 ;
wire \p1|Add12~12_combout ;
wire \p1|Add11~12_combout ;
wire \p1|Selector750~0_combout ;
wire \p1|Add12~13 ;
wire \p1|Add12~14_combout ;
wire \p1|Add11~14_combout ;
wire \p1|Selector749~0_combout ;
wire \p1|Add12~15 ;
wire \p1|Add12~16_combout ;
wire \p1|Selector748~0_combout ;
wire \p1|Add12~17 ;
wire \p1|Add12~18_combout ;
wire \p1|Selector747~0_combout ;
wire \p1|Add12~19 ;
wire \p1|Add12~20_combout ;
wire \p1|Selector746~0_combout ;
wire \p1|Add12~21 ;
wire \p1|Add12~22_combout ;
wire \p1|Selector745~0_combout ;
wire \p1|Add12~23 ;
wire \p1|Add12~24_combout ;
wire \p1|Add11~24_combout ;
wire \p1|Selector744~0_combout ;
wire \p1|Add12~25 ;
wire \p1|Add12~26_combout ;
wire \p1|Selector743~0_combout ;
wire \p1|Add12~27 ;
wire \p1|Add12~28_combout ;
wire \p1|Selector742~0_combout ;
wire \p1|Add12~29 ;
wire \p1|Add12~30_combout ;
wire \p1|Add11~30_combout ;
wire \p1|Selector741~0_combout ;
wire \p1|Add12~31 ;
wire \p1|Add12~32_combout ;
wire \p1|Add11~32_combout ;
wire \p1|Selector740~0_combout ;
wire \p1|Add12~33 ;
wire \p1|Add12~34_combout ;
wire \p1|Selector739~0_combout ;
wire \p1|Add12~35 ;
wire \p1|Add12~36_combout ;
wire \p1|Selector738~0_combout ;
wire \p1|Add12~37 ;
wire \p1|Add12~38_combout ;
wire \p1|Selector737~0_combout ;
wire \p1|Add12~39 ;
wire \p1|Add12~40_combout ;
wire \p1|Add11~40_combout ;
wire \p1|Selector736~0_combout ;
wire \p1|Add12~41 ;
wire \p1|Add12~42_combout ;
wire \p1|Add11~42_combout ;
wire \p1|Selector735~0_combout ;
wire \p1|Add12~43 ;
wire \p1|Add12~44_combout ;
wire \p1|Add11~44_combout ;
wire \p1|Selector734~0_combout ;
wire \p1|Add12~45 ;
wire \p1|Add12~46_combout ;
wire \p1|Add11~46_combout ;
wire \p1|Selector733~0_combout ;
wire \p1|Add12~47 ;
wire \p1|Add12~48_combout ;
wire \p1|Selector732~0_combout ;
wire \p1|Add12~49 ;
wire \p1|Add12~50_combout ;
wire \p1|Selector731~0_combout ;
wire \p1|Add12~51 ;
wire \p1|Add12~52_combout ;
wire \p1|Add11~52_combout ;
wire \p1|Selector730~0_combout ;
wire \p1|Add12~53 ;
wire \p1|Add12~54_combout ;
wire \p1|Add11~54_combout ;
wire \p1|Selector729~0_combout ;
wire \p1|Add12~55 ;
wire \p1|Add12~56_combout ;
wire \p1|Add11~56_combout ;
wire \p1|Selector728~0_combout ;
wire \p1|Add12~57 ;
wire \p1|Add12~58_combout ;
wire \p1|Selector727~0_combout ;
wire \p1|Add12~59 ;
wire \p1|Add12~60_combout ;
wire \p1|Selector726~0_combout ;
wire \p1|Add12~61 ;
wire \p1|Add12~62_combout ;
wire \p1|diff_pos_y~3_combout ;
wire \p1|diff_pos_y[15]~2_combout ;
wire \p1|Add14~1 ;
wire \p1|Add14~2_combout ;
wire \p1|sum[0]~33 ;
wire \p1|sum[1]~34_combout ;
wire \p1|Add13~3 ;
wire \p1|Add13~4_combout ;
wire \p1|Add14~3 ;
wire \p1|Add14~4_combout ;
wire \p1|sum[1]~35 ;
wire \p1|sum[2]~36_combout ;
wire \p1|state.exit~3_combout ;
wire \p1|state.exit~2_combout ;
wire \p1|state.exit~q ;
wire \displays_in[0][2]~combout ;
wire \displays_in[0][1]~combout ;
wire \p1|Add13~5 ;
wire \p1|Add13~6_combout ;
wire \p1|Add14~5 ;
wire \p1|Add14~6_combout ;
wire \p1|sum[2]~37 ;
wire \p1|sum[3]~38_combout ;
wire \displays_in[0][3]~combout ;
wire \displays_in[0][0]~0_combout ;
wire \displays_in[0][0]~1_combout ;
wire \displays_in[0][0]~combout ;
wire \display0|WideOr6~0_combout ;
wire \display0|WideOr5~0_combout ;
wire \display0|WideOr4~0_combout ;
wire \display0|WideOr3~0_combout ;
wire \display0|WideOr2~0_combout ;
wire \display0|WideOr1~0_combout ;
wire \display0|WideOr0~0_combout ;
wire \p1|Add14~7 ;
wire \p1|Add14~8_combout ;
wire \p1|Add13~7 ;
wire \p1|Add13~8_combout ;
wire \p1|sum[3]~39 ;
wire \p1|sum[4]~40_combout ;
wire \p1|evalResult[4]~feeder_combout ;
wire \displays_in[1][0]~2_combout ;
wire \displays_in[1][0]~2clkctrl_outclk ;
wire \displays_in[1][0]~combout ;
wire \p1|Add14~9 ;
wire \p1|Add14~11 ;
wire \p1|Add14~13 ;
wire \p1|Add14~14_combout ;
wire \p1|Add14~12_combout ;
wire \p1|Add14~10_combout ;
wire \p1|Add13~9 ;
wire \p1|Add13~10_combout ;
wire \p1|sum[4]~41 ;
wire \p1|sum[5]~42_combout ;
wire \p1|Add13~11 ;
wire \p1|Add13~12_combout ;
wire \p1|sum[5]~43 ;
wire \p1|sum[6]~44_combout ;
wire \p1|Add13~13 ;
wire \p1|Add13~14_combout ;
wire \p1|sum[6]~45 ;
wire \p1|sum[7]~46_combout ;
wire \p1|evalResult[7]~feeder_combout ;
wire \displays_in[1][3]~combout ;
wire \p1|evalResult[6]~feeder_combout ;
wire \displays_in[1][2]~combout ;
wire \p1|evalResult[5]~feeder_combout ;
wire \displays_in[1][1]~combout ;
wire \display1|WideOr6~0_combout ;
wire \display1|WideOr5~0_combout ;
wire \display1|WideOr4~0_combout ;
wire \display1|WideOr3~0_combout ;
wire \display1|WideOr2~0_combout ;
wire \display1|WideOr1~0_combout ;
wire \display1|WideOr0~0_combout ;
wire \p1|Add14~15 ;
wire \p1|Add14~16_combout ;
wire \p1|Add13~15 ;
wire \p1|Add13~16_combout ;
wire \p1|sum[7]~47 ;
wire \p1|sum[8]~48_combout ;
wire \p1|Add13~17 ;
wire \p1|Add13~18_combout ;
wire \p1|Add14~17 ;
wire \p1|Add14~18_combout ;
wire \p1|sum[8]~49 ;
wire \p1|sum[9]~50_combout ;
wire \p1|evalResult[9]~feeder_combout ;
wire \displays_in[2][1]~combout ;
wire \p1|Add14~19 ;
wire \p1|Add14~21 ;
wire \p1|Add14~22_combout ;
wire \p1|Add13~19 ;
wire \p1|Add13~20_combout ;
wire \p1|Add14~20_combout ;
wire \p1|sum[9]~51 ;
wire \p1|sum[10]~52_combout ;
wire \p1|Add13~21 ;
wire \p1|Add13~22_combout ;
wire \p1|sum[10]~53 ;
wire \p1|sum[11]~54_combout ;
wire \p1|evalResult[11]~feeder_combout ;
wire \displays_in[2][3]~combout ;
wire \p1|evalResult[10]~feeder_combout ;
wire \displays_in[2][2]~combout ;
wire \p1|evalResult[8]~feeder_combout ;
wire \displays_in[2][0]~combout ;
wire \display2|WideOr6~0_combout ;
wire \display2|WideOr5~0_combout ;
wire \display2|WideOr4~0_combout ;
wire \display2|WideOr3~0_combout ;
wire \display2|WideOr2~0_combout ;
wire \display2|WideOr1~0_combout ;
wire \display2|WideOr0~0_combout ;
wire \p1|Add14~23 ;
wire \p1|Add14~25 ;
wire \p1|Add14~26_combout ;
wire \p1|Add13~23 ;
wire \p1|Add13~24_combout ;
wire \p1|Add14~24_combout ;
wire \p1|sum[11]~55 ;
wire \p1|sum[12]~56_combout ;
wire \p1|Add13~25 ;
wire \p1|Add13~26_combout ;
wire \p1|sum[12]~57 ;
wire \p1|sum[13]~58_combout ;
wire \p1|Add13~27 ;
wire \p1|Add13~28_combout ;
wire \p1|Add14~27 ;
wire \p1|Add14~28_combout ;
wire \p1|sum[13]~59 ;
wire \p1|sum[14]~60_combout ;
wire \p1|evalResult[14]~feeder_combout ;
wire \displays_in[3][2]~combout ;
wire \p1|evalResult[13]~feeder_combout ;
wire \displays_in[3][1]~combout ;
wire \p1|Add13~29 ;
wire \p1|Add13~30_combout ;
wire \p1|Add14~29 ;
wire \p1|Add14~30_combout ;
wire \p1|sum[14]~61 ;
wire \p1|sum[15]~62_combout ;
wire \p1|evalResult[15]~feeder_combout ;
wire \displays_in[3][3]~combout ;
wire \p1|evalResult[12]~feeder_combout ;
wire \displays_in[3][0]~combout ;
wire \display3|WideOr6~0_combout ;
wire \display3|WideOr5~0_combout ;
wire \display3|WideOr4~0_combout ;
wire \display3|WideOr3~0_combout ;
wire \display3|WideOr2~0_combout ;
wire \display3|WideOr1~0_combout ;
wire \display3|WideOr0~0_combout ;
wire \p1|Add14~31 ;
wire \p1|Add14~32_combout ;
wire \p1|Add13~31 ;
wire \p1|Add13~32_combout ;
wire \p1|sum[15]~63 ;
wire \p1|sum[16]~64_combout ;
wire \p1|evalResult[16]~feeder_combout ;
wire \displays_in[4][0]~combout ;
wire \p1|Add13~33 ;
wire \p1|Add13~34_combout ;
wire \p1|Add14~33 ;
wire \p1|Add14~34_combout ;
wire \p1|sum[16]~65 ;
wire \p1|sum[17]~66_combout ;
wire \p1|Add13~35 ;
wire \p1|Add13~36_combout ;
wire \p1|Add14~35 ;
wire \p1|Add14~36_combout ;
wire \p1|sum[17]~67 ;
wire \p1|sum[18]~68_combout ;
wire \p1|evalResult[18]~feeder_combout ;
wire \displays_in[4][2]~combout ;
wire \p1|Add13~37 ;
wire \p1|Add13~38_combout ;
wire \p1|Add14~37 ;
wire \p1|Add14~38_combout ;
wire \p1|sum[18]~69 ;
wire \p1|sum[19]~70_combout ;
wire \p1|evalResult[19]~feeder_combout ;
wire \displays_in[4][3]~combout ;
wire \p1|evalResult[17]~feeder_combout ;
wire \displays_in[4][1]~combout ;
wire \display4|WideOr6~0_combout ;
wire \display4|WideOr5~0_combout ;
wire \display4|WideOr4~0_combout ;
wire \display4|WideOr3~0_combout ;
wire \display4|WideOr2~0_combout ;
wire \display4|WideOr1~0_combout ;
wire \display4|WideOr0~0_combout ;
wire \p1|Add14~39 ;
wire \p1|Add14~41 ;
wire \p1|Add14~43 ;
wire \p1|Add14~44_combout ;
wire \p1|Add14~42_combout ;
wire \p1|Add14~40_combout ;
wire \p1|Add13~39 ;
wire \p1|Add13~40_combout ;
wire \p1|sum[19]~71 ;
wire \p1|sum[20]~72_combout ;
wire \p1|Add13~41 ;
wire \p1|Add13~42_combout ;
wire \p1|sum[20]~73 ;
wire \p1|sum[21]~74_combout ;
wire \p1|Add13~43 ;
wire \p1|Add13~44_combout ;
wire \p1|sum[21]~75 ;
wire \p1|sum[22]~76_combout ;
wire \p1|evalResult[22]~feeder_combout ;
wire \displays_in[5][2]~combout ;
wire \p1|Add14~45 ;
wire \p1|Add14~46_combout ;
wire \p1|Add13~45 ;
wire \p1|Add13~46_combout ;
wire \p1|sum[22]~77 ;
wire \p1|sum[23]~78_combout ;
wire \p1|evalResult[23]~feeder_combout ;
wire \displays_in[5][3]~combout ;
wire \p1|evalResult[20]~feeder_combout ;
wire \displays_in[5][0]~combout ;
wire \p1|evalResult[21]~feeder_combout ;
wire \displays_in[5][1]~combout ;
wire \display5|WideOr6~0_combout ;
wire \display5|WideOr5~0_combout ;
wire \display5|WideOr4~0_combout ;
wire \display5|WideOr3~0_combout ;
wire \display5|WideOr2~0_combout ;
wire \display5|WideOr1~0_combout ;
wire \display5|WideOr0~0_combout ;
wire \p1|Add14~47 ;
wire \p1|Add14~48_combout ;
wire \p1|Add13~47 ;
wire \p1|Add13~48_combout ;
wire \p1|sum[23]~79 ;
wire \p1|sum[24]~80_combout ;
wire \p1|evalResult[24]~feeder_combout ;
wire \displays_in[6][0]~combout ;
wire \p1|Add14~49 ;
wire \p1|Add14~50_combout ;
wire \p1|Add13~49 ;
wire \p1|Add13~50_combout ;
wire \p1|sum[24]~81 ;
wire \p1|sum[25]~82_combout ;
wire \p1|evalResult[25]~feeder_combout ;
wire \displays_in[6][1]~combout ;
wire \p1|Add13~51 ;
wire \p1|Add13~52_combout ;
wire \p1|Add14~51 ;
wire \p1|Add14~52_combout ;
wire \p1|sum[25]~83 ;
wire \p1|sum[26]~84_combout ;
wire \p1|Add13~53 ;
wire \p1|Add13~54_combout ;
wire \p1|Add14~53 ;
wire \p1|Add14~54_combout ;
wire \p1|sum[26]~85 ;
wire \p1|sum[27]~86_combout ;
wire \p1|evalResult[27]~feeder_combout ;
wire \displays_in[6][3]~combout ;
wire \p1|evalResult[26]~feeder_combout ;
wire \displays_in[6][2]~combout ;
wire \display6|WideOr6~0_combout ;
wire \display6|WideOr5~0_combout ;
wire \display6|WideOr4~0_combout ;
wire \display6|WideOr3~0_combout ;
wire \display6|WideOr2~0_combout ;
wire \display6|WideOr1~0_combout ;
wire \display6|WideOr0~0_combout ;
wire \p1|Add14~55 ;
wire \p1|Add14~57 ;
wire \p1|Add14~59 ;
wire \p1|Add14~60_combout ;
wire \p1|Add14~58_combout ;
wire \p1|Add13~55 ;
wire \p1|Add13~56_combout ;
wire \p1|Add14~56_combout ;
wire \p1|sum[27]~87 ;
wire \p1|sum[28]~88_combout ;
wire \p1|Add13~57 ;
wire \p1|Add13~58_combout ;
wire \p1|sum[28]~89 ;
wire \p1|sum[29]~90_combout ;
wire \p1|Add13~59 ;
wire \p1|Add13~60_combout ;
wire \p1|sum[29]~91 ;
wire \p1|sum[30]~92_combout ;
wire \p1|evalResult[30]~feeder_combout ;
wire \displays_in[7][2]~combout ;
wire \p1|Add13~61 ;
wire \p1|Add13~62_combout ;
wire \p1|Add14~61 ;
wire \p1|Add14~62_combout ;
wire \p1|sum[30]~93 ;
wire \p1|sum[31]~94_combout ;
wire \p1|evalResult[31]~feeder_combout ;
wire \displays_in[7][3]~combout ;
wire \p1|evalResult[28]~feeder_combout ;
wire \displays_in[7][0]~combout ;
wire \p1|evalResult[29]~feeder_combout ;
wire \displays_in[7][1]~combout ;
wire \display7|WideOr6~0_combout ;
wire \display7|WideOr5~0_combout ;
wire \display7|WideOr4~0_combout ;
wire \display7|WideOr3~0_combout ;
wire \display7|WideOr2~0_combout ;
wire \display7|WideOr1~0_combout ;
wire \display7|WideOr0~0_combout ;
wire [31:0] clock_divisor;
wire [31:0] \p1|xj ;
wire [31:0] \p1|evalResult ;
wire [31:0] \p1|aux2 ;
wire [31:0] \p1|pos_X|dataRead ;
wire [31:0] \p1|xi ;
wire [31:0] \p1|dinPY ;
wire [31:0] \p1|aux1 ;
wire [31:0] \p1|sum ;
wire [31:0] \p1|dinPX ;
wire [31:0] \p1|addrPX ;
wire [31:0] \p1|grid|dataRead ;
wire [31:0] \p1|j ;
wire [31:0] \p1|aux4 ;
wire [31:0] \p1|addrEA ;
wire [31:0] \p1|i ;
wire [31:0] \p1|aux3 ;
wire [31:0] \p1|pos_a_Y ;
wire [31:0] \p1|diff_pos_y ;
wire [31:0] \p1|addrGrid ;
wire [31:0] \p1|pos_a_X ;
wire [31:0] \p1|diff_pos_x ;
wire [31:0] \p1|addrEB ;
wire [31:0] \p1|pos_Y|dataRead ;
wire [31:0] \p1|pos_b_X ;
wire [31:0] \p1|dinGrid ;
wire [31:0] \p1|addrOX ;
wire [0:76] \p1|pos_Y|memRAM_rtl_0_bypass ;
wire [0:80] \p1|grid|memRAM_rtl_0_bypass ;
wire [0:76] \p1|pos_X|memRAM_rtl_0_bypass ;

wire [35:0] \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [35:0] \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [35:0] \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];

assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [18];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [19];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [20];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [21];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [22];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [23];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [24];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [25];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [26];
assign \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31  = \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [27];

assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a1  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a2  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a3  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a4  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a5  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a6  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a7  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a8  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a9  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a10  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a11  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a12  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a13  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a14  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a15  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a16  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a17  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a18  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a19  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a20  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a21  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a22  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a23  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a24  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a25  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a26  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a27  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a28  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a29  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a30  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a31  = \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a1  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a2  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a3  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a4  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a5  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a6  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a7  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a8  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a9  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a10  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a11  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a12  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a13  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a14  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a15  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a16  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a17  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a18  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a19  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a20  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a21  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a22  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a23  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a24  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a25  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a26  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a27  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a28  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a29  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a30  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a31  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a0  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a1  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a2  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a3  = \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a5  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a6  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a7  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a8  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a9  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a10  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a11  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a12  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a13  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a14  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [10];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a15  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [11];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a16  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [12];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a17  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [13];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a18  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [14];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a19  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [15];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a20  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [16];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a21  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [17];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a22  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [18];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a23  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [19];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a24  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [20];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a25  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [21];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a26  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [22];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a27  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [23];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a28  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [24];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a29  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [25];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a30  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [26];
assign \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a31  = \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [27];

assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a1  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a2  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a3  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a4  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a5  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a6  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a7  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a8  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a9  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a10  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a11  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a12  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a13  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a14  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a15  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a16  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a17  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a18  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a19  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a20  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a21  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a22  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a23  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a24  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a25  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a26  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a27  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a28  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a29  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a30  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \p1|eb|memROM_rtl_0|auto_generated|ram_block1a31  = \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a1  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a2  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a3  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a4  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a5  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a6  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a7  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a8  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a9  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a10  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a11  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a12  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a13  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a14  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a15  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a16  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a17  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a18  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a19  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a20  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a21  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a22  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a23  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a24  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a25  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a26  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a27  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a28  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a29  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a30  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \p1|ea|memROM_rtl_0|auto_generated|ram_block1a31  = \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \EX_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[0]~output .bus_hold = "false";
defparam \EX_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \EX_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[1]~output .bus_hold = "false";
defparam \EX_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \EX_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[2]~output .bus_hold = "false";
defparam \EX_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \EX_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[3]~output .bus_hold = "false";
defparam \EX_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \EX_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[4]~output .bus_hold = "false";
defparam \EX_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \EX_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[5]~output .bus_hold = "false";
defparam \EX_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \EX_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[6]~output .bus_hold = "false";
defparam \EX_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \EEP_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SDAT~output .bus_hold = "false";
defparam \EEP_I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \ENET0_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDIO~output .bus_hold = "false";
defparam \ENET0_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \ENET1_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDIO~output .bus_hold = "false";
defparam \ENET1_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \OTG_FSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_FSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_FSPEED~output .bus_hold = "false";
defparam \OTG_FSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \OTG_LSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_LSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_LSPEED~output .bus_hold = "false";
defparam \OTG_LSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \gpioGPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[0]~output .bus_hold = "false";
defparam \gpioGPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \gpioGPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[1]~output .bus_hold = "false";
defparam \gpioGPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \gpioGPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[2]~output .bus_hold = "false";
defparam \gpioGPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \gpioGPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[3]~output .bus_hold = "false";
defparam \gpioGPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \gpioGPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[4]~output .bus_hold = "false";
defparam \gpioGPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \gpioGPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[5]~output .bus_hold = "false";
defparam \gpioGPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \gpioGPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[6]~output .bus_hold = "false";
defparam \gpioGPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \gpioGPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[7]~output .bus_hold = "false";
defparam \gpioGPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \gpioGPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[8]~output .bus_hold = "false";
defparam \gpioGPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \gpioGPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[9]~output .bus_hold = "false";
defparam \gpioGPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \gpioGPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[10]~output .bus_hold = "false";
defparam \gpioGPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \gpioGPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[11]~output .bus_hold = "false";
defparam \gpioGPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \gpioGPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[12]~output .bus_hold = "false";
defparam \gpioGPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \gpioGPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[13]~output .bus_hold = "false";
defparam \gpioGPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \gpioGPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[14]~output .bus_hold = "false";
defparam \gpioGPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \gpioGPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[15]~output .bus_hold = "false";
defparam \gpioGPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \gpioGPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[16]~output .bus_hold = "false";
defparam \gpioGPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \gpioGPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[17]~output .bus_hold = "false";
defparam \gpioGPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \gpioGPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[18]~output .bus_hold = "false";
defparam \gpioGPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \gpioGPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[19]~output .bus_hold = "false";
defparam \gpioGPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \gpioGPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[20]~output .bus_hold = "false";
defparam \gpioGPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \gpioGPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[21]~output .bus_hold = "false";
defparam \gpioGPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \gpioGPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[22]~output .bus_hold = "false";
defparam \gpioGPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \gpioGPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[23]~output .bus_hold = "false";
defparam \gpioGPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \gpioGPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[24]~output .bus_hold = "false";
defparam \gpioGPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \gpioGPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[25]~output .bus_hold = "false";
defparam \gpioGPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \gpioGPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[26]~output .bus_hold = "false";
defparam \gpioGPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \gpioGPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[27]~output .bus_hold = "false";
defparam \gpioGPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \gpioGPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[28]~output .bus_hold = "false";
defparam \gpioGPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \gpioGPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[29]~output .bus_hold = "false";
defparam \gpioGPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \gpioGPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[30]~output .bus_hold = "false";
defparam \gpioGPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \gpioGPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[31]~output .bus_hold = "false";
defparam \gpioGPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \gpioGPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[32]~output .bus_hold = "false";
defparam \gpioGPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \gpioGPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[33]~output .bus_hold = "false";
defparam \gpioGPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \gpioGPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[34]~output .bus_hold = "false";
defparam \gpioGPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \gpioGPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gpioGPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \gpioGPIO[35]~output .bus_hold = "false";
defparam \gpioGPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \hsmcD[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcD[0]~output .bus_hold = "false";
defparam \hsmcD[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \hsmcD[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcD[1]~output .bus_hold = "false";
defparam \hsmcD[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \hsmcD[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcD[2]~output .bus_hold = "false";
defparam \hsmcD[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \hsmcD[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcD[3]~output .bus_hold = "false";
defparam \hsmcD[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \hsmcRX_D_N[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[0]~output .bus_hold = "false";
defparam \hsmcRX_D_N[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \hsmcRX_D_N[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[1]~output .bus_hold = "false";
defparam \hsmcRX_D_N[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \hsmcRX_D_N[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[2]~output .bus_hold = "false";
defparam \hsmcRX_D_N[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \hsmcRX_D_N[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[3]~output .bus_hold = "false";
defparam \hsmcRX_D_N[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \hsmcRX_D_N[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[4]~output .bus_hold = "false";
defparam \hsmcRX_D_N[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \hsmcRX_D_N[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[5]~output .bus_hold = "false";
defparam \hsmcRX_D_N[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \hsmcRX_D_N[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[6]~output .bus_hold = "false";
defparam \hsmcRX_D_N[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \hsmcRX_D_N[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[7]~output .bus_hold = "false";
defparam \hsmcRX_D_N[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \hsmcRX_D_N[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[8]~output .bus_hold = "false";
defparam \hsmcRX_D_N[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \hsmcRX_D_N[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[9]~output .bus_hold = "false";
defparam \hsmcRX_D_N[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \hsmcRX_D_N[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[10]~output .bus_hold = "false";
defparam \hsmcRX_D_N[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \hsmcRX_D_N[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[11]~output .bus_hold = "false";
defparam \hsmcRX_D_N[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \hsmcRX_D_N[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[12]~output .bus_hold = "false";
defparam \hsmcRX_D_N[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \hsmcRX_D_N[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[13]~output .bus_hold = "false";
defparam \hsmcRX_D_N[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \hsmcRX_D_N[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[14]~output .bus_hold = "false";
defparam \hsmcRX_D_N[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \hsmcRX_D_N[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[15]~output .bus_hold = "false";
defparam \hsmcRX_D_N[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \hsmcRX_D_N[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_N[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_N[16]~output .bus_hold = "false";
defparam \hsmcRX_D_N[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \hsmcRX_D_P[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[0]~output .bus_hold = "false";
defparam \hsmcRX_D_P[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \hsmcRX_D_P[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[1]~output .bus_hold = "false";
defparam \hsmcRX_D_P[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \hsmcRX_D_P[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[2]~output .bus_hold = "false";
defparam \hsmcRX_D_P[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \hsmcRX_D_P[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[3]~output .bus_hold = "false";
defparam \hsmcRX_D_P[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \hsmcRX_D_P[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[4]~output .bus_hold = "false";
defparam \hsmcRX_D_P[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \hsmcRX_D_P[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[5]~output .bus_hold = "false";
defparam \hsmcRX_D_P[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \hsmcRX_D_P[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[6]~output .bus_hold = "false";
defparam \hsmcRX_D_P[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \hsmcRX_D_P[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[7]~output .bus_hold = "false";
defparam \hsmcRX_D_P[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \hsmcRX_D_P[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[8]~output .bus_hold = "false";
defparam \hsmcRX_D_P[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \hsmcRX_D_P[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[9]~output .bus_hold = "false";
defparam \hsmcRX_D_P[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \hsmcRX_D_P[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[10]~output .bus_hold = "false";
defparam \hsmcRX_D_P[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \hsmcRX_D_P[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[11]~output .bus_hold = "false";
defparam \hsmcRX_D_P[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \hsmcRX_D_P[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[12]~output .bus_hold = "false";
defparam \hsmcRX_D_P[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \hsmcRX_D_P[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[13]~output .bus_hold = "false";
defparam \hsmcRX_D_P[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \hsmcRX_D_P[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[14]~output .bus_hold = "false";
defparam \hsmcRX_D_P[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \hsmcRX_D_P[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[15]~output .bus_hold = "false";
defparam \hsmcRX_D_P[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \hsmcRX_D_P[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcRX_D_P[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcRX_D_P[16]~output .bus_hold = "false";
defparam \hsmcRX_D_P[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \hsmcTX_D_N[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[0]~output .bus_hold = "false";
defparam \hsmcTX_D_N[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \hsmcTX_D_N[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[1]~output .bus_hold = "false";
defparam \hsmcTX_D_N[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \hsmcTX_D_N[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[2]~output .bus_hold = "false";
defparam \hsmcTX_D_N[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \hsmcTX_D_N[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[3]~output .bus_hold = "false";
defparam \hsmcTX_D_N[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \hsmcTX_D_N[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[4]~output .bus_hold = "false";
defparam \hsmcTX_D_N[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \hsmcTX_D_N[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[5]~output .bus_hold = "false";
defparam \hsmcTX_D_N[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \hsmcTX_D_N[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[6]~output .bus_hold = "false";
defparam \hsmcTX_D_N[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \hsmcTX_D_N[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[7]~output .bus_hold = "false";
defparam \hsmcTX_D_N[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \hsmcTX_D_N[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[8]~output .bus_hold = "false";
defparam \hsmcTX_D_N[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y43_N9
cycloneive_io_obuf \hsmcTX_D_N[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[9]~output .bus_hold = "false";
defparam \hsmcTX_D_N[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \hsmcTX_D_N[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[10]~output .bus_hold = "false";
defparam \hsmcTX_D_N[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \hsmcTX_D_N[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[11]~output .bus_hold = "false";
defparam \hsmcTX_D_N[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \hsmcTX_D_N[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[12]~output .bus_hold = "false";
defparam \hsmcTX_D_N[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \hsmcTX_D_N[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[13]~output .bus_hold = "false";
defparam \hsmcTX_D_N[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \hsmcTX_D_N[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[14]~output .bus_hold = "false";
defparam \hsmcTX_D_N[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \hsmcTX_D_N[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[15]~output .bus_hold = "false";
defparam \hsmcTX_D_N[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \hsmcTX_D_N[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_N[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_N[16]~output .bus_hold = "false";
defparam \hsmcTX_D_N[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \hsmcTX_D_P[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[0]~output .bus_hold = "false";
defparam \hsmcTX_D_P[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \hsmcTX_D_P[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[1]~output .bus_hold = "false";
defparam \hsmcTX_D_P[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \hsmcTX_D_P[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[2]~output .bus_hold = "false";
defparam \hsmcTX_D_P[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \hsmcTX_D_P[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[3]~output .bus_hold = "false";
defparam \hsmcTX_D_P[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \hsmcTX_D_P[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[4]~output .bus_hold = "false";
defparam \hsmcTX_D_P[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \hsmcTX_D_P[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[5]~output .bus_hold = "false";
defparam \hsmcTX_D_P[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \hsmcTX_D_P[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[6]~output .bus_hold = "false";
defparam \hsmcTX_D_P[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \hsmcTX_D_P[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[7]~output .bus_hold = "false";
defparam \hsmcTX_D_P[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \hsmcTX_D_P[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[8]~output .bus_hold = "false";
defparam \hsmcTX_D_P[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \hsmcTX_D_P[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[9]~output .bus_hold = "false";
defparam \hsmcTX_D_P[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \hsmcTX_D_P[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[10]~output .bus_hold = "false";
defparam \hsmcTX_D_P[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \hsmcTX_D_P[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[11]~output .bus_hold = "false";
defparam \hsmcTX_D_P[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \hsmcTX_D_P[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[12]~output .bus_hold = "false";
defparam \hsmcTX_D_P[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \hsmcTX_D_P[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[13]~output .bus_hold = "false";
defparam \hsmcTX_D_P[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \hsmcTX_D_P[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[14]~output .bus_hold = "false";
defparam \hsmcTX_D_P[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \hsmcTX_D_P[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[15]~output .bus_hold = "false";
defparam \hsmcTX_D_P[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \hsmcTX_D_P[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcTX_D_P[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcTX_D_P[16]~output .bus_hold = "false";
defparam \hsmcTX_D_P[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SMA_CLKOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\display0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\display0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\display0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\display0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\display0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\display0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\display0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\display1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\display1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\display1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\display1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\display1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\display1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\display1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\display2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\display2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\display2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\display2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\display2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\display2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\display2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\display3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\display3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\display3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\display3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\display3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\display3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\display3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\display4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\display4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\display4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\display4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\display4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\display4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\display4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\display5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\display5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\display5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\display5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\display5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\display5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\display5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\display6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\display6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\display6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\display6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\display6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\display6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\display6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\display7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\display7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\display7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\display7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\display7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\display7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\display7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_BLON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_CTS~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_XCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \EEP_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SCLK~output .bus_hold = "false";
defparam \EEP_I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ENET0_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_GTX_CLK~output .bus_hold = "false";
defparam \ENET0_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ENET0_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDC~output .bus_hold = "false";
defparam \ENET0_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ENET0_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_RST_N~output .bus_hold = "false";
defparam \ENET0_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ENET0_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_EN~output .bus_hold = "false";
defparam \ENET0_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ENET0_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_ER~output .bus_hold = "false";
defparam \ENET0_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ENET1_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_GTX_CLK~output .bus_hold = "false";
defparam \ENET1_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ENET1_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDC~output .bus_hold = "false";
defparam \ENET1_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \ENET1_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_RST_N~output .bus_hold = "false";
defparam \ENET1_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ENET1_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_EN~output .bus_hold = "false";
defparam \ENET1_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ENET1_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_ER~output .bus_hold = "false";
defparam \ENET1_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TD_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \OTG_DACK_N[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[0]~output .bus_hold = "false";
defparam \OTG_DACK_N[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \OTG_DACK_N[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[1]~output .bus_hold = "false";
defparam \OTG_DACK_N[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RD_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_WE_N~output .bus_hold = "false";
defparam \OTG_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \FL_WP_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WP_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WP_N~output .bus_hold = "false";
defparam \FL_WP_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \hsmcCLKOUT_N1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcCLKOUT_N1~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcCLKOUT_N1~output .bus_hold = "false";
defparam \hsmcCLKOUT_N1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \hsmcCLKOUT_N2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcCLKOUT_N2~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcCLKOUT_N2~output .bus_hold = "false";
defparam \hsmcCLKOUT_N2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \hsmcCLKOUT_P1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcCLKOUT_P1~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcCLKOUT_P1~output .bus_hold = "false";
defparam \hsmcCLKOUT_P1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \hsmcCLKOUT_P2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcCLKOUT_P2~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcCLKOUT_P2~output .bus_hold = "false";
defparam \hsmcCLKOUT_P2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \hsmcCLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsmcCLKOUT0~output_o ),
	.obar());
// synopsys translate_off
defparam \hsmcCLKOUT0~output .bus_hold = "false";
defparam \hsmcCLKOUT0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneive_lcell_comb \clock_divisor[0]~93 (
// Equation(s):
// \clock_divisor[0]~93_combout  = !clock_divisor[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(clock_divisor[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_divisor[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divisor[0]~93 .lut_mask = 16'h0F0F;
defparam \clock_divisor[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N17
dffeas \clock_divisor[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[0]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[0] .is_wysiwyg = "true";
defparam \clock_divisor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
cycloneive_lcell_comb \clock_divisor[1]~31 (
// Equation(s):
// \clock_divisor[1]~31_combout  = (clock_divisor[0] & (clock_divisor[1] $ (VCC))) # (!clock_divisor[0] & (clock_divisor[1] & VCC))
// \clock_divisor[1]~32  = CARRY((clock_divisor[0] & clock_divisor[1]))

	.dataa(clock_divisor[0]),
	.datab(clock_divisor[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divisor[1]~31_combout ),
	.cout(\clock_divisor[1]~32 ));
// synopsys translate_off
defparam \clock_divisor[1]~31 .lut_mask = 16'h6688;
defparam \clock_divisor[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N3
dffeas \clock_divisor[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[1] .is_wysiwyg = "true";
defparam \clock_divisor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneive_lcell_comb \clock_divisor[2]~33 (
// Equation(s):
// \clock_divisor[2]~33_combout  = (clock_divisor[2] & (!\clock_divisor[1]~32 )) # (!clock_divisor[2] & ((\clock_divisor[1]~32 ) # (GND)))
// \clock_divisor[2]~34  = CARRY((!\clock_divisor[1]~32 ) # (!clock_divisor[2]))

	.dataa(gnd),
	.datab(clock_divisor[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[1]~32 ),
	.combout(\clock_divisor[2]~33_combout ),
	.cout(\clock_divisor[2]~34 ));
// synopsys translate_off
defparam \clock_divisor[2]~33 .lut_mask = 16'h3C3F;
defparam \clock_divisor[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N5
dffeas \clock_divisor[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[2] .is_wysiwyg = "true";
defparam \clock_divisor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneive_lcell_comb \clock_divisor[3]~35 (
// Equation(s):
// \clock_divisor[3]~35_combout  = (clock_divisor[3] & (\clock_divisor[2]~34  $ (GND))) # (!clock_divisor[3] & (!\clock_divisor[2]~34  & VCC))
// \clock_divisor[3]~36  = CARRY((clock_divisor[3] & !\clock_divisor[2]~34 ))

	.dataa(clock_divisor[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[2]~34 ),
	.combout(\clock_divisor[3]~35_combout ),
	.cout(\clock_divisor[3]~36 ));
// synopsys translate_off
defparam \clock_divisor[3]~35 .lut_mask = 16'hA50A;
defparam \clock_divisor[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N7
dffeas \clock_divisor[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[3] .is_wysiwyg = "true";
defparam \clock_divisor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneive_lcell_comb \clock_divisor[4]~37 (
// Equation(s):
// \clock_divisor[4]~37_combout  = (\clock_divisor[3]~36  & (((\Equal0~10_combout )) # (!clock_divisor[4]))) # (!\clock_divisor[3]~36  & (((clock_divisor[4] & !\Equal0~10_combout )) # (GND)))
// \clock_divisor[4]~38  = CARRY(((\Equal0~10_combout ) # (!\clock_divisor[3]~36 )) # (!clock_divisor[4]))

	.dataa(clock_divisor[4]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[3]~36 ),
	.combout(\clock_divisor[4]~37_combout ),
	.cout(\clock_divisor[4]~38 ));
// synopsys translate_off
defparam \clock_divisor[4]~37 .lut_mask = 16'hD2DF;
defparam \clock_divisor[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N9
dffeas \clock_divisor[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[4] .is_wysiwyg = "true";
defparam \clock_divisor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneive_lcell_comb \clock_divisor[5]~39 (
// Equation(s):
// \clock_divisor[5]~39_combout  = (clock_divisor[5] & (\clock_divisor[4]~38  $ (GND))) # (!clock_divisor[5] & (!\clock_divisor[4]~38  & VCC))
// \clock_divisor[5]~40  = CARRY((clock_divisor[5] & !\clock_divisor[4]~38 ))

	.dataa(clock_divisor[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[4]~38 ),
	.combout(\clock_divisor[5]~39_combout ),
	.cout(\clock_divisor[5]~40 ));
// synopsys translate_off
defparam \clock_divisor[5]~39 .lut_mask = 16'hA50A;
defparam \clock_divisor[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N11
dffeas \clock_divisor[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[5] .is_wysiwyg = "true";
defparam \clock_divisor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
cycloneive_lcell_comb \clock_divisor[6]~41 (
// Equation(s):
// \clock_divisor[6]~41_combout  = (\clock_divisor[5]~40  & (((\Equal0~10_combout )) # (!clock_divisor[6]))) # (!\clock_divisor[5]~40  & (((clock_divisor[6] & !\Equal0~10_combout )) # (GND)))
// \clock_divisor[6]~42  = CARRY(((\Equal0~10_combout ) # (!\clock_divisor[5]~40 )) # (!clock_divisor[6]))

	.dataa(clock_divisor[6]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[5]~40 ),
	.combout(\clock_divisor[6]~41_combout ),
	.cout(\clock_divisor[6]~42 ));
// synopsys translate_off
defparam \clock_divisor[6]~41 .lut_mask = 16'hD2DF;
defparam \clock_divisor[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N13
dffeas \clock_divisor[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[6] .is_wysiwyg = "true";
defparam \clock_divisor[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
cycloneive_lcell_comb \clock_divisor[7]~43 (
// Equation(s):
// \clock_divisor[7]~43_combout  = (clock_divisor[7] & (\clock_divisor[6]~42  $ (GND))) # (!clock_divisor[7] & (!\clock_divisor[6]~42  & VCC))
// \clock_divisor[7]~44  = CARRY((clock_divisor[7] & !\clock_divisor[6]~42 ))

	.dataa(gnd),
	.datab(clock_divisor[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[6]~42 ),
	.combout(\clock_divisor[7]~43_combout ),
	.cout(\clock_divisor[7]~44 ));
// synopsys translate_off
defparam \clock_divisor[7]~43 .lut_mask = 16'hC30C;
defparam \clock_divisor[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N15
dffeas \clock_divisor[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[7]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[7] .is_wysiwyg = "true";
defparam \clock_divisor[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
cycloneive_lcell_comb \clock_divisor[8]~45 (
// Equation(s):
// \clock_divisor[8]~45_combout  = (\clock_divisor[7]~44  & (((\Equal0~10_combout )) # (!clock_divisor[8]))) # (!\clock_divisor[7]~44  & (((clock_divisor[8] & !\Equal0~10_combout )) # (GND)))
// \clock_divisor[8]~46  = CARRY(((\Equal0~10_combout ) # (!\clock_divisor[7]~44 )) # (!clock_divisor[8]))

	.dataa(clock_divisor[8]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[7]~44 ),
	.combout(\clock_divisor[8]~45_combout ),
	.cout(\clock_divisor[8]~46 ));
// synopsys translate_off
defparam \clock_divisor[8]~45 .lut_mask = 16'hD2DF;
defparam \clock_divisor[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N17
dffeas \clock_divisor[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[8]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[8] .is_wysiwyg = "true";
defparam \clock_divisor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
cycloneive_lcell_comb \clock_divisor[9]~47 (
// Equation(s):
// \clock_divisor[9]~47_combout  = (\clock_divisor[8]~46  & (clock_divisor[9] & (!\Equal0~10_combout  & VCC))) # (!\clock_divisor[8]~46  & ((((clock_divisor[9] & !\Equal0~10_combout )))))
// \clock_divisor[9]~48  = CARRY((clock_divisor[9] & (!\Equal0~10_combout  & !\clock_divisor[8]~46 )))

	.dataa(clock_divisor[9]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[8]~46 ),
	.combout(\clock_divisor[9]~47_combout ),
	.cout(\clock_divisor[9]~48 ));
// synopsys translate_off
defparam \clock_divisor[9]~47 .lut_mask = 16'h2D02;
defparam \clock_divisor[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N19
dffeas \clock_divisor[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[9] .is_wysiwyg = "true";
defparam \clock_divisor[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneive_lcell_comb \clock_divisor[10]~49 (
// Equation(s):
// \clock_divisor[10]~49_combout  = (clock_divisor[10] & (!\clock_divisor[9]~48 )) # (!clock_divisor[10] & ((\clock_divisor[9]~48 ) # (GND)))
// \clock_divisor[10]~50  = CARRY((!\clock_divisor[9]~48 ) # (!clock_divisor[10]))

	.dataa(gnd),
	.datab(clock_divisor[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[9]~48 ),
	.combout(\clock_divisor[10]~49_combout ),
	.cout(\clock_divisor[10]~50 ));
// synopsys translate_off
defparam \clock_divisor[10]~49 .lut_mask = 16'h3C3F;
defparam \clock_divisor[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N21
dffeas \clock_divisor[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[10]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[10] .is_wysiwyg = "true";
defparam \clock_divisor[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
cycloneive_lcell_comb \clock_divisor[11]~51 (
// Equation(s):
// \clock_divisor[11]~51_combout  = (clock_divisor[11] & (\clock_divisor[10]~50  $ (GND))) # (!clock_divisor[11] & (!\clock_divisor[10]~50  & VCC))
// \clock_divisor[11]~52  = CARRY((clock_divisor[11] & !\clock_divisor[10]~50 ))

	.dataa(clock_divisor[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[10]~50 ),
	.combout(\clock_divisor[11]~51_combout ),
	.cout(\clock_divisor[11]~52 ));
// synopsys translate_off
defparam \clock_divisor[11]~51 .lut_mask = 16'hA50A;
defparam \clock_divisor[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N23
dffeas \clock_divisor[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[11] .is_wysiwyg = "true";
defparam \clock_divisor[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneive_lcell_comb \clock_divisor[12]~53 (
// Equation(s):
// \clock_divisor[12]~53_combout  = (clock_divisor[12] & (!\clock_divisor[11]~52 )) # (!clock_divisor[12] & ((\clock_divisor[11]~52 ) # (GND)))
// \clock_divisor[12]~54  = CARRY((!\clock_divisor[11]~52 ) # (!clock_divisor[12]))

	.dataa(gnd),
	.datab(clock_divisor[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[11]~52 ),
	.combout(\clock_divisor[12]~53_combout ),
	.cout(\clock_divisor[12]~54 ));
// synopsys translate_off
defparam \clock_divisor[12]~53 .lut_mask = 16'h3C3F;
defparam \clock_divisor[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N25
dffeas \clock_divisor[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[12] .is_wysiwyg = "true";
defparam \clock_divisor[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneive_lcell_comb \clock_divisor[13]~55 (
// Equation(s):
// \clock_divisor[13]~55_combout  = (clock_divisor[13] & (\clock_divisor[12]~54  $ (GND))) # (!clock_divisor[13] & (!\clock_divisor[12]~54  & VCC))
// \clock_divisor[13]~56  = CARRY((clock_divisor[13] & !\clock_divisor[12]~54 ))

	.dataa(clock_divisor[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[12]~54 ),
	.combout(\clock_divisor[13]~55_combout ),
	.cout(\clock_divisor[13]~56 ));
// synopsys translate_off
defparam \clock_divisor[13]~55 .lut_mask = 16'hA50A;
defparam \clock_divisor[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N27
dffeas \clock_divisor[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[13]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[13] .is_wysiwyg = "true";
defparam \clock_divisor[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneive_lcell_comb \clock_divisor[14]~57 (
// Equation(s):
// \clock_divisor[14]~57_combout  = (\clock_divisor[13]~56  & (((\Equal0~10_combout )) # (!clock_divisor[14]))) # (!\clock_divisor[13]~56  & (((clock_divisor[14] & !\Equal0~10_combout )) # (GND)))
// \clock_divisor[14]~58  = CARRY(((\Equal0~10_combout ) # (!\clock_divisor[13]~56 )) # (!clock_divisor[14]))

	.dataa(clock_divisor[14]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[13]~56 ),
	.combout(\clock_divisor[14]~57_combout ),
	.cout(\clock_divisor[14]~58 ));
// synopsys translate_off
defparam \clock_divisor[14]~57 .lut_mask = 16'hD2DF;
defparam \clock_divisor[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N29
dffeas \clock_divisor[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[14]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[14] .is_wysiwyg = "true";
defparam \clock_divisor[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneive_lcell_comb \clock_divisor[15]~59 (
// Equation(s):
// \clock_divisor[15]~59_combout  = (\clock_divisor[14]~58  & (clock_divisor[15] & (!\Equal0~10_combout  & VCC))) # (!\clock_divisor[14]~58  & ((((clock_divisor[15] & !\Equal0~10_combout )))))
// \clock_divisor[15]~60  = CARRY((clock_divisor[15] & (!\Equal0~10_combout  & !\clock_divisor[14]~58 )))

	.dataa(clock_divisor[15]),
	.datab(\Equal0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[14]~58 ),
	.combout(\clock_divisor[15]~59_combout ),
	.cout(\clock_divisor[15]~60 ));
// synopsys translate_off
defparam \clock_divisor[15]~59 .lut_mask = 16'h2D02;
defparam \clock_divisor[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y49_N31
dffeas \clock_divisor[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[15]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[15] .is_wysiwyg = "true";
defparam \clock_divisor[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneive_lcell_comb \clock_divisor[16]~61 (
// Equation(s):
// \clock_divisor[16]~61_combout  = (clock_divisor[16] & (!\clock_divisor[15]~60 )) # (!clock_divisor[16] & ((\clock_divisor[15]~60 ) # (GND)))
// \clock_divisor[16]~62  = CARRY((!\clock_divisor[15]~60 ) # (!clock_divisor[16]))

	.dataa(gnd),
	.datab(clock_divisor[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[15]~60 ),
	.combout(\clock_divisor[16]~61_combout ),
	.cout(\clock_divisor[16]~62 ));
// synopsys translate_off
defparam \clock_divisor[16]~61 .lut_mask = 16'h3C3F;
defparam \clock_divisor[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \clock_divisor[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[16]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[16] .is_wysiwyg = "true";
defparam \clock_divisor[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneive_lcell_comb \clock_divisor[17]~63 (
// Equation(s):
// \clock_divisor[17]~63_combout  = (clock_divisor[17] & (\clock_divisor[16]~62  $ (GND))) # (!clock_divisor[17] & (!\clock_divisor[16]~62  & VCC))
// \clock_divisor[17]~64  = CARRY((clock_divisor[17] & !\clock_divisor[16]~62 ))

	.dataa(gnd),
	.datab(clock_divisor[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[16]~62 ),
	.combout(\clock_divisor[17]~63_combout ),
	.cout(\clock_divisor[17]~64 ));
// synopsys translate_off
defparam \clock_divisor[17]~63 .lut_mask = 16'hC30C;
defparam \clock_divisor[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \clock_divisor[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[17]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[17] .is_wysiwyg = "true";
defparam \clock_divisor[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneive_lcell_comb \clock_divisor[18]~65 (
// Equation(s):
// \clock_divisor[18]~65_combout  = (clock_divisor[18] & (!\clock_divisor[17]~64 )) # (!clock_divisor[18] & ((\clock_divisor[17]~64 ) # (GND)))
// \clock_divisor[18]~66  = CARRY((!\clock_divisor[17]~64 ) # (!clock_divisor[18]))

	.dataa(gnd),
	.datab(clock_divisor[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[17]~64 ),
	.combout(\clock_divisor[18]~65_combout ),
	.cout(\clock_divisor[18]~66 ));
// synopsys translate_off
defparam \clock_divisor[18]~65 .lut_mask = 16'h3C3F;
defparam \clock_divisor[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N5
dffeas \clock_divisor[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[18]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[18] .is_wysiwyg = "true";
defparam \clock_divisor[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneive_lcell_comb \clock_divisor[19]~67 (
// Equation(s):
// \clock_divisor[19]~67_combout  = (clock_divisor[19] & (\clock_divisor[18]~66  $ (GND))) # (!clock_divisor[19] & (!\clock_divisor[18]~66  & VCC))
// \clock_divisor[19]~68  = CARRY((clock_divisor[19] & !\clock_divisor[18]~66 ))

	.dataa(clock_divisor[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[18]~66 ),
	.combout(\clock_divisor[19]~67_combout ),
	.cout(\clock_divisor[19]~68 ));
// synopsys translate_off
defparam \clock_divisor[19]~67 .lut_mask = 16'hA50A;
defparam \clock_divisor[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \clock_divisor[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[19] .is_wysiwyg = "true";
defparam \clock_divisor[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
cycloneive_lcell_comb \clock_divisor[20]~69 (
// Equation(s):
// \clock_divisor[20]~69_combout  = (clock_divisor[20] & (!\clock_divisor[19]~68 )) # (!clock_divisor[20] & ((\clock_divisor[19]~68 ) # (GND)))
// \clock_divisor[20]~70  = CARRY((!\clock_divisor[19]~68 ) # (!clock_divisor[20]))

	.dataa(gnd),
	.datab(clock_divisor[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[19]~68 ),
	.combout(\clock_divisor[20]~69_combout ),
	.cout(\clock_divisor[20]~70 ));
// synopsys translate_off
defparam \clock_divisor[20]~69 .lut_mask = 16'h3C3F;
defparam \clock_divisor[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N9
dffeas \clock_divisor[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[20] .is_wysiwyg = "true";
defparam \clock_divisor[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
cycloneive_lcell_comb \clock_divisor[21]~71 (
// Equation(s):
// \clock_divisor[21]~71_combout  = (clock_divisor[21] & (\clock_divisor[20]~70  $ (GND))) # (!clock_divisor[21] & (!\clock_divisor[20]~70  & VCC))
// \clock_divisor[21]~72  = CARRY((clock_divisor[21] & !\clock_divisor[20]~70 ))

	.dataa(clock_divisor[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[20]~70 ),
	.combout(\clock_divisor[21]~71_combout ),
	.cout(\clock_divisor[21]~72 ));
// synopsys translate_off
defparam \clock_divisor[21]~71 .lut_mask = 16'hA50A;
defparam \clock_divisor[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N11
dffeas \clock_divisor[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[21] .is_wysiwyg = "true";
defparam \clock_divisor[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneive_lcell_comb \clock_divisor[22]~73 (
// Equation(s):
// \clock_divisor[22]~73_combout  = (clock_divisor[22] & (!\clock_divisor[21]~72 )) # (!clock_divisor[22] & ((\clock_divisor[21]~72 ) # (GND)))
// \clock_divisor[22]~74  = CARRY((!\clock_divisor[21]~72 ) # (!clock_divisor[22]))

	.dataa(clock_divisor[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[21]~72 ),
	.combout(\clock_divisor[22]~73_combout ),
	.cout(\clock_divisor[22]~74 ));
// synopsys translate_off
defparam \clock_divisor[22]~73 .lut_mask = 16'h5A5F;
defparam \clock_divisor[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \clock_divisor[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[22] .is_wysiwyg = "true";
defparam \clock_divisor[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
cycloneive_lcell_comb \clock_divisor[23]~75 (
// Equation(s):
// \clock_divisor[23]~75_combout  = (clock_divisor[23] & (\clock_divisor[22]~74  $ (GND))) # (!clock_divisor[23] & (!\clock_divisor[22]~74  & VCC))
// \clock_divisor[23]~76  = CARRY((clock_divisor[23] & !\clock_divisor[22]~74 ))

	.dataa(gnd),
	.datab(clock_divisor[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[22]~74 ),
	.combout(\clock_divisor[23]~75_combout ),
	.cout(\clock_divisor[23]~76 ));
// synopsys translate_off
defparam \clock_divisor[23]~75 .lut_mask = 16'hC30C;
defparam \clock_divisor[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N15
dffeas \clock_divisor[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[23] .is_wysiwyg = "true";
defparam \clock_divisor[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
cycloneive_lcell_comb \clock_divisor[24]~77 (
// Equation(s):
// \clock_divisor[24]~77_combout  = (clock_divisor[24] & (!\clock_divisor[23]~76 )) # (!clock_divisor[24] & ((\clock_divisor[23]~76 ) # (GND)))
// \clock_divisor[24]~78  = CARRY((!\clock_divisor[23]~76 ) # (!clock_divisor[24]))

	.dataa(gnd),
	.datab(clock_divisor[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[23]~76 ),
	.combout(\clock_divisor[24]~77_combout ),
	.cout(\clock_divisor[24]~78 ));
// synopsys translate_off
defparam \clock_divisor[24]~77 .lut_mask = 16'h3C3F;
defparam \clock_divisor[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N17
dffeas \clock_divisor[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[24] .is_wysiwyg = "true";
defparam \clock_divisor[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
cycloneive_lcell_comb \clock_divisor[25]~79 (
// Equation(s):
// \clock_divisor[25]~79_combout  = (clock_divisor[25] & (\clock_divisor[24]~78  $ (GND))) # (!clock_divisor[25] & (!\clock_divisor[24]~78  & VCC))
// \clock_divisor[25]~80  = CARRY((clock_divisor[25] & !\clock_divisor[24]~78 ))

	.dataa(gnd),
	.datab(clock_divisor[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[24]~78 ),
	.combout(\clock_divisor[25]~79_combout ),
	.cout(\clock_divisor[25]~80 ));
// synopsys translate_off
defparam \clock_divisor[25]~79 .lut_mask = 16'hC30C;
defparam \clock_divisor[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N19
dffeas \clock_divisor[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[25] .is_wysiwyg = "true";
defparam \clock_divisor[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
cycloneive_lcell_comb \clock_divisor[26]~81 (
// Equation(s):
// \clock_divisor[26]~81_combout  = (clock_divisor[26] & (!\clock_divisor[25]~80 )) # (!clock_divisor[26] & ((\clock_divisor[25]~80 ) # (GND)))
// \clock_divisor[26]~82  = CARRY((!\clock_divisor[25]~80 ) # (!clock_divisor[26]))

	.dataa(gnd),
	.datab(clock_divisor[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[25]~80 ),
	.combout(\clock_divisor[26]~81_combout ),
	.cout(\clock_divisor[26]~82 ));
// synopsys translate_off
defparam \clock_divisor[26]~81 .lut_mask = 16'h3C3F;
defparam \clock_divisor[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N21
dffeas \clock_divisor[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[26] .is_wysiwyg = "true";
defparam \clock_divisor[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneive_lcell_comb \clock_divisor[27]~83 (
// Equation(s):
// \clock_divisor[27]~83_combout  = (clock_divisor[27] & (\clock_divisor[26]~82  $ (GND))) # (!clock_divisor[27] & (!\clock_divisor[26]~82  & VCC))
// \clock_divisor[27]~84  = CARRY((clock_divisor[27] & !\clock_divisor[26]~82 ))

	.dataa(clock_divisor[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[26]~82 ),
	.combout(\clock_divisor[27]~83_combout ),
	.cout(\clock_divisor[27]~84 ));
// synopsys translate_off
defparam \clock_divisor[27]~83 .lut_mask = 16'hA50A;
defparam \clock_divisor[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N23
dffeas \clock_divisor[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[27]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[27] .is_wysiwyg = "true";
defparam \clock_divisor[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!clock_divisor[26] & (!clock_divisor[25] & (!clock_divisor[27] & !clock_divisor[24])))

	.dataa(clock_divisor[26]),
	.datab(clock_divisor[25]),
	.datac(clock_divisor[27]),
	.datad(clock_divisor[24]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneive_lcell_comb \clock_divisor[28]~85 (
// Equation(s):
// \clock_divisor[28]~85_combout  = (clock_divisor[28] & (!\clock_divisor[27]~84 )) # (!clock_divisor[28] & ((\clock_divisor[27]~84 ) # (GND)))
// \clock_divisor[28]~86  = CARRY((!\clock_divisor[27]~84 ) # (!clock_divisor[28]))

	.dataa(gnd),
	.datab(clock_divisor[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[27]~84 ),
	.combout(\clock_divisor[28]~85_combout ),
	.cout(\clock_divisor[28]~86 ));
// synopsys translate_off
defparam \clock_divisor[28]~85 .lut_mask = 16'h3C3F;
defparam \clock_divisor[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N25
dffeas \clock_divisor[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[28]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[28] .is_wysiwyg = "true";
defparam \clock_divisor[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneive_lcell_comb \clock_divisor[29]~87 (
// Equation(s):
// \clock_divisor[29]~87_combout  = (clock_divisor[29] & (\clock_divisor[28]~86  $ (GND))) # (!clock_divisor[29] & (!\clock_divisor[28]~86  & VCC))
// \clock_divisor[29]~88  = CARRY((clock_divisor[29] & !\clock_divisor[28]~86 ))

	.dataa(clock_divisor[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[28]~86 ),
	.combout(\clock_divisor[29]~87_combout ),
	.cout(\clock_divisor[29]~88 ));
// synopsys translate_off
defparam \clock_divisor[29]~87 .lut_mask = 16'hA50A;
defparam \clock_divisor[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N27
dffeas \clock_divisor[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[29]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[29]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[29] .is_wysiwyg = "true";
defparam \clock_divisor[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneive_lcell_comb \clock_divisor[30]~89 (
// Equation(s):
// \clock_divisor[30]~89_combout  = (clock_divisor[30] & (!\clock_divisor[29]~88 )) # (!clock_divisor[30] & ((\clock_divisor[29]~88 ) # (GND)))
// \clock_divisor[30]~90  = CARRY((!\clock_divisor[29]~88 ) # (!clock_divisor[30]))

	.dataa(gnd),
	.datab(clock_divisor[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divisor[29]~88 ),
	.combout(\clock_divisor[30]~89_combout ),
	.cout(\clock_divisor[30]~90 ));
// synopsys translate_off
defparam \clock_divisor[30]~89 .lut_mask = 16'h3C3F;
defparam \clock_divisor[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N29
dffeas \clock_divisor[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[30]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[30]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[30] .is_wysiwyg = "true";
defparam \clock_divisor[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneive_lcell_comb \clock_divisor[31]~91 (
// Equation(s):
// \clock_divisor[31]~91_combout  = clock_divisor[31] $ (!\clock_divisor[30]~90 )

	.dataa(clock_divisor[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_divisor[30]~90 ),
	.combout(\clock_divisor[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divisor[31]~91 .lut_mask = 16'hA5A5;
defparam \clock_divisor[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N31
dffeas \clock_divisor[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock_divisor[31]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock_divisor[31]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divisor[31] .is_wysiwyg = "true";
defparam \clock_divisor[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N10
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!clock_divisor[31] & (!clock_divisor[30] & (!clock_divisor[29] & !clock_divisor[28])))

	.dataa(clock_divisor[31]),
	.datab(clock_divisor[30]),
	.datac(clock_divisor[29]),
	.datad(clock_divisor[28]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0001;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!clock_divisor[16] & !clock_divisor[17])

	.dataa(gnd),
	.datab(gnd),
	.datac(clock_divisor[16]),
	.datad(clock_divisor[17]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h000F;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!clock_divisor[20] & (!clock_divisor[19] & (!clock_divisor[21] & !clock_divisor[22])))

	.dataa(clock_divisor[20]),
	.datab(clock_divisor[19]),
	.datac(clock_divisor[21]),
	.datad(clock_divisor[22]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!clock_divisor[23] & (!clock_divisor[18] & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(clock_divisor[23]),
	.datab(clock_divisor[18]),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h1000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!clock_divisor[10] & (clock_divisor[9] & (!clock_divisor[11] & clock_divisor[8])))

	.dataa(clock_divisor[10]),
	.datab(clock_divisor[9]),
	.datac(clock_divisor[11]),
	.datad(clock_divisor[8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0400;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (clock_divisor[15] & (!clock_divisor[12] & (!clock_divisor[13] & clock_divisor[14])))

	.dataa(clock_divisor[15]),
	.datab(clock_divisor[12]),
	.datac(clock_divisor[13]),
	.datad(clock_divisor[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0200;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!clock_divisor[3] & (!clock_divisor[0] & (!clock_divisor[1] & !clock_divisor[2])))

	.dataa(clock_divisor[3]),
	.datab(clock_divisor[0]),
	.datac(clock_divisor[1]),
	.datad(clock_divisor[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (clock_divisor[6] & (!clock_divisor[7] & (!clock_divisor[5] & clock_divisor[4])))

	.dataa(clock_divisor[6]),
	.datab(clock_divisor[7]),
	.datac(clock_divisor[5]),
	.datad(clock_divisor[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~3_combout  & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~8_combout  & (\Equal0~9_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N2
cycloneive_lcell_comb \clock~0 (
// Equation(s):
// \clock~0_combout  = \clock~q  $ (\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock~0 .lut_mask = 16'h0FF0;
defparam \clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N16
cycloneive_lcell_comb \clock~feeder (
// Equation(s):
// \clock~feeder_combout  = \clock~0_combout 

	.dataa(gnd),
	.datab(\clock~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock~feeder .lut_mask = 16'hCCCC;
defparam \clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N17
dffeas clock(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clock~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam clock.is_wysiwyg = "true";
defparam clock.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N27
dffeas \p1|pos_X|memRAM_rtl_0_bypass[32] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N10
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[66]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N11
dffeas \p1|pos_X|memRAM_rtl_0_bypass[66] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N26
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N27
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[74] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N23
dffeas \p1|reOY (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector499~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|reOY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|reOY .is_wysiwyg = "true";
defparam \p1|reOY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneive_lcell_comb \p1|j[0]~36 (
// Equation(s):
// \p1|j[0]~36_combout  = \p1|j [0] $ (VCC)
// \p1|j[0]~37  = CARRY(\p1|j [0])

	.dataa(gnd),
	.datab(\p1|j [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|j[0]~36_combout ),
	.cout(\p1|j[0]~37 ));
// synopsys translate_off
defparam \p1|j[0]~36 .lut_mask = 16'h33CC;
defparam \p1|j[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N12
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[72]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N13
dffeas \p1|pos_X|memRAM_rtl_0_bypass[72] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[68]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[68] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \p1|Selector375~0 (
// Equation(s):
// \p1|Selector375~0_combout  = (\p1|state.posA7~q  & (\p1|xi [27])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [27])))

	.dataa(\p1|xi [27]),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector375~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector375~0 .lut_mask = 16'hB8B8;
defparam \p1|Selector375~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \p1|Selector37~1 (
// Equation(s):
// \p1|Selector37~1_combout  = (\p1|state.posB5~q  & (\p1|always0~31_combout  & \p1|always0~29_combout ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|always0~31_combout ),
	.datad(\p1|always0~29_combout ),
	.cin(gnd),
	.combout(\p1|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector37~1 .lut_mask = 16'hC000;
defparam \p1|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N3
dffeas \p1|state.eval5 (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|state.eval4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval5 .is_wysiwyg = "true";
defparam \p1|state.eval5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N0
cycloneive_lcell_comb \p1|state.eval6~feeder (
// Equation(s):
// \p1|state.eval6~feeder_combout  = \p1|state.eval5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|state.eval6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.eval6~feeder .lut_mask = 16'hFF00;
defparam \p1|state.eval6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N1
dffeas \p1|state.eval6 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.eval6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval6 .is_wysiwyg = "true";
defparam \p1|state.eval6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N2
cycloneive_lcell_comb \p1|state.eval7~feeder (
// Equation(s):
// \p1|state.eval7~feeder_combout  = \p1|state.eval6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.eval6~q ),
	.cin(gnd),
	.combout(\p1|state.eval7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.eval7~feeder .lut_mask = 16'hFF00;
defparam \p1|state.eval7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N3
dffeas \p1|state.eval7 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.eval7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval7 .is_wysiwyg = "true";
defparam \p1|state.eval7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
cycloneive_lcell_comb \p1|i[0]~32 (
// Equation(s):
// \p1|i[0]~32_combout  = \p1|i [0] $ (VCC)
// \p1|i[0]~33  = CARRY(\p1|i [0])

	.dataa(gnd),
	.datab(\p1|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|i[0]~32_combout ),
	.cout(\p1|i[0]~33 ));
// synopsys translate_off
defparam \p1|i[0]~32 .lut_mask = 16'h33CC;
defparam \p1|i[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N16
cycloneive_lcell_comb \p1|WideOr28~0 (
// Equation(s):
// \p1|WideOr28~0_combout  = (\p1|state.reMem0~q ) # (\p1|state.init2~q )

	.dataa(gnd),
	.datab(\p1|state.reMem0~q ),
	.datac(gnd),
	.datad(\p1|state.init2~q ),
	.cin(gnd),
	.combout(\p1|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr28~0 .lut_mask = 16'hFFCC;
defparam \p1|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneive_lcell_comb \p1|WideOr28~1 (
// Equation(s):
// \p1|WideOr28~1_combout  = (!\p1|state.posB0~q  & (!\p1|state.eval7~q  & (!\p1|state.posB5~q  & !\p1|WideOr28~0_combout )))

	.dataa(\p1|state.posB0~q ),
	.datab(\p1|state.eval7~q ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\p1|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr28~1 .lut_mask = 16'h0001;
defparam \p1|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneive_lcell_comb \p1|i[20]~38 (
// Equation(s):
// \p1|i[20]~38_combout  = (\p1|state.posB0~q  & !\p1|Equal3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.posB0~q ),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|i[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \p1|i[20]~38 .lut_mask = 16'h00F0;
defparam \p1|i[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
cycloneive_lcell_comb \p1|i[20]~40 (
// Equation(s):
// \p1|i[20]~40_combout  = (!\p1|i[20]~39_combout  & (!\p1|WideOr28~1_combout  & (!\p1|i[20]~38_combout  & !\p1|Selector55~0_combout )))

	.dataa(\p1|i[20]~39_combout ),
	.datab(\p1|WideOr28~1_combout ),
	.datac(\p1|i[20]~38_combout ),
	.datad(\p1|Selector55~0_combout ),
	.cin(gnd),
	.combout(\p1|i[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \p1|i[20]~40 .lut_mask = 16'h0001;
defparam \p1|i[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N1
dffeas \p1|i[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[0] .is_wysiwyg = "true";
defparam \p1|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N2
cycloneive_lcell_comb \p1|i[1]~34 (
// Equation(s):
// \p1|i[1]~34_combout  = (\p1|i [1] & (!\p1|i[0]~33 )) # (!\p1|i [1] & ((\p1|i[0]~33 ) # (GND)))
// \p1|i[1]~35  = CARRY((!\p1|i[0]~33 ) # (!\p1|i [1]))

	.dataa(gnd),
	.datab(\p1|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[0]~33 ),
	.combout(\p1|i[1]~34_combout ),
	.cout(\p1|i[1]~35 ));
// synopsys translate_off
defparam \p1|i[1]~34 .lut_mask = 16'h3C3F;
defparam \p1|i[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N3
dffeas \p1|i[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[1] .is_wysiwyg = "true";
defparam \p1|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
cycloneive_lcell_comb \p1|i[2]~36 (
// Equation(s):
// \p1|i[2]~36_combout  = (\p1|i [2] & (\p1|i[1]~35  $ (GND))) # (!\p1|i [2] & (!\p1|i[1]~35  & VCC))
// \p1|i[2]~37  = CARRY((\p1|i [2] & !\p1|i[1]~35 ))

	.dataa(gnd),
	.datab(\p1|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[1]~35 ),
	.combout(\p1|i[2]~36_combout ),
	.cout(\p1|i[2]~37 ));
// synopsys translate_off
defparam \p1|i[2]~36 .lut_mask = 16'hC30C;
defparam \p1|i[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N5
dffeas \p1|i[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[2] .is_wysiwyg = "true";
defparam \p1|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
cycloneive_lcell_comb \p1|i[3]~41 (
// Equation(s):
// \p1|i[3]~41_combout  = (\p1|i [3] & (!\p1|i[2]~37 )) # (!\p1|i [3] & ((\p1|i[2]~37 ) # (GND)))
// \p1|i[3]~42  = CARRY((!\p1|i[2]~37 ) # (!\p1|i [3]))

	.dataa(\p1|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[2]~37 ),
	.combout(\p1|i[3]~41_combout ),
	.cout(\p1|i[3]~42 ));
// synopsys translate_off
defparam \p1|i[3]~41 .lut_mask = 16'h5A5F;
defparam \p1|i[3]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N7
dffeas \p1|i[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[3]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[3] .is_wysiwyg = "true";
defparam \p1|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N8
cycloneive_lcell_comb \p1|i[4]~43 (
// Equation(s):
// \p1|i[4]~43_combout  = (\p1|i [4] & (\p1|i[3]~42  $ (GND))) # (!\p1|i [4] & (!\p1|i[3]~42  & VCC))
// \p1|i[4]~44  = CARRY((\p1|i [4] & !\p1|i[3]~42 ))

	.dataa(gnd),
	.datab(\p1|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[3]~42 ),
	.combout(\p1|i[4]~43_combout ),
	.cout(\p1|i[4]~44 ));
// synopsys translate_off
defparam \p1|i[4]~43 .lut_mask = 16'hC30C;
defparam \p1|i[4]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N9
dffeas \p1|i[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[4]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[4] .is_wysiwyg = "true";
defparam \p1|i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
cycloneive_lcell_comb \p1|i[5]~45 (
// Equation(s):
// \p1|i[5]~45_combout  = (\p1|i [5] & (!\p1|i[4]~44 )) # (!\p1|i [5] & ((\p1|i[4]~44 ) # (GND)))
// \p1|i[5]~46  = CARRY((!\p1|i[4]~44 ) # (!\p1|i [5]))

	.dataa(\p1|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[4]~44 ),
	.combout(\p1|i[5]~45_combout ),
	.cout(\p1|i[5]~46 ));
// synopsys translate_off
defparam \p1|i[5]~45 .lut_mask = 16'h5A5F;
defparam \p1|i[5]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N11
dffeas \p1|i[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[5]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[5] .is_wysiwyg = "true";
defparam \p1|i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
cycloneive_lcell_comb \p1|i[6]~47 (
// Equation(s):
// \p1|i[6]~47_combout  = (\p1|i [6] & (\p1|i[5]~46  $ (GND))) # (!\p1|i [6] & (!\p1|i[5]~46  & VCC))
// \p1|i[6]~48  = CARRY((\p1|i [6] & !\p1|i[5]~46 ))

	.dataa(\p1|i [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[5]~46 ),
	.combout(\p1|i[6]~47_combout ),
	.cout(\p1|i[6]~48 ));
// synopsys translate_off
defparam \p1|i[6]~47 .lut_mask = 16'hA50A;
defparam \p1|i[6]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N13
dffeas \p1|i[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[6]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[6] .is_wysiwyg = "true";
defparam \p1|i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N14
cycloneive_lcell_comb \p1|i[7]~49 (
// Equation(s):
// \p1|i[7]~49_combout  = (\p1|i [7] & (!\p1|i[6]~48 )) # (!\p1|i [7] & ((\p1|i[6]~48 ) # (GND)))
// \p1|i[7]~50  = CARRY((!\p1|i[6]~48 ) # (!\p1|i [7]))

	.dataa(gnd),
	.datab(\p1|i [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[6]~48 ),
	.combout(\p1|i[7]~49_combout ),
	.cout(\p1|i[7]~50 ));
// synopsys translate_off
defparam \p1|i[7]~49 .lut_mask = 16'h3C3F;
defparam \p1|i[7]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N15
dffeas \p1|i[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[7]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[7] .is_wysiwyg = "true";
defparam \p1|i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
cycloneive_lcell_comb \p1|i[8]~51 (
// Equation(s):
// \p1|i[8]~51_combout  = (\p1|i [8] & (\p1|i[7]~50  $ (GND))) # (!\p1|i [8] & (!\p1|i[7]~50  & VCC))
// \p1|i[8]~52  = CARRY((\p1|i [8] & !\p1|i[7]~50 ))

	.dataa(gnd),
	.datab(\p1|i [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[7]~50 ),
	.combout(\p1|i[8]~51_combout ),
	.cout(\p1|i[8]~52 ));
// synopsys translate_off
defparam \p1|i[8]~51 .lut_mask = 16'hC30C;
defparam \p1|i[8]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N17
dffeas \p1|i[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[8]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[8] .is_wysiwyg = "true";
defparam \p1|i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
cycloneive_lcell_comb \p1|i[9]~53 (
// Equation(s):
// \p1|i[9]~53_combout  = (\p1|i [9] & (!\p1|i[8]~52 )) # (!\p1|i [9] & ((\p1|i[8]~52 ) # (GND)))
// \p1|i[9]~54  = CARRY((!\p1|i[8]~52 ) # (!\p1|i [9]))

	.dataa(gnd),
	.datab(\p1|i [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[8]~52 ),
	.combout(\p1|i[9]~53_combout ),
	.cout(\p1|i[9]~54 ));
// synopsys translate_off
defparam \p1|i[9]~53 .lut_mask = 16'h3C3F;
defparam \p1|i[9]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N19
dffeas \p1|i[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[9]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[9] .is_wysiwyg = "true";
defparam \p1|i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
cycloneive_lcell_comb \p1|i[10]~55 (
// Equation(s):
// \p1|i[10]~55_combout  = (\p1|i [10] & (\p1|i[9]~54  $ (GND))) # (!\p1|i [10] & (!\p1|i[9]~54  & VCC))
// \p1|i[10]~56  = CARRY((\p1|i [10] & !\p1|i[9]~54 ))

	.dataa(gnd),
	.datab(\p1|i [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[9]~54 ),
	.combout(\p1|i[10]~55_combout ),
	.cout(\p1|i[10]~56 ));
// synopsys translate_off
defparam \p1|i[10]~55 .lut_mask = 16'hC30C;
defparam \p1|i[10]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N21
dffeas \p1|i[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[10]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[10] .is_wysiwyg = "true";
defparam \p1|i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
cycloneive_lcell_comb \p1|i[11]~57 (
// Equation(s):
// \p1|i[11]~57_combout  = (\p1|i [11] & (!\p1|i[10]~56 )) # (!\p1|i [11] & ((\p1|i[10]~56 ) # (GND)))
// \p1|i[11]~58  = CARRY((!\p1|i[10]~56 ) # (!\p1|i [11]))

	.dataa(\p1|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[10]~56 ),
	.combout(\p1|i[11]~57_combout ),
	.cout(\p1|i[11]~58 ));
// synopsys translate_off
defparam \p1|i[11]~57 .lut_mask = 16'h5A5F;
defparam \p1|i[11]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N23
dffeas \p1|i[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[11]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[11] .is_wysiwyg = "true";
defparam \p1|i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
cycloneive_lcell_comb \p1|i[12]~59 (
// Equation(s):
// \p1|i[12]~59_combout  = (\p1|i [12] & (\p1|i[11]~58  $ (GND))) # (!\p1|i [12] & (!\p1|i[11]~58  & VCC))
// \p1|i[12]~60  = CARRY((\p1|i [12] & !\p1|i[11]~58 ))

	.dataa(gnd),
	.datab(\p1|i [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[11]~58 ),
	.combout(\p1|i[12]~59_combout ),
	.cout(\p1|i[12]~60 ));
// synopsys translate_off
defparam \p1|i[12]~59 .lut_mask = 16'hC30C;
defparam \p1|i[12]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N25
dffeas \p1|i[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[12]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[12] .is_wysiwyg = "true";
defparam \p1|i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
cycloneive_lcell_comb \p1|i[13]~61 (
// Equation(s):
// \p1|i[13]~61_combout  = (\p1|i [13] & (!\p1|i[12]~60 )) # (!\p1|i [13] & ((\p1|i[12]~60 ) # (GND)))
// \p1|i[13]~62  = CARRY((!\p1|i[12]~60 ) # (!\p1|i [13]))

	.dataa(\p1|i [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[12]~60 ),
	.combout(\p1|i[13]~61_combout ),
	.cout(\p1|i[13]~62 ));
// synopsys translate_off
defparam \p1|i[13]~61 .lut_mask = 16'h5A5F;
defparam \p1|i[13]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N27
dffeas \p1|i[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[13]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[13] .is_wysiwyg = "true";
defparam \p1|i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
cycloneive_lcell_comb \p1|i[14]~63 (
// Equation(s):
// \p1|i[14]~63_combout  = (\p1|i [14] & (\p1|i[13]~62  $ (GND))) # (!\p1|i [14] & (!\p1|i[13]~62  & VCC))
// \p1|i[14]~64  = CARRY((\p1|i [14] & !\p1|i[13]~62 ))

	.dataa(gnd),
	.datab(\p1|i [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[13]~62 ),
	.combout(\p1|i[14]~63_combout ),
	.cout(\p1|i[14]~64 ));
// synopsys translate_off
defparam \p1|i[14]~63 .lut_mask = 16'hC30C;
defparam \p1|i[14]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N29
dffeas \p1|i[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[14]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[14] .is_wysiwyg = "true";
defparam \p1|i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
cycloneive_lcell_comb \p1|i[15]~65 (
// Equation(s):
// \p1|i[15]~65_combout  = (\p1|i [15] & (!\p1|i[14]~64 )) # (!\p1|i [15] & ((\p1|i[14]~64 ) # (GND)))
// \p1|i[15]~66  = CARRY((!\p1|i[14]~64 ) # (!\p1|i [15]))

	.dataa(\p1|i [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[14]~64 ),
	.combout(\p1|i[15]~65_combout ),
	.cout(\p1|i[15]~66 ));
// synopsys translate_off
defparam \p1|i[15]~65 .lut_mask = 16'h5A5F;
defparam \p1|i[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y21_N31
dffeas \p1|i[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[15]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[15] .is_wysiwyg = "true";
defparam \p1|i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N0
cycloneive_lcell_comb \p1|i[16]~67 (
// Equation(s):
// \p1|i[16]~67_combout  = (\p1|i [16] & (\p1|i[15]~66  $ (GND))) # (!\p1|i [16] & (!\p1|i[15]~66  & VCC))
// \p1|i[16]~68  = CARRY((\p1|i [16] & !\p1|i[15]~66 ))

	.dataa(gnd),
	.datab(\p1|i [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[15]~66 ),
	.combout(\p1|i[16]~67_combout ),
	.cout(\p1|i[16]~68 ));
// synopsys translate_off
defparam \p1|i[16]~67 .lut_mask = 16'hC30C;
defparam \p1|i[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N1
dffeas \p1|i[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[16]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[16] .is_wysiwyg = "true";
defparam \p1|i[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
cycloneive_lcell_comb \p1|i[17]~69 (
// Equation(s):
// \p1|i[17]~69_combout  = (\p1|i [17] & (!\p1|i[16]~68 )) # (!\p1|i [17] & ((\p1|i[16]~68 ) # (GND)))
// \p1|i[17]~70  = CARRY((!\p1|i[16]~68 ) # (!\p1|i [17]))

	.dataa(gnd),
	.datab(\p1|i [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[16]~68 ),
	.combout(\p1|i[17]~69_combout ),
	.cout(\p1|i[17]~70 ));
// synopsys translate_off
defparam \p1|i[17]~69 .lut_mask = 16'h3C3F;
defparam \p1|i[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N3
dffeas \p1|i[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[17]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[17] .is_wysiwyg = "true";
defparam \p1|i[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N4
cycloneive_lcell_comb \p1|i[18]~71 (
// Equation(s):
// \p1|i[18]~71_combout  = (\p1|i [18] & (\p1|i[17]~70  $ (GND))) # (!\p1|i [18] & (!\p1|i[17]~70  & VCC))
// \p1|i[18]~72  = CARRY((\p1|i [18] & !\p1|i[17]~70 ))

	.dataa(gnd),
	.datab(\p1|i [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[17]~70 ),
	.combout(\p1|i[18]~71_combout ),
	.cout(\p1|i[18]~72 ));
// synopsys translate_off
defparam \p1|i[18]~71 .lut_mask = 16'hC30C;
defparam \p1|i[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N5
dffeas \p1|i[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[18]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[18] .is_wysiwyg = "true";
defparam \p1|i[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
cycloneive_lcell_comb \p1|i[19]~73 (
// Equation(s):
// \p1|i[19]~73_combout  = (\p1|i [19] & (!\p1|i[18]~72 )) # (!\p1|i [19] & ((\p1|i[18]~72 ) # (GND)))
// \p1|i[19]~74  = CARRY((!\p1|i[18]~72 ) # (!\p1|i [19]))

	.dataa(\p1|i [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[18]~72 ),
	.combout(\p1|i[19]~73_combout ),
	.cout(\p1|i[19]~74 ));
// synopsys translate_off
defparam \p1|i[19]~73 .lut_mask = 16'h5A5F;
defparam \p1|i[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N7
dffeas \p1|i[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[19]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[19] .is_wysiwyg = "true";
defparam \p1|i[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N8
cycloneive_lcell_comb \p1|i[20]~75 (
// Equation(s):
// \p1|i[20]~75_combout  = (\p1|i [20] & (\p1|i[19]~74  $ (GND))) # (!\p1|i [20] & (!\p1|i[19]~74  & VCC))
// \p1|i[20]~76  = CARRY((\p1|i [20] & !\p1|i[19]~74 ))

	.dataa(gnd),
	.datab(\p1|i [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[19]~74 ),
	.combout(\p1|i[20]~75_combout ),
	.cout(\p1|i[20]~76 ));
// synopsys translate_off
defparam \p1|i[20]~75 .lut_mask = 16'hC30C;
defparam \p1|i[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N9
dffeas \p1|i[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[20]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[20] .is_wysiwyg = "true";
defparam \p1|i[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N10
cycloneive_lcell_comb \p1|i[21]~77 (
// Equation(s):
// \p1|i[21]~77_combout  = (\p1|i [21] & (!\p1|i[20]~76 )) # (!\p1|i [21] & ((\p1|i[20]~76 ) # (GND)))
// \p1|i[21]~78  = CARRY((!\p1|i[20]~76 ) # (!\p1|i [21]))

	.dataa(\p1|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[20]~76 ),
	.combout(\p1|i[21]~77_combout ),
	.cout(\p1|i[21]~78 ));
// synopsys translate_off
defparam \p1|i[21]~77 .lut_mask = 16'h5A5F;
defparam \p1|i[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N11
dffeas \p1|i[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[21]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[21] .is_wysiwyg = "true";
defparam \p1|i[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N12
cycloneive_lcell_comb \p1|i[22]~79 (
// Equation(s):
// \p1|i[22]~79_combout  = (\p1|i [22] & (\p1|i[21]~78  $ (GND))) # (!\p1|i [22] & (!\p1|i[21]~78  & VCC))
// \p1|i[22]~80  = CARRY((\p1|i [22] & !\p1|i[21]~78 ))

	.dataa(\p1|i [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[21]~78 ),
	.combout(\p1|i[22]~79_combout ),
	.cout(\p1|i[22]~80 ));
// synopsys translate_off
defparam \p1|i[22]~79 .lut_mask = 16'hA50A;
defparam \p1|i[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N13
dffeas \p1|i[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[22]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[22] .is_wysiwyg = "true";
defparam \p1|i[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N14
cycloneive_lcell_comb \p1|i[23]~81 (
// Equation(s):
// \p1|i[23]~81_combout  = (\p1|i [23] & (!\p1|i[22]~80 )) # (!\p1|i [23] & ((\p1|i[22]~80 ) # (GND)))
// \p1|i[23]~82  = CARRY((!\p1|i[22]~80 ) # (!\p1|i [23]))

	.dataa(gnd),
	.datab(\p1|i [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[22]~80 ),
	.combout(\p1|i[23]~81_combout ),
	.cout(\p1|i[23]~82 ));
// synopsys translate_off
defparam \p1|i[23]~81 .lut_mask = 16'h3C3F;
defparam \p1|i[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N15
dffeas \p1|i[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[23]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[23] .is_wysiwyg = "true";
defparam \p1|i[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N16
cycloneive_lcell_comb \p1|i[24]~83 (
// Equation(s):
// \p1|i[24]~83_combout  = (\p1|i [24] & (\p1|i[23]~82  $ (GND))) # (!\p1|i [24] & (!\p1|i[23]~82  & VCC))
// \p1|i[24]~84  = CARRY((\p1|i [24] & !\p1|i[23]~82 ))

	.dataa(gnd),
	.datab(\p1|i [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[23]~82 ),
	.combout(\p1|i[24]~83_combout ),
	.cout(\p1|i[24]~84 ));
// synopsys translate_off
defparam \p1|i[24]~83 .lut_mask = 16'hC30C;
defparam \p1|i[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N17
dffeas \p1|i[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[24]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[24] .is_wysiwyg = "true";
defparam \p1|i[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N18
cycloneive_lcell_comb \p1|i[25]~85 (
// Equation(s):
// \p1|i[25]~85_combout  = (\p1|i [25] & (!\p1|i[24]~84 )) # (!\p1|i [25] & ((\p1|i[24]~84 ) # (GND)))
// \p1|i[25]~86  = CARRY((!\p1|i[24]~84 ) # (!\p1|i [25]))

	.dataa(gnd),
	.datab(\p1|i [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[24]~84 ),
	.combout(\p1|i[25]~85_combout ),
	.cout(\p1|i[25]~86 ));
// synopsys translate_off
defparam \p1|i[25]~85 .lut_mask = 16'h3C3F;
defparam \p1|i[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N19
dffeas \p1|i[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[25]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[25] .is_wysiwyg = "true";
defparam \p1|i[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N20
cycloneive_lcell_comb \p1|i[26]~87 (
// Equation(s):
// \p1|i[26]~87_combout  = (\p1|i [26] & (\p1|i[25]~86  $ (GND))) # (!\p1|i [26] & (!\p1|i[25]~86  & VCC))
// \p1|i[26]~88  = CARRY((\p1|i [26] & !\p1|i[25]~86 ))

	.dataa(gnd),
	.datab(\p1|i [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[25]~86 ),
	.combout(\p1|i[26]~87_combout ),
	.cout(\p1|i[26]~88 ));
// synopsys translate_off
defparam \p1|i[26]~87 .lut_mask = 16'hC30C;
defparam \p1|i[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N21
dffeas \p1|i[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[26]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[26] .is_wysiwyg = "true";
defparam \p1|i[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N22
cycloneive_lcell_comb \p1|i[27]~89 (
// Equation(s):
// \p1|i[27]~89_combout  = (\p1|i [27] & (!\p1|i[26]~88 )) # (!\p1|i [27] & ((\p1|i[26]~88 ) # (GND)))
// \p1|i[27]~90  = CARRY((!\p1|i[26]~88 ) # (!\p1|i [27]))

	.dataa(\p1|i [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[26]~88 ),
	.combout(\p1|i[27]~89_combout ),
	.cout(\p1|i[27]~90 ));
// synopsys translate_off
defparam \p1|i[27]~89 .lut_mask = 16'h5A5F;
defparam \p1|i[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N23
dffeas \p1|i[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[27]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[27] .is_wysiwyg = "true";
defparam \p1|i[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N24
cycloneive_lcell_comb \p1|i[28]~91 (
// Equation(s):
// \p1|i[28]~91_combout  = (\p1|i [28] & (\p1|i[27]~90  $ (GND))) # (!\p1|i [28] & (!\p1|i[27]~90  & VCC))
// \p1|i[28]~92  = CARRY((\p1|i [28] & !\p1|i[27]~90 ))

	.dataa(gnd),
	.datab(\p1|i [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[27]~90 ),
	.combout(\p1|i[28]~91_combout ),
	.cout(\p1|i[28]~92 ));
// synopsys translate_off
defparam \p1|i[28]~91 .lut_mask = 16'hC30C;
defparam \p1|i[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N25
dffeas \p1|i[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[28]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[28] .is_wysiwyg = "true";
defparam \p1|i[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N26
cycloneive_lcell_comb \p1|i[29]~93 (
// Equation(s):
// \p1|i[29]~93_combout  = (\p1|i [29] & (!\p1|i[28]~92 )) # (!\p1|i [29] & ((\p1|i[28]~92 ) # (GND)))
// \p1|i[29]~94  = CARRY((!\p1|i[28]~92 ) # (!\p1|i [29]))

	.dataa(\p1|i [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[28]~92 ),
	.combout(\p1|i[29]~93_combout ),
	.cout(\p1|i[29]~94 ));
// synopsys translate_off
defparam \p1|i[29]~93 .lut_mask = 16'h5A5F;
defparam \p1|i[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N27
dffeas \p1|i[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[29]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[29] .is_wysiwyg = "true";
defparam \p1|i[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N28
cycloneive_lcell_comb \p1|i[30]~95 (
// Equation(s):
// \p1|i[30]~95_combout  = (\p1|i [30] & (\p1|i[29]~94  $ (GND))) # (!\p1|i [30] & (!\p1|i[29]~94  & VCC))
// \p1|i[30]~96  = CARRY((\p1|i [30] & !\p1|i[29]~94 ))

	.dataa(gnd),
	.datab(\p1|i [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|i[29]~94 ),
	.combout(\p1|i[30]~95_combout ),
	.cout(\p1|i[30]~96 ));
// synopsys translate_off
defparam \p1|i[30]~95 .lut_mask = 16'hC30C;
defparam \p1|i[30]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N29
dffeas \p1|i[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[30]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[30] .is_wysiwyg = "true";
defparam \p1|i[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N30
cycloneive_lcell_comb \p1|i[31]~97 (
// Equation(s):
// \p1|i[31]~97_combout  = \p1|i [31] $ (\p1|i[30]~96 )

	.dataa(\p1|i [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1|i[30]~96 ),
	.combout(\p1|i[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \p1|i[31]~97 .lut_mask = 16'h5A5A;
defparam \p1|i[31]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y20_N31
dffeas \p1|i[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|i[31]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr28~0_combout ),
	.sload(gnd),
	.ena(\p1|i[20]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|i[31] .is_wysiwyg = "true";
defparam \p1|i[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N8
cycloneive_lcell_comb \p1|Equal0~7 (
// Equation(s):
// \p1|Equal0~7_combout  = (!\p1|i [30] & !\p1|i [29])

	.dataa(gnd),
	.datab(\p1|i [30]),
	.datac(gnd),
	.datad(\p1|i [29]),
	.cin(gnd),
	.combout(\p1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~7 .lut_mask = 16'h0033;
defparam \p1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N10
cycloneive_lcell_comb \p1|Equal0~8 (
// Equation(s):
// \p1|Equal0~8_combout  = (!\p1|i [31] & (\p1|Equal0~7_combout  & (!\p1|i [28] & !\p1|i [27])))

	.dataa(\p1|i [31]),
	.datab(\p1|Equal0~7_combout ),
	.datac(\p1|i [28]),
	.datad(\p1|i [27]),
	.cin(gnd),
	.combout(\p1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~8 .lut_mask = 16'h0004;
defparam \p1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N24
cycloneive_lcell_comb \p1|Equal0~5 (
// Equation(s):
// \p1|Equal0~5_combout  = (!\p1|i [20] & (!\p1|i [22] & (!\p1|i [21] & !\p1|i [19])))

	.dataa(\p1|i [20]),
	.datab(\p1|i [22]),
	.datac(\p1|i [21]),
	.datad(\p1|i [19]),
	.cin(gnd),
	.combout(\p1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~5 .lut_mask = 16'h0001;
defparam \p1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N12
cycloneive_lcell_comb \p1|Equal0~0 (
// Equation(s):
// \p1|Equal0~0_combout  = (!\p1|i [2] & (!\p1|i [5] & (!\p1|i [6] & !\p1|i [4])))

	.dataa(\p1|i [2]),
	.datab(\p1|i [5]),
	.datac(\p1|i [6]),
	.datad(\p1|i [4]),
	.cin(gnd),
	.combout(\p1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~0 .lut_mask = 16'h0001;
defparam \p1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N28
cycloneive_lcell_comb \p1|Equal0~2 (
// Equation(s):
// \p1|Equal0~2_combout  = (!\p1|i [11] & (!\p1|i [12] & (!\p1|i [13] & !\p1|i [14])))

	.dataa(\p1|i [11]),
	.datab(\p1|i [12]),
	.datac(\p1|i [13]),
	.datad(\p1|i [14]),
	.cin(gnd),
	.combout(\p1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~2 .lut_mask = 16'h0001;
defparam \p1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N30
cycloneive_lcell_comb \p1|Equal0~1 (
// Equation(s):
// \p1|Equal0~1_combout  = (!\p1|i [10] & (!\p1|i [9] & (!\p1|i [7] & !\p1|i [8])))

	.dataa(\p1|i [10]),
	.datab(\p1|i [9]),
	.datac(\p1|i [7]),
	.datad(\p1|i [8]),
	.cin(gnd),
	.combout(\p1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~1 .lut_mask = 16'h0001;
defparam \p1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N12
cycloneive_lcell_comb \p1|Equal0~3 (
// Equation(s):
// \p1|Equal0~3_combout  = (!\p1|i [18] & (!\p1|i [16] & (!\p1|i [15] & !\p1|i [17])))

	.dataa(\p1|i [18]),
	.datab(\p1|i [16]),
	.datac(\p1|i [15]),
	.datad(\p1|i [17]),
	.cin(gnd),
	.combout(\p1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~3 .lut_mask = 16'h0001;
defparam \p1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N22
cycloneive_lcell_comb \p1|Equal0~4 (
// Equation(s):
// \p1|Equal0~4_combout  = (\p1|Equal0~0_combout  & (\p1|Equal0~2_combout  & (\p1|Equal0~1_combout  & \p1|Equal0~3_combout )))

	.dataa(\p1|Equal0~0_combout ),
	.datab(\p1|Equal0~2_combout ),
	.datac(\p1|Equal0~1_combout ),
	.datad(\p1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\p1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~4 .lut_mask = 16'h8000;
defparam \p1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N18
cycloneive_lcell_comb \p1|Equal0~6 (
// Equation(s):
// \p1|Equal0~6_combout  = (!\p1|i [26] & (!\p1|i [24] & (!\p1|i [23] & !\p1|i [25])))

	.dataa(\p1|i [26]),
	.datab(\p1|i [24]),
	.datac(\p1|i [23]),
	.datad(\p1|i [25]),
	.cin(gnd),
	.combout(\p1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~6 .lut_mask = 16'h0001;
defparam \p1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N28
cycloneive_lcell_comb \p1|Equal0~9 (
// Equation(s):
// \p1|Equal0~9_combout  = (\p1|Equal0~8_combout  & (\p1|Equal0~5_combout  & (\p1|Equal0~4_combout  & \p1|Equal0~6_combout )))

	.dataa(\p1|Equal0~8_combout ),
	.datab(\p1|Equal0~5_combout ),
	.datac(\p1|Equal0~4_combout ),
	.datad(\p1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\p1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~9 .lut_mask = 16'h8000;
defparam \p1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \p1|Equal0~10 (
// Equation(s):
// \p1|Equal0~10_combout  = (\p1|i [3] & (\p1|Equal0~9_combout  & (\p1|i [1] & \p1|i [0])))

	.dataa(\p1|i [3]),
	.datab(\p1|Equal0~9_combout ),
	.datac(\p1|i [1]),
	.datad(\p1|i [0]),
	.cin(gnd),
	.combout(\p1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal0~10 .lut_mask = 16'h8000;
defparam \p1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N20
cycloneive_lcell_comb \p1|Selector56~0 (
// Equation(s):
// \p1|Selector56~0_combout  = (\p1|state.eval7~q ) # ((\p1|state.reMem0~q  & \p1|Equal0~10_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval7~q ),
	.datac(\p1|state.reMem0~q ),
	.datad(\p1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector56~0 .lut_mask = 16'hFCCC;
defparam \p1|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N21
dffeas \p1|state.eval0 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval0 .is_wysiwyg = "true";
defparam \p1|state.eval0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N18
cycloneive_lcell_comb \p1|state.posA3~feeder (
// Equation(s):
// \p1|state.posA3~feeder_combout  = \p1|state.posA2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|state.posA3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.posA3~feeder .lut_mask = 16'hFF00;
defparam \p1|state.posA3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N19
dffeas \p1|state.posA3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.posA3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA3 .is_wysiwyg = "true";
defparam \p1|state.posA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N12
cycloneive_lcell_comb \p1|Selector266~0 (
// Equation(s):
// \p1|Selector266~0_combout  = (\p1|state.posA3~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.posA4~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.posA4~q ),
	.datad(\p1|state.posA3~q ),
	.cin(gnd),
	.combout(\p1|Selector266~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector266~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N13
dffeas \p1|next_state.posA4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector266~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.posA4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.posA4 .is_wysiwyg = "true";
defparam \p1|next_state.posA4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N16
cycloneive_lcell_comb \p1|Selector46~0 (
// Equation(s):
// \p1|Selector46~0_combout  = (\p1|state.waitState~q  & \p1|next_state.posA4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(\p1|next_state.posA4~q ),
	.cin(gnd),
	.combout(\p1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector46~0 .lut_mask = 16'hF000;
defparam \p1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N17
dffeas \p1|state.posA4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA4 .is_wysiwyg = "true";
defparam \p1|state.posA4 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N17
dffeas \p1|state.posA5 (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|state.posA4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA5 .is_wysiwyg = "true";
defparam \p1|state.posA5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
cycloneive_lcell_comb \p1|Selector268~0 (
// Equation(s):
// \p1|Selector268~0_combout  = (\p1|i[20]~38_combout ) # ((!\p1|Selector499~0_combout  & (\p1|next_state.posB1~q  & \p1|Selector265~3_combout )))

	.dataa(\p1|Selector499~0_combout ),
	.datab(\p1|i[20]~38_combout ),
	.datac(\p1|next_state.posB1~q ),
	.datad(\p1|Selector265~3_combout ),
	.cin(gnd),
	.combout(\p1|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector268~0 .lut_mask = 16'hDCCC;
defparam \p1|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N19
dffeas \p1|next_state.posB1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector268~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.posB1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.posB1 .is_wysiwyg = "true";
defparam \p1|next_state.posB1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N10
cycloneive_lcell_comb \p1|Selector51~0 (
// Equation(s):
// \p1|Selector51~0_combout  = (\p1|state.waitState~q  & \p1|next_state.posB1~q )

	.dataa(gnd),
	.datab(\p1|state.waitState~q ),
	.datac(gnd),
	.datad(\p1|next_state.posB1~q ),
	.cin(gnd),
	.combout(\p1|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector51~0 .lut_mask = 16'hCC00;
defparam \p1|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N11
dffeas \p1|state.posB1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB1 .is_wysiwyg = "true";
defparam \p1|state.posB1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \p1|state.posB2~feeder (
// Equation(s):
// \p1|state.posB2~feeder_combout  = \p1|state.posB1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.posB1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|state.posB2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.posB2~feeder .lut_mask = 16'hF0F0;
defparam \p1|state.posB2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N5
dffeas \p1|state.posB2 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.posB2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB2 .is_wysiwyg = "true";
defparam \p1|state.posB2 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N7
dffeas \p1|state.posB3 (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|state.posB2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB3 .is_wysiwyg = "true";
defparam \p1|state.posB3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N0
cycloneive_lcell_comb \p1|WideOr40~0 (
// Equation(s):
// \p1|WideOr40~0_combout  = (\p1|state.posA5~q ) # (\p1|state.posB3~q )

	.dataa(gnd),
	.datab(\p1|state.posA5~q ),
	.datac(gnd),
	.datad(\p1|state.posB3~q ),
	.cin(gnd),
	.combout(\p1|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr40~0 .lut_mask = 16'hFFCC;
defparam \p1|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneive_lcell_comb \p1|Selector0~0 (
// Equation(s):
// \p1|Selector0~0_combout  = (\p1|state.eval0~q  & !\p1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.eval0~q ),
	.datad(\p1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector0~0 .lut_mask = 16'h00F0;
defparam \p1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneive_lcell_comb \p1|Selector270~0 (
// Equation(s):
// \p1|Selector270~0_combout  = (\p1|WideOr36~0_combout  & ((\p1|state.posB0~q  & ((\p1|Equal3~10_combout ))) # (!\p1|state.posB0~q  & (!\p1|Selector499~0_combout ))))

	.dataa(\p1|WideOr36~0_combout ),
	.datab(\p1|Selector499~0_combout ),
	.datac(\p1|state.posB0~q ),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector270~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector270~0 .lut_mask = 16'hA202;
defparam \p1|Selector270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
cycloneive_lcell_comb \p1|Selector270~1 (
// Equation(s):
// \p1|Selector270~1_combout  = (\p1|Selector0~0_combout ) # ((!\p1|i[20]~39_combout  & (\p1|next_state.eval1~q  & \p1|Selector270~0_combout )))

	.dataa(\p1|i[20]~39_combout ),
	.datab(\p1|Selector0~0_combout ),
	.datac(\p1|next_state.eval1~q ),
	.datad(\p1|Selector270~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector270~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector270~1 .lut_mask = 16'hDCCC;
defparam \p1|Selector270~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N13
dffeas \p1|next_state.eval1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector270~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.eval1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.eval1 .is_wysiwyg = "true";
defparam \p1|next_state.eval1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N8
cycloneive_lcell_comb \p1|Selector57~0 (
// Equation(s):
// \p1|Selector57~0_combout  = (\p1|state.waitState~q  & \p1|next_state.eval1~q )

	.dataa(\p1|state.waitState~q ),
	.datab(gnd),
	.datac(\p1|next_state.eval1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector57~0 .lut_mask = 16'hA0A0;
defparam \p1|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N9
dffeas \p1|state.eval1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval1 .is_wysiwyg = "true";
defparam \p1|state.eval1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N28
cycloneive_lcell_comb \p1|Selector271~0 (
// Equation(s):
// \p1|Selector271~0_combout  = (\p1|state.eval1~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.eval2~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(\p1|state.eval1~q ),
	.datac(\p1|next_state.eval2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector271~0 .lut_mask = 16'hECEC;
defparam \p1|Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N29
dffeas \p1|next_state.eval2 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector271~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.eval2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.eval2 .is_wysiwyg = "true";
defparam \p1|next_state.eval2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N4
cycloneive_lcell_comb \p1|Selector58~0 (
// Equation(s):
// \p1|Selector58~0_combout  = (\p1|state.waitState~q  & \p1|next_state.eval2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(\p1|next_state.eval2~q ),
	.cin(gnd),
	.combout(\p1|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector58~0 .lut_mask = 16'hF000;
defparam \p1|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N5
dffeas \p1|state.eval2 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval2 .is_wysiwyg = "true";
defparam \p1|state.eval2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N0
cycloneive_lcell_comb \p1|Selector97~1 (
// Equation(s):
// \p1|Selector97~1_combout  = (!\p1|state.reMem1~q  & (!\p1|state.eval1~q  & (!\p1|state.init2~q  & !\p1|state.posA3~q )))

	.dataa(\p1|state.reMem1~q ),
	.datab(\p1|state.eval1~q ),
	.datac(\p1|state.init2~q ),
	.datad(\p1|state.posA3~q ),
	.cin(gnd),
	.combout(\p1|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~1 .lut_mask = 16'h0001;
defparam \p1|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneive_lcell_comb \p1|WideOr36~0 (
// Equation(s):
// \p1|WideOr36~0_combout  = (!\p1|WideOr40~0_combout  & (!\p1|state.eval2~q  & (\p1|Selector97~1_combout  & !\p1|state.reMem2~q )))

	.dataa(\p1|WideOr40~0_combout ),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|Selector97~1_combout ),
	.datad(\p1|state.reMem2~q ),
	.cin(gnd),
	.combout(\p1|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr36~0 .lut_mask = 16'h0010;
defparam \p1|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \p1|Selector265~3 (
// Equation(s):
// \p1|Selector265~3_combout  = (\p1|WideOr36~0_combout  & ((\p1|Equal0~10_combout ) # ((!\p1|state.eval0~q  & !\p1|state.reMem0~q ))))

	.dataa(\p1|state.eval0~q ),
	.datab(\p1|WideOr36~0_combout ),
	.datac(\p1|state.reMem0~q ),
	.datad(\p1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector265~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector265~3 .lut_mask = 16'hCC04;
defparam \p1|Selector265~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneive_lcell_comb \p1|next_state.00000000000000000000000000000000~0 (
// Equation(s):
// \p1|next_state.00000000000000000000000000000000~0_combout  = ((\p1|next_state.00000000000000000000000000000000~q ) # (\p1|Selector499~1_combout )) # (!\p1|Selector265~3_combout )

	.dataa(\p1|Selector265~3_combout ),
	.datab(gnd),
	.datac(\p1|next_state.00000000000000000000000000000000~q ),
	.datad(\p1|Selector499~1_combout ),
	.cin(gnd),
	.combout(\p1|next_state.00000000000000000000000000000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|next_state.00000000000000000000000000000000~0 .lut_mask = 16'hFFF5;
defparam \p1|next_state.00000000000000000000000000000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N29
dffeas \p1|next_state.00000000000000000000000000000000 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|next_state.00000000000000000000000000000000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.00000000000000000000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.00000000000000000000000000000000 .is_wysiwyg = "true";
defparam \p1|next_state.00000000000000000000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \p1|Selector33~0 (
// Equation(s):
// \p1|Selector33~0_combout  = (\p1|next_state.00000000000000000000000000000000~q ) # (!\p1|state.waitState~q )

	.dataa(gnd),
	.datab(\p1|next_state.00000000000000000000000000000000~q ),
	.datac(gnd),
	.datad(\p1|state.waitState~q ),
	.cin(gnd),
	.combout(\p1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector33~0 .lut_mask = 16'hCCFF;
defparam \p1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N27
dffeas \p1|state.00000000000000000000000000000000 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.00000000000000000000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.00000000000000000000000000000000 .is_wysiwyg = "true";
defparam \p1|state.00000000000000000000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \p1|state.init1~0 (
// Equation(s):
// \p1|state.init1~0_combout  = !\p1|state.00000000000000000000000000000000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.00000000000000000000000000000000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|state.init1~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.init1~0 .lut_mask = 16'h0F0F;
defparam \p1|state.init1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneive_lcell_comb \p1|state.init1~feeder (
// Equation(s):
// \p1|state.init1~feeder_combout  = \p1|state.init1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.init1~0_combout ),
	.cin(gnd),
	.combout(\p1|state.init1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.init1~feeder .lut_mask = 16'hFF00;
defparam \p1|state.init1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N5
dffeas \p1|state.init1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.init1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.init1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.init1 .is_wysiwyg = "true";
defparam \p1|state.init1 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N1
dffeas \p1|state.init2 (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|state.init1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.init2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.init2 .is_wysiwyg = "true";
defparam \p1|state.init2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N26
cycloneive_lcell_comb \p1|Selector261~0 (
// Equation(s):
// \p1|Selector261~0_combout  = (\p1|state.init2~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.init3~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.init3~q ),
	.datad(\p1|state.init2~q ),
	.cin(gnd),
	.combout(\p1|Selector261~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector261~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector261~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N27
dffeas \p1|next_state.init3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector261~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.init3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.init3 .is_wysiwyg = "true";
defparam \p1|next_state.init3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N22
cycloneive_lcell_comb \p1|Selector36~0 (
// Equation(s):
// \p1|Selector36~0_combout  = (\p1|next_state.init3~q  & \p1|state.waitState~q )

	.dataa(\p1|next_state.init3~q ),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector36~0 .lut_mask = 16'hA0A0;
defparam \p1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N23
dffeas \p1|state.init3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.init3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.init3 .is_wysiwyg = "true";
defparam \p1|state.init3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneive_lcell_comb \p1|j[1]~38 (
// Equation(s):
// \p1|j[1]~38_combout  = (\p1|j [1] & (!\p1|j[0]~37 )) # (!\p1|j [1] & ((\p1|j[0]~37 ) # (GND)))
// \p1|j[1]~39  = CARRY((!\p1|j[0]~37 ) # (!\p1|j [1]))

	.dataa(gnd),
	.datab(\p1|j [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[0]~37 ),
	.combout(\p1|j[1]~38_combout ),
	.cout(\p1|j[1]~39 ));
// synopsys translate_off
defparam \p1|j[1]~38 .lut_mask = 16'h3C3F;
defparam \p1|j[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N6
cycloneive_lcell_comb \p1|j[21]~50 (
// Equation(s):
// \p1|j[21]~50_combout  = (\p1|state.posB5~q ) # ((\p1|state.posB0~q ) # (\p1|state.posA7~q ))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|state.posB0~q ),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|j[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[21]~50 .lut_mask = 16'hFFEE;
defparam \p1|j[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N22
cycloneive_lcell_comb \p1|addrOX[1]~feeder (
// Equation(s):
// \p1|addrOX[1]~feeder_combout  = \p1|j [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|j [1]),
	.cin(gnd),
	.combout(\p1|addrOX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[1]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrOX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
cycloneive_lcell_comb \p1|addrOX[2]~0 (
// Equation(s):
// \p1|addrOX[2]~0_combout  = (\p1|state.posB0~q  & ((!\p1|Equal3~10_combout ))) # (!\p1|state.posB0~q  & (\p1|Selector499~0_combout ))

	.dataa(gnd),
	.datab(\p1|Selector499~0_combout ),
	.datac(\p1|state.posB0~q ),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|addrOX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[2]~0 .lut_mask = 16'h0CFC;
defparam \p1|addrOX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N23
dffeas \p1|addrOX[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrOX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrOX[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrOX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrOX[1] .is_wysiwyg = "true";
defparam \p1|addrOX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N12
cycloneive_lcell_comb \p1|addrOX[2]~feeder (
// Equation(s):
// \p1|addrOX[2]~feeder_combout  = \p1|j [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|j [2]),
	.cin(gnd),
	.combout(\p1|addrOX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[2]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrOX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N13
dffeas \p1|addrOX[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrOX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrOX[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrOX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrOX[2] .is_wysiwyg = "true";
defparam \p1|addrOX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N10
cycloneive_lcell_comb \p1|addrOX[3]~feeder (
// Equation(s):
// \p1|addrOX[3]~feeder_combout  = \p1|j [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|j [3]),
	.cin(gnd),
	.combout(\p1|addrOX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrOX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N11
dffeas \p1|addrOX[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrOX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrOX[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrOX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrOX[3] .is_wysiwyg = "true";
defparam \p1|addrOX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N16
cycloneive_lcell_comb \p1|addrOX[4]~feeder (
// Equation(s):
// \p1|addrOX[4]~feeder_combout  = \p1|j [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|j [4]),
	.cin(gnd),
	.combout(\p1|addrOX[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[4]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrOX[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N17
dffeas \p1|addrOX[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrOX[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrOX[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrOX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrOX[4] .is_wysiwyg = "true";
defparam \p1|addrOX[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\p1|reOY~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\p1|addrOX [4],\p1|addrOX [3],\p1|addrOX [2],\p1|addrOX [1],\p1|addrOX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated|ALTSYNCRAM";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 36;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 36;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 1152'h00000000000000000000000000000000000000FFFFFFF00FFFFFFF00000000000000000000FFFFFFF00000000000000000000000000000FFFFFFF00000000000000000000FFFFFFF00FFFFFFF00000000000000000000FFFFFFF00FFFFFFF00000000000000000000000000000FFFFFFF00000000000000000000FFFFFFF00FFFFFFF000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N14
cycloneive_lcell_comb \p1|Selector130~0 (
// Equation(s):
// \p1|Selector130~0_combout  = (\p1|state.posA2~q ) # ((\p1|state.init1~q ) # (\p1|Selector37~1_combout ))

	.dataa(\p1|state.posA2~q ),
	.datab(gnd),
	.datac(\p1|state.init1~q ),
	.datad(\p1|Selector37~1_combout ),
	.cin(gnd),
	.combout(\p1|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector130~0 .lut_mask = 16'hFFFA;
defparam \p1|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N15
dffeas \p1|wePY (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|wePY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|wePY .is_wysiwyg = "true";
defparam \p1|wePY .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\p1|reOY~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\p1|addrOX [4],\p1|addrOX [3],\p1|addrOX [2],\p1|addrOX [1],\p1|addrOX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated|ALTSYNCRAM";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000000000000000000000000000003FFFFFFFFDFFFFFFFFD100000003100000000CFFFFFFFC0000000004000000040FFFFFFFFEFFFFFFFF200000001200000001EFFFFFFFEFFFFFFFFE100000002100000002F00000000EFFFFFFFE0000000002000000020FFFFFFFFFFFFFFFFF100000001100000001F00000000FFFFFFFFF0000000001000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[13]~0 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[13]~0_combout  = !\p1|dinPX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [0]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[13]~0 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
cycloneive_lcell_comb \p1|addrEB[0]~2 (
// Equation(s):
// \p1|addrEB[0]~2_combout  = (!\p1|Equal0~10_combout  & ((\p1|state.reMem0~q ) # (\p1|state.eval0~q )))

	.dataa(\p1|state.reMem0~q ),
	.datab(gnd),
	.datac(\p1|state.eval0~q ),
	.datad(\p1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\p1|addrEB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[0]~2 .lut_mask = 16'h00FA;
defparam \p1|addrEB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N14
cycloneive_lcell_comb \p1|reEB~feeder (
// Equation(s):
// \p1|reEB~feeder_combout  = \p1|addrEB[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|addrEB[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|reEB~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|reEB~feeder .lut_mask = 16'hF0F0;
defparam \p1|reEB~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N15
dffeas \p1|reEB (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|reEB~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|reEB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|reEB .is_wysiwyg = "true";
defparam \p1|reEB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N20
cycloneive_lcell_comb \p1|addrEB[0]~feeder (
// Equation(s):
// \p1|addrEB[0]~feeder_combout  = \p1|i [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [0]),
	.cin(gnd),
	.combout(\p1|addrEB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[0]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrEB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N21
dffeas \p1|addrEB[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrEB[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[0] .is_wysiwyg = "true";
defparam \p1|addrEB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N2
cycloneive_lcell_comb \p1|addrEB[1]~feeder (
// Equation(s):
// \p1|addrEB[1]~feeder_combout  = \p1|i [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [1]),
	.cin(gnd),
	.combout(\p1|addrEB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[1]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrEB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N3
dffeas \p1|addrEB[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrEB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[1] .is_wysiwyg = "true";
defparam \p1|addrEB[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y20_N5
dffeas \p1|addrEB[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|i [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[2] .is_wysiwyg = "true";
defparam \p1|addrEB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N30
cycloneive_lcell_comb \p1|addrEB[3]~feeder (
// Equation(s):
// \p1|addrEB[3]~feeder_combout  = \p1|i [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [3]),
	.cin(gnd),
	.combout(\p1|addrEB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrEB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N31
dffeas \p1|addrEB[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrEB[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[3] .is_wysiwyg = "true";
defparam \p1|addrEB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N16
cycloneive_lcell_comb \p1|addrEB[4]~feeder (
// Equation(s):
// \p1|addrEB[4]~feeder_combout  = \p1|i [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [4]),
	.cin(gnd),
	.combout(\p1|addrEB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[4]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrEB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N17
dffeas \p1|addrEB[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrEB[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[4] .is_wysiwyg = "true";
defparam \p1|addrEB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N26
cycloneive_lcell_comb \p1|addrEB[5]~feeder (
// Equation(s):
// \p1|addrEB[5]~feeder_combout  = \p1|i [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [5]),
	.cin(gnd),
	.combout(\p1|addrEB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEB[5]~feeder .lut_mask = 16'hFF00;
defparam \p1|addrEB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N27
dffeas \p1|addrEB[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrEB[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEB[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEB[5] .is_wysiwyg = "true";
defparam \p1|addrEB[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\p1|reEB~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\p1|addrEB [5],\p1|addrEB [4],\p1|addrEB [3],\p1|addrEB [2],\p1|addrEB [1],\p1|addrEB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0|altsyncram_6d81:auto_generated|ALTSYNCRAM";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|eb|memROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000009000000008000000008000000004000000003000000007000000006000000005000000004000000003;
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
cycloneive_lcell_comb \p1|Selector0~1 (
// Equation(s):
// \p1|Selector0~1_combout  = ((!\p1|Equal0~10_combout  & ((\p1|state.reMem0~q ) # (\p1|state.eval0~q )))) # (!\p1|state.00000000000000000000000000000000~q )

	.dataa(\p1|state.reMem0~q ),
	.datab(\p1|Equal0~10_combout ),
	.datac(\p1|state.eval0~q ),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector0~1 .lut_mask = 16'h32FF;
defparam \p1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N27
dffeas \p1|reEA (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|reEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|reEA .is_wysiwyg = "true";
defparam \p1|reEA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
cycloneive_lcell_comb \p1|Selector32~0 (
// Equation(s):
// \p1|Selector32~0_combout  = (\p1|i [0] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(\p1|i [0]),
	.datac(gnd),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector32~0 .lut_mask = 16'hCC00;
defparam \p1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneive_lcell_comb \p1|addrEA[2]~2 (
// Equation(s):
// \p1|addrEA[2]~2_combout  = (\p1|state.reMem0~q  & (!\p1|Equal0~10_combout )) # (!\p1|state.reMem0~q  & ((\p1|state.eval0~q  & (!\p1|Equal0~10_combout )) # (!\p1|state.eval0~q  & ((!\p1|state.00000000000000000000000000000000~q )))))

	.dataa(\p1|state.reMem0~q ),
	.datab(\p1|Equal0~10_combout ),
	.datac(\p1|state.eval0~q ),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|addrEA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrEA[2]~2 .lut_mask = 16'h3237;
defparam \p1|addrEA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N21
dffeas \p1|addrEA[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[0] .is_wysiwyg = "true";
defparam \p1|addrEA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneive_lcell_comb \p1|Selector31~0 (
// Equation(s):
// \p1|Selector31~0_combout  = (\p1|i [1] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|i [1]),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector31~0 .lut_mask = 16'hF000;
defparam \p1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N23
dffeas \p1|addrEA[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[1] .is_wysiwyg = "true";
defparam \p1|addrEA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneive_lcell_comb \p1|Selector30~0 (
// Equation(s):
// \p1|Selector30~0_combout  = (\p1|i [2] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(\p1|i [2]),
	.datac(gnd),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector30~0 .lut_mask = 16'hCC00;
defparam \p1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \p1|addrEA[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[2] .is_wysiwyg = "true";
defparam \p1|addrEA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
cycloneive_lcell_comb \p1|Selector29~0 (
// Equation(s):
// \p1|Selector29~0_combout  = (\p1|i [3] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|i [3]),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector29~0 .lut_mask = 16'hF000;
defparam \p1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N11
dffeas \p1|addrEA[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[3] .is_wysiwyg = "true";
defparam \p1|addrEA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
cycloneive_lcell_comb \p1|Selector28~0 (
// Equation(s):
// \p1|Selector28~0_combout  = (\p1|i [4] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|i [4]),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector28~0 .lut_mask = 16'hF000;
defparam \p1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N9
dffeas \p1|addrEA[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[4] .is_wysiwyg = "true";
defparam \p1|addrEA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
cycloneive_lcell_comb \p1|Selector27~0 (
// Equation(s):
// \p1|Selector27~0_combout  = (\p1|i [5] & \p1|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|i [5]),
	.datad(\p1|state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\p1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector27~0 .lut_mask = 16'hF000;
defparam \p1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N3
dffeas \p1|addrEA[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrEA[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrEA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrEA[5] .is_wysiwyg = "true";
defparam \p1|addrEA[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\p1|reEA~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\p1|addrEA [5],\p1|addrEA [4],\p1|addrEA [3],\p1|addrEA [2],\p1|addrEA [1],\p1|addrEA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0|altsyncram_2d81:auto_generated|ALTSYNCRAM";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|ea|memROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000008000000007000000006000000005000000005000000004000000003000000002000000001000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneive_lcell_comb \p1|Add0~0 (
// Equation(s):
// \p1|Add0~0_combout  = \p1|i [0] $ (VCC)
// \p1|Add0~1  = CARRY(\p1|i [0])

	.dataa(gnd),
	.datab(\p1|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add0~0_combout ),
	.cout(\p1|Add0~1 ));
// synopsys translate_off
defparam \p1|Add0~0 .lut_mask = 16'h33CC;
defparam \p1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N28
cycloneive_lcell_comb \p1|Selector97~3 (
// Equation(s):
// \p1|Selector97~3_combout  = (!\p1|state.posA2~q  & (!\p1|state.init1~q  & \p1|Selector97~1_combout ))

	.dataa(\p1|state.posA2~q ),
	.datab(gnd),
	.datac(\p1|state.init1~q ),
	.datad(\p1|Selector97~1_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~3 .lut_mask = 16'h0500;
defparam \p1|Selector97~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneive_lcell_comb \p1|state~99 (
// Equation(s):
// \p1|state~99_combout  = (\p1|state.eval2~q ) # (\p1|state.reMem2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|state.reMem2~q ),
	.cin(gnd),
	.combout(\p1|state~99_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state~99 .lut_mask = 16'hFFF0;
defparam \p1|state~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N13
dffeas \p1|state.reMem3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.reMem3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.reMem3 .is_wysiwyg = "true";
defparam \p1|state.reMem3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneive_lcell_comb \p1|Selector97~4 (
// Equation(s):
// \p1|Selector97~4_combout  = (!\p1|state.reMem3~q  & (!\p1|state.posB5~q  & !\p1|state.posA0~q ))

	.dataa(\p1|state.reMem3~q ),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA0~q ),
	.cin(gnd),
	.combout(\p1|Selector97~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~4 .lut_mask = 16'h0005;
defparam \p1|Selector97~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N22
cycloneive_lcell_comb \p1|Selector97~5 (
// Equation(s):
// \p1|Selector97~5_combout  = (\p1|Selector97~4_combout ) # ((\p1|state.posA0~q  & ((\p1|Equal2~9_combout ) # (\p1|Equal2~4_combout ))))

	.dataa(\p1|Equal2~9_combout ),
	.datab(\p1|Selector97~4_combout ),
	.datac(\p1|state.posA0~q ),
	.datad(\p1|Equal2~4_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~5 .lut_mask = 16'hFCEC;
defparam \p1|Selector97~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \p1|WideOr29~4 (
// Equation(s):
// \p1|WideOr29~4_combout  = (!\p1|state.posB5~q  & !\p1|state.posA7~q )

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|WideOr29~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr29~4 .lut_mask = 16'h0055;
defparam \p1|WideOr29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \p1|Selector273~1 (
// Equation(s):
// \p1|Selector273~1_combout  = (\p1|state.init3~q ) # ((\p1|always0~29_combout  & (!\p1|WideOr29~4_combout  & \p1|always0~31_combout )))

	.dataa(\p1|always0~29_combout ),
	.datab(\p1|state.init3~q ),
	.datac(\p1|WideOr29~4_combout ),
	.datad(\p1|always0~31_combout ),
	.cin(gnd),
	.combout(\p1|Selector273~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector273~1 .lut_mask = 16'hCECC;
defparam \p1|Selector273~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N21
dffeas \p1|weGrid (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector273~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|weGrid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|weGrid .is_wysiwyg = "true";
defparam \p1|weGrid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N14
cycloneive_lcell_comb \p1|Selector337~0 (
// Equation(s):
// \p1|Selector337~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\p1|Selector337~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector337~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N6
cycloneive_lcell_comb \p1|dinGrid[6]~0 (
// Equation(s):
// \p1|dinGrid[6]~0_combout  = (\p1|WideOr29~4_combout  & (((\p1|state.init3~q )))) # (!\p1|WideOr29~4_combout  & (\p1|always0~31_combout  & ((\p1|always0~29_combout ))))

	.dataa(\p1|WideOr29~4_combout ),
	.datab(\p1|always0~31_combout ),
	.datac(\p1|state.init3~q ),
	.datad(\p1|always0~29_combout ),
	.cin(gnd),
	.combout(\p1|dinGrid[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|dinGrid[6]~0 .lut_mask = 16'hE4A0;
defparam \p1|dinGrid[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N15
dffeas \p1|dinGrid[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector337~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[0] .is_wysiwyg = "true";
defparam \p1|dinGrid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneive_lcell_comb \p1|Add0~2 (
// Equation(s):
// \p1|Add0~2_combout  = (\p1|i [1] & (\p1|Add0~1  & VCC)) # (!\p1|i [1] & (!\p1|Add0~1 ))
// \p1|Add0~3  = CARRY((!\p1|i [1] & !\p1|Add0~1 ))

	.dataa(gnd),
	.datab(\p1|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add0~1 ),
	.combout(\p1|Add0~2_combout ),
	.cout(\p1|Add0~3 ));
// synopsys translate_off
defparam \p1|Add0~2 .lut_mask = 16'hC303;
defparam \p1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N24
cycloneive_lcell_comb \p1|Selector97~8 (
// Equation(s):
// \p1|Selector97~8_combout  = (\p1|Selector499~0_combout ) # ((\p1|Selector97~3_combout  & ((\p1|Selector97~5_combout ) # (\p1|Selector55~0_combout ))))

	.dataa(\p1|Selector97~5_combout ),
	.datab(\p1|Selector97~3_combout ),
	.datac(\p1|Selector55~0_combout ),
	.datad(\p1|Selector499~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~8 .lut_mask = 16'hFFC8;
defparam \p1|Selector97~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N18
cycloneive_lcell_comb \p1|Selector96~0 (
// Equation(s):
// \p1|Selector96~0_combout  = (\p1|Selector97~7_combout  & ((\p1|Selector97~8_combout  & (\p1|Add0~2_combout )) # (!\p1|Selector97~8_combout  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a1 ))))) # (!\p1|Selector97~7_combout  & 
// (((\p1|Selector97~8_combout ))))

	.dataa(\p1|Selector97~7_combout ),
	.datab(\p1|Add0~2_combout ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\p1|Selector97~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector96~0 .lut_mask = 16'hDDA0;
defparam \p1|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N30
cycloneive_lcell_comb \p1|Selector96 (
// Equation(s):
// \p1|Selector96~combout  = (\p1|Selector97~2_combout  & (((\p1|Selector96~0_combout )))) # (!\p1|Selector97~2_combout  & ((\p1|Selector96~0_combout  & ((\p1|addrPX [1]))) # (!\p1|Selector96~0_combout  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\p1|Selector97~2_combout ),
	.datac(\p1|addrPX [1]),
	.datad(\p1|Selector96~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector96~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector96 .lut_mask = 16'hFC22;
defparam \p1|Selector96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N31
dffeas \p1|addrPX[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector96~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[1] .is_wysiwyg = "true";
defparam \p1|addrPX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \p1|Add0~4 (
// Equation(s):
// \p1|Add0~4_combout  = (\p1|i [2] & ((GND) # (!\p1|Add0~3 ))) # (!\p1|i [2] & (\p1|Add0~3  $ (GND)))
// \p1|Add0~5  = CARRY((\p1|i [2]) # (!\p1|Add0~3 ))

	.dataa(\p1|i [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add0~3 ),
	.combout(\p1|Add0~4_combout ),
	.cout(\p1|Add0~5 ));
// synopsys translate_off
defparam \p1|Add0~4 .lut_mask = 16'h5AAF;
defparam \p1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \p1|Add0~6 (
// Equation(s):
// \p1|Add0~6_combout  = (\p1|i [3] & (\p1|Add0~5  & VCC)) # (!\p1|i [3] & (!\p1|Add0~5 ))
// \p1|Add0~7  = CARRY((!\p1|i [3] & !\p1|Add0~5 ))

	.dataa(gnd),
	.datab(\p1|i [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add0~5 ),
	.combout(\p1|Add0~6_combout ),
	.cout(\p1|Add0~7 ));
// synopsys translate_off
defparam \p1|Add0~6 .lut_mask = 16'hC303;
defparam \p1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N30
cycloneive_lcell_comb \p1|Selector94~0 (
// Equation(s):
// \p1|Selector94~0_combout  = (\p1|Selector97~7_combout  & ((\p1|Selector97~8_combout  & ((\p1|Add0~6_combout ))) # (!\p1|Selector97~8_combout  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a3 )))) # (!\p1|Selector97~7_combout  & 
// (((\p1|Selector97~8_combout ))))

	.dataa(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\p1|Add0~6_combout ),
	.datac(\p1|Selector97~7_combout ),
	.datad(\p1|Selector97~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector94~0 .lut_mask = 16'hCFA0;
defparam \p1|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N18
cycloneive_lcell_comb \p1|Selector94 (
// Equation(s):
// \p1|Selector94~combout  = (\p1|Selector94~0_combout  & (((\p1|addrPX [3]) # (\p1|Selector97~2_combout )))) # (!\p1|Selector94~0_combout  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a3  & ((!\p1|Selector97~2_combout ))))

	.dataa(\p1|Selector94~0_combout ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\p1|addrPX [3]),
	.datad(\p1|Selector97~2_combout ),
	.cin(gnd),
	.combout(\p1|Selector94~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector94 .lut_mask = 16'hAAE4;
defparam \p1|Selector94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N19
dffeas \p1|addrPX[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector94~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[3] .is_wysiwyg = "true";
defparam \p1|addrPX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneive_lcell_comb \p1|Add0~8 (
// Equation(s):
// \p1|Add0~8_combout  = (\p1|i [4] & ((GND) # (!\p1|Add0~7 ))) # (!\p1|i [4] & (\p1|Add0~7  $ (GND)))
// \p1|Add0~9  = CARRY((\p1|i [4]) # (!\p1|Add0~7 ))

	.dataa(gnd),
	.datab(\p1|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add0~7 ),
	.combout(\p1|Add0~8_combout ),
	.cout(\p1|Add0~9 ));
// synopsys translate_off
defparam \p1|Add0~8 .lut_mask = 16'h3CCF;
defparam \p1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N20
cycloneive_lcell_comb \p1|Selector93~0 (
// Equation(s):
// \p1|Selector93~0_combout  = (\p1|Selector97~8_combout  & ((\p1|Add0~8_combout ) # ((!\p1|Selector97~7_combout )))) # (!\p1|Selector97~8_combout  & (((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a4  & \p1|Selector97~7_combout ))))

	.dataa(\p1|Add0~8_combout ),
	.datab(\p1|Selector97~8_combout ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\p1|Selector97~7_combout ),
	.cin(gnd),
	.combout(\p1|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector93~0 .lut_mask = 16'hB8CC;
defparam \p1|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N16
cycloneive_lcell_comb \p1|Selector93 (
// Equation(s):
// \p1|Selector93~combout  = (\p1|Selector97~2_combout  & (((\p1|Selector93~0_combout )))) # (!\p1|Selector97~2_combout  & ((\p1|Selector93~0_combout  & ((\p1|addrPX [4]))) # (!\p1|Selector93~0_combout  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\p1|Selector97~2_combout ),
	.datac(\p1|addrPX [4]),
	.datad(\p1|Selector93~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector93~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector93 .lut_mask = 16'hFC22;
defparam \p1|Selector93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N17
dffeas \p1|addrPX[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector93~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[4] .is_wysiwyg = "true";
defparam \p1|addrPX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneive_lcell_comb \p1|Add0~10 (
// Equation(s):
// \p1|Add0~10_combout  = \p1|Add0~9  $ (!\p1|i [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|i [5]),
	.cin(\p1|Add0~9 ),
	.combout(\p1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add0~10 .lut_mask = 16'hF00F;
defparam \p1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N28
cycloneive_lcell_comb \p1|Selector92~0 (
// Equation(s):
// \p1|Selector92~0_combout  = (\p1|Selector97~7_combout  & ((\p1|Selector97~8_combout  & (\p1|Add0~10_combout )) # (!\p1|Selector97~8_combout  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a5 ))))) # (!\p1|Selector97~7_combout  & 
// (((\p1|Selector97~8_combout ))))

	.dataa(\p1|Add0~10_combout ),
	.datab(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\p1|Selector97~7_combout ),
	.datad(\p1|Selector97~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector92~0 .lut_mask = 16'hAFC0;
defparam \p1|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N24
cycloneive_lcell_comb \p1|Selector92 (
// Equation(s):
// \p1|Selector92~combout  = (\p1|Selector97~2_combout  & (((\p1|Selector92~0_combout )))) # (!\p1|Selector97~2_combout  & ((\p1|Selector92~0_combout  & ((\p1|addrPX [5]))) # (!\p1|Selector92~0_combout  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\p1|Selector97~2_combout ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\p1|addrPX [5]),
	.datad(\p1|Selector92~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector92~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector92 .lut_mask = 16'hFA44;
defparam \p1|Selector92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N25
dffeas \p1|addrPX[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector92~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[5] .is_wysiwyg = "true";
defparam \p1|addrPX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \p1|Selector433~0 (
// Equation(s):
// \p1|Selector433~0_combout  = (\p1|state.posA7~q  & (\p1|xj [1])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [1])))

	.dataa(\p1|xj [1]),
	.datab(\p1|pos_Y|dataRead [1]),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector433~0 .lut_mask = 16'hACAC;
defparam \p1|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N29
dffeas \p1|pos_a_Y[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[1] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \p1|xj[0]~32 (
// Equation(s):
// \p1|xj[0]~32_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  & (\p1|pos_a_Y [0] $ (VCC))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  & (\p1|pos_a_Y [0] & VCC))
// \p1|xj[0]~33  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  & \p1|pos_a_Y [0]))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\p1|pos_a_Y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|xj[0]~32_combout ),
	.cout(\p1|xj[0]~33 ));
// synopsys translate_off
defparam \p1|xj[0]~32 .lut_mask = 16'h6688;
defparam \p1|xj[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \p1|xj[0]~feeder (
// Equation(s):
// \p1|xj[0]~feeder_combout  = \p1|xj[0]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[0]~32_combout ),
	.cin(gnd),
	.combout(\p1|xj[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[0]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \p1|WideOr48~0 (
// Equation(s):
// \p1|WideOr48~0_combout  = (\p1|state.posB1~q ) # (\p1|state.posA4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.posB1~q ),
	.datad(\p1|state.posA4~q ),
	.cin(gnd),
	.combout(\p1|WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr48~0 .lut_mask = 16'hFFF0;
defparam \p1|WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N5
dffeas \p1|xj[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[0]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[0] .is_wysiwyg = "true";
defparam \p1|xj[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \p1|Selector434~0 (
// Equation(s):
// \p1|Selector434~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [0]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [0]))

	.dataa(\p1|pos_Y|dataRead [0]),
	.datab(\p1|xj [0]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector434~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector434~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector434~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N21
dffeas \p1|pos_a_Y[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector434~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[0] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \p1|xj[1]~34 (
// Equation(s):
// \p1|xj[1]~34_combout  = (\p1|pos_a_Y [1] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (\p1|xj[0]~33  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|xj[0]~33 )))) # (!\p1|pos_a_Y [1] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|xj[0]~33 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & ((\p1|xj[0]~33 ) # (GND)))))
// \p1|xj[1]~35  = CARRY((\p1|pos_a_Y [1] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & !\p1|xj[0]~33 )) # (!\p1|pos_a_Y [1] & ((!\p1|xj[0]~33 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\p1|pos_a_Y [1]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[0]~33 ),
	.combout(\p1|xj[1]~34_combout ),
	.cout(\p1|xj[1]~35 ));
// synopsys translate_off
defparam \p1|xj[1]~34 .lut_mask = 16'h9617;
defparam \p1|xj[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \p1|xj[1]~feeder (
// Equation(s):
// \p1|xj[1]~feeder_combout  = \p1|xj[1]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[1]~34_combout ),
	.cin(gnd),
	.combout(\p1|xj[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[1]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N15
dffeas \p1|xj[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[1]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[1] .is_wysiwyg = "true";
defparam \p1|xj[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \p1|aux3[0]~32 (
// Equation(s):
// \p1|aux3[0]~32_combout  = (\p1|pos_Y|dataRead [0] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  $ (VCC))) # (!\p1|pos_Y|dataRead [0] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0  & VCC))
// \p1|aux3[0]~33  = CARRY((\p1|pos_Y|dataRead [0] & \p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0 ))

	.dataa(\p1|pos_Y|dataRead [0]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a0 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|aux3[0]~32_combout ),
	.cout(\p1|aux3[0]~33 ));
// synopsys translate_off
defparam \p1|aux3[0]~32 .lut_mask = 16'h6688;
defparam \p1|aux3[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \p1|aux3[1]~34 (
// Equation(s):
// \p1|aux3[1]~34_combout  = (\p1|pos_Y|dataRead [1] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (\p1|aux3[0]~33  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|aux3[0]~33 )))) # (!\p1|pos_Y|dataRead [1] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|aux3[0]~33 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & ((\p1|aux3[0]~33 ) # (GND)))))
// \p1|aux3[1]~35  = CARRY((\p1|pos_Y|dataRead [1] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1  & !\p1|aux3[0]~33 )) # (!\p1|pos_Y|dataRead [1] & ((!\p1|aux3[0]~33 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\p1|pos_Y|dataRead [1]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[0]~33 ),
	.combout(\p1|aux3[1]~34_combout ),
	.cout(\p1|aux3[1]~35 ));
// synopsys translate_off
defparam \p1|aux3[1]~34 .lut_mask = 16'h9617;
defparam \p1|aux3[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \p1|aux3[1]~feeder (
// Equation(s):
// \p1|aux3[1]~feeder_combout  = \p1|aux3[1]~34_combout 

	.dataa(gnd),
	.datab(\p1|aux3[1]~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|aux3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[1]~feeder .lut_mask = 16'hCCCC;
defparam \p1|aux3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N27
dffeas \p1|pos_X|memRAM_rtl_0_bypass[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N8
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[15]~1 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[15]~1_combout  = !\p1|dinPX [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[15]~1 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N9
dffeas \p1|pos_X|memRAM_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N13
dffeas \p1|pos_X|memRAM_rtl_0_bypass[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[17]~2 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[17]~2_combout  = !\p1|dinPX [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[17]~2 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N3
dffeas \p1|pos_X|memRAM_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[17]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \p1|aux1[28]~0 (
// Equation(s):
// \p1|aux1[28]~0_combout  = (\p1|state.eval2~q ) # ((!\p1|state.posB2~q  & \p1|state.posA4~q ))

	.dataa(\p1|state.eval2~q ),
	.datab(\p1|state.posB2~q ),
	.datac(gnd),
	.datad(\p1|state.posA4~q ),
	.cin(gnd),
	.combout(\p1|aux1[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux1[28]~0 .lut_mask = 16'hBBAA;
defparam \p1|aux1[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N25
dffeas \p1|pos_X|memRAM_rtl_0_bypass[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \p1|WideOr46~0 (
// Equation(s):
// \p1|WideOr46~0_combout  = (!\p1|state.posB2~q  & !\p1|state.eval2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.posB2~q ),
	.datad(\p1|state.eval2~q ),
	.cin(gnd),
	.combout(\p1|WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr46~0 .lut_mask = 16'h000F;
defparam \p1|WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N8
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder_combout  = \p1|Selector95~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector95~combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N9
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder_combout  = \p1|Selector94~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector94~combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM~1 (
// Equation(s):
// \p1|pos_Y|memRAM~1_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [6] & (\p1|pos_Y|memRAM_rtl_0_bypass [5] & (\p1|pos_Y|memRAM_rtl_0_bypass [7] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [8])))) # (!\p1|pos_Y|memRAM_rtl_0_bypass [6] & (!\p1|pos_Y|memRAM_rtl_0_bypass 
// [5] & (\p1|pos_Y|memRAM_rtl_0_bypass [7] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [8]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [6]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [7]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [5]),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~1 .lut_mask = 16'h8421;
defparam \p1|pos_Y|memRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N8
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder_combout  = \p1|Selector96~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|Selector96~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder .lut_mask = 16'hF0F0;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N9
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder_combout  = \p1|Selector97~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|Selector97~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N31
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N30
cycloneive_lcell_comb \p1|pos_Y|memRAM~0 (
// Equation(s):
// \p1|pos_Y|memRAM~0_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [4] & (\p1|pos_Y|memRAM_rtl_0_bypass [3] & (\p1|pos_Y|memRAM_rtl_0_bypass [2] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [1])))) # (!\p1|pos_Y|memRAM_rtl_0_bypass [4] & (!\p1|pos_Y|memRAM_rtl_0_bypass 
// [3] & (\p1|pos_Y|memRAM_rtl_0_bypass [2] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [1]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [4]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [2]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [3]),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~0 .lut_mask = 16'h8421;
defparam \p1|pos_Y|memRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|wePY~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder_combout  = \p1|Selector92~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector92~combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder_combout  = \p1|addrPX [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [5]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N17
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder_combout  = \p1|Selector93~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector93~combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \p1|pos_Y|memRAM~2 (
// Equation(s):
// \p1|pos_Y|memRAM~2_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [12] & (\p1|pos_Y|memRAM_rtl_0_bypass [11] & (\p1|pos_Y|memRAM_rtl_0_bypass [9] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [10])))) # (!\p1|pos_Y|memRAM_rtl_0_bypass [12] & 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [11] & (\p1|pos_Y|memRAM_rtl_0_bypass [9] $ (!\p1|pos_Y|memRAM_rtl_0_bypass [10]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [12]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [11]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [9]),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~2 .lut_mask = 16'h9009;
defparam \p1|pos_Y|memRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM~3 (
// Equation(s):
// \p1|pos_Y|memRAM~3_combout  = (\p1|pos_Y|memRAM~1_combout  & (\p1|pos_Y|memRAM~0_combout  & (\p1|pos_Y|memRAM_rtl_0_bypass [0] & \p1|pos_Y|memRAM~2_combout )))

	.dataa(\p1|pos_Y|memRAM~1_combout ),
	.datab(\p1|pos_Y|memRAM~0_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [0]),
	.datad(\p1|pos_Y|memRAM~2_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~3 .lut_mask = 16'h8000;
defparam \p1|pos_Y|memRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \p1|Selector431~0 (
// Equation(s):
// \p1|Selector431~0_combout  = (\p1|state.posA7~q  & (\p1|xj [3])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [3])))

	.dataa(\p1|xj [3]),
	.datab(\p1|pos_Y|dataRead [3]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector431~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector431~0 .lut_mask = 16'hAACC;
defparam \p1|Selector431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N23
dffeas \p1|pos_a_Y[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector431~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[3] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N23
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \p1|aux3[2]~36 (
// Equation(s):
// \p1|aux3[2]~36_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  $ (\p1|pos_Y|dataRead [2] $ (!\p1|aux3[1]~35 )))) # (GND)
// \p1|aux3[2]~37  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  & ((\p1|pos_Y|dataRead [2]) # (!\p1|aux3[1]~35 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  & (\p1|pos_Y|dataRead [2] & !\p1|aux3[1]~35 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\p1|pos_Y|dataRead [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[1]~35 ),
	.combout(\p1|aux3[2]~36_combout ),
	.cout(\p1|aux3[2]~37 ));
// synopsys translate_off
defparam \p1|aux3[2]~36 .lut_mask = 16'h698E;
defparam \p1|aux3[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
cycloneive_lcell_comb \p1|aux3[2]~feeder (
// Equation(s):
// \p1|aux3[2]~feeder_combout  = \p1|aux3[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[2]~36_combout ),
	.cin(gnd),
	.combout(\p1|aux3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[2]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \p1|WideOr47~0 (
// Equation(s):
// \p1|WideOr47~0_combout  = (\p1|state.eval3~q ) # (\p1|state.posA1~q )

	.dataa(\p1|state.eval3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.posA1~q ),
	.cin(gnd),
	.combout(\p1|WideOr47~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr47~0 .lut_mask = 16'hFFAA;
defparam \p1|WideOr47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N1
dffeas \p1|aux3[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[2]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[2] .is_wysiwyg = "true";
defparam \p1|aux3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \p1|xj[2]~36 (
// Equation(s):
// \p1|xj[2]~36_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  $ (\p1|pos_a_Y [2] $ (!\p1|xj[1]~35 )))) # (GND)
// \p1|xj[2]~37  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  & ((\p1|pos_a_Y [2]) # (!\p1|xj[1]~35 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2  & (\p1|pos_a_Y [2] & !\p1|xj[1]~35 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\p1|pos_a_Y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[1]~35 ),
	.combout(\p1|xj[2]~36_combout ),
	.cout(\p1|xj[2]~37 ));
// synopsys translate_off
defparam \p1|xj[2]~36 .lut_mask = 16'h698E;
defparam \p1|xj[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \p1|xj[2]~feeder (
// Equation(s):
// \p1|xj[2]~feeder_combout  = \p1|xj[2]~36_combout 

	.dataa(\p1|xj[2]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xj[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[2]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xj[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N1
dffeas \p1|xj[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[2]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[2] .is_wysiwyg = "true";
defparam \p1|xj[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
cycloneive_lcell_comb \p1|Selector192~0 (
// Equation(s):
// \p1|Selector192~0_combout  = (\p1|aux3 [2] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xj [2])))) # (!\p1|aux3 [2] & (\p1|state.posB5~q  & ((\p1|xj [2]))))

	.dataa(\p1|aux3 [2]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xj [2]),
	.cin(gnd),
	.combout(\p1|Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector192~0 .lut_mask = 16'hECA0;
defparam \p1|Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \p1|dinPX[3]~0 (
// Equation(s):
// \p1|dinPX[3]~0_combout  = (!\p1|Selector55~0_combout  & ((\p1|state.init1~q ) # ((\p1|state.posB5~q ) # (\p1|state.posA2~q ))))

	.dataa(\p1|state.init1~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|Selector55~0_combout ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|dinPX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|dinPX[3]~0 .lut_mask = 16'h0F0E;
defparam \p1|dinPX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N23
dffeas \p1|dinPY[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector192~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[2] .is_wysiwyg = "true";
defparam \p1|dinPY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[17]~2 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[17]~2_combout  = !\p1|dinPY [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [2]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[17]~2 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[17]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \p1|aux3[4]~40 (
// Equation(s):
// \p1|aux3[4]~40_combout  = ((\p1|pos_Y|dataRead [4] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4  $ (!\p1|aux3[3]~39 )))) # (GND)
// \p1|aux3[4]~41  = CARRY((\p1|pos_Y|dataRead [4] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4 ) # (!\p1|aux3[3]~39 ))) # (!\p1|pos_Y|dataRead [4] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4  & !\p1|aux3[3]~39 )))

	.dataa(\p1|pos_Y|dataRead [4]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[3]~39 ),
	.combout(\p1|aux3[4]~40_combout ),
	.cout(\p1|aux3[4]~41 ));
// synopsys translate_off
defparam \p1|aux3[4]~40 .lut_mask = 16'h698E;
defparam \p1|aux3[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \p1|aux3[5]~42 (
// Equation(s):
// \p1|aux3[5]~42_combout  = (\p1|pos_Y|dataRead [5] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (\p1|aux3[4]~41  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|aux3[4]~41 )))) # (!\p1|pos_Y|dataRead [5] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|aux3[4]~41 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & ((\p1|aux3[4]~41 ) # (GND)))))
// \p1|aux3[5]~43  = CARRY((\p1|pos_Y|dataRead [5] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & !\p1|aux3[4]~41 )) # (!\p1|pos_Y|dataRead [5] & ((!\p1|aux3[4]~41 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\p1|pos_Y|dataRead [5]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[4]~41 ),
	.combout(\p1|aux3[5]~42_combout ),
	.cout(\p1|aux3[5]~43 ));
// synopsys translate_off
defparam \p1|aux3[5]~42 .lut_mask = 16'h9617;
defparam \p1|aux3[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneive_lcell_comb \p1|aux3[5]~feeder (
// Equation(s):
// \p1|aux3[5]~feeder_combout  = \p1|aux3[5]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[5]~42_combout ),
	.cin(gnd),
	.combout(\p1|aux3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[5]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N8
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[23]~5 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[23]~5_combout  = !\p1|dinPX [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [5]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[23]~5 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N9
dffeas \p1|pos_X|memRAM_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[23]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \p1|aux3[6]~44 (
// Equation(s):
// \p1|aux3[6]~44_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  $ (\p1|pos_Y|dataRead [6] $ (!\p1|aux3[5]~43 )))) # (GND)
// \p1|aux3[6]~45  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  & ((\p1|pos_Y|dataRead [6]) # (!\p1|aux3[5]~43 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  & (\p1|pos_Y|dataRead [6] & !\p1|aux3[5]~43 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\p1|pos_Y|dataRead [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[5]~43 ),
	.combout(\p1|aux3[6]~44_combout ),
	.cout(\p1|aux3[6]~45 ));
// synopsys translate_off
defparam \p1|aux3[6]~44 .lut_mask = 16'h698E;
defparam \p1|aux3[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \p1|aux3[6]~feeder (
// Equation(s):
// \p1|aux3[6]~feeder_combout  = \p1|aux3[6]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[6]~44_combout ),
	.cin(gnd),
	.combout(\p1|aux3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneive_lcell_comb \p1|Selector427~0 (
// Equation(s):
// \p1|Selector427~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [7]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [7]))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [7]),
	.datac(\p1|xj [7]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector427~0 .lut_mask = 16'hF0CC;
defparam \p1|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N23
dffeas \p1|pos_a_Y[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector427~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[7] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \p1|xj[3]~38 (
// Equation(s):
// \p1|xj[3]~38_combout  = (\p1|pos_a_Y [3] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (\p1|xj[2]~37  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|xj[2]~37 )))) # (!\p1|pos_a_Y [3] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|xj[2]~37 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & ((\p1|xj[2]~37 ) # (GND)))))
// \p1|xj[3]~39  = CARRY((\p1|pos_a_Y [3] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & !\p1|xj[2]~37 )) # (!\p1|pos_a_Y [3] & ((!\p1|xj[2]~37 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\p1|pos_a_Y [3]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[2]~37 ),
	.combout(\p1|xj[3]~38_combout ),
	.cout(\p1|xj[3]~39 ));
// synopsys translate_off
defparam \p1|xj[3]~38 .lut_mask = 16'h9617;
defparam \p1|xj[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \p1|xj[4]~40 (
// Equation(s):
// \p1|xj[4]~40_combout  = ((\p1|pos_a_Y [4] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4  $ (!\p1|xj[3]~39 )))) # (GND)
// \p1|xj[4]~41  = CARRY((\p1|pos_a_Y [4] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4 ) # (!\p1|xj[3]~39 ))) # (!\p1|pos_a_Y [4] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4  & !\p1|xj[3]~39 )))

	.dataa(\p1|pos_a_Y [4]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[3]~39 ),
	.combout(\p1|xj[4]~40_combout ),
	.cout(\p1|xj[4]~41 ));
// synopsys translate_off
defparam \p1|xj[4]~40 .lut_mask = 16'h698E;
defparam \p1|xj[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \p1|xj[5]~42 (
// Equation(s):
// \p1|xj[5]~42_combout  = (\p1|pos_a_Y [5] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (\p1|xj[4]~41  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|xj[4]~41 )))) # (!\p1|pos_a_Y [5] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|xj[4]~41 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & ((\p1|xj[4]~41 ) # (GND)))))
// \p1|xj[5]~43  = CARRY((\p1|pos_a_Y [5] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5  & !\p1|xj[4]~41 )) # (!\p1|pos_a_Y [5] & ((!\p1|xj[4]~41 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\p1|pos_a_Y [5]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[4]~41 ),
	.combout(\p1|xj[5]~42_combout ),
	.cout(\p1|xj[5]~43 ));
// synopsys translate_off
defparam \p1|xj[5]~42 .lut_mask = 16'h9617;
defparam \p1|xj[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \p1|xj[5]~feeder (
// Equation(s):
// \p1|xj[5]~feeder_combout  = \p1|xj[5]~42_combout 

	.dataa(gnd),
	.datab(\p1|xj[5]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xj[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[5]~feeder .lut_mask = 16'hCCCC;
defparam \p1|xj[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N1
dffeas \p1|xj[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[5]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[5] .is_wysiwyg = "true";
defparam \p1|xj[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \p1|Selector429~0 (
// Equation(s):
// \p1|Selector429~0_combout  = (\p1|state.posA7~q  & (\p1|xj [5])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [5])))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|xj [5]),
	.datac(\p1|pos_Y|dataRead [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector429~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector429~0 .lut_mask = 16'hD8D8;
defparam \p1|Selector429~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N13
dffeas \p1|pos_a_Y[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector429~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[5] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \p1|xj[6]~44 (
// Equation(s):
// \p1|xj[6]~44_combout  = ((\p1|pos_a_Y [6] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  $ (!\p1|xj[5]~43 )))) # (GND)
// \p1|xj[6]~45  = CARRY((\p1|pos_a_Y [6] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6 ) # (!\p1|xj[5]~43 ))) # (!\p1|pos_a_Y [6] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6  & !\p1|xj[5]~43 )))

	.dataa(\p1|pos_a_Y [6]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[5]~43 ),
	.combout(\p1|xj[6]~44_combout ),
	.cout(\p1|xj[6]~45 ));
// synopsys translate_off
defparam \p1|xj[6]~44 .lut_mask = 16'h698E;
defparam \p1|xj[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \p1|xj[7]~46 (
// Equation(s):
// \p1|xj[7]~46_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & ((\p1|pos_a_Y [7] & (\p1|xj[6]~45  & VCC)) # (!\p1|pos_a_Y [7] & (!\p1|xj[6]~45 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & ((\p1|pos_a_Y [7] & 
// (!\p1|xj[6]~45 )) # (!\p1|pos_a_Y [7] & ((\p1|xj[6]~45 ) # (GND)))))
// \p1|xj[7]~47  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & (!\p1|pos_a_Y [7] & !\p1|xj[6]~45 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & ((!\p1|xj[6]~45 ) # (!\p1|pos_a_Y [7]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\p1|pos_a_Y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[6]~45 ),
	.combout(\p1|xj[7]~46_combout ),
	.cout(\p1|xj[7]~47 ));
// synopsys translate_off
defparam \p1|xj[7]~46 .lut_mask = 16'h9617;
defparam \p1|xj[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneive_lcell_comb \p1|xj[7]~feeder (
// Equation(s):
// \p1|xj[7]~feeder_combout  = \p1|xj[7]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[7]~46_combout ),
	.cin(gnd),
	.combout(\p1|xj[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[7]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N15
dffeas \p1|xj[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[7]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[7] .is_wysiwyg = "true";
defparam \p1|xj[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneive_lcell_comb \p1|aux3[7]~46 (
// Equation(s):
// \p1|aux3[7]~46_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & ((\p1|pos_Y|dataRead [7] & (\p1|aux3[6]~45  & VCC)) # (!\p1|pos_Y|dataRead [7] & (!\p1|aux3[6]~45 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & 
// ((\p1|pos_Y|dataRead [7] & (!\p1|aux3[6]~45 )) # (!\p1|pos_Y|dataRead [7] & ((\p1|aux3[6]~45 ) # (GND)))))
// \p1|aux3[7]~47  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & (!\p1|pos_Y|dataRead [7] & !\p1|aux3[6]~45 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7  & ((!\p1|aux3[6]~45 ) # (!\p1|pos_Y|dataRead [7]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\p1|pos_Y|dataRead [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[6]~45 ),
	.combout(\p1|aux3[7]~46_combout ),
	.cout(\p1|aux3[7]~47 ));
// synopsys translate_off
defparam \p1|aux3[7]~46 .lut_mask = 16'h9617;
defparam \p1|aux3[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneive_lcell_comb \p1|aux3[7]~feeder (
// Equation(s):
// \p1|aux3[7]~feeder_combout  = \p1|aux3[7]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[7]~46_combout ),
	.cin(gnd),
	.combout(\p1|aux3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[7]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N28
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N29
dffeas \p1|pos_X|memRAM_rtl_0_bypass[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[27]~7 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[27]~7_combout  = !\p1|dinPX [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [7]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[27]~7 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[27]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[29]~8 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[29]~8_combout  = !\p1|dinPX [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [8]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[29]~8 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N13
dffeas \p1|pos_X|memRAM_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[29]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N11
dffeas \p1|pos_X|memRAM_rtl_0_bypass[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[32] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[29]~8 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[29]~8_combout  = !\p1|dinPY [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [8]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[29]~8 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[29]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \p1|aux3[8]~48 (
// Equation(s):
// \p1|aux3[8]~48_combout  = ((\p1|pos_Y|dataRead [8] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8  $ (!\p1|aux3[7]~47 )))) # (GND)
// \p1|aux3[8]~49  = CARRY((\p1|pos_Y|dataRead [8] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8 ) # (!\p1|aux3[7]~47 ))) # (!\p1|pos_Y|dataRead [8] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8  & !\p1|aux3[7]~47 )))

	.dataa(\p1|pos_Y|dataRead [8]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[7]~47 ),
	.combout(\p1|aux3[8]~48_combout ),
	.cout(\p1|aux3[8]~49 ));
// synopsys translate_off
defparam \p1|aux3[8]~48 .lut_mask = 16'h698E;
defparam \p1|aux3[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \p1|aux3[9]~50 (
// Equation(s):
// \p1|aux3[9]~50_combout  = (\p1|pos_Y|dataRead [9] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (\p1|aux3[8]~49  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|aux3[8]~49 )))) # (!\p1|pos_Y|dataRead [9] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|aux3[8]~49 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & ((\p1|aux3[8]~49 ) # (GND)))))
// \p1|aux3[9]~51  = CARRY((\p1|pos_Y|dataRead [9] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & !\p1|aux3[8]~49 )) # (!\p1|pos_Y|dataRead [9] & ((!\p1|aux3[8]~49 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\p1|pos_Y|dataRead [9]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[8]~49 ),
	.combout(\p1|aux3[9]~50_combout ),
	.cout(\p1|aux3[9]~51 ));
// synopsys translate_off
defparam \p1|aux3[9]~50 .lut_mask = 16'h9617;
defparam \p1|aux3[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
cycloneive_lcell_comb \p1|aux3[9]~feeder (
// Equation(s):
// \p1|aux3[9]~feeder_combout  = \p1|aux3[9]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[9]~50_combout ),
	.cin(gnd),
	.combout(\p1|aux3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[9]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N27
dffeas \p1|aux3[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[9]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[9] .is_wysiwyg = "true";
defparam \p1|aux3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneive_lcell_comb \p1|Selector425~0 (
// Equation(s):
// \p1|Selector425~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [9]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [9]))

	.dataa(\p1|pos_Y|dataRead [9]),
	.datab(\p1|xj [9]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector425~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector425~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N19
dffeas \p1|pos_a_Y[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector425~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[9] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \p1|xj[8]~48 (
// Equation(s):
// \p1|xj[8]~48_combout  = ((\p1|pos_a_Y [8] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8  $ (!\p1|xj[7]~47 )))) # (GND)
// \p1|xj[8]~49  = CARRY((\p1|pos_a_Y [8] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8 ) # (!\p1|xj[7]~47 ))) # (!\p1|pos_a_Y [8] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8  & !\p1|xj[7]~47 )))

	.dataa(\p1|pos_a_Y [8]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[7]~47 ),
	.combout(\p1|xj[8]~48_combout ),
	.cout(\p1|xj[8]~49 ));
// synopsys translate_off
defparam \p1|xj[8]~48 .lut_mask = 16'h698E;
defparam \p1|xj[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \p1|xj[9]~50 (
// Equation(s):
// \p1|xj[9]~50_combout  = (\p1|pos_a_Y [9] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (\p1|xj[8]~49  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|xj[8]~49 )))) # (!\p1|pos_a_Y [9] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|xj[8]~49 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & ((\p1|xj[8]~49 ) # (GND)))))
// \p1|xj[9]~51  = CARRY((\p1|pos_a_Y [9] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9  & !\p1|xj[8]~49 )) # (!\p1|pos_a_Y [9] & ((!\p1|xj[8]~49 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\p1|pos_a_Y [9]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[8]~49 ),
	.combout(\p1|xj[9]~50_combout ),
	.cout(\p1|xj[9]~51 ));
// synopsys translate_off
defparam \p1|xj[9]~50 .lut_mask = 16'h9617;
defparam \p1|xj[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneive_lcell_comb \p1|xj[9]~feeder (
// Equation(s):
// \p1|xj[9]~feeder_combout  = \p1|xj[9]~50_combout 

	.dataa(\p1|xj[9]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xj[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[9]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xj[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N3
dffeas \p1|xj[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[9]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[9] .is_wysiwyg = "true";
defparam \p1|xj[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N22
cycloneive_lcell_comb \p1|Selector185~0 (
// Equation(s):
// \p1|Selector185~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [9]) # ((\p1|aux3 [9] & \p1|state.posA2~q )))) # (!\p1|state.posB5~q  & (\p1|aux3 [9] & (\p1|state.posA2~q )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|aux3 [9]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xj [9]),
	.cin(gnd),
	.combout(\p1|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector185~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N23
dffeas \p1|dinPY[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector185~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[9] .is_wysiwyg = "true";
defparam \p1|dinPY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[34] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N3
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[36] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N30
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[37]~12 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[37]~12_combout  = !\p1|dinPY [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[37]~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[37]~12 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[37]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N31
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[37] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[37]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[38] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[40] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[39]~13 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[39]~13_combout  = !\p1|dinPY [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [13]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[39]~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[39]~13 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[39]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[39] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[39]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N30
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[43]~15 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[43]~15_combout  = !\p1|dinPY [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [15]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[43]~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[43]~15 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[43]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N31
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[43] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[43]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[44] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N15
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[46] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[45]~16 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[45]~16_combout  = !\p1|dinPY [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [16]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[45]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[45]~16 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[45]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N31
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[45] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[45]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N26
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[49]~18 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[49]~18_combout  = !\p1|dinPY [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[49]~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[49]~18 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[49]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N27
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[49] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[49]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N8
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N9
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[50] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[52] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[53]~20 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[53]~20_combout  = !\p1|dinPY [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[53]~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[53]~20 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[53]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[53] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[53]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N26
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[55]~21 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[55]~21_combout  = !\p1|dinPY [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[55]~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[55]~21 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[55]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N27
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[55] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[55]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[56] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[57]~22 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[57]~22_combout  = !\p1|dinPY [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[57]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[57]~22 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[57]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[57] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[57]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[59]~23 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[59]~23_combout  = !\p1|dinPY [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[59]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[59]~23 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[59]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N11
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[59] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[59]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[60] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[61]~24 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[61]~24_combout  = !\p1|dinPY [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[61]~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[61]~24 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[61]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N23
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[61] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[61]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[63]~25 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[63]~25_combout  = !\p1|dinPY [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[63]~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[63]~25 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[63]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N3
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[63] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[63]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[64] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[65]~26 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[65]~26_combout  = !\p1|dinPY [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[65]~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[65]~26 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[65]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N23
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[65] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[65]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[67]~27 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[67]~27_combout  = !\p1|dinPY [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[67]~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[67]~27 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[67]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[67] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[67]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N8
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N9
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[68] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[69]~28 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[69]~28_combout  = !\p1|dinPY [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [28]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[69]~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[69]~28 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[69]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[69] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[69]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[70] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[72] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[75]~31 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[75]~31_combout  = !\p1|dinPY [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [31]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[75]~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[75]~31 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[75]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N27
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[75] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[75]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[76] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\p1|wePY~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\p1|dinPY [31],\p1|dinPY [30],\p1|dinPY [29],\p1|dinPY [28],\p1|dinPY [27],\p1|dinPY [26],\p1|dinPY [25],\p1|dinPY [24],\p1|dinPY [23],\p1|dinPY [22],\p1|dinPY [21],\p1|dinPY [20],\p1|dinPY [19],\p1|dinPY [18],\p1|dinPY [17],\p1|dinPY [16],\p1|dinPY [15],\p1|dinPY [14],\p1|dinPY [13],\p1|dinPY [12],\p1|dinPY [11],\p1|dinPY [10],\p1|dinPY [9],
\p1|dinPY [8],\p1|dinPY [7],\p1|dinPY [6],\p1|dinPY [5],\p1|dinPY [4]}),
	.portaaddr({\p1|addrPX [5],\p1|addrPX [4],\p1|addrPX [3],\p1|addrPX [2],\p1|addrPX [1],\p1|addrPX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\p1|Selector92~combout ,\p1|Selector93~combout ,\p1|Selector94~combout ,\p1|Selector95~combout ,\p1|Selector96~combout ,\p1|Selector97~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated|ALTSYNCRAM";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 36;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 36;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 63;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 64;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF00FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM~35 (
// Equation(s):
// \p1|pos_Y|memRAM~35_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [76] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [75])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a31 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [76] & (!\p1|pos_Y|memRAM_rtl_0_bypass [75]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [75]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [76]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~35 .lut_mask = 16'h5D51;
defparam \p1|pos_Y|memRAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
cycloneive_lcell_comb \p1|Selector195~0 (
// Equation(s):
// \p1|Selector195~0_combout  = (\p1|state.reMem3~q ) # ((\p1|Selector499~0_combout ) # (!\p1|Selector97~1_combout ))

	.dataa(\p1|state.reMem3~q ),
	.datab(gnd),
	.datac(\p1|Selector97~1_combout ),
	.datad(\p1|Selector499~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector195~0 .lut_mask = 16'hFFAF;
defparam \p1|Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N3
dffeas \p1|rePY (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector195~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|rePY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|rePY .is_wysiwyg = "true";
defparam \p1|rePY .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N11
dffeas \p1|pos_Y|dataRead[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[31] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \p1|Selector403~0 (
// Equation(s):
// \p1|Selector403~0_combout  = (\p1|state.posA7~q  & (\p1|xj [31])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [31])))

	.dataa(\p1|xj [31]),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [31]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector403~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N5
dffeas \p1|pos_a_Y[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector403~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[31] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \p1|Selector404~0 (
// Equation(s):
// \p1|Selector404~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [30]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [30]))

	.dataa(\p1|pos_Y|dataRead [30]),
	.datab(\p1|xj [30]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector404~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector404~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N19
dffeas \p1|pos_a_Y[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector404~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[30] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \p1|xj[10]~52 (
// Equation(s):
// \p1|xj[10]~52_combout  = ((\p1|pos_a_Y [10] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10  $ (!\p1|xj[9]~51 )))) # (GND)
// \p1|xj[10]~53  = CARRY((\p1|pos_a_Y [10] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10 ) # (!\p1|xj[9]~51 ))) # (!\p1|pos_a_Y [10] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10  & !\p1|xj[9]~51 )))

	.dataa(\p1|pos_a_Y [10]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[9]~51 ),
	.combout(\p1|xj[10]~52_combout ),
	.cout(\p1|xj[10]~53 ));
// synopsys translate_off
defparam \p1|xj[10]~52 .lut_mask = 16'h698E;
defparam \p1|xj[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \p1|xj[10]~feeder (
// Equation(s):
// \p1|xj[10]~feeder_combout  = \p1|xj[10]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[10]~52_combout ),
	.cin(gnd),
	.combout(\p1|xj[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[10]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N9
dffeas \p1|xj[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[10]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[10] .is_wysiwyg = "true";
defparam \p1|xj[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \p1|Selector424~0 (
// Equation(s):
// \p1|Selector424~0_combout  = (\p1|state.posA7~q  & (\p1|xj [10])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [10])))

	.dataa(gnd),
	.datab(\p1|xj [10]),
	.datac(\p1|pos_Y|dataRead [10]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector424~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N29
dffeas \p1|pos_a_Y[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector424~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[10] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \p1|xj[11]~54 (
// Equation(s):
// \p1|xj[11]~54_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|pos_a_Y [11] & (\p1|xj[10]~53  & VCC)) # (!\p1|pos_a_Y [11] & (!\p1|xj[10]~53 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|pos_a_Y [11] & 
// (!\p1|xj[10]~53 )) # (!\p1|pos_a_Y [11] & ((\p1|xj[10]~53 ) # (GND)))))
// \p1|xj[11]~55  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & (!\p1|pos_a_Y [11] & !\p1|xj[10]~53 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & ((!\p1|xj[10]~53 ) # (!\p1|pos_a_Y [11]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\p1|pos_a_Y [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[10]~53 ),
	.combout(\p1|xj[11]~54_combout ),
	.cout(\p1|xj[11]~55 ));
// synopsys translate_off
defparam \p1|xj[11]~54 .lut_mask = 16'h9617;
defparam \p1|xj[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \p1|xj[11]~feeder (
// Equation(s):
// \p1|xj[11]~feeder_combout  = \p1|xj[11]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[11]~54_combout ),
	.cin(gnd),
	.combout(\p1|xj[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N7
dffeas \p1|xj[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[11]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[11] .is_wysiwyg = "true";
defparam \p1|xj[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \p1|Selector423~0 (
// Equation(s):
// \p1|Selector423~0_combout  = (\p1|state.posA7~q  & (\p1|xj [11])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [11])))

	.dataa(\p1|xj [11]),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [11]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector423~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector423~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector423~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N19
dffeas \p1|pos_a_Y[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector423~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[11] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \p1|xj[12]~56 (
// Equation(s):
// \p1|xj[12]~56_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  $ (\p1|pos_a_Y [12] $ (!\p1|xj[11]~55 )))) # (GND)
// \p1|xj[12]~57  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  & ((\p1|pos_a_Y [12]) # (!\p1|xj[11]~55 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  & (\p1|pos_a_Y [12] & !\p1|xj[11]~55 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\p1|pos_a_Y [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[11]~55 ),
	.combout(\p1|xj[12]~56_combout ),
	.cout(\p1|xj[12]~57 ));
// synopsys translate_off
defparam \p1|xj[12]~56 .lut_mask = 16'h698E;
defparam \p1|xj[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \p1|xj[13]~58 (
// Equation(s):
// \p1|xj[13]~58_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|pos_a_Y [13] & (\p1|xj[12]~57  & VCC)) # (!\p1|pos_a_Y [13] & (!\p1|xj[12]~57 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|pos_a_Y [13] & 
// (!\p1|xj[12]~57 )) # (!\p1|pos_a_Y [13] & ((\p1|xj[12]~57 ) # (GND)))))
// \p1|xj[13]~59  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|pos_a_Y [13] & !\p1|xj[12]~57 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & ((!\p1|xj[12]~57 ) # (!\p1|pos_a_Y [13]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\p1|pos_a_Y [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[12]~57 ),
	.combout(\p1|xj[13]~58_combout ),
	.cout(\p1|xj[13]~59 ));
// synopsys translate_off
defparam \p1|xj[13]~58 .lut_mask = 16'h9617;
defparam \p1|xj[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \p1|xj[14]~60 (
// Equation(s):
// \p1|xj[14]~60_combout  = ((\p1|pos_a_Y [14] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  $ (!\p1|xj[13]~59 )))) # (GND)
// \p1|xj[14]~61  = CARRY((\p1|pos_a_Y [14] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14 ) # (!\p1|xj[13]~59 ))) # (!\p1|pos_a_Y [14] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  & !\p1|xj[13]~59 )))

	.dataa(\p1|pos_a_Y [14]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[13]~59 ),
	.combout(\p1|xj[14]~60_combout ),
	.cout(\p1|xj[14]~61 ));
// synopsys translate_off
defparam \p1|xj[14]~60 .lut_mask = 16'h698E;
defparam \p1|xj[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \p1|xj[15]~62 (
// Equation(s):
// \p1|xj[15]~62_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & ((\p1|pos_a_Y [15] & (\p1|xj[14]~61  & VCC)) # (!\p1|pos_a_Y [15] & (!\p1|xj[14]~61 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & ((\p1|pos_a_Y [15] & 
// (!\p1|xj[14]~61 )) # (!\p1|pos_a_Y [15] & ((\p1|xj[14]~61 ) # (GND)))))
// \p1|xj[15]~63  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|pos_a_Y [15] & !\p1|xj[14]~61 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & ((!\p1|xj[14]~61 ) # (!\p1|pos_a_Y [15]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\p1|pos_a_Y [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[14]~61 ),
	.combout(\p1|xj[15]~62_combout ),
	.cout(\p1|xj[15]~63 ));
// synopsys translate_off
defparam \p1|xj[15]~62 .lut_mask = 16'h9617;
defparam \p1|xj[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y24_N31
dffeas \p1|xj[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[15]~62_combout ),
	.asdata(\p1|pos_Y|dataRead [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[15] .is_wysiwyg = "true";
defparam \p1|xj[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \p1|Selector419~0 (
// Equation(s):
// \p1|Selector419~0_combout  = (\p1|state.posA7~q  & (\p1|xj [15])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [15])))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|xj [15]),
	.datad(\p1|pos_Y|dataRead [15]),
	.cin(gnd),
	.combout(\p1|Selector419~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector419~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector419~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N25
dffeas \p1|pos_a_Y[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector419~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[15] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneive_lcell_comb \p1|xj[16]~64 (
// Equation(s):
// \p1|xj[16]~64_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  $ (\p1|pos_a_Y [16] $ (!\p1|xj[15]~63 )))) # (GND)
// \p1|xj[16]~65  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  & ((\p1|pos_a_Y [16]) # (!\p1|xj[15]~63 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  & (\p1|pos_a_Y [16] & !\p1|xj[15]~63 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p1|pos_a_Y [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[15]~63 ),
	.combout(\p1|xj[16]~64_combout ),
	.cout(\p1|xj[16]~65 ));
// synopsys translate_off
defparam \p1|xj[16]~64 .lut_mask = 16'h698E;
defparam \p1|xj[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \p1|xj[16]~feeder (
// Equation(s):
// \p1|xj[16]~feeder_combout  = \p1|xj[16]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[16]~64_combout ),
	.cin(gnd),
	.combout(\p1|xj[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[16]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N9
dffeas \p1|xj[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[16]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[16] .is_wysiwyg = "true";
defparam \p1|xj[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \p1|Selector418~0 (
// Equation(s):
// \p1|Selector418~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [16]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [16]))

	.dataa(\p1|pos_Y|dataRead [16]),
	.datab(\p1|xj [16]),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector418~0 .lut_mask = 16'hCACA;
defparam \p1|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N31
dffeas \p1|pos_a_Y[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector418~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[16] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneive_lcell_comb \p1|xj[17]~66 (
// Equation(s):
// \p1|xj[17]~66_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|pos_a_Y [17] & (\p1|xj[16]~65  & VCC)) # (!\p1|pos_a_Y [17] & (!\p1|xj[16]~65 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|pos_a_Y [17] & 
// (!\p1|xj[16]~65 )) # (!\p1|pos_a_Y [17] & ((\p1|xj[16]~65 ) # (GND)))))
// \p1|xj[17]~67  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & (!\p1|pos_a_Y [17] & !\p1|xj[16]~65 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & ((!\p1|xj[16]~65 ) # (!\p1|pos_a_Y [17]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\p1|pos_a_Y [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[16]~65 ),
	.combout(\p1|xj[17]~66_combout ),
	.cout(\p1|xj[17]~67 ));
// synopsys translate_off
defparam \p1|xj[17]~66 .lut_mask = 16'h9617;
defparam \p1|xj[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
cycloneive_lcell_comb \p1|xj[18]~68 (
// Equation(s):
// \p1|xj[18]~68_combout  = ((\p1|pos_a_Y [18] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  $ (!\p1|xj[17]~67 )))) # (GND)
// \p1|xj[18]~69  = CARRY((\p1|pos_a_Y [18] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18 ) # (!\p1|xj[17]~67 ))) # (!\p1|pos_a_Y [18] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  & !\p1|xj[17]~67 )))

	.dataa(\p1|pos_a_Y [18]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[17]~67 ),
	.combout(\p1|xj[18]~68_combout ),
	.cout(\p1|xj[18]~69 ));
// synopsys translate_off
defparam \p1|xj[18]~68 .lut_mask = 16'h698E;
defparam \p1|xj[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneive_lcell_comb \p1|xj[19]~70 (
// Equation(s):
// \p1|xj[19]~70_combout  = (\p1|pos_a_Y [19] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (\p1|xj[18]~69  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|xj[18]~69 )))) # (!\p1|pos_a_Y [19] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|xj[18]~69 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & ((\p1|xj[18]~69 ) # (GND)))))
// \p1|xj[19]~71  = CARRY((\p1|pos_a_Y [19] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & !\p1|xj[18]~69 )) # (!\p1|pos_a_Y [19] & ((!\p1|xj[18]~69 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\p1|pos_a_Y [19]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[18]~69 ),
	.combout(\p1|xj[19]~70_combout ),
	.cout(\p1|xj[19]~71 ));
// synopsys translate_off
defparam \p1|xj[19]~70 .lut_mask = 16'h9617;
defparam \p1|xj[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
cycloneive_lcell_comb \p1|xj[20]~72 (
// Equation(s):
// \p1|xj[20]~72_combout  = ((\p1|pos_a_Y [20] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20  $ (!\p1|xj[19]~71 )))) # (GND)
// \p1|xj[20]~73  = CARRY((\p1|pos_a_Y [20] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20 ) # (!\p1|xj[19]~71 ))) # (!\p1|pos_a_Y [20] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20  & !\p1|xj[19]~71 )))

	.dataa(\p1|pos_a_Y [20]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[19]~71 ),
	.combout(\p1|xj[20]~72_combout ),
	.cout(\p1|xj[20]~73 ));
// synopsys translate_off
defparam \p1|xj[20]~72 .lut_mask = 16'h698E;
defparam \p1|xj[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneive_lcell_comb \p1|xj[21]~74 (
// Equation(s):
// \p1|xj[21]~74_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & ((\p1|pos_a_Y [21] & (\p1|xj[20]~73  & VCC)) # (!\p1|pos_a_Y [21] & (!\p1|xj[20]~73 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & ((\p1|pos_a_Y [21] & 
// (!\p1|xj[20]~73 )) # (!\p1|pos_a_Y [21] & ((\p1|xj[20]~73 ) # (GND)))))
// \p1|xj[21]~75  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|pos_a_Y [21] & !\p1|xj[20]~73 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & ((!\p1|xj[20]~73 ) # (!\p1|pos_a_Y [21]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\p1|pos_a_Y [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[20]~73 ),
	.combout(\p1|xj[21]~74_combout ),
	.cout(\p1|xj[21]~75 ));
// synopsys translate_off
defparam \p1|xj[21]~74 .lut_mask = 16'h9617;
defparam \p1|xj[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneive_lcell_comb \p1|xj[22]~76 (
// Equation(s):
// \p1|xj[22]~76_combout  = ((\p1|pos_a_Y [22] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22  $ (!\p1|xj[21]~75 )))) # (GND)
// \p1|xj[22]~77  = CARRY((\p1|pos_a_Y [22] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22 ) # (!\p1|xj[21]~75 ))) # (!\p1|pos_a_Y [22] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22  & !\p1|xj[21]~75 )))

	.dataa(\p1|pos_a_Y [22]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[21]~75 ),
	.combout(\p1|xj[22]~76_combout ),
	.cout(\p1|xj[22]~77 ));
// synopsys translate_off
defparam \p1|xj[22]~76 .lut_mask = 16'h698E;
defparam \p1|xj[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneive_lcell_comb \p1|xj[23]~78 (
// Equation(s):
// \p1|xj[23]~78_combout  = (\p1|pos_a_Y [23] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & (\p1|xj[22]~77  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|xj[22]~77 )))) # (!\p1|pos_a_Y [23] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|xj[22]~77 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & ((\p1|xj[22]~77 ) # (GND)))))
// \p1|xj[23]~79  = CARRY((\p1|pos_a_Y [23] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & !\p1|xj[22]~77 )) # (!\p1|pos_a_Y [23] & ((!\p1|xj[22]~77 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\p1|pos_a_Y [23]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[22]~77 ),
	.combout(\p1|xj[23]~78_combout ),
	.cout(\p1|xj[23]~79 ));
// synopsys translate_off
defparam \p1|xj[23]~78 .lut_mask = 16'h9617;
defparam \p1|xj[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneive_lcell_comb \p1|xj[24]~80 (
// Equation(s):
// \p1|xj[24]~80_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  $ (\p1|pos_a_Y [24] $ (!\p1|xj[23]~79 )))) # (GND)
// \p1|xj[24]~81  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  & ((\p1|pos_a_Y [24]) # (!\p1|xj[23]~79 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  & (\p1|pos_a_Y [24] & !\p1|xj[23]~79 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\p1|pos_a_Y [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[23]~79 ),
	.combout(\p1|xj[24]~80_combout ),
	.cout(\p1|xj[24]~81 ));
// synopsys translate_off
defparam \p1|xj[24]~80 .lut_mask = 16'h698E;
defparam \p1|xj[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneive_lcell_comb \p1|xj[24]~feeder (
// Equation(s):
// \p1|xj[24]~feeder_combout  = \p1|xj[24]~80_combout 

	.dataa(\p1|xj[24]~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xj[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[24]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xj[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N25
dffeas \p1|xj[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[24]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[24] .is_wysiwyg = "true";
defparam \p1|xj[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneive_lcell_comb \p1|Selector410~0 (
// Equation(s):
// \p1|Selector410~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [24]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [24]))

	.dataa(\p1|pos_Y|dataRead [24]),
	.datab(gnd),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xj [24]),
	.cin(gnd),
	.combout(\p1|Selector410~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector410~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N13
dffeas \p1|pos_a_Y[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector410~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[24] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneive_lcell_comb \p1|xj[25]~82 (
// Equation(s):
// \p1|xj[25]~82_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|pos_a_Y [25] & (\p1|xj[24]~81  & VCC)) # (!\p1|pos_a_Y [25] & (!\p1|xj[24]~81 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|pos_a_Y [25] & 
// (!\p1|xj[24]~81 )) # (!\p1|pos_a_Y [25] & ((\p1|xj[24]~81 ) # (GND)))))
// \p1|xj[25]~83  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & (!\p1|pos_a_Y [25] & !\p1|xj[24]~81 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & ((!\p1|xj[24]~81 ) # (!\p1|pos_a_Y [25]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\p1|pos_a_Y [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[24]~81 ),
	.combout(\p1|xj[25]~82_combout ),
	.cout(\p1|xj[25]~83 ));
// synopsys translate_off
defparam \p1|xj[25]~82 .lut_mask = 16'h9617;
defparam \p1|xj[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneive_lcell_comb \p1|xj[25]~feeder (
// Equation(s):
// \p1|xj[25]~feeder_combout  = \p1|xj[25]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[25]~82_combout ),
	.cin(gnd),
	.combout(\p1|xj[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[25]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N23
dffeas \p1|xj[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[25]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[25] .is_wysiwyg = "true";
defparam \p1|xj[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneive_lcell_comb \p1|Selector409~0 (
// Equation(s):
// \p1|Selector409~0_combout  = (\p1|state.posA7~q  & (\p1|xj [25])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [25])))

	.dataa(\p1|xj [25]),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_Y|dataRead [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector409~0 .lut_mask = 16'hB8B8;
defparam \p1|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N19
dffeas \p1|pos_a_Y[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector409~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[25] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneive_lcell_comb \p1|xj[26]~84 (
// Equation(s):
// \p1|xj[26]~84_combout  = ((\p1|pos_a_Y [26] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  $ (!\p1|xj[25]~83 )))) # (GND)
// \p1|xj[26]~85  = CARRY((\p1|pos_a_Y [26] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26 ) # (!\p1|xj[25]~83 ))) # (!\p1|pos_a_Y [26] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  & !\p1|xj[25]~83 )))

	.dataa(\p1|pos_a_Y [26]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[25]~83 ),
	.combout(\p1|xj[26]~84_combout ),
	.cout(\p1|xj[26]~85 ));
// synopsys translate_off
defparam \p1|xj[26]~84 .lut_mask = 16'h698E;
defparam \p1|xj[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneive_lcell_comb \p1|xj[27]~86 (
// Equation(s):
// \p1|xj[27]~86_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & ((\p1|pos_a_Y [27] & (\p1|xj[26]~85  & VCC)) # (!\p1|pos_a_Y [27] & (!\p1|xj[26]~85 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & ((\p1|pos_a_Y [27] & 
// (!\p1|xj[26]~85 )) # (!\p1|pos_a_Y [27] & ((\p1|xj[26]~85 ) # (GND)))))
// \p1|xj[27]~87  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|pos_a_Y [27] & !\p1|xj[26]~85 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & ((!\p1|xj[26]~85 ) # (!\p1|pos_a_Y [27]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\p1|pos_a_Y [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[26]~85 ),
	.combout(\p1|xj[27]~86_combout ),
	.cout(\p1|xj[27]~87 ));
// synopsys translate_off
defparam \p1|xj[27]~86 .lut_mask = 16'h9617;
defparam \p1|xj[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneive_lcell_comb \p1|xj[28]~88 (
// Equation(s):
// \p1|xj[28]~88_combout  = ((\p1|pos_a_Y [28] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28  $ (!\p1|xj[27]~87 )))) # (GND)
// \p1|xj[28]~89  = CARRY((\p1|pos_a_Y [28] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28 ) # (!\p1|xj[27]~87 ))) # (!\p1|pos_a_Y [28] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28  & !\p1|xj[27]~87 )))

	.dataa(\p1|pos_a_Y [28]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[27]~87 ),
	.combout(\p1|xj[28]~88_combout ),
	.cout(\p1|xj[28]~89 ));
// synopsys translate_off
defparam \p1|xj[28]~88 .lut_mask = 16'h698E;
defparam \p1|xj[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneive_lcell_comb \p1|xj[29]~90 (
// Equation(s):
// \p1|xj[29]~90_combout  = (\p1|pos_a_Y [29] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & (\p1|xj[28]~89  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|xj[28]~89 )))) # (!\p1|pos_a_Y [29] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|xj[28]~89 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & ((\p1|xj[28]~89 ) # (GND)))))
// \p1|xj[29]~91  = CARRY((\p1|pos_a_Y [29] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & !\p1|xj[28]~89 )) # (!\p1|pos_a_Y [29] & ((!\p1|xj[28]~89 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\p1|pos_a_Y [29]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[28]~89 ),
	.combout(\p1|xj[29]~90_combout ),
	.cout(\p1|xj[29]~91 ));
// synopsys translate_off
defparam \p1|xj[29]~90 .lut_mask = 16'h9617;
defparam \p1|xj[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneive_lcell_comb \p1|xj[30]~92 (
// Equation(s):
// \p1|xj[30]~92_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  $ (\p1|pos_a_Y [30] $ (!\p1|xj[29]~91 )))) # (GND)
// \p1|xj[30]~93  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  & ((\p1|pos_a_Y [30]) # (!\p1|xj[29]~91 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  & (\p1|pos_a_Y [30] & !\p1|xj[29]~91 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\p1|pos_a_Y [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xj[29]~91 ),
	.combout(\p1|xj[30]~92_combout ),
	.cout(\p1|xj[30]~93 ));
// synopsys translate_off
defparam \p1|xj[30]~92 .lut_mask = 16'h698E;
defparam \p1|xj[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneive_lcell_comb \p1|xj[31]~94 (
// Equation(s):
// \p1|xj[31]~94_combout  = \p1|pos_a_Y [31] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31  $ (\p1|xj[30]~93 ))

	.dataa(\p1|pos_a_Y [31]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1|xj[30]~93 ),
	.combout(\p1|xj[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[31]~94 .lut_mask = 16'h9696;
defparam \p1|xj[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneive_lcell_comb \p1|xj[31]~feeder (
// Equation(s):
// \p1|xj[31]~feeder_combout  = \p1|xj[31]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[31]~94_combout ),
	.cin(gnd),
	.combout(\p1|xj[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[31]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N29
dffeas \p1|xj[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[31]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[31] .is_wysiwyg = "true";
defparam \p1|xj[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \p1|aux3[10]~52 (
// Equation(s):
// \p1|aux3[10]~52_combout  = ((\p1|pos_Y|dataRead [10] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10  $ (!\p1|aux3[9]~51 )))) # (GND)
// \p1|aux3[10]~53  = CARRY((\p1|pos_Y|dataRead [10] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10 ) # (!\p1|aux3[9]~51 ))) # (!\p1|pos_Y|dataRead [10] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10  & !\p1|aux3[9]~51 )))

	.dataa(\p1|pos_Y|dataRead [10]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[9]~51 ),
	.combout(\p1|aux3[10]~52_combout ),
	.cout(\p1|aux3[10]~53 ));
// synopsys translate_off
defparam \p1|aux3[10]~52 .lut_mask = 16'h698E;
defparam \p1|aux3[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \p1|aux3[11]~54 (
// Equation(s):
// \p1|aux3[11]~54_combout  = (\p1|pos_Y|dataRead [11] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & (\p1|aux3[10]~53  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & (!\p1|aux3[10]~53 )))) # (!\p1|pos_Y|dataRead [11] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & (!\p1|aux3[10]~53 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|aux3[10]~53 ) # (GND)))))
// \p1|aux3[11]~55  = CARRY((\p1|pos_Y|dataRead [11] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11  & !\p1|aux3[10]~53 )) # (!\p1|pos_Y|dataRead [11] & ((!\p1|aux3[10]~53 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\p1|pos_Y|dataRead [11]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[10]~53 ),
	.combout(\p1|aux3[11]~54_combout ),
	.cout(\p1|aux3[11]~55 ));
// synopsys translate_off
defparam \p1|aux3[11]~54 .lut_mask = 16'h9617;
defparam \p1|aux3[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \p1|aux3[12]~56 (
// Equation(s):
// \p1|aux3[12]~56_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  $ (\p1|pos_Y|dataRead [12] $ (!\p1|aux3[11]~55 )))) # (GND)
// \p1|aux3[12]~57  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  & ((\p1|pos_Y|dataRead [12]) # (!\p1|aux3[11]~55 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12  & (\p1|pos_Y|dataRead [12] & !\p1|aux3[11]~55 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\p1|pos_Y|dataRead [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[11]~55 ),
	.combout(\p1|aux3[12]~56_combout ),
	.cout(\p1|aux3[12]~57 ));
// synopsys translate_off
defparam \p1|aux3[12]~56 .lut_mask = 16'h698E;
defparam \p1|aux3[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \p1|aux3[13]~58 (
// Equation(s):
// \p1|aux3[13]~58_combout  = (\p1|pos_Y|dataRead [13] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & (\p1|aux3[12]~57  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|aux3[12]~57 )))) # (!\p1|pos_Y|dataRead [13] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|aux3[12]~57 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|aux3[12]~57 ) # (GND)))))
// \p1|aux3[13]~59  = CARRY((\p1|pos_Y|dataRead [13] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13  & !\p1|aux3[12]~57 )) # (!\p1|pos_Y|dataRead [13] & ((!\p1|aux3[12]~57 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\p1|pos_Y|dataRead [13]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[12]~57 ),
	.combout(\p1|aux3[13]~58_combout ),
	.cout(\p1|aux3[13]~59 ));
// synopsys translate_off
defparam \p1|aux3[13]~58 .lut_mask = 16'h9617;
defparam \p1|aux3[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneive_lcell_comb \p1|aux3[14]~60 (
// Equation(s):
// \p1|aux3[14]~60_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  $ (\p1|pos_Y|dataRead [14] $ (!\p1|aux3[13]~59 )))) # (GND)
// \p1|aux3[14]~61  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  & ((\p1|pos_Y|dataRead [14]) # (!\p1|aux3[13]~59 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14  & (\p1|pos_Y|dataRead [14] & !\p1|aux3[13]~59 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\p1|pos_Y|dataRead [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[13]~59 ),
	.combout(\p1|aux3[14]~60_combout ),
	.cout(\p1|aux3[14]~61 ));
// synopsys translate_off
defparam \p1|aux3[14]~60 .lut_mask = 16'h698E;
defparam \p1|aux3[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \p1|aux3[15]~62 (
// Equation(s):
// \p1|aux3[15]~62_combout  = (\p1|pos_Y|dataRead [15] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & (\p1|aux3[14]~61  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|aux3[14]~61 )))) # (!\p1|pos_Y|dataRead [15] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|aux3[14]~61 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & ((\p1|aux3[14]~61 ) # (GND)))))
// \p1|aux3[15]~63  = CARRY((\p1|pos_Y|dataRead [15] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15  & !\p1|aux3[14]~61 )) # (!\p1|pos_Y|dataRead [15] & ((!\p1|aux3[14]~61 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\p1|pos_Y|dataRead [15]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[14]~61 ),
	.combout(\p1|aux3[15]~62_combout ),
	.cout(\p1|aux3[15]~63 ));
// synopsys translate_off
defparam \p1|aux3[15]~62 .lut_mask = 16'h9617;
defparam \p1|aux3[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneive_lcell_comb \p1|aux3[16]~64 (
// Equation(s):
// \p1|aux3[16]~64_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  $ (\p1|pos_Y|dataRead [16] $ (!\p1|aux3[15]~63 )))) # (GND)
// \p1|aux3[16]~65  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  & ((\p1|pos_Y|dataRead [16]) # (!\p1|aux3[15]~63 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16  & (\p1|pos_Y|dataRead [16] & !\p1|aux3[15]~63 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p1|pos_Y|dataRead [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[15]~63 ),
	.combout(\p1|aux3[16]~64_combout ),
	.cout(\p1|aux3[16]~65 ));
// synopsys translate_off
defparam \p1|aux3[16]~64 .lut_mask = 16'h698E;
defparam \p1|aux3[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneive_lcell_comb \p1|aux3[17]~66 (
// Equation(s):
// \p1|aux3[17]~66_combout  = (\p1|pos_Y|dataRead [17] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & (\p1|aux3[16]~65  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & (!\p1|aux3[16]~65 )))) # (!\p1|pos_Y|dataRead [17] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & (!\p1|aux3[16]~65 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|aux3[16]~65 ) # (GND)))))
// \p1|aux3[17]~67  = CARRY((\p1|pos_Y|dataRead [17] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17  & !\p1|aux3[16]~65 )) # (!\p1|pos_Y|dataRead [17] & ((!\p1|aux3[16]~65 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\p1|pos_Y|dataRead [17]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[16]~65 ),
	.combout(\p1|aux3[17]~66_combout ),
	.cout(\p1|aux3[17]~67 ));
// synopsys translate_off
defparam \p1|aux3[17]~66 .lut_mask = 16'h9617;
defparam \p1|aux3[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N4
cycloneive_lcell_comb \p1|aux3[18]~68 (
// Equation(s):
// \p1|aux3[18]~68_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  $ (\p1|pos_Y|dataRead [18] $ (!\p1|aux3[17]~67 )))) # (GND)
// \p1|aux3[18]~69  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  & ((\p1|pos_Y|dataRead [18]) # (!\p1|aux3[17]~67 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18  & (\p1|pos_Y|dataRead [18] & !\p1|aux3[17]~67 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\p1|pos_Y|dataRead [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[17]~67 ),
	.combout(\p1|aux3[18]~68_combout ),
	.cout(\p1|aux3[18]~69 ));
// synopsys translate_off
defparam \p1|aux3[18]~68 .lut_mask = 16'h698E;
defparam \p1|aux3[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N6
cycloneive_lcell_comb \p1|aux3[19]~70 (
// Equation(s):
// \p1|aux3[19]~70_combout  = (\p1|pos_Y|dataRead [19] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (\p1|aux3[18]~69  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|aux3[18]~69 )))) # (!\p1|pos_Y|dataRead [19] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|aux3[18]~69 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & ((\p1|aux3[18]~69 ) # (GND)))))
// \p1|aux3[19]~71  = CARRY((\p1|pos_Y|dataRead [19] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19  & !\p1|aux3[18]~69 )) # (!\p1|pos_Y|dataRead [19] & ((!\p1|aux3[18]~69 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\p1|pos_Y|dataRead [19]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[18]~69 ),
	.combout(\p1|aux3[19]~70_combout ),
	.cout(\p1|aux3[19]~71 ));
// synopsys translate_off
defparam \p1|aux3[19]~70 .lut_mask = 16'h9617;
defparam \p1|aux3[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneive_lcell_comb \p1|aux3[20]~72 (
// Equation(s):
// \p1|aux3[20]~72_combout  = ((\p1|pos_Y|dataRead [20] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20  $ (!\p1|aux3[19]~71 )))) # (GND)
// \p1|aux3[20]~73  = CARRY((\p1|pos_Y|dataRead [20] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20 ) # (!\p1|aux3[19]~71 ))) # (!\p1|pos_Y|dataRead [20] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20  & !\p1|aux3[19]~71 )))

	.dataa(\p1|pos_Y|dataRead [20]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[19]~71 ),
	.combout(\p1|aux3[20]~72_combout ),
	.cout(\p1|aux3[20]~73 ));
// synopsys translate_off
defparam \p1|aux3[20]~72 .lut_mask = 16'h698E;
defparam \p1|aux3[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneive_lcell_comb \p1|aux3[21]~74 (
// Equation(s):
// \p1|aux3[21]~74_combout  = (\p1|pos_Y|dataRead [21] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & (\p1|aux3[20]~73  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|aux3[20]~73 )))) # (!\p1|pos_Y|dataRead [21] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|aux3[20]~73 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & ((\p1|aux3[20]~73 ) # (GND)))))
// \p1|aux3[21]~75  = CARRY((\p1|pos_Y|dataRead [21] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21  & !\p1|aux3[20]~73 )) # (!\p1|pos_Y|dataRead [21] & ((!\p1|aux3[20]~73 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\p1|pos_Y|dataRead [21]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[20]~73 ),
	.combout(\p1|aux3[21]~74_combout ),
	.cout(\p1|aux3[21]~75 ));
// synopsys translate_off
defparam \p1|aux3[21]~74 .lut_mask = 16'h9617;
defparam \p1|aux3[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N12
cycloneive_lcell_comb \p1|aux3[22]~76 (
// Equation(s):
// \p1|aux3[22]~76_combout  = ((\p1|pos_Y|dataRead [22] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22  $ (!\p1|aux3[21]~75 )))) # (GND)
// \p1|aux3[22]~77  = CARRY((\p1|pos_Y|dataRead [22] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22 ) # (!\p1|aux3[21]~75 ))) # (!\p1|pos_Y|dataRead [22] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22  & !\p1|aux3[21]~75 )))

	.dataa(\p1|pos_Y|dataRead [22]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[21]~75 ),
	.combout(\p1|aux3[22]~76_combout ),
	.cout(\p1|aux3[22]~77 ));
// synopsys translate_off
defparam \p1|aux3[22]~76 .lut_mask = 16'h698E;
defparam \p1|aux3[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneive_lcell_comb \p1|aux3[23]~78 (
// Equation(s):
// \p1|aux3[23]~78_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & ((\p1|pos_Y|dataRead [23] & (\p1|aux3[22]~77  & VCC)) # (!\p1|pos_Y|dataRead [23] & (!\p1|aux3[22]~77 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & 
// ((\p1|pos_Y|dataRead [23] & (!\p1|aux3[22]~77 )) # (!\p1|pos_Y|dataRead [23] & ((\p1|aux3[22]~77 ) # (GND)))))
// \p1|aux3[23]~79  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|pos_Y|dataRead [23] & !\p1|aux3[22]~77 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23  & ((!\p1|aux3[22]~77 ) # (!\p1|pos_Y|dataRead [23]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\p1|pos_Y|dataRead [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[22]~77 ),
	.combout(\p1|aux3[23]~78_combout ),
	.cout(\p1|aux3[23]~79 ));
// synopsys translate_off
defparam \p1|aux3[23]~78 .lut_mask = 16'h9617;
defparam \p1|aux3[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneive_lcell_comb \p1|aux3[24]~80 (
// Equation(s):
// \p1|aux3[24]~80_combout  = ((\p1|pos_Y|dataRead [24] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  $ (!\p1|aux3[23]~79 )))) # (GND)
// \p1|aux3[24]~81  = CARRY((\p1|pos_Y|dataRead [24] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24 ) # (!\p1|aux3[23]~79 ))) # (!\p1|pos_Y|dataRead [24] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24  & !\p1|aux3[23]~79 )))

	.dataa(\p1|pos_Y|dataRead [24]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[23]~79 ),
	.combout(\p1|aux3[24]~80_combout ),
	.cout(\p1|aux3[24]~81 ));
// synopsys translate_off
defparam \p1|aux3[24]~80 .lut_mask = 16'h698E;
defparam \p1|aux3[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneive_lcell_comb \p1|aux3[25]~82 (
// Equation(s):
// \p1|aux3[25]~82_combout  = (\p1|pos_Y|dataRead [25] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & (\p1|aux3[24]~81  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & (!\p1|aux3[24]~81 )))) # (!\p1|pos_Y|dataRead [25] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & (!\p1|aux3[24]~81 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|aux3[24]~81 ) # (GND)))))
// \p1|aux3[25]~83  = CARRY((\p1|pos_Y|dataRead [25] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25  & !\p1|aux3[24]~81 )) # (!\p1|pos_Y|dataRead [25] & ((!\p1|aux3[24]~81 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\p1|pos_Y|dataRead [25]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[24]~81 ),
	.combout(\p1|aux3[25]~82_combout ),
	.cout(\p1|aux3[25]~83 ));
// synopsys translate_off
defparam \p1|aux3[25]~82 .lut_mask = 16'h9617;
defparam \p1|aux3[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneive_lcell_comb \p1|aux3[26]~84 (
// Equation(s):
// \p1|aux3[26]~84_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  $ (\p1|pos_Y|dataRead [26] $ (!\p1|aux3[25]~83 )))) # (GND)
// \p1|aux3[26]~85  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  & ((\p1|pos_Y|dataRead [26]) # (!\p1|aux3[25]~83 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26  & (\p1|pos_Y|dataRead [26] & !\p1|aux3[25]~83 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\p1|pos_Y|dataRead [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[25]~83 ),
	.combout(\p1|aux3[26]~84_combout ),
	.cout(\p1|aux3[26]~85 ));
// synopsys translate_off
defparam \p1|aux3[26]~84 .lut_mask = 16'h698E;
defparam \p1|aux3[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneive_lcell_comb \p1|aux3[27]~86 (
// Equation(s):
// \p1|aux3[27]~86_combout  = (\p1|pos_Y|dataRead [27] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & (\p1|aux3[26]~85  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|aux3[26]~85 )))) # (!\p1|pos_Y|dataRead [27] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|aux3[26]~85 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & ((\p1|aux3[26]~85 ) # (GND)))))
// \p1|aux3[27]~87  = CARRY((\p1|pos_Y|dataRead [27] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27  & !\p1|aux3[26]~85 )) # (!\p1|pos_Y|dataRead [27] & ((!\p1|aux3[26]~85 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\p1|pos_Y|dataRead [27]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[26]~85 ),
	.combout(\p1|aux3[27]~86_combout ),
	.cout(\p1|aux3[27]~87 ));
// synopsys translate_off
defparam \p1|aux3[27]~86 .lut_mask = 16'h9617;
defparam \p1|aux3[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneive_lcell_comb \p1|aux3[28]~88 (
// Equation(s):
// \p1|aux3[28]~88_combout  = ((\p1|pos_Y|dataRead [28] $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28  $ (!\p1|aux3[27]~87 )))) # (GND)
// \p1|aux3[28]~89  = CARRY((\p1|pos_Y|dataRead [28] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28 ) # (!\p1|aux3[27]~87 ))) # (!\p1|pos_Y|dataRead [28] & (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28  & !\p1|aux3[27]~87 )))

	.dataa(\p1|pos_Y|dataRead [28]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[27]~87 ),
	.combout(\p1|aux3[28]~88_combout ),
	.cout(\p1|aux3[28]~89 ));
// synopsys translate_off
defparam \p1|aux3[28]~88 .lut_mask = 16'h698E;
defparam \p1|aux3[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneive_lcell_comb \p1|aux3[29]~90 (
// Equation(s):
// \p1|aux3[29]~90_combout  = (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & ((\p1|pos_Y|dataRead [29] & (\p1|aux3[28]~89  & VCC)) # (!\p1|pos_Y|dataRead [29] & (!\p1|aux3[28]~89 )))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & 
// ((\p1|pos_Y|dataRead [29] & (!\p1|aux3[28]~89 )) # (!\p1|pos_Y|dataRead [29] & ((\p1|aux3[28]~89 ) # (GND)))))
// \p1|aux3[29]~91  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|pos_Y|dataRead [29] & !\p1|aux3[28]~89 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29  & ((!\p1|aux3[28]~89 ) # (!\p1|pos_Y|dataRead [29]))))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\p1|pos_Y|dataRead [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[28]~89 ),
	.combout(\p1|aux3[29]~90_combout ),
	.cout(\p1|aux3[29]~91 ));
// synopsys translate_off
defparam \p1|aux3[29]~90 .lut_mask = 16'h9617;
defparam \p1|aux3[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneive_lcell_comb \p1|aux3[30]~92 (
// Equation(s):
// \p1|aux3[30]~92_combout  = ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  $ (\p1|pos_Y|dataRead [30] $ (!\p1|aux3[29]~91 )))) # (GND)
// \p1|aux3[30]~93  = CARRY((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  & ((\p1|pos_Y|dataRead [30]) # (!\p1|aux3[29]~91 ))) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30  & (\p1|pos_Y|dataRead [30] & !\p1|aux3[29]~91 )))

	.dataa(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\p1|pos_Y|dataRead [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[29]~91 ),
	.combout(\p1|aux3[30]~92_combout ),
	.cout(\p1|aux3[30]~93 ));
// synopsys translate_off
defparam \p1|aux3[30]~92 .lut_mask = 16'h698E;
defparam \p1|aux3[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneive_lcell_comb \p1|aux3[31]~94 (
// Equation(s):
// \p1|aux3[31]~94_combout  = \p1|pos_Y|dataRead [31] $ (\p1|aux3[30]~93  $ (\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [31]),
	.datac(gnd),
	.datad(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\p1|aux3[30]~93 ),
	.combout(\p1|aux3[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[31]~94 .lut_mask = 16'hC33C;
defparam \p1|aux3[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[76]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[76] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \p1|Selector379~0 (
// Equation(s):
// \p1|Selector379~0_combout  = (\p1|state.posA7~q  & (\p1|xi [23])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [23])))

	.dataa(\p1|xi [23]),
	.datab(\p1|pos_X|dataRead [23]),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector379~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector379~0 .lut_mask = 16'hACAC;
defparam \p1|Selector379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \p1|pos_a_X[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector379~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[23] .is_wysiwyg = "true";
defparam \p1|pos_a_X[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[54]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[54] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N20
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[50]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N21
dffeas \p1|pos_X|memRAM_rtl_0_bypass[50] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[34] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
cycloneive_lcell_comb \p1|Add4~0 (
// Equation(s):
// \p1|Add4~0_combout  = (\p1|pos_Y|dataRead [2] & (\p1|pos_X|dataRead [0] $ (VCC))) # (!\p1|pos_Y|dataRead [2] & (\p1|pos_X|dataRead [0] & VCC))
// \p1|Add4~1  = CARRY((\p1|pos_Y|dataRead [2] & \p1|pos_X|dataRead [0]))

	.dataa(\p1|pos_Y|dataRead [2]),
	.datab(\p1|pos_X|dataRead [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add4~0_combout ),
	.cout(\p1|Add4~1 ));
// synopsys translate_off
defparam \p1|Add4~0 .lut_mask = 16'h6688;
defparam \p1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneive_lcell_comb \p1|Add4~2 (
// Equation(s):
// \p1|Add4~2_combout  = (\p1|pos_X|dataRead [1] & ((\p1|pos_Y|dataRead [3] & (\p1|Add4~1  & VCC)) # (!\p1|pos_Y|dataRead [3] & (!\p1|Add4~1 )))) # (!\p1|pos_X|dataRead [1] & ((\p1|pos_Y|dataRead [3] & (!\p1|Add4~1 )) # (!\p1|pos_Y|dataRead [3] & 
// ((\p1|Add4~1 ) # (GND)))))
// \p1|Add4~3  = CARRY((\p1|pos_X|dataRead [1] & (!\p1|pos_Y|dataRead [3] & !\p1|Add4~1 )) # (!\p1|pos_X|dataRead [1] & ((!\p1|Add4~1 ) # (!\p1|pos_Y|dataRead [3]))))

	.dataa(\p1|pos_X|dataRead [1]),
	.datab(\p1|pos_Y|dataRead [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~1 ),
	.combout(\p1|Add4~2_combout ),
	.cout(\p1|Add4~3 ));
// synopsys translate_off
defparam \p1|Add4~2 .lut_mask = 16'h9617;
defparam \p1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneive_lcell_comb \p1|Add4~4 (
// Equation(s):
// \p1|Add4~4_combout  = ((\p1|pos_Y|dataRead [4] $ (\p1|pos_X|dataRead [2] $ (!\p1|Add4~3 )))) # (GND)
// \p1|Add4~5  = CARRY((\p1|pos_Y|dataRead [4] & ((\p1|pos_X|dataRead [2]) # (!\p1|Add4~3 ))) # (!\p1|pos_Y|dataRead [4] & (\p1|pos_X|dataRead [2] & !\p1|Add4~3 )))

	.dataa(\p1|pos_Y|dataRead [4]),
	.datab(\p1|pos_X|dataRead [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~3 ),
	.combout(\p1|Add4~4_combout ),
	.cout(\p1|Add4~5 ));
// synopsys translate_off
defparam \p1|Add4~4 .lut_mask = 16'h698E;
defparam \p1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneive_lcell_comb \p1|Add4~6 (
// Equation(s):
// \p1|Add4~6_combout  = (\p1|pos_X|dataRead [3] & ((\p1|pos_Y|dataRead [5] & (\p1|Add4~5  & VCC)) # (!\p1|pos_Y|dataRead [5] & (!\p1|Add4~5 )))) # (!\p1|pos_X|dataRead [3] & ((\p1|pos_Y|dataRead [5] & (!\p1|Add4~5 )) # (!\p1|pos_Y|dataRead [5] & 
// ((\p1|Add4~5 ) # (GND)))))
// \p1|Add4~7  = CARRY((\p1|pos_X|dataRead [3] & (!\p1|pos_Y|dataRead [5] & !\p1|Add4~5 )) # (!\p1|pos_X|dataRead [3] & ((!\p1|Add4~5 ) # (!\p1|pos_Y|dataRead [5]))))

	.dataa(\p1|pos_X|dataRead [3]),
	.datab(\p1|pos_Y|dataRead [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~5 ),
	.combout(\p1|Add4~6_combout ),
	.cout(\p1|Add4~7 ));
// synopsys translate_off
defparam \p1|Add4~6 .lut_mask = 16'h9617;
defparam \p1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneive_lcell_comb \p1|Add4~8 (
// Equation(s):
// \p1|Add4~8_combout  = ((\p1|pos_X|dataRead [4] $ (\p1|pos_Y|dataRead [6] $ (!\p1|Add4~7 )))) # (GND)
// \p1|Add4~9  = CARRY((\p1|pos_X|dataRead [4] & ((\p1|pos_Y|dataRead [6]) # (!\p1|Add4~7 ))) # (!\p1|pos_X|dataRead [4] & (\p1|pos_Y|dataRead [6] & !\p1|Add4~7 )))

	.dataa(\p1|pos_X|dataRead [4]),
	.datab(\p1|pos_Y|dataRead [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~7 ),
	.combout(\p1|Add4~8_combout ),
	.cout(\p1|Add4~9 ));
// synopsys translate_off
defparam \p1|Add4~8 .lut_mask = 16'h698E;
defparam \p1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneive_lcell_comb \p1|Add4~10 (
// Equation(s):
// \p1|Add4~10_combout  = (\p1|pos_X|dataRead [5] & ((\p1|pos_Y|dataRead [7] & (\p1|Add4~9  & VCC)) # (!\p1|pos_Y|dataRead [7] & (!\p1|Add4~9 )))) # (!\p1|pos_X|dataRead [5] & ((\p1|pos_Y|dataRead [7] & (!\p1|Add4~9 )) # (!\p1|pos_Y|dataRead [7] & 
// ((\p1|Add4~9 ) # (GND)))))
// \p1|Add4~11  = CARRY((\p1|pos_X|dataRead [5] & (!\p1|pos_Y|dataRead [7] & !\p1|Add4~9 )) # (!\p1|pos_X|dataRead [5] & ((!\p1|Add4~9 ) # (!\p1|pos_Y|dataRead [7]))))

	.dataa(\p1|pos_X|dataRead [5]),
	.datab(\p1|pos_Y|dataRead [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~9 ),
	.combout(\p1|Add4~10_combout ),
	.cout(\p1|Add4~11 ));
// synopsys translate_off
defparam \p1|Add4~10 .lut_mask = 16'h9617;
defparam \p1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneive_lcell_comb \p1|Add4~12 (
// Equation(s):
// \p1|Add4~12_combout  = ((\p1|pos_X|dataRead [6] $ (\p1|pos_Y|dataRead [8] $ (!\p1|Add4~11 )))) # (GND)
// \p1|Add4~13  = CARRY((\p1|pos_X|dataRead [6] & ((\p1|pos_Y|dataRead [8]) # (!\p1|Add4~11 ))) # (!\p1|pos_X|dataRead [6] & (\p1|pos_Y|dataRead [8] & !\p1|Add4~11 )))

	.dataa(\p1|pos_X|dataRead [6]),
	.datab(\p1|pos_Y|dataRead [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~11 ),
	.combout(\p1|Add4~12_combout ),
	.cout(\p1|Add4~13 ));
// synopsys translate_off
defparam \p1|Add4~12 .lut_mask = 16'h698E;
defparam \p1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneive_lcell_comb \p1|Add4~14 (
// Equation(s):
// \p1|Add4~14_combout  = (\p1|pos_X|dataRead [7] & ((\p1|pos_Y|dataRead [9] & (\p1|Add4~13  & VCC)) # (!\p1|pos_Y|dataRead [9] & (!\p1|Add4~13 )))) # (!\p1|pos_X|dataRead [7] & ((\p1|pos_Y|dataRead [9] & (!\p1|Add4~13 )) # (!\p1|pos_Y|dataRead [9] & 
// ((\p1|Add4~13 ) # (GND)))))
// \p1|Add4~15  = CARRY((\p1|pos_X|dataRead [7] & (!\p1|pos_Y|dataRead [9] & !\p1|Add4~13 )) # (!\p1|pos_X|dataRead [7] & ((!\p1|Add4~13 ) # (!\p1|pos_Y|dataRead [9]))))

	.dataa(\p1|pos_X|dataRead [7]),
	.datab(\p1|pos_Y|dataRead [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~13 ),
	.combout(\p1|Add4~14_combout ),
	.cout(\p1|Add4~15 ));
// synopsys translate_off
defparam \p1|Add4~14 .lut_mask = 16'h9617;
defparam \p1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneive_lcell_comb \p1|Add4~16 (
// Equation(s):
// \p1|Add4~16_combout  = ((\p1|pos_Y|dataRead [10] $ (\p1|pos_X|dataRead [8] $ (!\p1|Add4~15 )))) # (GND)
// \p1|Add4~17  = CARRY((\p1|pos_Y|dataRead [10] & ((\p1|pos_X|dataRead [8]) # (!\p1|Add4~15 ))) # (!\p1|pos_Y|dataRead [10] & (\p1|pos_X|dataRead [8] & !\p1|Add4~15 )))

	.dataa(\p1|pos_Y|dataRead [10]),
	.datab(\p1|pos_X|dataRead [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~15 ),
	.combout(\p1|Add4~16_combout ),
	.cout(\p1|Add4~17 ));
// synopsys translate_off
defparam \p1|Add4~16 .lut_mask = 16'h698E;
defparam \p1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneive_lcell_comb \p1|Add4~18 (
// Equation(s):
// \p1|Add4~18_combout  = (\p1|pos_X|dataRead [9] & ((\p1|pos_Y|dataRead [11] & (\p1|Add4~17  & VCC)) # (!\p1|pos_Y|dataRead [11] & (!\p1|Add4~17 )))) # (!\p1|pos_X|dataRead [9] & ((\p1|pos_Y|dataRead [11] & (!\p1|Add4~17 )) # (!\p1|pos_Y|dataRead [11] & 
// ((\p1|Add4~17 ) # (GND)))))
// \p1|Add4~19  = CARRY((\p1|pos_X|dataRead [9] & (!\p1|pos_Y|dataRead [11] & !\p1|Add4~17 )) # (!\p1|pos_X|dataRead [9] & ((!\p1|Add4~17 ) # (!\p1|pos_Y|dataRead [11]))))

	.dataa(\p1|pos_X|dataRead [9]),
	.datab(\p1|pos_Y|dataRead [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~17 ),
	.combout(\p1|Add4~18_combout ),
	.cout(\p1|Add4~19 ));
// synopsys translate_off
defparam \p1|Add4~18 .lut_mask = 16'h9617;
defparam \p1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[35]~11 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[35]~11_combout  = !\p1|dinPX [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [11]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[35]~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[35]~11 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[35]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[35]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \p1|pos_X|memRAM_rtl_0_bypass[36] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \p1|Selector395~0 (
// Equation(s):
// \p1|Selector395~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [7]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [7]))

	.dataa(\p1|pos_X|dataRead [7]),
	.datab(\p1|state.posA7~q ),
	.datac(gnd),
	.datad(\p1|xi [7]),
	.cin(gnd),
	.combout(\p1|Selector395~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector395~0 .lut_mask = 16'hEE22;
defparam \p1|Selector395~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N15
dffeas \p1|pos_a_X[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector395~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[7] .is_wysiwyg = "true";
defparam \p1|pos_a_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \p1|xi[5]~42 (
// Equation(s):
// \p1|xi[5]~42_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & ((\p1|pos_a_X [5] & (\p1|xi[4]~41  & VCC)) # (!\p1|pos_a_X [5] & (!\p1|xi[4]~41 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & ((\p1|pos_a_X [5] & 
// (!\p1|xi[4]~41 )) # (!\p1|pos_a_X [5] & ((\p1|xi[4]~41 ) # (GND)))))
// \p1|xi[5]~43  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|pos_a_X [5] & !\p1|xi[4]~41 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & ((!\p1|xi[4]~41 ) # (!\p1|pos_a_X [5]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\p1|pos_a_X [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[4]~41 ),
	.combout(\p1|xi[5]~42_combout ),
	.cout(\p1|xi[5]~43 ));
// synopsys translate_off
defparam \p1|xi[5]~42 .lut_mask = 16'h9617;
defparam \p1|xi[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \p1|xi[6]~44 (
// Equation(s):
// \p1|xi[6]~44_combout  = ((\p1|pos_a_X [6] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6  $ (!\p1|xi[5]~43 )))) # (GND)
// \p1|xi[6]~45  = CARRY((\p1|pos_a_X [6] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6 ) # (!\p1|xi[5]~43 ))) # (!\p1|pos_a_X [6] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6  & !\p1|xi[5]~43 )))

	.dataa(\p1|pos_a_X [6]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[5]~43 ),
	.combout(\p1|xi[6]~44_combout ),
	.cout(\p1|xi[6]~45 ));
// synopsys translate_off
defparam \p1|xi[6]~44 .lut_mask = 16'h698E;
defparam \p1|xi[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \p1|xi[6]~feeder (
// Equation(s):
// \p1|xi[6]~feeder_combout  = \p1|xi[6]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[6]~44_combout ),
	.cin(gnd),
	.combout(\p1|xi[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N29
dffeas \p1|xi[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[6]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[6] .is_wysiwyg = "true";
defparam \p1|xi[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \p1|Selector396~0 (
// Equation(s):
// \p1|Selector396~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [6]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [6]))

	.dataa(\p1|pos_X|dataRead [6]),
	.datab(\p1|state.posA7~q ),
	.datac(gnd),
	.datad(\p1|xi [6]),
	.cin(gnd),
	.combout(\p1|Selector396~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector396~0 .lut_mask = 16'hEE22;
defparam \p1|Selector396~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N25
dffeas \p1|pos_a_X[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector396~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[6] .is_wysiwyg = "true";
defparam \p1|pos_a_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \p1|xi[7]~46 (
// Equation(s):
// \p1|xi[7]~46_combout  = (\p1|pos_a_X [7] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & (\p1|xi[6]~45  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & (!\p1|xi[6]~45 )))) # (!\p1|pos_a_X [7] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & (!\p1|xi[6]~45 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & ((\p1|xi[6]~45 ) # (GND)))))
// \p1|xi[7]~47  = CARRY((\p1|pos_a_X [7] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & !\p1|xi[6]~45 )) # (!\p1|pos_a_X [7] & ((!\p1|xi[6]~45 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\p1|pos_a_X [7]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[6]~45 ),
	.combout(\p1|xi[7]~46_combout ),
	.cout(\p1|xi[7]~47 ));
// synopsys translate_off
defparam \p1|xi[7]~46 .lut_mask = 16'h9617;
defparam \p1|xi[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \p1|xi[7]~feeder (
// Equation(s):
// \p1|xi[7]~feeder_combout  = \p1|xi[7]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[7]~46_combout ),
	.cin(gnd),
	.combout(\p1|xi[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[7]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N19
dffeas \p1|xi[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[7]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[7] .is_wysiwyg = "true";
defparam \p1|xi[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \p1|xi[0]~32 (
// Equation(s):
// \p1|xi[0]~32_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  & (\p1|pos_a_X [0] $ (VCC))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  & (\p1|pos_a_X [0] & VCC))
// \p1|xi[0]~33  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  & \p1|pos_a_X [0]))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\p1|pos_a_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|xi[0]~32_combout ),
	.cout(\p1|xi[0]~33 ));
// synopsys translate_off
defparam \p1|xi[0]~32 .lut_mask = 16'h6688;
defparam \p1|xi[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \p1|xi[1]~34 (
// Equation(s):
// \p1|xi[1]~34_combout  = (\p1|pos_a_X [1] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (\p1|xi[0]~33  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|xi[0]~33 )))) # (!\p1|pos_a_X [1] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|xi[0]~33 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & ((\p1|xi[0]~33 ) # (GND)))))
// \p1|xi[1]~35  = CARRY((\p1|pos_a_X [1] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & !\p1|xi[0]~33 )) # (!\p1|pos_a_X [1] & ((!\p1|xi[0]~33 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\p1|pos_a_X [1]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[0]~33 ),
	.combout(\p1|xi[1]~34_combout ),
	.cout(\p1|xi[1]~35 ));
// synopsys translate_off
defparam \p1|xi[1]~34 .lut_mask = 16'h9617;
defparam \p1|xi[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneive_lcell_comb \p1|xi[1]~feeder (
// Equation(s):
// \p1|xi[1]~feeder_combout  = \p1|xi[1]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[1]~34_combout ),
	.cin(gnd),
	.combout(\p1|xi[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[1]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N21
dffeas \p1|xi[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[1]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[1] .is_wysiwyg = "true";
defparam \p1|xi[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneive_lcell_comb \p1|Selector401~0 (
// Equation(s):
// \p1|Selector401~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [1]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [1]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [1]),
	.datad(\p1|xi [1]),
	.cin(gnd),
	.combout(\p1|Selector401~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector401~0 .lut_mask = 16'hFC30;
defparam \p1|Selector401~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N25
dffeas \p1|pos_a_X[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector401~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[1] .is_wysiwyg = "true";
defparam \p1|pos_a_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \p1|xi[2]~36 (
// Equation(s):
// \p1|xi[2]~36_combout  = ((\p1|pos_a_X [2] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  $ (!\p1|xi[1]~35 )))) # (GND)
// \p1|xi[2]~37  = CARRY((\p1|pos_a_X [2] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2 ) # (!\p1|xi[1]~35 ))) # (!\p1|pos_a_X [2] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  & !\p1|xi[1]~35 )))

	.dataa(\p1|pos_a_X [2]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[1]~35 ),
	.combout(\p1|xi[2]~36_combout ),
	.cout(\p1|xi[2]~37 ));
// synopsys translate_off
defparam \p1|xi[2]~36 .lut_mask = 16'h698E;
defparam \p1|xi[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \p1|xi[3]~38 (
// Equation(s):
// \p1|xi[3]~38_combout  = (\p1|pos_a_X [3] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & (\p1|xi[2]~37  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|xi[2]~37 )))) # (!\p1|pos_a_X [3] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|xi[2]~37 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & ((\p1|xi[2]~37 ) # (GND)))))
// \p1|xi[3]~39  = CARRY((\p1|pos_a_X [3] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & !\p1|xi[2]~37 )) # (!\p1|pos_a_X [3] & ((!\p1|xi[2]~37 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\p1|pos_a_X [3]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[2]~37 ),
	.combout(\p1|xi[3]~38_combout ),
	.cout(\p1|xi[3]~39 ));
// synopsys translate_off
defparam \p1|xi[3]~38 .lut_mask = 16'h9617;
defparam \p1|xi[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneive_lcell_comb \p1|xi[3]~feeder (
// Equation(s):
// \p1|xi[3]~feeder_combout  = \p1|xi[3]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[3]~38_combout ),
	.cin(gnd),
	.combout(\p1|xi[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N9
dffeas \p1|xi[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[3]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[3] .is_wysiwyg = "true";
defparam \p1|xi[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneive_lcell_comb \p1|Selector399~0 (
// Equation(s):
// \p1|Selector399~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [3]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [3]))

	.dataa(\p1|pos_X|dataRead [3]),
	.datab(\p1|xi [3]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector399~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector399~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector399~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N31
dffeas \p1|pos_a_X[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector399~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[3] .is_wysiwyg = "true";
defparam \p1|pos_a_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \p1|xi[4]~40 (
// Equation(s):
// \p1|xi[4]~40_combout  = ((\p1|pos_a_X [4] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  $ (!\p1|xi[3]~39 )))) # (GND)
// \p1|xi[4]~41  = CARRY((\p1|pos_a_X [4] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout ) # (!\p1|xi[3]~39 ))) # (!\p1|pos_a_X [4] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  & !\p1|xi[3]~39 )))

	.dataa(\p1|pos_a_X [4]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[3]~39 ),
	.combout(\p1|xi[4]~40_combout ),
	.cout(\p1|xi[4]~41 ));
// synopsys translate_off
defparam \p1|xi[4]~40 .lut_mask = 16'h698E;
defparam \p1|xi[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \p1|xi[4]~feeder (
// Equation(s):
// \p1|xi[4]~feeder_combout  = \p1|xi[4]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[4]~40_combout ),
	.cin(gnd),
	.combout(\p1|xi[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[4]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N5
dffeas \p1|xi[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[4]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[4] .is_wysiwyg = "true";
defparam \p1|xi[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneive_lcell_comb \p1|Add8~0 (
// Equation(s):
// \p1|Add8~0_combout  = (\p1|xj [2] & (\p1|xi [0] $ (VCC))) # (!\p1|xj [2] & (\p1|xi [0] & VCC))
// \p1|Add8~1  = CARRY((\p1|xj [2] & \p1|xi [0]))

	.dataa(\p1|xj [2]),
	.datab(\p1|xi [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add8~0_combout ),
	.cout(\p1|Add8~1 ));
// synopsys translate_off
defparam \p1|Add8~0 .lut_mask = 16'h6688;
defparam \p1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N4
cycloneive_lcell_comb \p1|Add8~2 (
// Equation(s):
// \p1|Add8~2_combout  = (\p1|xj [3] & ((\p1|xi [1] & (\p1|Add8~1  & VCC)) # (!\p1|xi [1] & (!\p1|Add8~1 )))) # (!\p1|xj [3] & ((\p1|xi [1] & (!\p1|Add8~1 )) # (!\p1|xi [1] & ((\p1|Add8~1 ) # (GND)))))
// \p1|Add8~3  = CARRY((\p1|xj [3] & (!\p1|xi [1] & !\p1|Add8~1 )) # (!\p1|xj [3] & ((!\p1|Add8~1 ) # (!\p1|xi [1]))))

	.dataa(\p1|xj [3]),
	.datab(\p1|xi [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~1 ),
	.combout(\p1|Add8~2_combout ),
	.cout(\p1|Add8~3 ));
// synopsys translate_off
defparam \p1|Add8~2 .lut_mask = 16'h9617;
defparam \p1|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N6
cycloneive_lcell_comb \p1|Add8~4 (
// Equation(s):
// \p1|Add8~4_combout  = ((\p1|xi [2] $ (\p1|xj [4] $ (!\p1|Add8~3 )))) # (GND)
// \p1|Add8~5  = CARRY((\p1|xi [2] & ((\p1|xj [4]) # (!\p1|Add8~3 ))) # (!\p1|xi [2] & (\p1|xj [4] & !\p1|Add8~3 )))

	.dataa(\p1|xi [2]),
	.datab(\p1|xj [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~3 ),
	.combout(\p1|Add8~4_combout ),
	.cout(\p1|Add8~5 ));
// synopsys translate_off
defparam \p1|Add8~4 .lut_mask = 16'h698E;
defparam \p1|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N8
cycloneive_lcell_comb \p1|Add8~6 (
// Equation(s):
// \p1|Add8~6_combout  = (\p1|xi [3] & ((\p1|xj [5] & (\p1|Add8~5  & VCC)) # (!\p1|xj [5] & (!\p1|Add8~5 )))) # (!\p1|xi [3] & ((\p1|xj [5] & (!\p1|Add8~5 )) # (!\p1|xj [5] & ((\p1|Add8~5 ) # (GND)))))
// \p1|Add8~7  = CARRY((\p1|xi [3] & (!\p1|xj [5] & !\p1|Add8~5 )) # (!\p1|xi [3] & ((!\p1|Add8~5 ) # (!\p1|xj [5]))))

	.dataa(\p1|xi [3]),
	.datab(\p1|xj [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~5 ),
	.combout(\p1|Add8~6_combout ),
	.cout(\p1|Add8~7 ));
// synopsys translate_off
defparam \p1|Add8~6 .lut_mask = 16'h9617;
defparam \p1|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneive_lcell_comb \p1|Add8~8 (
// Equation(s):
// \p1|Add8~8_combout  = ((\p1|xj [6] $ (\p1|xi [4] $ (!\p1|Add8~7 )))) # (GND)
// \p1|Add8~9  = CARRY((\p1|xj [6] & ((\p1|xi [4]) # (!\p1|Add8~7 ))) # (!\p1|xj [6] & (\p1|xi [4] & !\p1|Add8~7 )))

	.dataa(\p1|xj [6]),
	.datab(\p1|xi [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~7 ),
	.combout(\p1|Add8~8_combout ),
	.cout(\p1|Add8~9 ));
// synopsys translate_off
defparam \p1|Add8~8 .lut_mask = 16'h698E;
defparam \p1|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneive_lcell_comb \p1|Add8~10 (
// Equation(s):
// \p1|Add8~10_combout  = (\p1|xj [7] & ((\p1|xi [5] & (\p1|Add8~9  & VCC)) # (!\p1|xi [5] & (!\p1|Add8~9 )))) # (!\p1|xj [7] & ((\p1|xi [5] & (!\p1|Add8~9 )) # (!\p1|xi [5] & ((\p1|Add8~9 ) # (GND)))))
// \p1|Add8~11  = CARRY((\p1|xj [7] & (!\p1|xi [5] & !\p1|Add8~9 )) # (!\p1|xj [7] & ((!\p1|Add8~9 ) # (!\p1|xi [5]))))

	.dataa(\p1|xj [7]),
	.datab(\p1|xi [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~9 ),
	.combout(\p1|Add8~10_combout ),
	.cout(\p1|Add8~11 ));
// synopsys translate_off
defparam \p1|Add8~10 .lut_mask = 16'h9617;
defparam \p1|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N14
cycloneive_lcell_comb \p1|Add8~12 (
// Equation(s):
// \p1|Add8~12_combout  = ((\p1|xj [8] $ (\p1|xi [6] $ (!\p1|Add8~11 )))) # (GND)
// \p1|Add8~13  = CARRY((\p1|xj [8] & ((\p1|xi [6]) # (!\p1|Add8~11 ))) # (!\p1|xj [8] & (\p1|xi [6] & !\p1|Add8~11 )))

	.dataa(\p1|xj [8]),
	.datab(\p1|xi [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~11 ),
	.combout(\p1|Add8~12_combout ),
	.cout(\p1|Add8~13 ));
// synopsys translate_off
defparam \p1|Add8~12 .lut_mask = 16'h698E;
defparam \p1|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneive_lcell_comb \p1|Add8~14 (
// Equation(s):
// \p1|Add8~14_combout  = (\p1|xi [7] & ((\p1|xj [9] & (\p1|Add8~13  & VCC)) # (!\p1|xj [9] & (!\p1|Add8~13 )))) # (!\p1|xi [7] & ((\p1|xj [9] & (!\p1|Add8~13 )) # (!\p1|xj [9] & ((\p1|Add8~13 ) # (GND)))))
// \p1|Add8~15  = CARRY((\p1|xi [7] & (!\p1|xj [9] & !\p1|Add8~13 )) # (!\p1|xi [7] & ((!\p1|Add8~13 ) # (!\p1|xj [9]))))

	.dataa(\p1|xi [7]),
	.datab(\p1|xj [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~13 ),
	.combout(\p1|Add8~14_combout ),
	.cout(\p1|Add8~15 ));
// synopsys translate_off
defparam \p1|Add8~14 .lut_mask = 16'h9617;
defparam \p1|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N18
cycloneive_lcell_comb \p1|Add8~16 (
// Equation(s):
// \p1|Add8~16_combout  = ((\p1|xj [10] $ (\p1|xi [8] $ (!\p1|Add8~15 )))) # (GND)
// \p1|Add8~17  = CARRY((\p1|xj [10] & ((\p1|xi [8]) # (!\p1|Add8~15 ))) # (!\p1|xj [10] & (\p1|xi [8] & !\p1|Add8~15 )))

	.dataa(\p1|xj [10]),
	.datab(\p1|xi [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~15 ),
	.combout(\p1|Add8~16_combout ),
	.cout(\p1|Add8~17 ));
// synopsys translate_off
defparam \p1|Add8~16 .lut_mask = 16'h698E;
defparam \p1|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneive_lcell_comb \p1|Add8~18 (
// Equation(s):
// \p1|Add8~18_combout  = (\p1|xi [9] & ((\p1|xj [11] & (\p1|Add8~17  & VCC)) # (!\p1|xj [11] & (!\p1|Add8~17 )))) # (!\p1|xi [9] & ((\p1|xj [11] & (!\p1|Add8~17 )) # (!\p1|xj [11] & ((\p1|Add8~17 ) # (GND)))))
// \p1|Add8~19  = CARRY((\p1|xi [9] & (!\p1|xj [11] & !\p1|Add8~17 )) # (!\p1|xi [9] & ((!\p1|Add8~17 ) # (!\p1|xj [11]))))

	.dataa(\p1|xi [9]),
	.datab(\p1|xj [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~17 ),
	.combout(\p1|Add8~18_combout ),
	.cout(\p1|Add8~19 ));
// synopsys translate_off
defparam \p1|Add8~18 .lut_mask = 16'h9617;
defparam \p1|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneive_lcell_comb \p1|Add8~20 (
// Equation(s):
// \p1|Add8~20_combout  = ((\p1|xj [12] $ (\p1|xi [10] $ (!\p1|Add8~19 )))) # (GND)
// \p1|Add8~21  = CARRY((\p1|xj [12] & ((\p1|xi [10]) # (!\p1|Add8~19 ))) # (!\p1|xj [12] & (\p1|xi [10] & !\p1|Add8~19 )))

	.dataa(\p1|xj [12]),
	.datab(\p1|xi [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~19 ),
	.combout(\p1|Add8~20_combout ),
	.cout(\p1|Add8~21 ));
// synopsys translate_off
defparam \p1|Add8~20 .lut_mask = 16'h698E;
defparam \p1|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N31
dffeas \p1|pos_X|memRAM_rtl_0_bypass[40] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[39]~13 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[39]~13_combout  = !\p1|dinPX [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [13]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[39]~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[39]~13 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[39]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N9
dffeas \p1|pos_X|memRAM_rtl_0_bypass[39] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[39]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[42]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[42] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N26
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[41]~14 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[41]~14_combout  = !\p1|dinPX [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[41]~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[41]~14 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[41]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N27
dffeas \p1|pos_X|memRAM_rtl_0_bypass[41] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[41]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[46]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[46] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneive_lcell_comb \p1|Selector386~0 (
// Equation(s):
// \p1|Selector386~0_combout  = (\p1|state.posA7~q  & (\p1|xi [16])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [16])))

	.dataa(\p1|xi [16]),
	.datab(\p1|pos_X|dataRead [16]),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector386~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector386~0 .lut_mask = 16'hACAC;
defparam \p1|Selector386~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N21
dffeas \p1|pos_a_X[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector386~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[16] .is_wysiwyg = "true";
defparam \p1|pos_a_X[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \p1|xi[8]~48 (
// Equation(s):
// \p1|xi[8]~48_combout  = ((\p1|pos_a_X [8] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  $ (!\p1|xi[7]~47 )))) # (GND)
// \p1|xi[8]~49  = CARRY((\p1|pos_a_X [8] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8 ) # (!\p1|xi[7]~47 ))) # (!\p1|pos_a_X [8] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  & !\p1|xi[7]~47 )))

	.dataa(\p1|pos_a_X [8]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[7]~47 ),
	.combout(\p1|xi[8]~48_combout ),
	.cout(\p1|xi[8]~49 ));
// synopsys translate_off
defparam \p1|xi[8]~48 .lut_mask = 16'h698E;
defparam \p1|xi[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \p1|xi[9]~50 (
// Equation(s):
// \p1|xi[9]~50_combout  = (\p1|pos_a_X [9] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & (\p1|xi[8]~49  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|xi[8]~49 )))) # (!\p1|pos_a_X [9] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|xi[8]~49 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & ((\p1|xi[8]~49 ) # (GND)))))
// \p1|xi[9]~51  = CARRY((\p1|pos_a_X [9] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & !\p1|xi[8]~49 )) # (!\p1|pos_a_X [9] & ((!\p1|xi[8]~49 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\p1|pos_a_X [9]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[8]~49 ),
	.combout(\p1|xi[9]~50_combout ),
	.cout(\p1|xi[9]~51 ));
// synopsys translate_off
defparam \p1|xi[9]~50 .lut_mask = 16'h9617;
defparam \p1|xi[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \p1|xi[10]~52 (
// Equation(s):
// \p1|xi[10]~52_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  $ (\p1|pos_a_X [10] $ (!\p1|xi[9]~51 )))) # (GND)
// \p1|xi[10]~53  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  & ((\p1|pos_a_X [10]) # (!\p1|xi[9]~51 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  & (\p1|pos_a_X [10] & !\p1|xi[9]~51 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\p1|pos_a_X [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[9]~51 ),
	.combout(\p1|xi[10]~52_combout ),
	.cout(\p1|xi[10]~53 ));
// synopsys translate_off
defparam \p1|xi[10]~52 .lut_mask = 16'h698E;
defparam \p1|xi[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \p1|xi[11]~54 (
// Equation(s):
// \p1|xi[11]~54_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|pos_a_X [11] & (\p1|xi[10]~53  & VCC)) # (!\p1|pos_a_X [11] & (!\p1|xi[10]~53 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|pos_a_X [11] & 
// (!\p1|xi[10]~53 )) # (!\p1|pos_a_X [11] & ((\p1|xi[10]~53 ) # (GND)))))
// \p1|xi[11]~55  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & (!\p1|pos_a_X [11] & !\p1|xi[10]~53 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & ((!\p1|xi[10]~53 ) # (!\p1|pos_a_X [11]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\p1|pos_a_X [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[10]~53 ),
	.combout(\p1|xi[11]~54_combout ),
	.cout(\p1|xi[11]~55 ));
// synopsys translate_off
defparam \p1|xi[11]~54 .lut_mask = 16'h9617;
defparam \p1|xi[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \p1|xi[11]~feeder (
// Equation(s):
// \p1|xi[11]~feeder_combout  = \p1|xi[11]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[11]~54_combout ),
	.cin(gnd),
	.combout(\p1|xi[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \p1|xi[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[11]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[11] .is_wysiwyg = "true";
defparam \p1|xi[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \p1|Selector391~0 (
// Equation(s):
// \p1|Selector391~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [11]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [11]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [11]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xi [11]),
	.cin(gnd),
	.combout(\p1|Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector391~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \p1|pos_a_X[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector391~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[11] .is_wysiwyg = "true";
defparam \p1|pos_a_X[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \p1|xi[12]~56 (
// Equation(s):
// \p1|xi[12]~56_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  $ (\p1|pos_a_X [12] $ (!\p1|xi[11]~55 )))) # (GND)
// \p1|xi[12]~57  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  & ((\p1|pos_a_X [12]) # (!\p1|xi[11]~55 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  & (\p1|pos_a_X [12] & !\p1|xi[11]~55 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\p1|pos_a_X [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[11]~55 ),
	.combout(\p1|xi[12]~56_combout ),
	.cout(\p1|xi[12]~57 ));
// synopsys translate_off
defparam \p1|xi[12]~56 .lut_mask = 16'h698E;
defparam \p1|xi[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \p1|xi[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[12]~56_combout ),
	.asdata(\p1|pos_X|dataRead [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[12] .is_wysiwyg = "true";
defparam \p1|xi[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneive_lcell_comb \p1|Selector390~0 (
// Equation(s):
// \p1|Selector390~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [12]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [12]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [12]),
	.datad(\p1|xi [12]),
	.cin(gnd),
	.combout(\p1|Selector390~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector390~0 .lut_mask = 16'hFC30;
defparam \p1|Selector390~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N11
dffeas \p1|pos_a_X[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector390~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[12] .is_wysiwyg = "true";
defparam \p1|pos_a_X[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \p1|xi[13]~58 (
// Equation(s):
// \p1|xi[13]~58_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|pos_a_X [13] & (\p1|xi[12]~57  & VCC)) # (!\p1|pos_a_X [13] & (!\p1|xi[12]~57 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|pos_a_X [13] & 
// (!\p1|xi[12]~57 )) # (!\p1|pos_a_X [13] & ((\p1|xi[12]~57 ) # (GND)))))
// \p1|xi[13]~59  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|pos_a_X [13] & !\p1|xi[12]~57 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & ((!\p1|xi[12]~57 ) # (!\p1|pos_a_X [13]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\p1|pos_a_X [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[12]~57 ),
	.combout(\p1|xi[13]~58_combout ),
	.cout(\p1|xi[13]~59 ));
// synopsys translate_off
defparam \p1|xi[13]~58 .lut_mask = 16'h9617;
defparam \p1|xi[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \p1|xi[14]~60 (
// Equation(s):
// \p1|xi[14]~60_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  $ (\p1|pos_a_X [14] $ (!\p1|xi[13]~59 )))) # (GND)
// \p1|xi[14]~61  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  & ((\p1|pos_a_X [14]) # (!\p1|xi[13]~59 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  & (\p1|pos_a_X [14] & !\p1|xi[13]~59 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\p1|pos_a_X [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[13]~59 ),
	.combout(\p1|xi[14]~60_combout ),
	.cout(\p1|xi[14]~61 ));
// synopsys translate_off
defparam \p1|xi[14]~60 .lut_mask = 16'h698E;
defparam \p1|xi[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \p1|xi[15]~62 (
// Equation(s):
// \p1|xi[15]~62_combout  = (\p1|pos_a_X [15] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (\p1|xi[14]~61  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|xi[14]~61 )))) # (!\p1|pos_a_X [15] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|xi[14]~61 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & ((\p1|xi[14]~61 ) # (GND)))))
// \p1|xi[15]~63  = CARRY((\p1|pos_a_X [15] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & !\p1|xi[14]~61 )) # (!\p1|pos_a_X [15] & ((!\p1|xi[14]~61 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\p1|pos_a_X [15]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[14]~61 ),
	.combout(\p1|xi[15]~62_combout ),
	.cout(\p1|xi[15]~63 ));
// synopsys translate_off
defparam \p1|xi[15]~62 .lut_mask = 16'h9617;
defparam \p1|xi[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \p1|xi[16]~64 (
// Equation(s):
// \p1|xi[16]~64_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  $ (\p1|pos_a_X [16] $ (!\p1|xi[15]~63 )))) # (GND)
// \p1|xi[16]~65  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  & ((\p1|pos_a_X [16]) # (!\p1|xi[15]~63 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  & (\p1|pos_a_X [16] & !\p1|xi[15]~63 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p1|pos_a_X [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[15]~63 ),
	.combout(\p1|xi[16]~64_combout ),
	.cout(\p1|xi[16]~65 ));
// synopsys translate_off
defparam \p1|xi[16]~64 .lut_mask = 16'h698E;
defparam \p1|xi[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \p1|xi[16]~feeder (
// Equation(s):
// \p1|xi[16]~feeder_combout  = \p1|xi[16]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[16]~64_combout ),
	.cin(gnd),
	.combout(\p1|xi[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[16]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N5
dffeas \p1|xi[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[16]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[16] .is_wysiwyg = "true";
defparam \p1|xi[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneive_lcell_comb \p1|Add8~22 (
// Equation(s):
// \p1|Add8~22_combout  = (\p1|xi [11] & ((\p1|xj [13] & (\p1|Add8~21  & VCC)) # (!\p1|xj [13] & (!\p1|Add8~21 )))) # (!\p1|xi [11] & ((\p1|xj [13] & (!\p1|Add8~21 )) # (!\p1|xj [13] & ((\p1|Add8~21 ) # (GND)))))
// \p1|Add8~23  = CARRY((\p1|xi [11] & (!\p1|xj [13] & !\p1|Add8~21 )) # (!\p1|xi [11] & ((!\p1|Add8~21 ) # (!\p1|xj [13]))))

	.dataa(\p1|xi [11]),
	.datab(\p1|xj [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~21 ),
	.combout(\p1|Add8~22_combout ),
	.cout(\p1|Add8~23 ));
// synopsys translate_off
defparam \p1|Add8~22 .lut_mask = 16'h9617;
defparam \p1|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneive_lcell_comb \p1|Add8~24 (
// Equation(s):
// \p1|Add8~24_combout  = ((\p1|xj [14] $ (\p1|xi [12] $ (!\p1|Add8~23 )))) # (GND)
// \p1|Add8~25  = CARRY((\p1|xj [14] & ((\p1|xi [12]) # (!\p1|Add8~23 ))) # (!\p1|xj [14] & (\p1|xi [12] & !\p1|Add8~23 )))

	.dataa(\p1|xj [14]),
	.datab(\p1|xi [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~23 ),
	.combout(\p1|Add8~24_combout ),
	.cout(\p1|Add8~25 ));
// synopsys translate_off
defparam \p1|Add8~24 .lut_mask = 16'h698E;
defparam \p1|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneive_lcell_comb \p1|Add8~26 (
// Equation(s):
// \p1|Add8~26_combout  = (\p1|xi [13] & ((\p1|xj [15] & (\p1|Add8~25  & VCC)) # (!\p1|xj [15] & (!\p1|Add8~25 )))) # (!\p1|xi [13] & ((\p1|xj [15] & (!\p1|Add8~25 )) # (!\p1|xj [15] & ((\p1|Add8~25 ) # (GND)))))
// \p1|Add8~27  = CARRY((\p1|xi [13] & (!\p1|xj [15] & !\p1|Add8~25 )) # (!\p1|xi [13] & ((!\p1|Add8~25 ) # (!\p1|xj [15]))))

	.dataa(\p1|xi [13]),
	.datab(\p1|xj [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~25 ),
	.combout(\p1|Add8~26_combout ),
	.cout(\p1|Add8~27 ));
// synopsys translate_off
defparam \p1|Add8~26 .lut_mask = 16'h9617;
defparam \p1|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneive_lcell_comb \p1|Add8~28 (
// Equation(s):
// \p1|Add8~28_combout  = ((\p1|xi [14] $ (\p1|xj [16] $ (!\p1|Add8~27 )))) # (GND)
// \p1|Add8~29  = CARRY((\p1|xi [14] & ((\p1|xj [16]) # (!\p1|Add8~27 ))) # (!\p1|xi [14] & (\p1|xj [16] & !\p1|Add8~27 )))

	.dataa(\p1|xi [14]),
	.datab(\p1|xj [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~27 ),
	.combout(\p1|Add8~28_combout ),
	.cout(\p1|Add8~29 ));
// synopsys translate_off
defparam \p1|Add8~28 .lut_mask = 16'h698E;
defparam \p1|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneive_lcell_comb \p1|Add8~30 (
// Equation(s):
// \p1|Add8~30_combout  = (\p1|xj [17] & ((\p1|xi [15] & (\p1|Add8~29  & VCC)) # (!\p1|xi [15] & (!\p1|Add8~29 )))) # (!\p1|xj [17] & ((\p1|xi [15] & (!\p1|Add8~29 )) # (!\p1|xi [15] & ((\p1|Add8~29 ) # (GND)))))
// \p1|Add8~31  = CARRY((\p1|xj [17] & (!\p1|xi [15] & !\p1|Add8~29 )) # (!\p1|xj [17] & ((!\p1|Add8~29 ) # (!\p1|xi [15]))))

	.dataa(\p1|xj [17]),
	.datab(\p1|xi [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~29 ),
	.combout(\p1|Add8~30_combout ),
	.cout(\p1|Add8~31 ));
// synopsys translate_off
defparam \p1|Add8~30 .lut_mask = 16'h9617;
defparam \p1|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneive_lcell_comb \p1|Add8~32 (
// Equation(s):
// \p1|Add8~32_combout  = ((\p1|xj [18] $ (\p1|xi [16] $ (!\p1|Add8~31 )))) # (GND)
// \p1|Add8~33  = CARRY((\p1|xj [18] & ((\p1|xi [16]) # (!\p1|Add8~31 ))) # (!\p1|xj [18] & (\p1|xi [16] & !\p1|Add8~31 )))

	.dataa(\p1|xj [18]),
	.datab(\p1|xi [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~31 ),
	.combout(\p1|Add8~32_combout ),
	.cout(\p1|Add8~33 ));
// synopsys translate_off
defparam \p1|Add8~32 .lut_mask = 16'h698E;
defparam \p1|Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneive_lcell_comb \p1|Add4~20 (
// Equation(s):
// \p1|Add4~20_combout  = ((\p1|pos_Y|dataRead [12] $ (\p1|pos_X|dataRead [10] $ (!\p1|Add4~19 )))) # (GND)
// \p1|Add4~21  = CARRY((\p1|pos_Y|dataRead [12] & ((\p1|pos_X|dataRead [10]) # (!\p1|Add4~19 ))) # (!\p1|pos_Y|dataRead [12] & (\p1|pos_X|dataRead [10] & !\p1|Add4~19 )))

	.dataa(\p1|pos_Y|dataRead [12]),
	.datab(\p1|pos_X|dataRead [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~19 ),
	.combout(\p1|Add4~20_combout ),
	.cout(\p1|Add4~21 ));
// synopsys translate_off
defparam \p1|Add4~20 .lut_mask = 16'h698E;
defparam \p1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneive_lcell_comb \p1|Add4~22 (
// Equation(s):
// \p1|Add4~22_combout  = (\p1|pos_X|dataRead [11] & ((\p1|pos_Y|dataRead [13] & (\p1|Add4~21  & VCC)) # (!\p1|pos_Y|dataRead [13] & (!\p1|Add4~21 )))) # (!\p1|pos_X|dataRead [11] & ((\p1|pos_Y|dataRead [13] & (!\p1|Add4~21 )) # (!\p1|pos_Y|dataRead [13] & 
// ((\p1|Add4~21 ) # (GND)))))
// \p1|Add4~23  = CARRY((\p1|pos_X|dataRead [11] & (!\p1|pos_Y|dataRead [13] & !\p1|Add4~21 )) # (!\p1|pos_X|dataRead [11] & ((!\p1|Add4~21 ) # (!\p1|pos_Y|dataRead [13]))))

	.dataa(\p1|pos_X|dataRead [11]),
	.datab(\p1|pos_Y|dataRead [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~21 ),
	.combout(\p1|Add4~22_combout ),
	.cout(\p1|Add4~23 ));
// synopsys translate_off
defparam \p1|Add4~22 .lut_mask = 16'h9617;
defparam \p1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneive_lcell_comb \p1|Add4~24 (
// Equation(s):
// \p1|Add4~24_combout  = ((\p1|pos_Y|dataRead [14] $ (\p1|pos_X|dataRead [12] $ (!\p1|Add4~23 )))) # (GND)
// \p1|Add4~25  = CARRY((\p1|pos_Y|dataRead [14] & ((\p1|pos_X|dataRead [12]) # (!\p1|Add4~23 ))) # (!\p1|pos_Y|dataRead [14] & (\p1|pos_X|dataRead [12] & !\p1|Add4~23 )))

	.dataa(\p1|pos_Y|dataRead [14]),
	.datab(\p1|pos_X|dataRead [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~23 ),
	.combout(\p1|Add4~24_combout ),
	.cout(\p1|Add4~25 ));
// synopsys translate_off
defparam \p1|Add4~24 .lut_mask = 16'h698E;
defparam \p1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneive_lcell_comb \p1|Add4~26 (
// Equation(s):
// \p1|Add4~26_combout  = (\p1|pos_Y|dataRead [15] & ((\p1|pos_X|dataRead [13] & (\p1|Add4~25  & VCC)) # (!\p1|pos_X|dataRead [13] & (!\p1|Add4~25 )))) # (!\p1|pos_Y|dataRead [15] & ((\p1|pos_X|dataRead [13] & (!\p1|Add4~25 )) # (!\p1|pos_X|dataRead [13] & 
// ((\p1|Add4~25 ) # (GND)))))
// \p1|Add4~27  = CARRY((\p1|pos_Y|dataRead [15] & (!\p1|pos_X|dataRead [13] & !\p1|Add4~25 )) # (!\p1|pos_Y|dataRead [15] & ((!\p1|Add4~25 ) # (!\p1|pos_X|dataRead [13]))))

	.dataa(\p1|pos_Y|dataRead [15]),
	.datab(\p1|pos_X|dataRead [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~25 ),
	.combout(\p1|Add4~26_combout ),
	.cout(\p1|Add4~27 ));
// synopsys translate_off
defparam \p1|Add4~26 .lut_mask = 16'h9617;
defparam \p1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneive_lcell_comb \p1|Add4~28 (
// Equation(s):
// \p1|Add4~28_combout  = ((\p1|pos_X|dataRead [14] $ (\p1|pos_Y|dataRead [16] $ (!\p1|Add4~27 )))) # (GND)
// \p1|Add4~29  = CARRY((\p1|pos_X|dataRead [14] & ((\p1|pos_Y|dataRead [16]) # (!\p1|Add4~27 ))) # (!\p1|pos_X|dataRead [14] & (\p1|pos_Y|dataRead [16] & !\p1|Add4~27 )))

	.dataa(\p1|pos_X|dataRead [14]),
	.datab(\p1|pos_Y|dataRead [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~27 ),
	.combout(\p1|Add4~28_combout ),
	.cout(\p1|Add4~29 ));
// synopsys translate_off
defparam \p1|Add4~28 .lut_mask = 16'h698E;
defparam \p1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
cycloneive_lcell_comb \p1|Add4~30 (
// Equation(s):
// \p1|Add4~30_combout  = (\p1|pos_X|dataRead [15] & ((\p1|pos_Y|dataRead [17] & (\p1|Add4~29  & VCC)) # (!\p1|pos_Y|dataRead [17] & (!\p1|Add4~29 )))) # (!\p1|pos_X|dataRead [15] & ((\p1|pos_Y|dataRead [17] & (!\p1|Add4~29 )) # (!\p1|pos_Y|dataRead [17] & 
// ((\p1|Add4~29 ) # (GND)))))
// \p1|Add4~31  = CARRY((\p1|pos_X|dataRead [15] & (!\p1|pos_Y|dataRead [17] & !\p1|Add4~29 )) # (!\p1|pos_X|dataRead [15] & ((!\p1|Add4~29 ) # (!\p1|pos_Y|dataRead [17]))))

	.dataa(\p1|pos_X|dataRead [15]),
	.datab(\p1|pos_Y|dataRead [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~29 ),
	.combout(\p1|Add4~30_combout ),
	.cout(\p1|Add4~31 ));
// synopsys translate_off
defparam \p1|Add4~30 .lut_mask = 16'h9617;
defparam \p1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
cycloneive_lcell_comb \p1|Add4~32 (
// Equation(s):
// \p1|Add4~32_combout  = ((\p1|pos_X|dataRead [16] $ (\p1|pos_Y|dataRead [18] $ (!\p1|Add4~31 )))) # (GND)
// \p1|Add4~33  = CARRY((\p1|pos_X|dataRead [16] & ((\p1|pos_Y|dataRead [18]) # (!\p1|Add4~31 ))) # (!\p1|pos_X|dataRead [16] & (\p1|pos_Y|dataRead [18] & !\p1|Add4~31 )))

	.dataa(\p1|pos_X|dataRead [16]),
	.datab(\p1|pos_Y|dataRead [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~31 ),
	.combout(\p1|Add4~32_combout ),
	.cout(\p1|Add4~33 ));
// synopsys translate_off
defparam \p1|Add4~32 .lut_mask = 16'h698E;
defparam \p1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
cycloneive_lcell_comb \p1|Add1~0 (
// Equation(s):
// \p1|Add1~0_combout  = (\p1|pos_X|dataRead [0] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  $ (VCC))) # (!\p1|pos_X|dataRead [0] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout  & VCC))
// \p1|Add1~1  = CARRY((\p1|pos_X|dataRead [0] & \p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\p1|pos_X|dataRead [0]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add1~0_combout ),
	.cout(\p1|Add1~1 ));
// synopsys translate_off
defparam \p1|Add1~0 .lut_mask = 16'h6688;
defparam \p1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
cycloneive_lcell_comb \p1|Add1~2 (
// Equation(s):
// \p1|Add1~2_combout  = (\p1|pos_X|dataRead [1] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (\p1|Add1~1  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|Add1~1 )))) # (!\p1|pos_X|dataRead [1] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & (!\p1|Add1~1 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & ((\p1|Add1~1 ) # (GND)))))
// \p1|Add1~3  = CARRY((\p1|pos_X|dataRead [1] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1  & !\p1|Add1~1 )) # (!\p1|pos_X|dataRead [1] & ((!\p1|Add1~1 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\p1|pos_X|dataRead [1]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~1 ),
	.combout(\p1|Add1~2_combout ),
	.cout(\p1|Add1~3 ));
// synopsys translate_off
defparam \p1|Add1~2 .lut_mask = 16'h9617;
defparam \p1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N4
cycloneive_lcell_comb \p1|Add1~4 (
// Equation(s):
// \p1|Add1~4_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  $ (\p1|pos_X|dataRead [2] $ (!\p1|Add1~3 )))) # (GND)
// \p1|Add1~5  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  & ((\p1|pos_X|dataRead [2]) # (!\p1|Add1~3 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2  & (\p1|pos_X|dataRead [2] & !\p1|Add1~3 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\p1|pos_X|dataRead [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~3 ),
	.combout(\p1|Add1~4_combout ),
	.cout(\p1|Add1~5 ));
// synopsys translate_off
defparam \p1|Add1~4 .lut_mask = 16'h698E;
defparam \p1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N6
cycloneive_lcell_comb \p1|Add1~6 (
// Equation(s):
// \p1|Add1~6_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & ((\p1|pos_X|dataRead [3] & (\p1|Add1~5  & VCC)) # (!\p1|pos_X|dataRead [3] & (!\p1|Add1~5 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & 
// ((\p1|pos_X|dataRead [3] & (!\p1|Add1~5 )) # (!\p1|pos_X|dataRead [3] & ((\p1|Add1~5 ) # (GND)))))
// \p1|Add1~7  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|pos_X|dataRead [3] & !\p1|Add1~5 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3  & ((!\p1|Add1~5 ) # (!\p1|pos_X|dataRead [3]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\p1|pos_X|dataRead [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~5 ),
	.combout(\p1|Add1~6_combout ),
	.cout(\p1|Add1~7 ));
// synopsys translate_off
defparam \p1|Add1~6 .lut_mask = 16'h9617;
defparam \p1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N8
cycloneive_lcell_comb \p1|Add1~8 (
// Equation(s):
// \p1|Add1~8_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  $ (\p1|pos_X|dataRead [4] $ (!\p1|Add1~7 )))) # (GND)
// \p1|Add1~9  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\p1|pos_X|dataRead [4]) # (!\p1|Add1~7 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout  & (\p1|pos_X|dataRead [4] & !\p1|Add1~7 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\p1|pos_X|dataRead [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~7 ),
	.combout(\p1|Add1~8_combout ),
	.cout(\p1|Add1~9 ));
// synopsys translate_off
defparam \p1|Add1~8 .lut_mask = 16'h698E;
defparam \p1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N10
cycloneive_lcell_comb \p1|Add1~10 (
// Equation(s):
// \p1|Add1~10_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & ((\p1|pos_X|dataRead [5] & (\p1|Add1~9  & VCC)) # (!\p1|pos_X|dataRead [5] & (!\p1|Add1~9 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & 
// ((\p1|pos_X|dataRead [5] & (!\p1|Add1~9 )) # (!\p1|pos_X|dataRead [5] & ((\p1|Add1~9 ) # (GND)))))
// \p1|Add1~11  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & (!\p1|pos_X|dataRead [5] & !\p1|Add1~9 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5  & ((!\p1|Add1~9 ) # (!\p1|pos_X|dataRead [5]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\p1|pos_X|dataRead [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~9 ),
	.combout(\p1|Add1~10_combout ),
	.cout(\p1|Add1~11 ));
// synopsys translate_off
defparam \p1|Add1~10 .lut_mask = 16'h9617;
defparam \p1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneive_lcell_comb \p1|Add1~12 (
// Equation(s):
// \p1|Add1~12_combout  = ((\p1|pos_X|dataRead [6] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6  $ (!\p1|Add1~11 )))) # (GND)
// \p1|Add1~13  = CARRY((\p1|pos_X|dataRead [6] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6 ) # (!\p1|Add1~11 ))) # (!\p1|pos_X|dataRead [6] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6  & !\p1|Add1~11 )))

	.dataa(\p1|pos_X|dataRead [6]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~11 ),
	.combout(\p1|Add1~12_combout ),
	.cout(\p1|Add1~13 ));
// synopsys translate_off
defparam \p1|Add1~12 .lut_mask = 16'h698E;
defparam \p1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneive_lcell_comb \p1|Add1~14 (
// Equation(s):
// \p1|Add1~14_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & ((\p1|pos_X|dataRead [7] & (\p1|Add1~13  & VCC)) # (!\p1|pos_X|dataRead [7] & (!\p1|Add1~13 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & 
// ((\p1|pos_X|dataRead [7] & (!\p1|Add1~13 )) # (!\p1|pos_X|dataRead [7] & ((\p1|Add1~13 ) # (GND)))))
// \p1|Add1~15  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & (!\p1|pos_X|dataRead [7] & !\p1|Add1~13 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7  & ((!\p1|Add1~13 ) # (!\p1|pos_X|dataRead [7]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\p1|pos_X|dataRead [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~13 ),
	.combout(\p1|Add1~14_combout ),
	.cout(\p1|Add1~15 ));
// synopsys translate_off
defparam \p1|Add1~14 .lut_mask = 16'h9617;
defparam \p1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneive_lcell_comb \p1|Add1~16 (
// Equation(s):
// \p1|Add1~16_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  $ (\p1|pos_X|dataRead [8] $ (!\p1|Add1~15 )))) # (GND)
// \p1|Add1~17  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  & ((\p1|pos_X|dataRead [8]) # (!\p1|Add1~15 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8  & (\p1|pos_X|dataRead [8] & !\p1|Add1~15 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\p1|pos_X|dataRead [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~15 ),
	.combout(\p1|Add1~16_combout ),
	.cout(\p1|Add1~17 ));
// synopsys translate_off
defparam \p1|Add1~16 .lut_mask = 16'h698E;
defparam \p1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N18
cycloneive_lcell_comb \p1|Add1~18 (
// Equation(s):
// \p1|Add1~18_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & ((\p1|pos_X|dataRead [9] & (\p1|Add1~17  & VCC)) # (!\p1|pos_X|dataRead [9] & (!\p1|Add1~17 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & 
// ((\p1|pos_X|dataRead [9] & (!\p1|Add1~17 )) # (!\p1|pos_X|dataRead [9] & ((\p1|Add1~17 ) # (GND)))))
// \p1|Add1~19  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & (!\p1|pos_X|dataRead [9] & !\p1|Add1~17 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9  & ((!\p1|Add1~17 ) # (!\p1|pos_X|dataRead [9]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\p1|pos_X|dataRead [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~17 ),
	.combout(\p1|Add1~18_combout ),
	.cout(\p1|Add1~19 ));
// synopsys translate_off
defparam \p1|Add1~18 .lut_mask = 16'h9617;
defparam \p1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N20
cycloneive_lcell_comb \p1|Add1~20 (
// Equation(s):
// \p1|Add1~20_combout  = ((\p1|pos_X|dataRead [10] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  $ (!\p1|Add1~19 )))) # (GND)
// \p1|Add1~21  = CARRY((\p1|pos_X|dataRead [10] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10 ) # (!\p1|Add1~19 ))) # (!\p1|pos_X|dataRead [10] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10  & !\p1|Add1~19 )))

	.dataa(\p1|pos_X|dataRead [10]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~19 ),
	.combout(\p1|Add1~20_combout ),
	.cout(\p1|Add1~21 ));
// synopsys translate_off
defparam \p1|Add1~20 .lut_mask = 16'h698E;
defparam \p1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N22
cycloneive_lcell_comb \p1|Add1~22 (
// Equation(s):
// \p1|Add1~22_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & ((\p1|pos_X|dataRead [11] & (\p1|Add1~21  & VCC)) # (!\p1|pos_X|dataRead [11] & (!\p1|Add1~21 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & 
// ((\p1|pos_X|dataRead [11] & (!\p1|Add1~21 )) # (!\p1|pos_X|dataRead [11] & ((\p1|Add1~21 ) # (GND)))))
// \p1|Add1~23  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & (!\p1|pos_X|dataRead [11] & !\p1|Add1~21 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11  & ((!\p1|Add1~21 ) # (!\p1|pos_X|dataRead [11]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\p1|pos_X|dataRead [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~21 ),
	.combout(\p1|Add1~22_combout ),
	.cout(\p1|Add1~23 ));
// synopsys translate_off
defparam \p1|Add1~22 .lut_mask = 16'h9617;
defparam \p1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneive_lcell_comb \p1|Add1~24 (
// Equation(s):
// \p1|Add1~24_combout  = ((\p1|pos_X|dataRead [12] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  $ (!\p1|Add1~23 )))) # (GND)
// \p1|Add1~25  = CARRY((\p1|pos_X|dataRead [12] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12 ) # (!\p1|Add1~23 ))) # (!\p1|pos_X|dataRead [12] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12  & !\p1|Add1~23 )))

	.dataa(\p1|pos_X|dataRead [12]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~23 ),
	.combout(\p1|Add1~24_combout ),
	.cout(\p1|Add1~25 ));
// synopsys translate_off
defparam \p1|Add1~24 .lut_mask = 16'h698E;
defparam \p1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneive_lcell_comb \p1|Add1~26 (
// Equation(s):
// \p1|Add1~26_combout  = (\p1|pos_X|dataRead [13] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & (\p1|Add1~25  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|Add1~25 )))) # (!\p1|pos_X|dataRead [13] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & (!\p1|Add1~25 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & ((\p1|Add1~25 ) # (GND)))))
// \p1|Add1~27  = CARRY((\p1|pos_X|dataRead [13] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13  & !\p1|Add1~25 )) # (!\p1|pos_X|dataRead [13] & ((!\p1|Add1~25 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\p1|pos_X|dataRead [13]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~25 ),
	.combout(\p1|Add1~26_combout ),
	.cout(\p1|Add1~27 ));
// synopsys translate_off
defparam \p1|Add1~26 .lut_mask = 16'h9617;
defparam \p1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneive_lcell_comb \p1|Add1~28 (
// Equation(s):
// \p1|Add1~28_combout  = ((\p1|pos_X|dataRead [14] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  $ (!\p1|Add1~27 )))) # (GND)
// \p1|Add1~29  = CARRY((\p1|pos_X|dataRead [14] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14 ) # (!\p1|Add1~27 ))) # (!\p1|pos_X|dataRead [14] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14  & !\p1|Add1~27 )))

	.dataa(\p1|pos_X|dataRead [14]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~27 ),
	.combout(\p1|Add1~28_combout ),
	.cout(\p1|Add1~29 ));
// synopsys translate_off
defparam \p1|Add1~28 .lut_mask = 16'h698E;
defparam \p1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N30
cycloneive_lcell_comb \p1|Add1~30 (
// Equation(s):
// \p1|Add1~30_combout  = (\p1|pos_X|dataRead [15] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (\p1|Add1~29  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|Add1~29 )))) # (!\p1|pos_X|dataRead [15] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & (!\p1|Add1~29 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & ((\p1|Add1~29 ) # (GND)))))
// \p1|Add1~31  = CARRY((\p1|pos_X|dataRead [15] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15  & !\p1|Add1~29 )) # (!\p1|pos_X|dataRead [15] & ((!\p1|Add1~29 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\p1|pos_X|dataRead [15]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~29 ),
	.combout(\p1|Add1~30_combout ),
	.cout(\p1|Add1~31 ));
// synopsys translate_off
defparam \p1|Add1~30 .lut_mask = 16'h9617;
defparam \p1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
cycloneive_lcell_comb \p1|Add1~32 (
// Equation(s):
// \p1|Add1~32_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  $ (\p1|pos_X|dataRead [16] $ (!\p1|Add1~31 )))) # (GND)
// \p1|Add1~33  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  & ((\p1|pos_X|dataRead [16]) # (!\p1|Add1~31 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16  & (\p1|pos_X|dataRead [16] & !\p1|Add1~31 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p1|pos_X|dataRead [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~31 ),
	.combout(\p1|Add1~32_combout ),
	.cout(\p1|Add1~33 ));
// synopsys translate_off
defparam \p1|Add1~32 .lut_mask = 16'h698E;
defparam \p1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneive_lcell_comb \p1|Add1~34 (
// Equation(s):
// \p1|Add1~34_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|pos_X|dataRead [17] & (\p1|Add1~33  & VCC)) # (!\p1|pos_X|dataRead [17] & (!\p1|Add1~33 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & 
// ((\p1|pos_X|dataRead [17] & (!\p1|Add1~33 )) # (!\p1|pos_X|dataRead [17] & ((\p1|Add1~33 ) # (GND)))))
// \p1|Add1~35  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & (!\p1|pos_X|dataRead [17] & !\p1|Add1~33 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & ((!\p1|Add1~33 ) # (!\p1|pos_X|dataRead [17]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\p1|pos_X|dataRead [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~33 ),
	.combout(\p1|Add1~34_combout ),
	.cout(\p1|Add1~35 ));
// synopsys translate_off
defparam \p1|Add1~34 .lut_mask = 16'h9617;
defparam \p1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
cycloneive_lcell_comb \p1|Add1~36 (
// Equation(s):
// \p1|Add1~36_combout  = ((\p1|pos_X|dataRead [18] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  $ (!\p1|Add1~35 )))) # (GND)
// \p1|Add1~37  = CARRY((\p1|pos_X|dataRead [18] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18 ) # (!\p1|Add1~35 ))) # (!\p1|pos_X|dataRead [18] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  & !\p1|Add1~35 )))

	.dataa(\p1|pos_X|dataRead [18]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~35 ),
	.combout(\p1|Add1~36_combout ),
	.cout(\p1|Add1~37 ));
// synopsys translate_off
defparam \p1|Add1~36 .lut_mask = 16'h698E;
defparam \p1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N20
cycloneive_lcell_comb \p1|Selector545~0 (
// Equation(s):
// \p1|Selector545~0_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Add4~32_combout ) # ((!\p1|WideOr46~0_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Add1~36_combout  & \p1|WideOr46~0_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|Add4~32_combout ),
	.datac(\p1|Add1~36_combout ),
	.datad(\p1|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector545~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector545~0 .lut_mask = 16'hD8AA;
defparam \p1|Selector545~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N10
cycloneive_lcell_comb \p1|Selector545~1 (
// Equation(s):
// \p1|Selector545~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector545~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector545~0_combout  & ((\p1|pos_X|dataRead [18]))) # (!\p1|Selector545~0_combout  & (\p1|Add8~32_combout ))))

	.dataa(\p1|Add8~32_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|pos_X|dataRead [18]),
	.datad(\p1|Selector545~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector545~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector545~1 .lut_mask = 16'hFC22;
defparam \p1|Selector545~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \p1|WideOr46~1 (
// Equation(s):
// \p1|WideOr46~1_combout  = (\p1|state.eval2~q ) # ((\p1|state.posA4~q ) # ((\p1|state.posB2~q ) # (\p1|state.posA1~q )))

	.dataa(\p1|state.eval2~q ),
	.datab(\p1|state.posA4~q ),
	.datac(\p1|state.posB2~q ),
	.datad(\p1|state.posA1~q ),
	.cin(gnd),
	.combout(\p1|WideOr46~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr46~1 .lut_mask = 16'hFFFE;
defparam \p1|WideOr46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N11
dffeas \p1|aux1[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector545~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[18] .is_wysiwyg = "true";
defparam \p1|aux1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneive_lcell_comb \p1|Selector111~0 (
// Equation(s):
// \p1|Selector111~0_combout  = (\p1|xi [18] & ((\p1|state.posB5~q ) # ((\p1|aux1 [18] & \p1|state.posA2~q )))) # (!\p1|xi [18] & (((\p1|aux1 [18] & \p1|state.posA2~q ))))

	.dataa(\p1|xi [18]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [18]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector111~0 .lut_mask = 16'hF888;
defparam \p1|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N25
dffeas \p1|dinPX[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[18] .is_wysiwyg = "true";
defparam \p1|dinPX[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[51]~19 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[51]~19_combout  = !\p1|dinPX [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [19]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[51]~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[51]~19 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[51]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N21
dffeas \p1|pos_X|memRAM_rtl_0_bypass[51] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[51]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[55]~21 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[55]~21_combout  = !\p1|dinPX [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[55]~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[55]~21 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[55]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N29
dffeas \p1|pos_X|memRAM_rtl_0_bypass[55] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[55]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[61]~24 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[61]~24_combout  = !\p1|dinPX [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [24]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[61]~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[61]~24 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[61]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N21
dffeas \p1|pos_X|memRAM_rtl_0_bypass[61] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[61]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[62]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N27
dffeas \p1|pos_X|memRAM_rtl_0_bypass[62] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \p1|aux3[0]~feeder (
// Equation(s):
// \p1|aux3[0]~feeder_combout  = \p1|aux3[0]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[0]~32_combout ),
	.cin(gnd),
	.combout(\p1|aux3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[0]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N21
dffeas \p1|aux3[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[0]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[0] .is_wysiwyg = "true";
defparam \p1|aux3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N28
cycloneive_lcell_comb \p1|Selector194~0 (
// Equation(s):
// \p1|Selector194~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [0]) # ((\p1|state.posB5~q  & \p1|xj [0])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [0])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [0]),
	.datad(\p1|aux3 [0]),
	.cin(gnd),
	.combout(\p1|Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector194~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N29
dffeas \p1|dinPY[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[0] .is_wysiwyg = "true";
defparam \p1|dinPY[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\p1|wePY~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p1|dinPY [3],\p1|dinPY [2],\p1|dinPY [1],\p1|dinPY [0],\p1|dinPX [31],\p1|dinPX [30],\p1|dinPX [29],\p1|dinPX [28],\p1|dinPX [27],\p1|dinPX [26],\p1|dinPX [25],\p1|dinPX [24],\p1|dinPX [23],\p1|dinPX [22],\p1|dinPX [21],\p1|dinPX [20],\p1|dinPX [19],\p1|dinPX [18],\p1|dinPX [17],\p1|dinPX [16],\p1|dinPX [15],\p1|dinPX [14],\p1|dinPX [13],\p1|dinPX [12],\p1|dinPX [11],
\p1|dinPX [10],\p1|dinPX [9],\p1|dinPX [8],\p1|dinPX [7],\p1|dinPX [6],\p1|dinPX [5],\p1|dinPX [4],\p1|dinPX [3],\p1|dinPX [2],\p1|dinPX [1],\p1|dinPX [0]}),
	.portaaddr({\p1|addrPX [5],\p1|addrPX [4],\p1|addrPX [3],\p1|addrPX [2],\p1|addrPX [1],\p1|addrPX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\p1|Selector92~combout ,\p1|Selector93~combout ,\p1|Selector94~combout ,\p1|Selector95~combout ,\p1|Selector96~combout ,\p1|Selector97~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated|ALTSYNCRAM";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[74]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N21
dffeas \p1|pos_X|memRAM_rtl_0_bypass[74] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[73]~30 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[73]~30_combout  = !\p1|dinPX [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[73]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[73]~30 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[73]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[73] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[73]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \p1|pos_X|memRAM~34 (
// Equation(s):
// \p1|pos_X|memRAM~34_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [74] & ((\p1|pos_X|memRAM~3_combout  & ((!\p1|pos_X|memRAM_rtl_0_bypass [73]))) # (!\p1|pos_X|memRAM~3_combout  & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a30 )))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [74] & (((!\p1|pos_X|memRAM_rtl_0_bypass [73]))))

	.dataa(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [74]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [73]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~34 .lut_mask = 16'h08FB;
defparam \p1|pos_X|memRAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N29
dffeas \p1|pos_X|dataRead[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[30] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \p1|Selector374~0 (
// Equation(s):
// \p1|Selector374~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [28]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [28]))

	.dataa(\p1|pos_X|dataRead [28]),
	.datab(\p1|xi [28]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector374~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector374~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector374~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N23
dffeas \p1|pos_a_X[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector374~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[28] .is_wysiwyg = "true";
defparam \p1|pos_a_X[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneive_lcell_comb \p1|xi[26]~84 (
// Equation(s):
// \p1|xi[26]~84_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  $ (\p1|pos_a_X [26] $ (!\p1|xi[25]~83 )))) # (GND)
// \p1|xi[26]~85  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  & ((\p1|pos_a_X [26]) # (!\p1|xi[25]~83 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  & (\p1|pos_a_X [26] & !\p1|xi[25]~83 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\p1|pos_a_X [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[25]~83 ),
	.combout(\p1|xi[26]~84_combout ),
	.cout(\p1|xi[26]~85 ));
// synopsys translate_off
defparam \p1|xi[26]~84 .lut_mask = 16'h698E;
defparam \p1|xi[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \p1|xi[27]~86 (
// Equation(s):
// \p1|xi[27]~86_combout  = (\p1|pos_a_X [27] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (\p1|xi[26]~85  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|xi[26]~85 )))) # (!\p1|pos_a_X [27] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|xi[26]~85 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & ((\p1|xi[26]~85 ) # (GND)))))
// \p1|xi[27]~87  = CARRY((\p1|pos_a_X [27] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & !\p1|xi[26]~85 )) # (!\p1|pos_a_X [27] & ((!\p1|xi[26]~85 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\p1|pos_a_X [27]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[26]~85 ),
	.combout(\p1|xi[27]~86_combout ),
	.cout(\p1|xi[27]~87 ));
// synopsys translate_off
defparam \p1|xi[27]~86 .lut_mask = 16'h9617;
defparam \p1|xi[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \p1|xi[28]~88 (
// Equation(s):
// \p1|xi[28]~88_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  $ (\p1|pos_a_X [28] $ (!\p1|xi[27]~87 )))) # (GND)
// \p1|xi[28]~89  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  & ((\p1|pos_a_X [28]) # (!\p1|xi[27]~87 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  & (\p1|pos_a_X [28] & !\p1|xi[27]~87 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\p1|pos_a_X [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[27]~87 ),
	.combout(\p1|xi[28]~88_combout ),
	.cout(\p1|xi[28]~89 ));
// synopsys translate_off
defparam \p1|xi[28]~88 .lut_mask = 16'h698E;
defparam \p1|xi[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneive_lcell_comb \p1|xi[28]~feeder (
// Equation(s):
// \p1|xi[28]~feeder_combout  = \p1|xi[28]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[28]~88_combout ),
	.cin(gnd),
	.combout(\p1|xi[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[28]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N25
dffeas \p1|xi[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[28]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[28] .is_wysiwyg = "true";
defparam \p1|xi[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \p1|xi[23]~78 (
// Equation(s):
// \p1|xi[23]~78_combout  = (\p1|pos_a_X [23] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (\p1|xi[22]~77  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|xi[22]~77 )))) # (!\p1|pos_a_X [23] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|xi[22]~77 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & ((\p1|xi[22]~77 ) # (GND)))))
// \p1|xi[23]~79  = CARRY((\p1|pos_a_X [23] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & !\p1|xi[22]~77 )) # (!\p1|pos_a_X [23] & ((!\p1|xi[22]~77 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\p1|pos_a_X [23]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[22]~77 ),
	.combout(\p1|xi[23]~78_combout ),
	.cout(\p1|xi[23]~79 ));
// synopsys translate_off
defparam \p1|xi[23]~78 .lut_mask = 16'h9617;
defparam \p1|xi[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \p1|xi[24]~80 (
// Equation(s):
// \p1|xi[24]~80_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  $ (\p1|pos_a_X [24] $ (!\p1|xi[23]~79 )))) # (GND)
// \p1|xi[24]~81  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  & ((\p1|pos_a_X [24]) # (!\p1|xi[23]~79 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  & (\p1|pos_a_X [24] & !\p1|xi[23]~79 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\p1|pos_a_X [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[23]~79 ),
	.combout(\p1|xi[24]~80_combout ),
	.cout(\p1|xi[24]~81 ));
// synopsys translate_off
defparam \p1|xi[24]~80 .lut_mask = 16'h698E;
defparam \p1|xi[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \p1|xi[25]~82 (
// Equation(s):
// \p1|xi[25]~82_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|pos_a_X [25] & (\p1|xi[24]~81  & VCC)) # (!\p1|pos_a_X [25] & (!\p1|xi[24]~81 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|pos_a_X [25] & 
// (!\p1|xi[24]~81 )) # (!\p1|pos_a_X [25] & ((\p1|xi[24]~81 ) # (GND)))))
// \p1|xi[25]~83  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & (!\p1|pos_a_X [25] & !\p1|xi[24]~81 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & ((!\p1|xi[24]~81 ) # (!\p1|pos_a_X [25]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\p1|pos_a_X [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[24]~81 ),
	.combout(\p1|xi[25]~82_combout ),
	.cout(\p1|xi[25]~83 ));
// synopsys translate_off
defparam \p1|xi[25]~82 .lut_mask = 16'h9617;
defparam \p1|xi[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneive_lcell_comb \p1|xi[25]~feeder (
// Equation(s):
// \p1|xi[25]~feeder_combout  = \p1|xi[25]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[25]~82_combout ),
	.cin(gnd),
	.combout(\p1|xi[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[25]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N1
dffeas \p1|xi[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[25]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[25] .is_wysiwyg = "true";
defparam \p1|xi[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneive_lcell_comb \p1|xi[17]~66 (
// Equation(s):
// \p1|xi[17]~66_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|pos_a_X [17] & (\p1|xi[16]~65  & VCC)) # (!\p1|pos_a_X [17] & (!\p1|xi[16]~65 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & ((\p1|pos_a_X [17] & 
// (!\p1|xi[16]~65 )) # (!\p1|pos_a_X [17] & ((\p1|xi[16]~65 ) # (GND)))))
// \p1|xi[17]~67  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & (!\p1|pos_a_X [17] & !\p1|xi[16]~65 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17  & ((!\p1|xi[16]~65 ) # (!\p1|pos_a_X [17]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\p1|pos_a_X [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[16]~65 ),
	.combout(\p1|xi[17]~66_combout ),
	.cout(\p1|xi[17]~67 ));
// synopsys translate_off
defparam \p1|xi[17]~66 .lut_mask = 16'h9617;
defparam \p1|xi[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \p1|xi[18]~68 (
// Equation(s):
// \p1|xi[18]~68_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  $ (\p1|pos_a_X [18] $ (!\p1|xi[17]~67 )))) # (GND)
// \p1|xi[18]~69  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  & ((\p1|pos_a_X [18]) # (!\p1|xi[17]~67 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18  & (\p1|pos_a_X [18] & !\p1|xi[17]~67 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\p1|pos_a_X [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[17]~67 ),
	.combout(\p1|xi[18]~68_combout ),
	.cout(\p1|xi[18]~69 ));
// synopsys translate_off
defparam \p1|xi[18]~68 .lut_mask = 16'h698E;
defparam \p1|xi[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \p1|xi[19]~70 (
// Equation(s):
// \p1|xi[19]~70_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & ((\p1|pos_a_X [19] & (\p1|xi[18]~69  & VCC)) # (!\p1|pos_a_X [19] & (!\p1|xi[18]~69 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & ((\p1|pos_a_X [19] & 
// (!\p1|xi[18]~69 )) # (!\p1|pos_a_X [19] & ((\p1|xi[18]~69 ) # (GND)))))
// \p1|xi[19]~71  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|pos_a_X [19] & !\p1|xi[18]~69 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & ((!\p1|xi[18]~69 ) # (!\p1|pos_a_X [19]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\p1|pos_a_X [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[18]~69 ),
	.combout(\p1|xi[19]~70_combout ),
	.cout(\p1|xi[19]~71 ));
// synopsys translate_off
defparam \p1|xi[19]~70 .lut_mask = 16'h9617;
defparam \p1|xi[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \p1|xi[20]~72 (
// Equation(s):
// \p1|xi[20]~72_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  $ (\p1|pos_a_X [20] $ (!\p1|xi[19]~71 )))) # (GND)
// \p1|xi[20]~73  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  & ((\p1|pos_a_X [20]) # (!\p1|xi[19]~71 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  & (\p1|pos_a_X [20] & !\p1|xi[19]~71 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\p1|pos_a_X [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[19]~71 ),
	.combout(\p1|xi[20]~72_combout ),
	.cout(\p1|xi[20]~73 ));
// synopsys translate_off
defparam \p1|xi[20]~72 .lut_mask = 16'h698E;
defparam \p1|xi[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \p1|xi[20]~feeder (
// Equation(s):
// \p1|xi[20]~feeder_combout  = \p1|xi[20]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[20]~72_combout ),
	.cin(gnd),
	.combout(\p1|xi[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[20]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N1
dffeas \p1|xi[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[20]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[20] .is_wysiwyg = "true";
defparam \p1|xi[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
cycloneive_lcell_comb \p1|Add8~34 (
// Equation(s):
// \p1|Add8~34_combout  = (\p1|xi [17] & ((\p1|xj [19] & (\p1|Add8~33  & VCC)) # (!\p1|xj [19] & (!\p1|Add8~33 )))) # (!\p1|xi [17] & ((\p1|xj [19] & (!\p1|Add8~33 )) # (!\p1|xj [19] & ((\p1|Add8~33 ) # (GND)))))
// \p1|Add8~35  = CARRY((\p1|xi [17] & (!\p1|xj [19] & !\p1|Add8~33 )) # (!\p1|xi [17] & ((!\p1|Add8~33 ) # (!\p1|xj [19]))))

	.dataa(\p1|xi [17]),
	.datab(\p1|xj [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~33 ),
	.combout(\p1|Add8~34_combout ),
	.cout(\p1|Add8~35 ));
// synopsys translate_off
defparam \p1|Add8~34 .lut_mask = 16'h9617;
defparam \p1|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N6
cycloneive_lcell_comb \p1|Add8~36 (
// Equation(s):
// \p1|Add8~36_combout  = ((\p1|xi [18] $ (\p1|xj [20] $ (!\p1|Add8~35 )))) # (GND)
// \p1|Add8~37  = CARRY((\p1|xi [18] & ((\p1|xj [20]) # (!\p1|Add8~35 ))) # (!\p1|xi [18] & (\p1|xj [20] & !\p1|Add8~35 )))

	.dataa(\p1|xi [18]),
	.datab(\p1|xj [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~35 ),
	.combout(\p1|Add8~36_combout ),
	.cout(\p1|Add8~37 ));
// synopsys translate_off
defparam \p1|Add8~36 .lut_mask = 16'h698E;
defparam \p1|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N8
cycloneive_lcell_comb \p1|Add8~38 (
// Equation(s):
// \p1|Add8~38_combout  = (\p1|xj [21] & ((\p1|xi [19] & (\p1|Add8~37  & VCC)) # (!\p1|xi [19] & (!\p1|Add8~37 )))) # (!\p1|xj [21] & ((\p1|xi [19] & (!\p1|Add8~37 )) # (!\p1|xi [19] & ((\p1|Add8~37 ) # (GND)))))
// \p1|Add8~39  = CARRY((\p1|xj [21] & (!\p1|xi [19] & !\p1|Add8~37 )) # (!\p1|xj [21] & ((!\p1|Add8~37 ) # (!\p1|xi [19]))))

	.dataa(\p1|xj [21]),
	.datab(\p1|xi [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~37 ),
	.combout(\p1|Add8~38_combout ),
	.cout(\p1|Add8~39 ));
// synopsys translate_off
defparam \p1|Add8~38 .lut_mask = 16'h9617;
defparam \p1|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneive_lcell_comb \p1|Add8~40 (
// Equation(s):
// \p1|Add8~40_combout  = ((\p1|xj [22] $ (\p1|xi [20] $ (!\p1|Add8~39 )))) # (GND)
// \p1|Add8~41  = CARRY((\p1|xj [22] & ((\p1|xi [20]) # (!\p1|Add8~39 ))) # (!\p1|xj [22] & (\p1|xi [20] & !\p1|Add8~39 )))

	.dataa(\p1|xj [22]),
	.datab(\p1|xi [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~39 ),
	.combout(\p1|Add8~40_combout ),
	.cout(\p1|Add8~41 ));
// synopsys translate_off
defparam \p1|Add8~40 .lut_mask = 16'h698E;
defparam \p1|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneive_lcell_comb \p1|Add8~42 (
// Equation(s):
// \p1|Add8~42_combout  = (\p1|xi [21] & ((\p1|xj [23] & (\p1|Add8~41  & VCC)) # (!\p1|xj [23] & (!\p1|Add8~41 )))) # (!\p1|xi [21] & ((\p1|xj [23] & (!\p1|Add8~41 )) # (!\p1|xj [23] & ((\p1|Add8~41 ) # (GND)))))
// \p1|Add8~43  = CARRY((\p1|xi [21] & (!\p1|xj [23] & !\p1|Add8~41 )) # (!\p1|xi [21] & ((!\p1|Add8~41 ) # (!\p1|xj [23]))))

	.dataa(\p1|xi [21]),
	.datab(\p1|xj [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~41 ),
	.combout(\p1|Add8~42_combout ),
	.cout(\p1|Add8~43 ));
// synopsys translate_off
defparam \p1|Add8~42 .lut_mask = 16'h9617;
defparam \p1|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneive_lcell_comb \p1|Add8~44 (
// Equation(s):
// \p1|Add8~44_combout  = ((\p1|xi [22] $ (\p1|xj [24] $ (!\p1|Add8~43 )))) # (GND)
// \p1|Add8~45  = CARRY((\p1|xi [22] & ((\p1|xj [24]) # (!\p1|Add8~43 ))) # (!\p1|xi [22] & (\p1|xj [24] & !\p1|Add8~43 )))

	.dataa(\p1|xi [22]),
	.datab(\p1|xj [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~43 ),
	.combout(\p1|Add8~44_combout ),
	.cout(\p1|Add8~45 ));
// synopsys translate_off
defparam \p1|Add8~44 .lut_mask = 16'h698E;
defparam \p1|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneive_lcell_comb \p1|Add8~46 (
// Equation(s):
// \p1|Add8~46_combout  = (\p1|xj [25] & ((\p1|xi [23] & (\p1|Add8~45  & VCC)) # (!\p1|xi [23] & (!\p1|Add8~45 )))) # (!\p1|xj [25] & ((\p1|xi [23] & (!\p1|Add8~45 )) # (!\p1|xi [23] & ((\p1|Add8~45 ) # (GND)))))
// \p1|Add8~47  = CARRY((\p1|xj [25] & (!\p1|xi [23] & !\p1|Add8~45 )) # (!\p1|xj [25] & ((!\p1|Add8~45 ) # (!\p1|xi [23]))))

	.dataa(\p1|xj [25]),
	.datab(\p1|xi [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~45 ),
	.combout(\p1|Add8~46_combout ),
	.cout(\p1|Add8~47 ));
// synopsys translate_off
defparam \p1|Add8~46 .lut_mask = 16'h9617;
defparam \p1|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneive_lcell_comb \p1|Add8~48 (
// Equation(s):
// \p1|Add8~48_combout  = ((\p1|xj [26] $ (\p1|xi [24] $ (!\p1|Add8~47 )))) # (GND)
// \p1|Add8~49  = CARRY((\p1|xj [26] & ((\p1|xi [24]) # (!\p1|Add8~47 ))) # (!\p1|xj [26] & (\p1|xi [24] & !\p1|Add8~47 )))

	.dataa(\p1|xj [26]),
	.datab(\p1|xi [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~47 ),
	.combout(\p1|Add8~48_combout ),
	.cout(\p1|Add8~49 ));
// synopsys translate_off
defparam \p1|Add8~48 .lut_mask = 16'h698E;
defparam \p1|Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneive_lcell_comb \p1|Add8~50 (
// Equation(s):
// \p1|Add8~50_combout  = (\p1|xi [25] & ((\p1|xj [27] & (\p1|Add8~49  & VCC)) # (!\p1|xj [27] & (!\p1|Add8~49 )))) # (!\p1|xi [25] & ((\p1|xj [27] & (!\p1|Add8~49 )) # (!\p1|xj [27] & ((\p1|Add8~49 ) # (GND)))))
// \p1|Add8~51  = CARRY((\p1|xi [25] & (!\p1|xj [27] & !\p1|Add8~49 )) # (!\p1|xi [25] & ((!\p1|Add8~49 ) # (!\p1|xj [27]))))

	.dataa(\p1|xi [25]),
	.datab(\p1|xj [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~49 ),
	.combout(\p1|Add8~50_combout ),
	.cout(\p1|Add8~51 ));
// synopsys translate_off
defparam \p1|Add8~50 .lut_mask = 16'h9617;
defparam \p1|Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneive_lcell_comb \p1|Add8~52 (
// Equation(s):
// \p1|Add8~52_combout  = ((\p1|xj [28] $ (\p1|xi [26] $ (!\p1|Add8~51 )))) # (GND)
// \p1|Add8~53  = CARRY((\p1|xj [28] & ((\p1|xi [26]) # (!\p1|Add8~51 ))) # (!\p1|xj [28] & (\p1|xi [26] & !\p1|Add8~51 )))

	.dataa(\p1|xj [28]),
	.datab(\p1|xi [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~51 ),
	.combout(\p1|Add8~52_combout ),
	.cout(\p1|Add8~53 ));
// synopsys translate_off
defparam \p1|Add8~52 .lut_mask = 16'h698E;
defparam \p1|Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
cycloneive_lcell_comb \p1|Add8~54 (
// Equation(s):
// \p1|Add8~54_combout  = (\p1|xj [29] & ((\p1|xi [27] & (\p1|Add8~53  & VCC)) # (!\p1|xi [27] & (!\p1|Add8~53 )))) # (!\p1|xj [29] & ((\p1|xi [27] & (!\p1|Add8~53 )) # (!\p1|xi [27] & ((\p1|Add8~53 ) # (GND)))))
// \p1|Add8~55  = CARRY((\p1|xj [29] & (!\p1|xi [27] & !\p1|Add8~53 )) # (!\p1|xj [29] & ((!\p1|Add8~53 ) # (!\p1|xi [27]))))

	.dataa(\p1|xj [29]),
	.datab(\p1|xi [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~53 ),
	.combout(\p1|Add8~54_combout ),
	.cout(\p1|Add8~55 ));
// synopsys translate_off
defparam \p1|Add8~54 .lut_mask = 16'h9617;
defparam \p1|Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneive_lcell_comb \p1|Add8~56 (
// Equation(s):
// \p1|Add8~56_combout  = ((\p1|xi [28] $ (\p1|xj [30] $ (!\p1|Add8~55 )))) # (GND)
// \p1|Add8~57  = CARRY((\p1|xi [28] & ((\p1|xj [30]) # (!\p1|Add8~55 ))) # (!\p1|xi [28] & (\p1|xj [30] & !\p1|Add8~55 )))

	.dataa(\p1|xi [28]),
	.datab(\p1|xj [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add8~55 ),
	.combout(\p1|Add8~56_combout ),
	.cout(\p1|Add8~57 ));
// synopsys translate_off
defparam \p1|Add8~56 .lut_mask = 16'h698E;
defparam \p1|Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
cycloneive_lcell_comb \p1|Add4~34 (
// Equation(s):
// \p1|Add4~34_combout  = (\p1|pos_X|dataRead [17] & ((\p1|pos_Y|dataRead [19] & (\p1|Add4~33  & VCC)) # (!\p1|pos_Y|dataRead [19] & (!\p1|Add4~33 )))) # (!\p1|pos_X|dataRead [17] & ((\p1|pos_Y|dataRead [19] & (!\p1|Add4~33 )) # (!\p1|pos_Y|dataRead [19] & 
// ((\p1|Add4~33 ) # (GND)))))
// \p1|Add4~35  = CARRY((\p1|pos_X|dataRead [17] & (!\p1|pos_Y|dataRead [19] & !\p1|Add4~33 )) # (!\p1|pos_X|dataRead [17] & ((!\p1|Add4~33 ) # (!\p1|pos_Y|dataRead [19]))))

	.dataa(\p1|pos_X|dataRead [17]),
	.datab(\p1|pos_Y|dataRead [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~33 ),
	.combout(\p1|Add4~34_combout ),
	.cout(\p1|Add4~35 ));
// synopsys translate_off
defparam \p1|Add4~34 .lut_mask = 16'h9617;
defparam \p1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneive_lcell_comb \p1|Add4~36 (
// Equation(s):
// \p1|Add4~36_combout  = ((\p1|pos_X|dataRead [18] $ (\p1|pos_Y|dataRead [20] $ (!\p1|Add4~35 )))) # (GND)
// \p1|Add4~37  = CARRY((\p1|pos_X|dataRead [18] & ((\p1|pos_Y|dataRead [20]) # (!\p1|Add4~35 ))) # (!\p1|pos_X|dataRead [18] & (\p1|pos_Y|dataRead [20] & !\p1|Add4~35 )))

	.dataa(\p1|pos_X|dataRead [18]),
	.datab(\p1|pos_Y|dataRead [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~35 ),
	.combout(\p1|Add4~36_combout ),
	.cout(\p1|Add4~37 ));
// synopsys translate_off
defparam \p1|Add4~36 .lut_mask = 16'h698E;
defparam \p1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \p1|Add4~38 (
// Equation(s):
// \p1|Add4~38_combout  = (\p1|pos_Y|dataRead [21] & ((\p1|pos_X|dataRead [19] & (\p1|Add4~37  & VCC)) # (!\p1|pos_X|dataRead [19] & (!\p1|Add4~37 )))) # (!\p1|pos_Y|dataRead [21] & ((\p1|pos_X|dataRead [19] & (!\p1|Add4~37 )) # (!\p1|pos_X|dataRead [19] & 
// ((\p1|Add4~37 ) # (GND)))))
// \p1|Add4~39  = CARRY((\p1|pos_Y|dataRead [21] & (!\p1|pos_X|dataRead [19] & !\p1|Add4~37 )) # (!\p1|pos_Y|dataRead [21] & ((!\p1|Add4~37 ) # (!\p1|pos_X|dataRead [19]))))

	.dataa(\p1|pos_Y|dataRead [21]),
	.datab(\p1|pos_X|dataRead [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~37 ),
	.combout(\p1|Add4~38_combout ),
	.cout(\p1|Add4~39 ));
// synopsys translate_off
defparam \p1|Add4~38 .lut_mask = 16'h9617;
defparam \p1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneive_lcell_comb \p1|Add4~40 (
// Equation(s):
// \p1|Add4~40_combout  = ((\p1|pos_Y|dataRead [22] $ (\p1|pos_X|dataRead [20] $ (!\p1|Add4~39 )))) # (GND)
// \p1|Add4~41  = CARRY((\p1|pos_Y|dataRead [22] & ((\p1|pos_X|dataRead [20]) # (!\p1|Add4~39 ))) # (!\p1|pos_Y|dataRead [22] & (\p1|pos_X|dataRead [20] & !\p1|Add4~39 )))

	.dataa(\p1|pos_Y|dataRead [22]),
	.datab(\p1|pos_X|dataRead [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~39 ),
	.combout(\p1|Add4~40_combout ),
	.cout(\p1|Add4~41 ));
// synopsys translate_off
defparam \p1|Add4~40 .lut_mask = 16'h698E;
defparam \p1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \p1|Add4~42 (
// Equation(s):
// \p1|Add4~42_combout  = (\p1|pos_Y|dataRead [23] & ((\p1|pos_X|dataRead [21] & (\p1|Add4~41  & VCC)) # (!\p1|pos_X|dataRead [21] & (!\p1|Add4~41 )))) # (!\p1|pos_Y|dataRead [23] & ((\p1|pos_X|dataRead [21] & (!\p1|Add4~41 )) # (!\p1|pos_X|dataRead [21] & 
// ((\p1|Add4~41 ) # (GND)))))
// \p1|Add4~43  = CARRY((\p1|pos_Y|dataRead [23] & (!\p1|pos_X|dataRead [21] & !\p1|Add4~41 )) # (!\p1|pos_Y|dataRead [23] & ((!\p1|Add4~41 ) # (!\p1|pos_X|dataRead [21]))))

	.dataa(\p1|pos_Y|dataRead [23]),
	.datab(\p1|pos_X|dataRead [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~41 ),
	.combout(\p1|Add4~42_combout ),
	.cout(\p1|Add4~43 ));
// synopsys translate_off
defparam \p1|Add4~42 .lut_mask = 16'h9617;
defparam \p1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneive_lcell_comb \p1|Add4~44 (
// Equation(s):
// \p1|Add4~44_combout  = ((\p1|pos_Y|dataRead [24] $ (\p1|pos_X|dataRead [22] $ (!\p1|Add4~43 )))) # (GND)
// \p1|Add4~45  = CARRY((\p1|pos_Y|dataRead [24] & ((\p1|pos_X|dataRead [22]) # (!\p1|Add4~43 ))) # (!\p1|pos_Y|dataRead [24] & (\p1|pos_X|dataRead [22] & !\p1|Add4~43 )))

	.dataa(\p1|pos_Y|dataRead [24]),
	.datab(\p1|pos_X|dataRead [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~43 ),
	.combout(\p1|Add4~44_combout ),
	.cout(\p1|Add4~45 ));
// synopsys translate_off
defparam \p1|Add4~44 .lut_mask = 16'h698E;
defparam \p1|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneive_lcell_comb \p1|Add4~46 (
// Equation(s):
// \p1|Add4~46_combout  = (\p1|pos_X|dataRead [23] & ((\p1|pos_Y|dataRead [25] & (\p1|Add4~45  & VCC)) # (!\p1|pos_Y|dataRead [25] & (!\p1|Add4~45 )))) # (!\p1|pos_X|dataRead [23] & ((\p1|pos_Y|dataRead [25] & (!\p1|Add4~45 )) # (!\p1|pos_Y|dataRead [25] & 
// ((\p1|Add4~45 ) # (GND)))))
// \p1|Add4~47  = CARRY((\p1|pos_X|dataRead [23] & (!\p1|pos_Y|dataRead [25] & !\p1|Add4~45 )) # (!\p1|pos_X|dataRead [23] & ((!\p1|Add4~45 ) # (!\p1|pos_Y|dataRead [25]))))

	.dataa(\p1|pos_X|dataRead [23]),
	.datab(\p1|pos_Y|dataRead [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~45 ),
	.combout(\p1|Add4~46_combout ),
	.cout(\p1|Add4~47 ));
// synopsys translate_off
defparam \p1|Add4~46 .lut_mask = 16'h9617;
defparam \p1|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \p1|Add4~48 (
// Equation(s):
// \p1|Add4~48_combout  = ((\p1|pos_X|dataRead [24] $ (\p1|pos_Y|dataRead [26] $ (!\p1|Add4~47 )))) # (GND)
// \p1|Add4~49  = CARRY((\p1|pos_X|dataRead [24] & ((\p1|pos_Y|dataRead [26]) # (!\p1|Add4~47 ))) # (!\p1|pos_X|dataRead [24] & (\p1|pos_Y|dataRead [26] & !\p1|Add4~47 )))

	.dataa(\p1|pos_X|dataRead [24]),
	.datab(\p1|pos_Y|dataRead [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~47 ),
	.combout(\p1|Add4~48_combout ),
	.cout(\p1|Add4~49 ));
// synopsys translate_off
defparam \p1|Add4~48 .lut_mask = 16'h698E;
defparam \p1|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneive_lcell_comb \p1|Add4~50 (
// Equation(s):
// \p1|Add4~50_combout  = (\p1|pos_X|dataRead [25] & ((\p1|pos_Y|dataRead [27] & (\p1|Add4~49  & VCC)) # (!\p1|pos_Y|dataRead [27] & (!\p1|Add4~49 )))) # (!\p1|pos_X|dataRead [25] & ((\p1|pos_Y|dataRead [27] & (!\p1|Add4~49 )) # (!\p1|pos_Y|dataRead [27] & 
// ((\p1|Add4~49 ) # (GND)))))
// \p1|Add4~51  = CARRY((\p1|pos_X|dataRead [25] & (!\p1|pos_Y|dataRead [27] & !\p1|Add4~49 )) # (!\p1|pos_X|dataRead [25] & ((!\p1|Add4~49 ) # (!\p1|pos_Y|dataRead [27]))))

	.dataa(\p1|pos_X|dataRead [25]),
	.datab(\p1|pos_Y|dataRead [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~49 ),
	.combout(\p1|Add4~50_combout ),
	.cout(\p1|Add4~51 ));
// synopsys translate_off
defparam \p1|Add4~50 .lut_mask = 16'h9617;
defparam \p1|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneive_lcell_comb \p1|Add4~52 (
// Equation(s):
// \p1|Add4~52_combout  = ((\p1|pos_X|dataRead [26] $ (\p1|pos_Y|dataRead [28] $ (!\p1|Add4~51 )))) # (GND)
// \p1|Add4~53  = CARRY((\p1|pos_X|dataRead [26] & ((\p1|pos_Y|dataRead [28]) # (!\p1|Add4~51 ))) # (!\p1|pos_X|dataRead [26] & (\p1|pos_Y|dataRead [28] & !\p1|Add4~51 )))

	.dataa(\p1|pos_X|dataRead [26]),
	.datab(\p1|pos_Y|dataRead [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~51 ),
	.combout(\p1|Add4~52_combout ),
	.cout(\p1|Add4~53 ));
// synopsys translate_off
defparam \p1|Add4~52 .lut_mask = 16'h698E;
defparam \p1|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneive_lcell_comb \p1|Add4~54 (
// Equation(s):
// \p1|Add4~54_combout  = (\p1|pos_X|dataRead [27] & ((\p1|pos_Y|dataRead [29] & (\p1|Add4~53  & VCC)) # (!\p1|pos_Y|dataRead [29] & (!\p1|Add4~53 )))) # (!\p1|pos_X|dataRead [27] & ((\p1|pos_Y|dataRead [29] & (!\p1|Add4~53 )) # (!\p1|pos_Y|dataRead [29] & 
// ((\p1|Add4~53 ) # (GND)))))
// \p1|Add4~55  = CARRY((\p1|pos_X|dataRead [27] & (!\p1|pos_Y|dataRead [29] & !\p1|Add4~53 )) # (!\p1|pos_X|dataRead [27] & ((!\p1|Add4~53 ) # (!\p1|pos_Y|dataRead [29]))))

	.dataa(\p1|pos_X|dataRead [27]),
	.datab(\p1|pos_Y|dataRead [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~53 ),
	.combout(\p1|Add4~54_combout ),
	.cout(\p1|Add4~55 ));
// synopsys translate_off
defparam \p1|Add4~54 .lut_mask = 16'h9617;
defparam \p1|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
cycloneive_lcell_comb \p1|Add4~56 (
// Equation(s):
// \p1|Add4~56_combout  = ((\p1|pos_Y|dataRead [30] $ (\p1|pos_X|dataRead [28] $ (!\p1|Add4~55 )))) # (GND)
// \p1|Add4~57  = CARRY((\p1|pos_Y|dataRead [30] & ((\p1|pos_X|dataRead [28]) # (!\p1|Add4~55 ))) # (!\p1|pos_Y|dataRead [30] & (\p1|pos_X|dataRead [28] & !\p1|Add4~55 )))

	.dataa(\p1|pos_Y|dataRead [30]),
	.datab(\p1|pos_X|dataRead [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add4~55 ),
	.combout(\p1|Add4~56_combout ),
	.cout(\p1|Add4~57 ));
// synopsys translate_off
defparam \p1|Add4~56 .lut_mask = 16'h698E;
defparam \p1|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
cycloneive_lcell_comb \p1|Add1~38 (
// Equation(s):
// \p1|Add1~38_combout  = (\p1|pos_X|dataRead [19] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & (\p1|Add1~37  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|Add1~37 )))) # (!\p1|pos_X|dataRead [19] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & (!\p1|Add1~37 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & ((\p1|Add1~37 ) # (GND)))))
// \p1|Add1~39  = CARRY((\p1|pos_X|dataRead [19] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19  & !\p1|Add1~37 )) # (!\p1|pos_X|dataRead [19] & ((!\p1|Add1~37 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\p1|pos_X|dataRead [19]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~37 ),
	.combout(\p1|Add1~38_combout ),
	.cout(\p1|Add1~39 ));
// synopsys translate_off
defparam \p1|Add1~38 .lut_mask = 16'h9617;
defparam \p1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneive_lcell_comb \p1|Add1~40 (
// Equation(s):
// \p1|Add1~40_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  $ (\p1|pos_X|dataRead [20] $ (!\p1|Add1~39 )))) # (GND)
// \p1|Add1~41  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  & ((\p1|pos_X|dataRead [20]) # (!\p1|Add1~39 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20  & (\p1|pos_X|dataRead [20] & !\p1|Add1~39 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\p1|pos_X|dataRead [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~39 ),
	.combout(\p1|Add1~40_combout ),
	.cout(\p1|Add1~41 ));
// synopsys translate_off
defparam \p1|Add1~40 .lut_mask = 16'h698E;
defparam \p1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
cycloneive_lcell_comb \p1|Add1~42 (
// Equation(s):
// \p1|Add1~42_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & ((\p1|pos_X|dataRead [21] & (\p1|Add1~41  & VCC)) # (!\p1|pos_X|dataRead [21] & (!\p1|Add1~41 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & 
// ((\p1|pos_X|dataRead [21] & (!\p1|Add1~41 )) # (!\p1|pos_X|dataRead [21] & ((\p1|Add1~41 ) # (GND)))))
// \p1|Add1~43  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|pos_X|dataRead [21] & !\p1|Add1~41 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & ((!\p1|Add1~41 ) # (!\p1|pos_X|dataRead [21]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\p1|pos_X|dataRead [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~41 ),
	.combout(\p1|Add1~42_combout ),
	.cout(\p1|Add1~43 ));
// synopsys translate_off
defparam \p1|Add1~42 .lut_mask = 16'h9617;
defparam \p1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
cycloneive_lcell_comb \p1|Add1~44 (
// Equation(s):
// \p1|Add1~44_combout  = ((\p1|pos_X|dataRead [22] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  $ (!\p1|Add1~43 )))) # (GND)
// \p1|Add1~45  = CARRY((\p1|pos_X|dataRead [22] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22 ) # (!\p1|Add1~43 ))) # (!\p1|pos_X|dataRead [22] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  & !\p1|Add1~43 )))

	.dataa(\p1|pos_X|dataRead [22]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~43 ),
	.combout(\p1|Add1~44_combout ),
	.cout(\p1|Add1~45 ));
// synopsys translate_off
defparam \p1|Add1~44 .lut_mask = 16'h698E;
defparam \p1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
cycloneive_lcell_comb \p1|Add1~46 (
// Equation(s):
// \p1|Add1~46_combout  = (\p1|pos_X|dataRead [23] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (\p1|Add1~45  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|Add1~45 )))) # (!\p1|pos_X|dataRead [23] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & (!\p1|Add1~45 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & ((\p1|Add1~45 ) # (GND)))))
// \p1|Add1~47  = CARRY((\p1|pos_X|dataRead [23] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23  & !\p1|Add1~45 )) # (!\p1|pos_X|dataRead [23] & ((!\p1|Add1~45 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\p1|pos_X|dataRead [23]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~45 ),
	.combout(\p1|Add1~46_combout ),
	.cout(\p1|Add1~47 ));
// synopsys translate_off
defparam \p1|Add1~46 .lut_mask = 16'h9617;
defparam \p1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N16
cycloneive_lcell_comb \p1|Add1~48 (
// Equation(s):
// \p1|Add1~48_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  $ (\p1|pos_X|dataRead [24] $ (!\p1|Add1~47 )))) # (GND)
// \p1|Add1~49  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  & ((\p1|pos_X|dataRead [24]) # (!\p1|Add1~47 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24  & (\p1|pos_X|dataRead [24] & !\p1|Add1~47 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\p1|pos_X|dataRead [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~47 ),
	.combout(\p1|Add1~48_combout ),
	.cout(\p1|Add1~49 ));
// synopsys translate_off
defparam \p1|Add1~48 .lut_mask = 16'h698E;
defparam \p1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
cycloneive_lcell_comb \p1|Add1~50 (
// Equation(s):
// \p1|Add1~50_combout  = (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & ((\p1|pos_X|dataRead [25] & (\p1|Add1~49  & VCC)) # (!\p1|pos_X|dataRead [25] & (!\p1|Add1~49 )))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & 
// ((\p1|pos_X|dataRead [25] & (!\p1|Add1~49 )) # (!\p1|pos_X|dataRead [25] & ((\p1|Add1~49 ) # (GND)))))
// \p1|Add1~51  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & (!\p1|pos_X|dataRead [25] & !\p1|Add1~49 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25  & ((!\p1|Add1~49 ) # (!\p1|pos_X|dataRead [25]))))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\p1|pos_X|dataRead [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~49 ),
	.combout(\p1|Add1~50_combout ),
	.cout(\p1|Add1~51 ));
// synopsys translate_off
defparam \p1|Add1~50 .lut_mask = 16'h9617;
defparam \p1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneive_lcell_comb \p1|Add1~52 (
// Equation(s):
// \p1|Add1~52_combout  = ((\p1|pos_X|dataRead [26] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  $ (!\p1|Add1~51 )))) # (GND)
// \p1|Add1~53  = CARRY((\p1|pos_X|dataRead [26] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26 ) # (!\p1|Add1~51 ))) # (!\p1|pos_X|dataRead [26] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26  & !\p1|Add1~51 )))

	.dataa(\p1|pos_X|dataRead [26]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~51 ),
	.combout(\p1|Add1~52_combout ),
	.cout(\p1|Add1~53 ));
// synopsys translate_off
defparam \p1|Add1~52 .lut_mask = 16'h698E;
defparam \p1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N22
cycloneive_lcell_comb \p1|Add1~54 (
// Equation(s):
// \p1|Add1~54_combout  = (\p1|pos_X|dataRead [27] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (\p1|Add1~53  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|Add1~53 )))) # (!\p1|pos_X|dataRead [27] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & (!\p1|Add1~53 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & ((\p1|Add1~53 ) # (GND)))))
// \p1|Add1~55  = CARRY((\p1|pos_X|dataRead [27] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27  & !\p1|Add1~53 )) # (!\p1|pos_X|dataRead [27] & ((!\p1|Add1~53 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\p1|pos_X|dataRead [27]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~53 ),
	.combout(\p1|Add1~54_combout ),
	.cout(\p1|Add1~55 ));
// synopsys translate_off
defparam \p1|Add1~54 .lut_mask = 16'h9617;
defparam \p1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneive_lcell_comb \p1|Add1~56 (
// Equation(s):
// \p1|Add1~56_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  $ (\p1|pos_X|dataRead [28] $ (!\p1|Add1~55 )))) # (GND)
// \p1|Add1~57  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  & ((\p1|pos_X|dataRead [28]) # (!\p1|Add1~55 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28  & (\p1|pos_X|dataRead [28] & !\p1|Add1~55 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\p1|pos_X|dataRead [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~55 ),
	.combout(\p1|Add1~56_combout ),
	.cout(\p1|Add1~57 ));
// synopsys translate_off
defparam \p1|Add1~56 .lut_mask = 16'h698E;
defparam \p1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
cycloneive_lcell_comb \p1|Add1~58 (
// Equation(s):
// \p1|Add1~58_combout  = (\p1|pos_X|dataRead [29] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (\p1|Add1~57  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|Add1~57 )))) # (!\p1|pos_X|dataRead [29] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|Add1~57 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & ((\p1|Add1~57 ) # (GND)))))
// \p1|Add1~59  = CARRY((\p1|pos_X|dataRead [29] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & !\p1|Add1~57 )) # (!\p1|pos_X|dataRead [29] & ((!\p1|Add1~57 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\p1|pos_X|dataRead [29]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~57 ),
	.combout(\p1|Add1~58_combout ),
	.cout(\p1|Add1~59 ));
// synopsys translate_off
defparam \p1|Add1~58 .lut_mask = 16'h9617;
defparam \p1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N28
cycloneive_lcell_comb \p1|Add1~60 (
// Equation(s):
// \p1|Add1~60_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  $ (\p1|pos_X|dataRead [30] $ (!\p1|Add1~59 )))) # (GND)
// \p1|Add1~61  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  & ((\p1|pos_X|dataRead [30]) # (!\p1|Add1~59 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  & (\p1|pos_X|dataRead [30] & !\p1|Add1~59 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\p1|pos_X|dataRead [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add1~59 ),
	.combout(\p1|Add1~60_combout ),
	.cout(\p1|Add1~61 ));
// synopsys translate_off
defparam \p1|Add1~60 .lut_mask = 16'h698E;
defparam \p1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneive_lcell_comb \p1|Selector533~0 (
// Equation(s):
// \p1|Selector533~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~56_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~60_combout ))))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~56_combout ),
	.datad(\p1|Add1~60_combout ),
	.cin(gnd),
	.combout(\p1|Selector533~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector533~0 .lut_mask = 16'hE6C4;
defparam \p1|Selector533~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneive_lcell_comb \p1|Selector533~1 (
// Equation(s):
// \p1|Selector533~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector533~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector533~0_combout  & (\p1|pos_X|dataRead [30])) # (!\p1|Selector533~0_combout  & ((\p1|Add8~56_combout )))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|pos_X|dataRead [30]),
	.datac(\p1|Add8~56_combout ),
	.datad(\p1|Selector533~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector533~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector533~1 .lut_mask = 16'hEE50;
defparam \p1|Selector533~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N27
dffeas \p1|aux1[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector533~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[30] .is_wysiwyg = "true";
defparam \p1|aux1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \p1|Selector372~0 (
// Equation(s):
// \p1|Selector372~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [30]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [30]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [30]),
	.datac(\p1|xi [30]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector372~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector372~0 .lut_mask = 16'hF0CC;
defparam \p1|Selector372~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N11
dffeas \p1|pos_a_X[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector372~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[30] .is_wysiwyg = "true";
defparam \p1|pos_a_X[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \p1|xi[29]~90 (
// Equation(s):
// \p1|xi[29]~90_combout  = (\p1|pos_a_X [29] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (\p1|xi[28]~89  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|xi[28]~89 )))) # (!\p1|pos_a_X [29] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & (!\p1|xi[28]~89 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & ((\p1|xi[28]~89 ) # (GND)))))
// \p1|xi[29]~91  = CARRY((\p1|pos_a_X [29] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29  & !\p1|xi[28]~89 )) # (!\p1|pos_a_X [29] & ((!\p1|xi[28]~89 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\p1|pos_a_X [29]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[28]~89 ),
	.combout(\p1|xi[29]~90_combout ),
	.cout(\p1|xi[29]~91 ));
// synopsys translate_off
defparam \p1|xi[29]~90 .lut_mask = 16'h9617;
defparam \p1|xi[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \p1|xi[30]~92 (
// Equation(s):
// \p1|xi[30]~92_combout  = ((\p1|pos_a_X [30] $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  $ (!\p1|xi[29]~91 )))) # (GND)
// \p1|xi[30]~93  = CARRY((\p1|pos_a_X [30] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30 ) # (!\p1|xi[29]~91 ))) # (!\p1|pos_a_X [30] & (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30  & !\p1|xi[29]~91 )))

	.dataa(\p1|pos_a_X [30]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[29]~91 ),
	.combout(\p1|xi[30]~92_combout ),
	.cout(\p1|xi[30]~93 ));
// synopsys translate_off
defparam \p1|xi[30]~92 .lut_mask = 16'h698E;
defparam \p1|xi[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \p1|xi[30]~feeder (
// Equation(s):
// \p1|xi[30]~feeder_combout  = \p1|xi[30]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[30]~92_combout ),
	.cin(gnd),
	.combout(\p1|xi[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[30]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N9
dffeas \p1|xi[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[30]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[30] .is_wysiwyg = "true";
defparam \p1|xi[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N0
cycloneive_lcell_comb \p1|Selector99~0 (
// Equation(s):
// \p1|Selector99~0_combout  = (\p1|aux1 [30] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xi [30])))) # (!\p1|aux1 [30] & (\p1|state.posB5~q  & ((\p1|xi [30]))))

	.dataa(\p1|aux1 [30]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xi [30]),
	.cin(gnd),
	.combout(\p1|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector99~0 .lut_mask = 16'hECA0;
defparam \p1|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N1
dffeas \p1|dinPX[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[30] .is_wysiwyg = "true";
defparam \p1|dinPX[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \p1|pos_X|memRAM~28 (
// Equation(s):
// \p1|pos_X|memRAM~28_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [61])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [62] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a24 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [62] & (!\p1|pos_X|memRAM_rtl_0_bypass [61]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [61]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [62]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~28 .lut_mask = 16'h7323;
defparam \p1|pos_X|memRAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N15
dffeas \p1|pos_X|dataRead[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[24] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneive_lcell_comb \p1|Selector378~0 (
// Equation(s):
// \p1|Selector378~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [24]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [24]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [24]),
	.datad(\p1|xi [24]),
	.cin(gnd),
	.combout(\p1|Selector378~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector378~0 .lut_mask = 16'hFC30;
defparam \p1|Selector378~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N3
dffeas \p1|pos_a_X[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector378~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[24] .is_wysiwyg = "true";
defparam \p1|pos_a_X[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneive_lcell_comb \p1|xi[24]~feeder (
// Equation(s):
// \p1|xi[24]~feeder_combout  = \p1|xi[24]~80_combout 

	.dataa(\p1|xi[24]~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xi[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[24]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xi[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N19
dffeas \p1|xi[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[24]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[24] .is_wysiwyg = "true";
defparam \p1|xi[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N16
cycloneive_lcell_comb \p1|Selector539~0 (
// Equation(s):
// \p1|Selector539~0_combout  = (\p1|WideOr46~0_combout  & (((\p1|Add4~44_combout )) # (!\p1|aux1[28]~0_combout ))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout  & (\p1|pos_X|dataRead [24])))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|pos_X|dataRead [24]),
	.datad(\p1|Add4~44_combout ),
	.cin(gnd),
	.combout(\p1|Selector539~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector539~0 .lut_mask = 16'hEA62;
defparam \p1|Selector539~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N14
cycloneive_lcell_comb \p1|Selector539~1 (
// Equation(s):
// \p1|Selector539~1_combout  = (\p1|aux1[28]~0_combout  & (((\p1|Selector539~0_combout )))) # (!\p1|aux1[28]~0_combout  & ((\p1|Selector539~0_combout  & ((\p1|Add1~48_combout ))) # (!\p1|Selector539~0_combout  & (\p1|Add8~44_combout ))))

	.dataa(\p1|Add8~44_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add1~48_combout ),
	.datad(\p1|Selector539~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector539~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector539~1 .lut_mask = 16'hFC22;
defparam \p1|Selector539~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N15
dffeas \p1|aux1[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector539~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[24] .is_wysiwyg = "true";
defparam \p1|aux1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \p1|Selector105~0 (
// Equation(s):
// \p1|Selector105~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [24]) # ((\p1|xi [24] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xi [24] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xi [24]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux1 [24]),
	.cin(gnd),
	.combout(\p1|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector105~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N13
dffeas \p1|dinPX[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[24] .is_wysiwyg = "true";
defparam \p1|dinPX[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[56]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[56] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \p1|pos_X|memRAM~25 (
// Equation(s):
// \p1|pos_X|memRAM~25_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [55])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [56] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a21 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [56] & (!\p1|pos_X|memRAM_rtl_0_bypass [55]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [55]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~25 .lut_mask = 16'h7233;
defparam \p1|pos_X|memRAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N9
dffeas \p1|pos_X|dataRead[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[21] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N0
cycloneive_lcell_comb \p1|Selector542~0 (
// Equation(s):
// \p1|Selector542~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & ((\p1|Add1~42_combout ))) # (!\p1|WideOr46~0_combout  & (\p1|Add8~38_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add8~38_combout ),
	.datad(\p1|Add1~42_combout ),
	.cin(gnd),
	.combout(\p1|Selector542~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector542~0 .lut_mask = 16'h7632;
defparam \p1|Selector542~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneive_lcell_comb \p1|Selector542~1 (
// Equation(s):
// \p1|Selector542~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector542~0_combout  & (\p1|pos_X|dataRead [21])) # (!\p1|Selector542~0_combout  & ((\p1|Add4~38_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector542~0_combout ))))

	.dataa(\p1|pos_X|dataRead [21]),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~38_combout ),
	.datad(\p1|Selector542~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector542~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector542~1 .lut_mask = 16'hBBC0;
defparam \p1|Selector542~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N9
dffeas \p1|aux1[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector542~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[21] .is_wysiwyg = "true";
defparam \p1|aux1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N4
cycloneive_lcell_comb \p1|Selector108~0 (
// Equation(s):
// \p1|Selector108~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [21]) # ((\p1|state.posB5~q  & \p1|xi [21])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & ((\p1|xi [21]))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [21]),
	.datad(\p1|xi [21]),
	.cin(gnd),
	.combout(\p1|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector108~0 .lut_mask = 16'hECA0;
defparam \p1|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N5
dffeas \p1|dinPX[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[21] .is_wysiwyg = "true";
defparam \p1|dinPX[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[52]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[52] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneive_lcell_comb \p1|pos_X|memRAM~23 (
// Equation(s):
// \p1|pos_X|memRAM~23_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [51])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [52] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a19 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [52] & (!\p1|pos_X|memRAM_rtl_0_bypass [51]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [51]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~23 .lut_mask = 16'h7233;
defparam \p1|pos_X|memRAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N21
dffeas \p1|pos_X|dataRead[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[19] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneive_lcell_comb \p1|Selector383~0 (
// Equation(s):
// \p1|Selector383~0_combout  = (\p1|state.posA7~q  & (\p1|xi [19])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [19])))

	.dataa(\p1|xi [19]),
	.datab(gnd),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|pos_X|dataRead [19]),
	.cin(gnd),
	.combout(\p1|Selector383~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector383~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector383~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N27
dffeas \p1|pos_a_X[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector383~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[19] .is_wysiwyg = "true";
defparam \p1|pos_a_X[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \p1|xi[19]~feeder (
// Equation(s):
// \p1|xi[19]~feeder_combout  = \p1|xi[19]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[19]~70_combout ),
	.cin(gnd),
	.combout(\p1|xi[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[19]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N31
dffeas \p1|xi[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[19]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[19] .is_wysiwyg = "true";
defparam \p1|xi[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
cycloneive_lcell_comb \p1|Selector544~0 (
// Equation(s):
// \p1|Selector544~0_combout  = (\p1|WideOr46~0_combout  & (!\p1|aux1[28]~0_combout  & ((\p1|Add1~38_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout ) # ((\p1|Add8~34_combout ))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add8~34_combout ),
	.datad(\p1|Add1~38_combout ),
	.cin(gnd),
	.combout(\p1|Selector544~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector544~0 .lut_mask = 16'h7654;
defparam \p1|Selector544~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
cycloneive_lcell_comb \p1|Selector544~1 (
// Equation(s):
// \p1|Selector544~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector544~0_combout  & ((\p1|pos_X|dataRead [19]))) # (!\p1|Selector544~0_combout  & (\p1|Add4~34_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector544~0_combout ))))

	.dataa(\p1|Add4~34_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|pos_X|dataRead [19]),
	.datad(\p1|Selector544~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector544~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector544~1 .lut_mask = 16'hF388;
defparam \p1|Selector544~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N15
dffeas \p1|aux1[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector544~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[19] .is_wysiwyg = "true";
defparam \p1|aux1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N0
cycloneive_lcell_comb \p1|Selector110~0 (
// Equation(s):
// \p1|Selector110~0_combout  = (\p1|xi [19] & ((\p1|state.posB5~q ) # ((\p1|aux1 [19] & \p1|state.posA2~q )))) # (!\p1|xi [19] & (\p1|aux1 [19] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xi [19]),
	.datab(\p1|aux1 [19]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector110~0 .lut_mask = 16'hECA0;
defparam \p1|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N1
dffeas \p1|dinPX[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[19] .is_wysiwyg = "true";
defparam \p1|dinPX[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[48]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N15
dffeas \p1|pos_X|memRAM_rtl_0_bypass[48] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[47]~17 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[47]~17_combout  = !\p1|dinPX [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [17]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[47]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[47]~17 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[47]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N17
dffeas \p1|pos_X|memRAM_rtl_0_bypass[47] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[47]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \p1|pos_X|memRAM~21 (
// Equation(s):
// \p1|pos_X|memRAM~21_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [47])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [48] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a17 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [48] & ((!\p1|pos_X|memRAM_rtl_0_bypass [47])))))

	.dataa(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [48]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [47]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~21 .lut_mask = 16'h20EF;
defparam \p1|pos_X|memRAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N29
dffeas \p1|pos_X|dataRead[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[17] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \p1|Selector385~0 (
// Equation(s):
// \p1|Selector385~0_combout  = (\p1|state.posA7~q  & (\p1|xi [17])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [17])))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|xi [17]),
	.datad(\p1|pos_X|dataRead [17]),
	.cin(gnd),
	.combout(\p1|Selector385~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector385~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector385~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N5
dffeas \p1|pos_a_X[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector385~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[17] .is_wysiwyg = "true";
defparam \p1|pos_a_X[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \p1|xi[17]~feeder (
// Equation(s):
// \p1|xi[17]~feeder_combout  = \p1|xi[17]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[17]~66_combout ),
	.cin(gnd),
	.combout(\p1|xi[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[17]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N15
dffeas \p1|xi[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[17]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[17] .is_wysiwyg = "true";
defparam \p1|xi[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N26
cycloneive_lcell_comb \p1|Selector546~0 (
// Equation(s):
// \p1|Selector546~0_combout  = (\p1|WideOr46~0_combout  & (((!\p1|aux1[28]~0_combout  & \p1|Add1~34_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~30_combout ) # ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add8~30_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add1~34_combout ),
	.cin(gnd),
	.combout(\p1|Selector546~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector546~0 .lut_mask = 16'h3E32;
defparam \p1|Selector546~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N28
cycloneive_lcell_comb \p1|Selector546~1 (
// Equation(s):
// \p1|Selector546~1_combout  = (\p1|Selector546~0_combout  & (((\p1|pos_X|dataRead [17]) # (!\p1|aux1[28]~0_combout )))) # (!\p1|Selector546~0_combout  & (\p1|Add4~30_combout  & ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Selector546~0_combout ),
	.datab(\p1|Add4~30_combout ),
	.datac(\p1|pos_X|dataRead [17]),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector546~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector546~1 .lut_mask = 16'hE4AA;
defparam \p1|Selector546~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N29
dffeas \p1|aux1[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector546~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[17] .is_wysiwyg = "true";
defparam \p1|aux1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneive_lcell_comb \p1|Selector112~0 (
// Equation(s):
// \p1|Selector112~0_combout  = (\p1|xi [17] & ((\p1|state.posB5~q ) # ((\p1|aux1 [17] & \p1|state.posA2~q )))) # (!\p1|xi [17] & (((\p1|aux1 [17] & \p1|state.posA2~q ))))

	.dataa(\p1|xi [17]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [17]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector112~0 .lut_mask = 16'hF888;
defparam \p1|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N27
dffeas \p1|dinPX[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[17] .is_wysiwyg = "true";
defparam \p1|dinPX[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[45]~16 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[45]~16_combout  = !\p1|dinPX [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [16]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[45]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[45]~16 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[45]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[45] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[45]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N16
cycloneive_lcell_comb \p1|pos_X|memRAM~20 (
// Equation(s):
// \p1|pos_X|memRAM~20_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [45])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [46] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a16 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [46] & ((!\p1|pos_X|memRAM_rtl_0_bypass [45])))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [46]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [45]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~20 .lut_mask = 16'h40FB;
defparam \p1|pos_X|memRAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N17
dffeas \p1|pos_X|dataRead[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[16] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N0
cycloneive_lcell_comb \p1|Selector547~0 (
// Equation(s):
// \p1|Selector547~0_combout  = (\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & (\p1|Add4~28_combout )) # (!\p1|WideOr46~0_combout  & ((\p1|pos_X|dataRead [16]))))) # (!\p1|aux1[28]~0_combout  & (\p1|WideOr46~0_combout ))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add4~28_combout ),
	.datad(\p1|pos_X|dataRead [16]),
	.cin(gnd),
	.combout(\p1|Selector547~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector547~0 .lut_mask = 16'hE6C4;
defparam \p1|Selector547~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N2
cycloneive_lcell_comb \p1|Selector547~1 (
// Equation(s):
// \p1|Selector547~1_combout  = (\p1|aux1[28]~0_combout  & (((\p1|Selector547~0_combout )))) # (!\p1|aux1[28]~0_combout  & ((\p1|Selector547~0_combout  & (\p1|Add1~32_combout )) # (!\p1|Selector547~0_combout  & ((\p1|Add8~28_combout )))))

	.dataa(\p1|Add1~32_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add8~28_combout ),
	.datad(\p1|Selector547~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector547~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector547~1 .lut_mask = 16'hEE30;
defparam \p1|Selector547~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N3
dffeas \p1|aux1[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector547~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[16] .is_wysiwyg = "true";
defparam \p1|aux1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \p1|Selector113~0 (
// Equation(s):
// \p1|Selector113~0_combout  = (\p1|aux1 [16] & ((\p1|state.posA2~q ) # ((\p1|xi [16] & \p1|state.posB5~q )))) # (!\p1|aux1 [16] & (\p1|xi [16] & (\p1|state.posB5~q )))

	.dataa(\p1|aux1 [16]),
	.datab(\p1|xi [16]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector113~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N29
dffeas \p1|dinPX[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[16] .is_wysiwyg = "true";
defparam \p1|dinPX[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N4
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[43]~15 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[43]~15_combout  = !\p1|dinPX [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [15]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[43]~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[43]~15 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[43]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N5
dffeas \p1|pos_X|memRAM_rtl_0_bypass[43] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[43]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[44]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N13
dffeas \p1|pos_X|memRAM_rtl_0_bypass[44] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N2
cycloneive_lcell_comb \p1|pos_X|memRAM~19 (
// Equation(s):
// \p1|pos_X|memRAM~19_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [43])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [44] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a15 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [44] & ((!\p1|pos_X|memRAM_rtl_0_bypass [43])))))

	.dataa(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [43]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~19 .lut_mask = 16'h2E0F;
defparam \p1|pos_X|memRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N3
dffeas \p1|pos_X|dataRead[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[15] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \p1|Selector387~0 (
// Equation(s):
// \p1|Selector387~0_combout  = (\p1|state.posA7~q  & (\p1|xi [15])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [15])))

	.dataa(\p1|xi [15]),
	.datab(\p1|state.posA7~q ),
	.datac(gnd),
	.datad(\p1|pos_X|dataRead [15]),
	.cin(gnd),
	.combout(\p1|Selector387~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector387~0 .lut_mask = 16'hBB88;
defparam \p1|Selector387~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N1
dffeas \p1|pos_a_X[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector387~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[15] .is_wysiwyg = "true";
defparam \p1|pos_a_X[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \p1|xi[15]~feeder (
// Equation(s):
// \p1|xi[15]~feeder_combout  = \p1|xi[15]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[15]~62_combout ),
	.cin(gnd),
	.combout(\p1|xi[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[15]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N21
dffeas \p1|xi[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[15]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[15] .is_wysiwyg = "true";
defparam \p1|xi[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N22
cycloneive_lcell_comb \p1|Selector548~0 (
// Equation(s):
// \p1|Selector548~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & (\p1|Add1~30_combout )) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~26_combout )))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add1~30_combout ),
	.datad(\p1|Add8~26_combout ),
	.cin(gnd),
	.combout(\p1|Selector548~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector548~0 .lut_mask = 16'h7362;
defparam \p1|Selector548~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N4
cycloneive_lcell_comb \p1|Selector548~1 (
// Equation(s):
// \p1|Selector548~1_combout  = (\p1|Selector548~0_combout  & (((\p1|pos_X|dataRead [15]) # (!\p1|aux1[28]~0_combout )))) # (!\p1|Selector548~0_combout  & (\p1|Add4~26_combout  & ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Selector548~0_combout ),
	.datab(\p1|Add4~26_combout ),
	.datac(\p1|pos_X|dataRead [15]),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector548~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector548~1 .lut_mask = 16'hE4AA;
defparam \p1|Selector548~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N5
dffeas \p1|aux1[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector548~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[15] .is_wysiwyg = "true";
defparam \p1|aux1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \p1|Selector114~0 (
// Equation(s):
// \p1|Selector114~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [15]) # ((\p1|state.posA2~q  & \p1|aux1 [15])))) # (!\p1|state.posB5~q  & (((\p1|state.posA2~q  & \p1|aux1 [15]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xi [15]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux1 [15]),
	.cin(gnd),
	.combout(\p1|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector114~0 .lut_mask = 16'hF888;
defparam \p1|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \p1|dinPX[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[15] .is_wysiwyg = "true";
defparam \p1|dinPX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N16
cycloneive_lcell_comb \p1|pos_X|memRAM~18 (
// Equation(s):
// \p1|pos_X|memRAM~18_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [42] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [41])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a14 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [42] & (!\p1|pos_X|memRAM_rtl_0_bypass [41]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [42]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [41]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~18 .lut_mask = 16'h3B31;
defparam \p1|pos_X|memRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N17
dffeas \p1|pos_X|dataRead[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[14] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneive_lcell_comb \p1|Selector388~0 (
// Equation(s):
// \p1|Selector388~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [14]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [14]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [14]),
	.datad(\p1|xi [14]),
	.cin(gnd),
	.combout(\p1|Selector388~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector388~0 .lut_mask = 16'hFC30;
defparam \p1|Selector388~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N19
dffeas \p1|pos_a_X[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector388~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[14] .is_wysiwyg = "true";
defparam \p1|pos_a_X[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \p1|xi[14]~feeder (
// Equation(s):
// \p1|xi[14]~feeder_combout  = \p1|xi[14]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[14]~60_combout ),
	.cin(gnd),
	.combout(\p1|xi[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[14]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N15
dffeas \p1|xi[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[14]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[14] .is_wysiwyg = "true";
defparam \p1|xi[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
cycloneive_lcell_comb \p1|Selector549~0 (
// Equation(s):
// \p1|Selector549~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~24_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~28_combout ))))) # (!\p1|WideOr46~0_combout  & (((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add4~24_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add1~28_combout ),
	.cin(gnd),
	.combout(\p1|Selector549~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector549~0 .lut_mask = 16'hBCB0;
defparam \p1|Selector549~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneive_lcell_comb \p1|Selector549~1 (
// Equation(s):
// \p1|Selector549~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector549~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector549~0_combout  & (\p1|pos_X|dataRead [14])) # (!\p1|Selector549~0_combout  & ((\p1|Add8~24_combout )))))

	.dataa(\p1|pos_X|dataRead [14]),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add8~24_combout ),
	.datad(\p1|Selector549~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector549~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector549~1 .lut_mask = 16'hEE30;
defparam \p1|Selector549~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N17
dffeas \p1|aux1[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector549~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[14] .is_wysiwyg = "true";
defparam \p1|aux1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneive_lcell_comb \p1|Selector115~0 (
// Equation(s):
// \p1|Selector115~0_combout  = (\p1|xi [14] & ((\p1|state.posB5~q ) # ((\p1|aux1 [14] & \p1|state.posA2~q )))) # (!\p1|xi [14] & (\p1|aux1 [14] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xi [14]),
	.datab(\p1|aux1 [14]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector115~0 .lut_mask = 16'hECA0;
defparam \p1|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N15
dffeas \p1|dinPX[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[14] .is_wysiwyg = "true";
defparam \p1|dinPX[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \p1|pos_X|memRAM~17 (
// Equation(s):
// \p1|pos_X|memRAM~17_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [40] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [39])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [40] & (!\p1|pos_X|memRAM_rtl_0_bypass [39]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [40]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [39]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~17 .lut_mask = 16'h3B31;
defparam \p1|pos_X|memRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N27
dffeas \p1|pos_X|dataRead[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[13] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneive_lcell_comb \p1|Selector389~0 (
// Equation(s):
// \p1|Selector389~0_combout  = (\p1|state.posA7~q  & (\p1|xi [13])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [13])))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|xi [13]),
	.datad(\p1|pos_X|dataRead [13]),
	.cin(gnd),
	.combout(\p1|Selector389~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector389~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector389~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N5
dffeas \p1|pos_a_X[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector389~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[13] .is_wysiwyg = "true";
defparam \p1|pos_a_X[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \p1|xi[13]~feeder (
// Equation(s):
// \p1|xi[13]~feeder_combout  = \p1|xi[13]~58_combout 

	.dataa(\p1|xi[13]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xi[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[13]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xi[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N17
dffeas \p1|xi[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[13]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[13] .is_wysiwyg = "true";
defparam \p1|xi[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N2
cycloneive_lcell_comb \p1|Selector550~0 (
// Equation(s):
// \p1|Selector550~0_combout  = (\p1|WideOr46~0_combout  & (\p1|Add1~26_combout  & (!\p1|aux1[28]~0_combout ))) # (!\p1|WideOr46~0_combout  & (((\p1|aux1[28]~0_combout ) # (\p1|Add8~22_combout ))))

	.dataa(\p1|Add1~26_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add8~22_combout ),
	.cin(gnd),
	.combout(\p1|Selector550~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector550~0 .lut_mask = 16'h3B38;
defparam \p1|Selector550~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneive_lcell_comb \p1|Selector550~1 (
// Equation(s):
// \p1|Selector550~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector550~0_combout  & (\p1|pos_X|dataRead [13])) # (!\p1|Selector550~0_combout  & ((\p1|Add4~22_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector550~0_combout ))))

	.dataa(\p1|pos_X|dataRead [13]),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~22_combout ),
	.datad(\p1|Selector550~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector550~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector550~1 .lut_mask = 16'hBBC0;
defparam \p1|Selector550~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N15
dffeas \p1|aux1[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector550~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[13] .is_wysiwyg = "true";
defparam \p1|aux1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \p1|Selector116~0 (
// Equation(s):
// \p1|Selector116~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [13]) # ((\p1|state.posA2~q  & \p1|aux1 [13])))) # (!\p1|state.posB5~q  & (((\p1|state.posA2~q  & \p1|aux1 [13]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xi [13]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux1 [13]),
	.cin(gnd),
	.combout(\p1|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector116~0 .lut_mask = 16'hF888;
defparam \p1|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N31
dffeas \p1|dinPX[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[13] .is_wysiwyg = "true";
defparam \p1|dinPX[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[37]~12 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[37]~12_combout  = !\p1|dinPX [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [12]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[37]~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[37]~12 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[37]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N5
dffeas \p1|pos_X|memRAM_rtl_0_bypass[37] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[37]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[38] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \p1|pos_X|memRAM~16 (
// Equation(s):
// \p1|pos_X|memRAM~16_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [37])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [38] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a12 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [38] & ((!\p1|pos_X|memRAM_rtl_0_bypass [37])))))

	.dataa(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [37]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~16 .lut_mask = 16'h3A33;
defparam \p1|pos_X|memRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N21
dffeas \p1|pos_X|dataRead[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[12] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
cycloneive_lcell_comb \p1|Selector551~0 (
// Equation(s):
// \p1|Selector551~0_combout  = (\p1|aux1[28]~0_combout  & (((\p1|Add4~20_combout )) # (!\p1|WideOr46~0_combout ))) # (!\p1|aux1[28]~0_combout  & (\p1|WideOr46~0_combout  & ((\p1|Add1~24_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add4~20_combout ),
	.datad(\p1|Add1~24_combout ),
	.cin(gnd),
	.combout(\p1|Selector551~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector551~0 .lut_mask = 16'hE6A2;
defparam \p1|Selector551~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneive_lcell_comb \p1|Selector551~1 (
// Equation(s):
// \p1|Selector551~1_combout  = (\p1|Selector551~0_combout  & (((\p1|pos_X|dataRead [12]) # (\p1|WideOr46~0_combout )))) # (!\p1|Selector551~0_combout  & (\p1|Add8~20_combout  & ((!\p1|WideOr46~0_combout ))))

	.dataa(\p1|Add8~20_combout ),
	.datab(\p1|pos_X|dataRead [12]),
	.datac(\p1|Selector551~0_combout ),
	.datad(\p1|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector551~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector551~1 .lut_mask = 16'hF0CA;
defparam \p1|Selector551~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N1
dffeas \p1|aux1[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector551~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[12] .is_wysiwyg = "true";
defparam \p1|aux1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \p1|Selector117~0 (
// Equation(s):
// \p1|Selector117~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [12]) # ((\p1|xi [12] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (((\p1|xi [12] & \p1|state.posB5~q ))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|aux1 [12]),
	.datac(\p1|xi [12]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector117~0 .lut_mask = 16'hF888;
defparam \p1|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N25
dffeas \p1|dinPX[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[12] .is_wysiwyg = "true";
defparam \p1|dinPX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \p1|pos_X|memRAM~15 (
// Equation(s):
// \p1|pos_X|memRAM~15_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [36] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [35])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [36] & (!\p1|pos_X|memRAM_rtl_0_bypass [35]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [35]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [36]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~15 .lut_mask = 16'h5D51;
defparam \p1|pos_X|memRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N3
dffeas \p1|pos_X|dataRead[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[11] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneive_lcell_comb \p1|Selector552~0 (
// Equation(s):
// \p1|Selector552~0_combout  = (\p1|WideOr46~0_combout  & (((!\p1|aux1[28]~0_combout  & \p1|Add1~22_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~18_combout ) # ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add8~18_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add1~22_combout ),
	.cin(gnd),
	.combout(\p1|Selector552~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector552~0 .lut_mask = 16'h3E32;
defparam \p1|Selector552~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneive_lcell_comb \p1|Selector552~1 (
// Equation(s):
// \p1|Selector552~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector552~0_combout  & ((\p1|pos_X|dataRead [11]))) # (!\p1|Selector552~0_combout  & (\p1|Add4~18_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector552~0_combout ))))

	.dataa(\p1|Add4~18_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|pos_X|dataRead [11]),
	.datad(\p1|Selector552~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector552~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector552~1 .lut_mask = 16'hF388;
defparam \p1|Selector552~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N7
dffeas \p1|aux1[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector552~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[11] .is_wysiwyg = "true";
defparam \p1|aux1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneive_lcell_comb \p1|Selector118~0 (
// Equation(s):
// \p1|Selector118~0_combout  = (\p1|aux1 [11] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xi [11])))) # (!\p1|aux1 [11] & (((\p1|state.posB5~q  & \p1|xi [11]))))

	.dataa(\p1|aux1 [11]),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|xi [11]),
	.cin(gnd),
	.combout(\p1|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector118~0 .lut_mask = 16'hF888;
defparam \p1|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N13
dffeas \p1|dinPX[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[11] .is_wysiwyg = "true";
defparam \p1|dinPX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[33]~10 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[33]~10_combout  = !\p1|dinPX [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[33]~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[33]~10 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[33]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[33]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \p1|pos_X|memRAM~14 (
// Equation(s):
// \p1|pos_X|memRAM~14_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [34] & ((\p1|pos_X|memRAM~3_combout  & ((!\p1|pos_X|memRAM_rtl_0_bypass [33]))) # (!\p1|pos_X|memRAM~3_combout  & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a10 )))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [34] & (((!\p1|pos_X|memRAM_rtl_0_bypass [33]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [34]),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [33]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~14 .lut_mask = 16'h20FD;
defparam \p1|pos_X|memRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N5
dffeas \p1|pos_X|dataRead[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[10] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \p1|Selector392~0 (
// Equation(s):
// \p1|Selector392~0_combout  = (\p1|state.posA7~q  & (\p1|xi [10])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [10])))

	.dataa(\p1|xi [10]),
	.datab(gnd),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|pos_X|dataRead [10]),
	.cin(gnd),
	.combout(\p1|Selector392~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector392~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector392~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N25
dffeas \p1|pos_a_X[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector392~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[10] .is_wysiwyg = "true";
defparam \p1|pos_a_X[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \p1|xi[10]~feeder (
// Equation(s):
// \p1|xi[10]~feeder_combout  = \p1|xi[10]~52_combout 

	.dataa(\p1|xi[10]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xi[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[10]~feeder .lut_mask = 16'hAAAA;
defparam \p1|xi[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \p1|xi[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[10]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[10] .is_wysiwyg = "true";
defparam \p1|xi[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneive_lcell_comb \p1|Selector553~0 (
// Equation(s):
// \p1|Selector553~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~16_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~20_combout ))))) # (!\p1|WideOr46~0_combout  & (((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add4~16_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add1~20_combout ),
	.cin(gnd),
	.combout(\p1|Selector553~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector553~0 .lut_mask = 16'hBCB0;
defparam \p1|Selector553~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneive_lcell_comb \p1|Selector553~1 (
// Equation(s):
// \p1|Selector553~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector553~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector553~0_combout  & ((\p1|pos_X|dataRead [10]))) # (!\p1|Selector553~0_combout  & (\p1|Add8~16_combout ))))

	.dataa(\p1|Add8~16_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|pos_X|dataRead [10]),
	.datad(\p1|Selector553~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector553~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector553~1 .lut_mask = 16'hFC22;
defparam \p1|Selector553~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N29
dffeas \p1|aux1[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector553~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[10] .is_wysiwyg = "true";
defparam \p1|aux1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneive_lcell_comb \p1|Selector119~0 (
// Equation(s):
// \p1|Selector119~0_combout  = (\p1|xi [10] & ((\p1|state.posB5~q ) # ((\p1|aux1 [10] & \p1|state.posA2~q )))) # (!\p1|xi [10] & (((\p1|aux1 [10] & \p1|state.posA2~q ))))

	.dataa(\p1|xi [10]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [10]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector119~0 .lut_mask = 16'hF888;
defparam \p1|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N23
dffeas \p1|dinPX[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[10] .is_wysiwyg = "true";
defparam \p1|dinPX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N10
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[49]~18 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[49]~18_combout  = !\p1|dinPX [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [18]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[49]~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[49]~18 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[49]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N11
dffeas \p1|pos_X|memRAM_rtl_0_bypass[49] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[49]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N2
cycloneive_lcell_comb \p1|pos_X|memRAM~22 (
// Equation(s):
// \p1|pos_X|memRAM~22_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [49])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [50] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a18 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [50] & ((!\p1|pos_X|memRAM_rtl_0_bypass [49])))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [50]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [49]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~22 .lut_mask = 16'h40FB;
defparam \p1|pos_X|memRAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N3
dffeas \p1|pos_X|dataRead[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[18] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneive_lcell_comb \p1|Selector384~0 (
// Equation(s):
// \p1|Selector384~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [18]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [18]))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|pos_X|dataRead [18]),
	.datad(\p1|xi [18]),
	.cin(gnd),
	.combout(\p1|Selector384~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector384~0 .lut_mask = 16'hFA50;
defparam \p1|Selector384~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N3
dffeas \p1|pos_a_X[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector384~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[18] .is_wysiwyg = "true";
defparam \p1|pos_a_X[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \p1|xi[18]~feeder (
// Equation(s):
// \p1|xi[18]~feeder_combout  = \p1|xi[18]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[18]~68_combout ),
	.cin(gnd),
	.combout(\p1|xi[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[18]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N29
dffeas \p1|xi[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[18]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[18] .is_wysiwyg = "true";
defparam \p1|xi[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneive_lcell_comb \p1|Selector543~0 (
// Equation(s):
// \p1|Selector543~0_combout  = (\p1|aux1[28]~0_combout  & (((\p1|Add4~36_combout )) # (!\p1|WideOr46~0_combout ))) # (!\p1|aux1[28]~0_combout  & (\p1|WideOr46~0_combout  & ((\p1|Add1~40_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add4~36_combout ),
	.datad(\p1|Add1~40_combout ),
	.cin(gnd),
	.combout(\p1|Selector543~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector543~0 .lut_mask = 16'hE6A2;
defparam \p1|Selector543~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneive_lcell_comb \p1|Selector543~1 (
// Equation(s):
// \p1|Selector543~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector543~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector543~0_combout  & ((\p1|pos_X|dataRead [20]))) # (!\p1|Selector543~0_combout  & (\p1|Add8~36_combout ))))

	.dataa(\p1|Add8~36_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|pos_X|dataRead [20]),
	.datad(\p1|Selector543~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector543~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector543~1 .lut_mask = 16'hFC22;
defparam \p1|Selector543~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N7
dffeas \p1|aux1[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector543~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[20] .is_wysiwyg = "true";
defparam \p1|aux1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \p1|Selector109~0 (
// Equation(s):
// \p1|Selector109~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [20]) # ((\p1|aux1 [20] & \p1|state.posA2~q )))) # (!\p1|state.posB5~q  & (\p1|aux1 [20] & (\p1|state.posA2~q )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|aux1 [20]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xi [20]),
	.cin(gnd),
	.combout(\p1|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector109~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N23
dffeas \p1|dinPX[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[20] .is_wysiwyg = "true";
defparam \p1|dinPX[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[53]~20 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[53]~20_combout  = !\p1|dinPX [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [20]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[53]~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[53]~20 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[53]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[53] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[53]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \p1|pos_X|memRAM~24 (
// Equation(s):
// \p1|pos_X|memRAM~24_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [54] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [53])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a20 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [54] & (!\p1|pos_X|memRAM_rtl_0_bypass [53]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [54]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [53]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~24 .lut_mask = 16'h3B31;
defparam \p1|pos_X|memRAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N11
dffeas \p1|pos_X|dataRead[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[20] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \p1|Selector382~0 (
// Equation(s):
// \p1|Selector382~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [20]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [20]))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|pos_X|dataRead [20]),
	.datad(\p1|xi [20]),
	.cin(gnd),
	.combout(\p1|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector382~0 .lut_mask = 16'hFA50;
defparam \p1|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \p1|pos_a_X[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector382~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[20] .is_wysiwyg = "true";
defparam \p1|pos_a_X[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneive_lcell_comb \p1|xi[21]~74 (
// Equation(s):
// \p1|xi[21]~74_combout  = (\p1|pos_a_X [21] & ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & (\p1|xi[20]~73  & VCC)) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|xi[20]~73 )))) # (!\p1|pos_a_X [21] & 
// ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & (!\p1|xi[20]~73 )) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & ((\p1|xi[20]~73 ) # (GND)))))
// \p1|xi[21]~75  = CARRY((\p1|pos_a_X [21] & (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21  & !\p1|xi[20]~73 )) # (!\p1|pos_a_X [21] & ((!\p1|xi[20]~73 ) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\p1|pos_a_X [21]),
	.datab(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[20]~73 ),
	.combout(\p1|xi[21]~74_combout ),
	.cout(\p1|xi[21]~75 ));
// synopsys translate_off
defparam \p1|xi[21]~74 .lut_mask = 16'h9617;
defparam \p1|xi[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \p1|xi[21]~feeder (
// Equation(s):
// \p1|xi[21]~feeder_combout  = \p1|xi[21]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[21]~74_combout ),
	.cin(gnd),
	.combout(\p1|xi[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[21]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N31
dffeas \p1|xi[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[21]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[21] .is_wysiwyg = "true";
defparam \p1|xi[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \p1|Selector381~0 (
// Equation(s):
// \p1|Selector381~0_combout  = (\p1|state.posA7~q  & (\p1|xi [21])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [21])))

	.dataa(\p1|xi [21]),
	.datab(gnd),
	.datac(\p1|pos_X|dataRead [21]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector381~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector381~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector381~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N27
dffeas \p1|pos_a_X[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector381~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[21] .is_wysiwyg = "true";
defparam \p1|pos_a_X[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \p1|xi[22]~76 (
// Equation(s):
// \p1|xi[22]~76_combout  = ((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  $ (\p1|pos_a_X [22] $ (!\p1|xi[21]~75 )))) # (GND)
// \p1|xi[22]~77  = CARRY((\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  & ((\p1|pos_a_X [22]) # (!\p1|xi[21]~75 ))) # (!\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22  & (\p1|pos_a_X [22] & !\p1|xi[21]~75 )))

	.dataa(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\p1|pos_a_X [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|xi[21]~75 ),
	.combout(\p1|xi[22]~76_combout ),
	.cout(\p1|xi[22]~77 ));
// synopsys translate_off
defparam \p1|xi[22]~76 .lut_mask = 16'h698E;
defparam \p1|xi[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \p1|xi[22]~feeder (
// Equation(s):
// \p1|xi[22]~feeder_combout  = \p1|xi[22]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[22]~76_combout ),
	.cin(gnd),
	.combout(\p1|xi[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[22]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N25
dffeas \p1|xi[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[22]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[22] .is_wysiwyg = "true";
defparam \p1|xi[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N30
cycloneive_lcell_comb \p1|Selector541~0 (
// Equation(s):
// \p1|Selector541~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|Add4~40_combout ) # ((!\p1|aux1[28]~0_combout )))) # (!\p1|WideOr46~0_combout  & (((\p1|pos_X|dataRead [22] & \p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add4~40_combout ),
	.datab(\p1|pos_X|dataRead [22]),
	.datac(\p1|WideOr46~0_combout ),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector541~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector541~0 .lut_mask = 16'hACF0;
defparam \p1|Selector541~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N8
cycloneive_lcell_comb \p1|Selector541~1 (
// Equation(s):
// \p1|Selector541~1_combout  = (\p1|Selector541~0_combout  & ((\p1|aux1[28]~0_combout ) # ((\p1|Add1~44_combout )))) # (!\p1|Selector541~0_combout  & (!\p1|aux1[28]~0_combout  & (\p1|Add8~40_combout )))

	.dataa(\p1|Selector541~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add8~40_combout ),
	.datad(\p1|Add1~44_combout ),
	.cin(gnd),
	.combout(\p1|Selector541~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector541~1 .lut_mask = 16'hBA98;
defparam \p1|Selector541~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N9
dffeas \p1|aux1[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector541~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[22] .is_wysiwyg = "true";
defparam \p1|aux1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneive_lcell_comb \p1|Selector107~0 (
// Equation(s):
// \p1|Selector107~0_combout  = (\p1|xi [22] & ((\p1|state.posB5~q ) # ((\p1|aux1 [22] & \p1|state.posA2~q )))) # (!\p1|xi [22] & (\p1|aux1 [22] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xi [22]),
	.datab(\p1|aux1 [22]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector107~0 .lut_mask = 16'hECA0;
defparam \p1|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N3
dffeas \p1|dinPX[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[22] .is_wysiwyg = "true";
defparam \p1|dinPX[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[57]~22 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[57]~22_combout  = !\p1|dinPX [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [22]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[57]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[57]~22 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[57]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N5
dffeas \p1|pos_X|memRAM_rtl_0_bypass[57] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[57]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[58]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N31
dffeas \p1|pos_X|memRAM_rtl_0_bypass[58] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \p1|pos_X|memRAM~26 (
// Equation(s):
// \p1|pos_X|memRAM~26_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [57])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [58] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a22 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [58] & (!\p1|pos_X|memRAM_rtl_0_bypass [57]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [57]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [58]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~26 .lut_mask = 16'h7323;
defparam \p1|pos_X|memRAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N11
dffeas \p1|pos_X|dataRead[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[22] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \p1|Selector380~0 (
// Equation(s):
// \p1|Selector380~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [22]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [22]))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|pos_X|dataRead [22]),
	.datad(\p1|xi [22]),
	.cin(gnd),
	.combout(\p1|Selector380~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector380~0 .lut_mask = 16'hFA50;
defparam \p1|Selector380~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N9
dffeas \p1|pos_a_X[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector380~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[22] .is_wysiwyg = "true";
defparam \p1|pos_a_X[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \p1|xi[23]~feeder (
// Equation(s):
// \p1|xi[23]~feeder_combout  = \p1|xi[23]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[23]~78_combout ),
	.cin(gnd),
	.combout(\p1|xi[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[23]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N23
dffeas \p1|xi[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[23]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[23] .is_wysiwyg = "true";
defparam \p1|xi[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneive_lcell_comb \p1|Selector540~0 (
// Equation(s):
// \p1|Selector540~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & (\p1|Add1~46_combout )) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~42_combout )))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add1~46_combout ),
	.datad(\p1|Add8~42_combout ),
	.cin(gnd),
	.combout(\p1|Selector540~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector540~0 .lut_mask = 16'h7362;
defparam \p1|Selector540~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneive_lcell_comb \p1|Selector540~1 (
// Equation(s):
// \p1|Selector540~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector540~0_combout  & (\p1|pos_X|dataRead [23])) # (!\p1|Selector540~0_combout  & ((\p1|Add4~42_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector540~0_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|pos_X|dataRead [23]),
	.datac(\p1|Add4~42_combout ),
	.datad(\p1|Selector540~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector540~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector540~1 .lut_mask = 16'hDDA0;
defparam \p1|Selector540~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N27
dffeas \p1|aux1[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector540~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[23] .is_wysiwyg = "true";
defparam \p1|aux1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneive_lcell_comb \p1|Selector106~0 (
// Equation(s):
// \p1|Selector106~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [23]) # ((\p1|state.posB5~q  & \p1|xi [23])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xi [23])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xi [23]),
	.datad(\p1|aux1 [23]),
	.cin(gnd),
	.combout(\p1|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector106~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N31
dffeas \p1|dinPX[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[23] .is_wysiwyg = "true";
defparam \p1|dinPX[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[59]~23 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[59]~23_combout  = !\p1|dinPX [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [23]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[59]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[59]~23 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[59]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \p1|pos_X|memRAM_rtl_0_bypass[59] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[59]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[60]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[60] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \p1|pos_X|memRAM~27 (
// Equation(s):
// \p1|pos_X|memRAM~27_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [59])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [60] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a23 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [60] & (!\p1|pos_X|memRAM_rtl_0_bypass [59]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [59]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~27 .lut_mask = 16'h7233;
defparam \p1|pos_X|memRAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N13
dffeas \p1|pos_X|dataRead[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[23] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneive_lcell_comb \p1|Selector538~0 (
// Equation(s):
// \p1|Selector538~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & ((\p1|Add1~50_combout ))) # (!\p1|WideOr46~0_combout  & (\p1|Add8~46_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add8~46_combout ),
	.datad(\p1|Add1~50_combout ),
	.cin(gnd),
	.combout(\p1|Selector538~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector538~0 .lut_mask = 16'h7632;
defparam \p1|Selector538~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N12
cycloneive_lcell_comb \p1|Selector538~1 (
// Equation(s):
// \p1|Selector538~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector538~0_combout  & ((\p1|pos_X|dataRead [25]))) # (!\p1|Selector538~0_combout  & (\p1|Add4~46_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector538~0_combout ))))

	.dataa(\p1|Add4~46_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|pos_X|dataRead [25]),
	.datad(\p1|Selector538~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector538~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector538~1 .lut_mask = 16'hF388;
defparam \p1|Selector538~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N13
dffeas \p1|aux1[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector538~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[25] .is_wysiwyg = "true";
defparam \p1|aux1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \p1|Selector104~0 (
// Equation(s):
// \p1|Selector104~0_combout  = (\p1|aux1 [25] & ((\p1|state.posA2~q ) # ((\p1|xi [25] & \p1|state.posB5~q )))) # (!\p1|aux1 [25] & (((\p1|xi [25] & \p1|state.posB5~q ))))

	.dataa(\p1|aux1 [25]),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|xi [25]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector104~0 .lut_mask = 16'hF888;
defparam \p1|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N5
dffeas \p1|dinPX[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[25] .is_wysiwyg = "true";
defparam \p1|dinPX[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[63]~25 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[63]~25_combout  = !\p1|dinPX [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPX [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[63]~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[63]~25 .lut_mask = 16'h0F0F;
defparam \p1|pos_X|memRAM_rtl_0_bypass[63]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[63] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[63]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[64]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[64] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \p1|pos_X|memRAM~29 (
// Equation(s):
// \p1|pos_X|memRAM~29_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [63])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [64] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a25 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [64] & (!\p1|pos_X|memRAM_rtl_0_bypass [63]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [63]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [64]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~29 .lut_mask = 16'h7323;
defparam \p1|pos_X|memRAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N17
dffeas \p1|pos_X|dataRead[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[25] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneive_lcell_comb \p1|Selector377~0 (
// Equation(s):
// \p1|Selector377~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [25]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [25]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [25]),
	.datad(\p1|xi [25]),
	.cin(gnd),
	.combout(\p1|Selector377~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector377~0 .lut_mask = 16'hFC30;
defparam \p1|Selector377~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N9
dffeas \p1|pos_a_X[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector377~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[25] .is_wysiwyg = "true";
defparam \p1|pos_a_X[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneive_lcell_comb \p1|xi[26]~feeder (
// Equation(s):
// \p1|xi[26]~feeder_combout  = \p1|xi[26]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[26]~84_combout ),
	.cin(gnd),
	.combout(\p1|xi[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[26]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N7
dffeas \p1|xi[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[26]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[26] .is_wysiwyg = "true";
defparam \p1|xi[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N6
cycloneive_lcell_comb \p1|Selector535~0 (
// Equation(s):
// \p1|Selector535~0_combout  = (\p1|aux1[28]~0_combout  & (((\p1|Add4~52_combout )) # (!\p1|WideOr46~0_combout ))) # (!\p1|aux1[28]~0_combout  & (\p1|WideOr46~0_combout  & ((\p1|Add1~56_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add4~52_combout ),
	.datad(\p1|Add1~56_combout ),
	.cin(gnd),
	.combout(\p1|Selector535~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector535~0 .lut_mask = 16'hE6A2;
defparam \p1|Selector535~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
cycloneive_lcell_comb \p1|Selector535~1 (
// Equation(s):
// \p1|Selector535~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector535~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector535~0_combout  & ((\p1|pos_X|dataRead [28]))) # (!\p1|Selector535~0_combout  & (\p1|Add8~52_combout ))))

	.dataa(\p1|Add8~52_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|pos_X|dataRead [28]),
	.datad(\p1|Selector535~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector535~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector535~1 .lut_mask = 16'hFC22;
defparam \p1|Selector535~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N13
dffeas \p1|aux1[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector535~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[28] .is_wysiwyg = "true";
defparam \p1|aux1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N4
cycloneive_lcell_comb \p1|Selector101~0 (
// Equation(s):
// \p1|Selector101~0_combout  = (\p1|aux1 [28] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xi [28])))) # (!\p1|aux1 [28] & (\p1|state.posB5~q  & ((\p1|xi [28]))))

	.dataa(\p1|aux1 [28]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xi [28]),
	.cin(gnd),
	.combout(\p1|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector101~0 .lut_mask = 16'hECA0;
defparam \p1|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N5
dffeas \p1|dinPX[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[28] .is_wysiwyg = "true";
defparam \p1|dinPX[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[69]~28 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[69]~28_combout  = !\p1|dinPX [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [28]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[69]~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[69]~28 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[69]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[69] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[69]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[70]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N3
dffeas \p1|pos_X|memRAM_rtl_0_bypass[70] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N10
cycloneive_lcell_comb \p1|pos_X|memRAM~32 (
// Equation(s):
// \p1|pos_X|memRAM~32_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [69])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [70] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a28 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [70] & (!\p1|pos_X|memRAM_rtl_0_bypass [69]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [69]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [70]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~32 .lut_mask = 16'h7323;
defparam \p1|pos_X|memRAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N11
dffeas \p1|pos_X|dataRead[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[28] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneive_lcell_comb \p1|Add4~58 (
// Equation(s):
// \p1|Add4~58_combout  = \p1|pos_Y|dataRead [31] $ (\p1|pos_X|dataRead [29] $ (\p1|Add4~57 ))

	.dataa(\p1|pos_Y|dataRead [31]),
	.datab(\p1|pos_X|dataRead [29]),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1|Add4~57 ),
	.combout(\p1|Add4~58_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add4~58 .lut_mask = 16'h9696;
defparam \p1|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
cycloneive_lcell_comb \p1|Add1~62 (
// Equation(s):
// \p1|Add1~62_combout  = \p1|pos_X|dataRead [31] $ (\p1|Add1~61  $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\p1|pos_X|dataRead [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\p1|Add1~61 ),
	.combout(\p1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add1~62 .lut_mask = 16'hA55A;
defparam \p1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N28
cycloneive_lcell_comb \p1|Add8~58 (
// Equation(s):
// \p1|Add8~58_combout  = \p1|xj [31] $ (\p1|Add8~57  $ (\p1|xi [29]))

	.dataa(gnd),
	.datab(\p1|xj [31]),
	.datac(gnd),
	.datad(\p1|xi [29]),
	.cin(\p1|Add8~57 ),
	.combout(\p1|Add8~58_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add8~58 .lut_mask = 16'hC33C;
defparam \p1|Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneive_lcell_comb \p1|Selector532~0 (
// Equation(s):
// \p1|Selector532~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & (\p1|Add1~62_combout )) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~58_combout )))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add1~62_combout ),
	.datad(\p1|Add8~58_combout ),
	.cin(gnd),
	.combout(\p1|Selector532~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector532~0 .lut_mask = 16'h7362;
defparam \p1|Selector532~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneive_lcell_comb \p1|Selector532~1 (
// Equation(s):
// \p1|Selector532~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector532~0_combout  & ((\p1|pos_X|dataRead [31]))) # (!\p1|Selector532~0_combout  & (\p1|Add4~58_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector532~0_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|Add4~58_combout ),
	.datac(\p1|pos_X|dataRead [31]),
	.datad(\p1|Selector532~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector532~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector532~1 .lut_mask = 16'hF588;
defparam \p1|Selector532~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N9
dffeas \p1|aux1[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector532~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[31] .is_wysiwyg = "true";
defparam \p1|aux1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \p1|Selector371~0 (
// Equation(s):
// \p1|Selector371~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [31]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [31]))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|pos_X|dataRead [31]),
	.datac(gnd),
	.datad(\p1|xi [31]),
	.cin(gnd),
	.combout(\p1|Selector371~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector371~0 .lut_mask = 16'hEE44;
defparam \p1|Selector371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N17
dffeas \p1|pos_a_X[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector371~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[31] .is_wysiwyg = "true";
defparam \p1|pos_a_X[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \p1|xi[31]~94 (
// Equation(s):
// \p1|xi[31]~94_combout  = \p1|pos_a_X [31] $ (\p1|xi[30]~93  $ (\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\p1|pos_a_X [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|offset_x|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\p1|xi[30]~93 ),
	.combout(\p1|xi[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[31]~94 .lut_mask = 16'hA55A;
defparam \p1|xi[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \p1|xi[31]~feeder (
// Equation(s):
// \p1|xi[31]~feeder_combout  = \p1|xi[31]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[31]~94_combout ),
	.cin(gnd),
	.combout(\p1|xi[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[31]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N19
dffeas \p1|xi[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[31]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[31] .is_wysiwyg = "true";
defparam \p1|xi[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N10
cycloneive_lcell_comb \p1|Selector98~0 (
// Equation(s):
// \p1|Selector98~0_combout  = (\p1|aux1 [31] & ((\p1|state.posA2~q ) # ((\p1|xi [31] & \p1|state.posB5~q )))) # (!\p1|aux1 [31] & (\p1|xi [31] & ((\p1|state.posB5~q ))))

	.dataa(\p1|aux1 [31]),
	.datab(\p1|xi [31]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector98~0 .lut_mask = 16'hECA0;
defparam \p1|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N11
dffeas \p1|dinPX[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[31] .is_wysiwyg = "true";
defparam \p1|dinPX[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[75]~31 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[75]~31_combout  = !\p1|dinPX [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [31]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[75]~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[75]~31 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[75]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \p1|pos_X|memRAM_rtl_0_bypass[75] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[75]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N22
cycloneive_lcell_comb \p1|pos_X|memRAM~35 (
// Equation(s):
// \p1|pos_X|memRAM~35_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [76] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [75])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a31 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [76] & (!\p1|pos_X|memRAM_rtl_0_bypass [75]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [76]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [75]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~35 .lut_mask = 16'h3B31;
defparam \p1|pos_X|memRAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N23
dffeas \p1|pos_X|dataRead[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[31] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y23_N31
dffeas \p1|aux3[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[31]~94_combout ),
	.asdata(\p1|pos_X|dataRead [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[31] .is_wysiwyg = "true";
defparam \p1|aux3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N16
cycloneive_lcell_comb \p1|Selector163~0 (
// Equation(s):
// \p1|Selector163~0_combout  = (\p1|xj [31] & ((\p1|state.posB5~q ) # ((\p1|aux3 [31] & \p1|state.posA2~q )))) # (!\p1|xj [31] & (\p1|aux3 [31] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xj [31]),
	.datab(\p1|aux3 [31]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector163~0 .lut_mask = 16'hECA0;
defparam \p1|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N17
dffeas \p1|dinPY[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[31] .is_wysiwyg = "true";
defparam \p1|dinPY[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[71]~29 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[71]~29_combout  = !\p1|dinPY [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [29]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[71]~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[71]~29 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[71]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[71] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[71]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM~33 (
// Equation(s):
// \p1|pos_Y|memRAM~33_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [72] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [71]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a29 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [72] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [71]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [72]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [71]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~33 .lut_mask = 16'h20FD;
defparam \p1|pos_Y|memRAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N15
dffeas \p1|pos_Y|dataRead[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[29] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneive_lcell_comb \p1|Selector405~0 (
// Equation(s):
// \p1|Selector405~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [29]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [29]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_Y|dataRead [29]),
	.datad(\p1|xj [29]),
	.cin(gnd),
	.combout(\p1|Selector405~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector405~0 .lut_mask = 16'hFC30;
defparam \p1|Selector405~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N27
dffeas \p1|pos_a_Y[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector405~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[29] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneive_lcell_comb \p1|xj[29]~feeder (
// Equation(s):
// \p1|xj[29]~feeder_combout  = \p1|xj[29]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[29]~90_combout ),
	.cin(gnd),
	.combout(\p1|xj[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[29]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N11
dffeas \p1|xj[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[29]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[29] .is_wysiwyg = "true";
defparam \p1|xj[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
cycloneive_lcell_comb \p1|aux3[29]~feeder (
// Equation(s):
// \p1|aux3[29]~feeder_combout  = \p1|aux3[29]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[29]~90_combout ),
	.cin(gnd),
	.combout(\p1|aux3[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[29]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N7
dffeas \p1|aux3[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[29]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[29] .is_wysiwyg = "true";
defparam \p1|aux3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N8
cycloneive_lcell_comb \p1|Selector165~0 (
// Equation(s):
// \p1|Selector165~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [29]) # ((\p1|state.posB5~q  & \p1|xj [29])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [29])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [29]),
	.datad(\p1|aux3 [29]),
	.cin(gnd),
	.combout(\p1|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector165~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N9
dffeas \p1|dinPY[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector165~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[29] .is_wysiwyg = "true";
defparam \p1|dinPY[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM~32 (
// Equation(s):
// \p1|pos_Y|memRAM~32_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [70] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [69])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a28 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [70] & (!\p1|pos_Y|memRAM_rtl_0_bypass [69]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [69]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [70]),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~32 .lut_mask = 16'h55D1;
defparam \p1|pos_Y|memRAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N3
dffeas \p1|pos_Y|dataRead[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[28] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneive_lcell_comb \p1|Selector406~0 (
// Equation(s):
// \p1|Selector406~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [28]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [28]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_Y|dataRead [28]),
	.datad(\p1|xj [28]),
	.cin(gnd),
	.combout(\p1|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector406~0 .lut_mask = 16'hFC30;
defparam \p1|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N13
dffeas \p1|pos_a_Y[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector406~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[28] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneive_lcell_comb \p1|xj[28]~feeder (
// Equation(s):
// \p1|xj[28]~feeder_combout  = \p1|xj[28]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[28]~88_combout ),
	.cin(gnd),
	.combout(\p1|xj[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[28]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N21
dffeas \p1|xj[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[28]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[28] .is_wysiwyg = "true";
defparam \p1|xj[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N30
cycloneive_lcell_comb \p1|aux3[28]~feeder (
// Equation(s):
// \p1|aux3[28]~feeder_combout  = \p1|aux3[28]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[28]~88_combout ),
	.cin(gnd),
	.combout(\p1|aux3[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[28]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N31
dffeas \p1|aux3[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[28]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[28] .is_wysiwyg = "true";
defparam \p1|aux3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N18
cycloneive_lcell_comb \p1|Selector166~0 (
// Equation(s):
// \p1|Selector166~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [28]) # ((\p1|xj [28] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [28] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [28]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [28]),
	.cin(gnd),
	.combout(\p1|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector166~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N19
dffeas \p1|dinPY[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[28] .is_wysiwyg = "true";
defparam \p1|dinPY[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM~31 (
// Equation(s):
// \p1|pos_Y|memRAM~31_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [67])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [68] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a27 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [68] & (!\p1|pos_Y|memRAM_rtl_0_bypass [67]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [67]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [68]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~31 .lut_mask = 16'h7545;
defparam \p1|pos_Y|memRAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N17
dffeas \p1|pos_Y|dataRead[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[27] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \p1|Selector407~0 (
// Equation(s):
// \p1|Selector407~0_combout  = (\p1|state.posA7~q  & (\p1|xj [27])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [27])))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|xj [27]),
	.datad(\p1|pos_Y|dataRead [27]),
	.cin(gnd),
	.combout(\p1|Selector407~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector407~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N25
dffeas \p1|pos_a_Y[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector407~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[27] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y23_N23
dffeas \p1|xj[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[27]~86_combout ),
	.asdata(\p1|pos_Y|dataRead [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[27] .is_wysiwyg = "true";
defparam \p1|xj[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneive_lcell_comb \p1|aux3[27]~feeder (
// Equation(s):
// \p1|aux3[27]~feeder_combout  = \p1|aux3[27]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[27]~86_combout ),
	.cin(gnd),
	.combout(\p1|aux3[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[27]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N23
dffeas \p1|aux3[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[27]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[27] .is_wysiwyg = "true";
defparam \p1|aux3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N26
cycloneive_lcell_comb \p1|Selector167~0 (
// Equation(s):
// \p1|Selector167~0_combout  = (\p1|xj [27] & ((\p1|state.posB5~q ) # ((\p1|aux3 [27] & \p1|state.posA2~q )))) # (!\p1|xj [27] & (\p1|aux3 [27] & (\p1|state.posA2~q )))

	.dataa(\p1|xj [27]),
	.datab(\p1|aux3 [27]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector167~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N27
dffeas \p1|dinPY[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector167~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[27] .is_wysiwyg = "true";
defparam \p1|dinPY[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[66] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM~30 (
// Equation(s):
// \p1|pos_Y|memRAM~30_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [65])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [66] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a26 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [66] & (!\p1|pos_Y|memRAM_rtl_0_bypass [65]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [65]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~30 .lut_mask = 16'h7455;
defparam \p1|pos_Y|memRAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N13
dffeas \p1|pos_Y|dataRead[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[26] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N24
cycloneive_lcell_comb \p1|aux3[26]~feeder (
// Equation(s):
// \p1|aux3[26]~feeder_combout  = \p1|aux3[26]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[26]~84_combout ),
	.cin(gnd),
	.combout(\p1|aux3[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[26]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N25
dffeas \p1|aux3[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[26]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[26] .is_wysiwyg = "true";
defparam \p1|aux3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N14
cycloneive_lcell_comb \p1|Selector168~0 (
// Equation(s):
// \p1|Selector168~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [26]) # ((\p1|state.posA2~q  & \p1|aux3 [26])))) # (!\p1|state.posB5~q  & (\p1|state.posA2~q  & ((\p1|aux3 [26]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|xj [26]),
	.datad(\p1|aux3 [26]),
	.cin(gnd),
	.combout(\p1|Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector168~0 .lut_mask = 16'hECA0;
defparam \p1|Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N15
dffeas \p1|dinPY[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector168~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[26] .is_wysiwyg = "true";
defparam \p1|dinPY[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N18
cycloneive_lcell_comb \p1|pos_Y|memRAM~29 (
// Equation(s):
// \p1|pos_Y|memRAM~29_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [64] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [63])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a25 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [64] & (!\p1|pos_Y|memRAM_rtl_0_bypass [63]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [63]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [64]),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~29 .lut_mask = 16'h55D1;
defparam \p1|pos_Y|memRAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N19
dffeas \p1|pos_Y|dataRead[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[25] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
cycloneive_lcell_comb \p1|aux3[25]~feeder (
// Equation(s):
// \p1|aux3[25]~feeder_combout  = \p1|aux3[25]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[25]~82_combout ),
	.cin(gnd),
	.combout(\p1|aux3[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[25]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N19
dffeas \p1|aux3[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[25]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[25] .is_wysiwyg = "true";
defparam \p1|aux3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N4
cycloneive_lcell_comb \p1|Selector169~0 (
// Equation(s):
// \p1|Selector169~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [25]) # ((\p1|state.posB5~q  & \p1|xj [25])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & ((\p1|xj [25]))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux3 [25]),
	.datad(\p1|xj [25]),
	.cin(gnd),
	.combout(\p1|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector169~0 .lut_mask = 16'hECA0;
defparam \p1|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N5
dffeas \p1|dinPY[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[25] .is_wysiwyg = "true";
defparam \p1|dinPY[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N17
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[62] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM~28 (
// Equation(s):
// \p1|pos_Y|memRAM~28_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [61])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [62] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a24 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [62] & (!\p1|pos_Y|memRAM_rtl_0_bypass [61]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [61]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~28 .lut_mask = 16'h7455;
defparam \p1|pos_Y|memRAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N13
dffeas \p1|pos_Y|dataRead[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[24] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N4
cycloneive_lcell_comb \p1|aux3[24]~feeder (
// Equation(s):
// \p1|aux3[24]~feeder_combout  = \p1|aux3[24]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[24]~80_combout ),
	.cin(gnd),
	.combout(\p1|aux3[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[24]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N5
dffeas \p1|aux3[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[24]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[24] .is_wysiwyg = "true";
defparam \p1|aux3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N26
cycloneive_lcell_comb \p1|Selector170~0 (
// Equation(s):
// \p1|Selector170~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [24]) # ((\p1|state.posA2~q  & \p1|aux3 [24])))) # (!\p1|state.posB5~q  & (\p1|state.posA2~q  & (\p1|aux3 [24])))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|aux3 [24]),
	.datad(\p1|xj [24]),
	.cin(gnd),
	.combout(\p1|Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector170~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N27
dffeas \p1|dinPY[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector170~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[24] .is_wysiwyg = "true";
defparam \p1|dinPY[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM~27 (
// Equation(s):
// \p1|pos_Y|memRAM~27_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [59])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [60] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a23 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [60] & (!\p1|pos_Y|memRAM_rtl_0_bypass [59]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [59]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [60]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~27 .lut_mask = 16'h7545;
defparam \p1|pos_Y|memRAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N3
dffeas \p1|pos_Y|dataRead[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[23] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N0
cycloneive_lcell_comb \p1|Selector411~0 (
// Equation(s):
// \p1|Selector411~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [23]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [23]))

	.dataa(\p1|pos_Y|dataRead [23]),
	.datab(gnd),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xj [23]),
	.cin(gnd),
	.combout(\p1|Selector411~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector411~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector411~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y21_N1
dffeas \p1|pos_a_Y[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector411~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[23] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneive_lcell_comb \p1|xj[23]~feeder (
// Equation(s):
// \p1|xj[23]~feeder_combout  = \p1|xj[23]~78_combout 

	.dataa(gnd),
	.datab(\p1|xj[23]~78_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|xj[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[23]~feeder .lut_mask = 16'hCCCC;
defparam \p1|xj[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N15
dffeas \p1|xj[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[23]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[23] .is_wysiwyg = "true";
defparam \p1|xj[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N22
cycloneive_lcell_comb \p1|aux3[23]~feeder (
// Equation(s):
// \p1|aux3[23]~feeder_combout  = \p1|aux3[23]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[23]~78_combout ),
	.cin(gnd),
	.combout(\p1|aux3[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[23]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N23
dffeas \p1|aux3[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[23]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[23] .is_wysiwyg = "true";
defparam \p1|aux3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N30
cycloneive_lcell_comb \p1|Selector171~0 (
// Equation(s):
// \p1|Selector171~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [23]) # ((\p1|state.posB5~q  & \p1|xj [23])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [23])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [23]),
	.datad(\p1|aux3 [23]),
	.cin(gnd),
	.combout(\p1|Selector171~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector171~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N31
dffeas \p1|dinPY[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector171~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[23] .is_wysiwyg = "true";
defparam \p1|dinPY[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N21
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[58] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM~26 (
// Equation(s):
// \p1|pos_Y|memRAM~26_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [57])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [58] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a22 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [58] & (!\p1|pos_Y|memRAM_rtl_0_bypass [57]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [57]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~26 .lut_mask = 16'h7455;
defparam \p1|pos_Y|memRAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N15
dffeas \p1|pos_Y|dataRead[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[22] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneive_lcell_comb \p1|Selector412~0 (
// Equation(s):
// \p1|Selector412~0_combout  = (\p1|state.posA7~q  & (\p1|xj [22])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [22])))

	.dataa(gnd),
	.datab(\p1|xj [22]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|pos_Y|dataRead [22]),
	.cin(gnd),
	.combout(\p1|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector412~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N7
dffeas \p1|pos_a_Y[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector412~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[22] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneive_lcell_comb \p1|xj[22]~feeder (
// Equation(s):
// \p1|xj[22]~feeder_combout  = \p1|xj[22]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[22]~76_combout ),
	.cin(gnd),
	.combout(\p1|xj[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[22]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N17
dffeas \p1|xj[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[22]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[22] .is_wysiwyg = "true";
defparam \p1|xj[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
cycloneive_lcell_comb \p1|aux3[22]~feeder (
// Equation(s):
// \p1|aux3[22]~feeder_combout  = \p1|aux3[22]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[22]~76_combout ),
	.cin(gnd),
	.combout(\p1|aux3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[22]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N13
dffeas \p1|aux3[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[22]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[22] .is_wysiwyg = "true";
defparam \p1|aux3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N26
cycloneive_lcell_comb \p1|Selector172~0 (
// Equation(s):
// \p1|Selector172~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [22]) # ((\p1|state.posA2~q  & \p1|aux3 [22])))) # (!\p1|state.posB5~q  & (((\p1|state.posA2~q  & \p1|aux3 [22]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xj [22]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux3 [22]),
	.cin(gnd),
	.combout(\p1|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector172~0 .lut_mask = 16'hF888;
defparam \p1|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N27
dffeas \p1|dinPY[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[22] .is_wysiwyg = "true";
defparam \p1|dinPY[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM~25 (
// Equation(s):
// \p1|pos_Y|memRAM~25_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [56] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [55])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a21 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [56] & (!\p1|pos_Y|memRAM_rtl_0_bypass [55]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [55]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [56]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~25 .lut_mask = 16'h5D51;
defparam \p1|pos_Y|memRAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N15
dffeas \p1|pos_Y|dataRead[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[21] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \p1|Selector413~0 (
// Equation(s):
// \p1|Selector413~0_combout  = (\p1|state.posA7~q  & (\p1|xj [21])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [21])))

	.dataa(\p1|xj [21]),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [21]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector413~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector413~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector413~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N3
dffeas \p1|pos_a_Y[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector413~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[21] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \p1|xj[21]~feeder (
// Equation(s):
// \p1|xj[21]~feeder_combout  = \p1|xj[21]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[21]~74_combout ),
	.cin(gnd),
	.combout(\p1|xj[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[21]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N27
dffeas \p1|xj[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[21]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[21] .is_wysiwyg = "true";
defparam \p1|xj[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N26
cycloneive_lcell_comb \p1|aux3[21]~feeder (
// Equation(s):
// \p1|aux3[21]~feeder_combout  = \p1|aux3[21]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[21]~74_combout ),
	.cin(gnd),
	.combout(\p1|aux3[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[21]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N27
dffeas \p1|aux3[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[21]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[21] .is_wysiwyg = "true";
defparam \p1|aux3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N8
cycloneive_lcell_comb \p1|Selector173~0 (
// Equation(s):
// \p1|Selector173~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [21]) # ((\p1|state.posB5~q  & \p1|xj [21])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [21])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [21]),
	.datad(\p1|aux3 [21]),
	.cin(gnd),
	.combout(\p1|Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector173~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N9
dffeas \p1|dinPY[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[21] .is_wysiwyg = "true";
defparam \p1|dinPY[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[54] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM~24 (
// Equation(s):
// \p1|pos_Y|memRAM~24_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [53])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [54] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a20 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [54] & (!\p1|pos_Y|memRAM_rtl_0_bypass [53]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [53]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [54]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~24 .lut_mask = 16'h7455;
defparam \p1|pos_Y|memRAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N29
dffeas \p1|pos_Y|dataRead[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[20] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \p1|Selector414~0 (
// Equation(s):
// \p1|Selector414~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [20]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [20]))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|pos_Y|dataRead [20]),
	.datac(\p1|xj [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector414~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector414~0 .lut_mask = 16'hE4E4;
defparam \p1|Selector414~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N17
dffeas \p1|pos_a_Y[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector414~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[20] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \p1|xj[20]~feeder (
// Equation(s):
// \p1|xj[20]~feeder_combout  = \p1|xj[20]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[20]~72_combout ),
	.cin(gnd),
	.combout(\p1|xj[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[20]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N9
dffeas \p1|xj[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[20]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[20] .is_wysiwyg = "true";
defparam \p1|xj[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N20
cycloneive_lcell_comb \p1|aux3[20]~feeder (
// Equation(s):
// \p1|aux3[20]~feeder_combout  = \p1|aux3[20]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[20]~72_combout ),
	.cin(gnd),
	.combout(\p1|aux3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[20]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N21
dffeas \p1|aux3[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[20]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[20] .is_wysiwyg = "true";
defparam \p1|aux3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N8
cycloneive_lcell_comb \p1|Selector174~0 (
// Equation(s):
// \p1|Selector174~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [20]) # ((\p1|xj [20] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [20] & ((\p1|state.posB5~q ))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [20]),
	.datac(\p1|aux3 [20]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector174~0 .lut_mask = 16'hECA0;
defparam \p1|Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N9
dffeas \p1|dinPY[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector174~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[20] .is_wysiwyg = "true";
defparam \p1|dinPY[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[51]~19 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[51]~19_combout  = !\p1|dinPY [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[51]~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[51]~19 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[51]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N19
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[51] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[51]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM~23 (
// Equation(s):
// \p1|pos_Y|memRAM~23_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [52] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [51]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [52] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [51]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [52]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [51]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~23 .lut_mask = 16'h20FD;
defparam \p1|pos_Y|memRAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N23
dffeas \p1|pos_Y|dataRead[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[19] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \p1|Selector415~0 (
// Equation(s):
// \p1|Selector415~0_combout  = (\p1|state.posA7~q  & (\p1|xj [19])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [19])))

	.dataa(\p1|xj [19]),
	.datab(\p1|pos_Y|dataRead [19]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector415~0 .lut_mask = 16'hAACC;
defparam \p1|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N23
dffeas \p1|pos_a_Y[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector415~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[19] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cycloneive_lcell_comb \p1|xj[19]~feeder (
// Equation(s):
// \p1|xj[19]~feeder_combout  = \p1|xj[19]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[19]~70_combout ),
	.cin(gnd),
	.combout(\p1|xj[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[19]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N7
dffeas \p1|xj[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[19]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[19] .is_wysiwyg = "true";
defparam \p1|xj[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N8
cycloneive_lcell_comb \p1|aux3[19]~feeder (
// Equation(s):
// \p1|aux3[19]~feeder_combout  = \p1|aux3[19]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[19]~70_combout ),
	.cin(gnd),
	.combout(\p1|aux3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[19]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N9
dffeas \p1|aux3[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[19]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[19] .is_wysiwyg = "true";
defparam \p1|aux3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N30
cycloneive_lcell_comb \p1|Selector175~0 (
// Equation(s):
// \p1|Selector175~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [19]) # ((\p1|xj [19] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [19] & ((\p1|state.posB5~q ))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [19]),
	.datac(\p1|aux3 [19]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector175~0 .lut_mask = 16'hECA0;
defparam \p1|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N31
dffeas \p1|dinPY[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[19] .is_wysiwyg = "true";
defparam \p1|dinPY[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM~22 (
// Equation(s):
// \p1|pos_Y|memRAM~22_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [49])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [50] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a18 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [50] & (!\p1|pos_Y|memRAM_rtl_0_bypass [49]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [49]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [50]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~22 .lut_mask = 16'h7545;
defparam \p1|pos_Y|memRAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N3
dffeas \p1|pos_Y|dataRead[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[18] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \p1|Selector416~0 (
// Equation(s):
// \p1|Selector416~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [18]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [18]))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|pos_Y|dataRead [18]),
	.datac(gnd),
	.datad(\p1|xj [18]),
	.cin(gnd),
	.combout(\p1|Selector416~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector416~0 .lut_mask = 16'hEE44;
defparam \p1|Selector416~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N13
dffeas \p1|pos_a_Y[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector416~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[18] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \p1|xj[18]~feeder (
// Equation(s):
// \p1|xj[18]~feeder_combout  = \p1|xj[18]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[18]~68_combout ),
	.cin(gnd),
	.combout(\p1|xj[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[18]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N29
dffeas \p1|xj[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[18]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[18] .is_wysiwyg = "true";
defparam \p1|xj[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N16
cycloneive_lcell_comb \p1|aux3[18]~feeder (
// Equation(s):
// \p1|aux3[18]~feeder_combout  = \p1|aux3[18]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[18]~68_combout ),
	.cin(gnd),
	.combout(\p1|aux3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[18]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N17
dffeas \p1|aux3[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[18]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[18] .is_wysiwyg = "true";
defparam \p1|aux3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N16
cycloneive_lcell_comb \p1|Selector176~0 (
// Equation(s):
// \p1|Selector176~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [18]) # ((\p1|xj [18] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [18] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [18]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [18]),
	.cin(gnd),
	.combout(\p1|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector176~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N17
dffeas \p1|dinPY[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector176~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[18] .is_wysiwyg = "true";
defparam \p1|dinPY[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[47]~17 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[47]~17_combout  = !\p1|dinPY [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[47]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[47]~17 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[47]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[47] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[47]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N30
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N31
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[48] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM~21 (
// Equation(s):
// \p1|pos_Y|memRAM~21_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [48] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [47]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [48] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [47]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [47]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [48]),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~21 .lut_mask = 16'h33A3;
defparam \p1|pos_Y|memRAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \p1|pos_Y|dataRead[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[17] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \p1|Selector417~0 (
// Equation(s):
// \p1|Selector417~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [17]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [17]))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [17]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xj [17]),
	.cin(gnd),
	.combout(\p1|Selector417~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector417~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector417~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N29
dffeas \p1|pos_a_Y[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector417~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[17] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \p1|xj[17]~feeder (
// Equation(s):
// \p1|xj[17]~feeder_combout  = \p1|xj[17]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[17]~66_combout ),
	.cin(gnd),
	.combout(\p1|xj[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[17]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N11
dffeas \p1|xj[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[17]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[17] .is_wysiwyg = "true";
defparam \p1|xj[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N18
cycloneive_lcell_comb \p1|aux3[17]~feeder (
// Equation(s):
// \p1|aux3[17]~feeder_combout  = \p1|aux3[17]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[17]~66_combout ),
	.cin(gnd),
	.combout(\p1|aux3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[17]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N19
dffeas \p1|aux3[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[17]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[17] .is_wysiwyg = "true";
defparam \p1|aux3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N4
cycloneive_lcell_comb \p1|Selector177~0 (
// Equation(s):
// \p1|Selector177~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [17]) # ((\p1|state.posA2~q  & \p1|aux3 [17])))) # (!\p1|state.posB5~q  & (((\p1|state.posA2~q  & \p1|aux3 [17]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xj [17]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux3 [17]),
	.cin(gnd),
	.combout(\p1|Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector177~0 .lut_mask = 16'hF888;
defparam \p1|Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N5
dffeas \p1|dinPY[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector177~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[17] .is_wysiwyg = "true";
defparam \p1|dinPY[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM~20 (
// Equation(s):
// \p1|pos_Y|memRAM~20_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [46] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [45])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a16 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [46] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [45]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [46]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [45]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~20 .lut_mask = 16'h2F0D;
defparam \p1|pos_Y|memRAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N17
dffeas \p1|pos_Y|dataRead[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[16] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N24
cycloneive_lcell_comb \p1|aux3[16]~feeder (
// Equation(s):
// \p1|aux3[16]~feeder_combout  = \p1|aux3[16]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[16]~64_combout ),
	.cin(gnd),
	.combout(\p1|aux3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[16]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N25
dffeas \p1|aux3[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[16]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[16] .is_wysiwyg = "true";
defparam \p1|aux3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N30
cycloneive_lcell_comb \p1|Selector178~0 (
// Equation(s):
// \p1|Selector178~0_combout  = (\p1|aux3 [16] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xj [16])))) # (!\p1|aux3 [16] & (\p1|state.posB5~q  & ((\p1|xj [16]))))

	.dataa(\p1|aux3 [16]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xj [16]),
	.cin(gnd),
	.combout(\p1|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector178~0 .lut_mask = 16'hECA0;
defparam \p1|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N31
dffeas \p1|dinPY[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[16] .is_wysiwyg = "true";
defparam \p1|dinPY[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM~19 (
// Equation(s):
// \p1|pos_Y|memRAM~19_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [43])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [44] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a15 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [44] & (!\p1|pos_Y|memRAM_rtl_0_bypass [43]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [43]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [44]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~19 .lut_mask = 16'h7545;
defparam \p1|pos_Y|memRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N7
dffeas \p1|pos_Y|dataRead[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[15] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N31
dffeas \p1|aux3[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[15]~62_combout ),
	.asdata(\p1|pos_X|dataRead [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[15] .is_wysiwyg = "true";
defparam \p1|aux3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N12
cycloneive_lcell_comb \p1|Selector179~0 (
// Equation(s):
// \p1|Selector179~0_combout  = (\p1|aux3 [15] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xj [15])))) # (!\p1|aux3 [15] & (\p1|state.posB5~q  & ((\p1|xj [15]))))

	.dataa(\p1|aux3 [15]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xj [15]),
	.cin(gnd),
	.combout(\p1|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector179~0 .lut_mask = 16'hECA0;
defparam \p1|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N13
dffeas \p1|dinPY[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector179~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[15] .is_wysiwyg = "true";
defparam \p1|dinPY[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[41]~14 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[41]~14_combout  = !\p1|dinPY [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[41]~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[41]~14 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[41]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N3
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[41] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[41]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[42] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM~18 (
// Equation(s):
// \p1|pos_Y|memRAM~18_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [42] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [41]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a14 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [42] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [41]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [41]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [42]),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~18 .lut_mask = 16'h33A3;
defparam \p1|pos_Y|memRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N25
dffeas \p1|pos_Y|dataRead[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[14] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \p1|Selector420~0 (
// Equation(s):
// \p1|Selector420~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [14]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [14]))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [14]),
	.datad(\p1|xj [14]),
	.cin(gnd),
	.combout(\p1|Selector420~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector420~0 .lut_mask = 16'hFA50;
defparam \p1|Selector420~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N3
dffeas \p1|pos_a_Y[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector420~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[14] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \p1|xj[14]~feeder (
// Equation(s):
// \p1|xj[14]~feeder_combout  = \p1|xj[14]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[14]~60_combout ),
	.cin(gnd),
	.combout(\p1|xj[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[14]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N19
dffeas \p1|xj[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[14]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[14] .is_wysiwyg = "true";
defparam \p1|xj[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneive_lcell_comb \p1|aux3[14]~feeder (
// Equation(s):
// \p1|aux3[14]~feeder_combout  = \p1|aux3[14]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[14]~60_combout ),
	.cin(gnd),
	.combout(\p1|aux3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[14]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N31
dffeas \p1|aux3[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[14]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[14] .is_wysiwyg = "true";
defparam \p1|aux3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N4
cycloneive_lcell_comb \p1|Selector180~0 (
// Equation(s):
// \p1|Selector180~0_combout  = (\p1|state.posB5~q  & ((\p1|xj [14]) # ((\p1|state.posA2~q  & \p1|aux3 [14])))) # (!\p1|state.posB5~q  & (((\p1|state.posA2~q  & \p1|aux3 [14]))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xj [14]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux3 [14]),
	.cin(gnd),
	.combout(\p1|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector180~0 .lut_mask = 16'hF888;
defparam \p1|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N5
dffeas \p1|dinPY[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector180~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[14] .is_wysiwyg = "true";
defparam \p1|dinPY[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM~17 (
// Equation(s):
// \p1|pos_Y|memRAM~17_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [40] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [39])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [40] & (!\p1|pos_Y|memRAM_rtl_0_bypass [39]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [40]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [39]),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~17 .lut_mask = 16'h33B1;
defparam \p1|pos_Y|memRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N11
dffeas \p1|pos_Y|dataRead[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[13] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \p1|Selector421~0 (
// Equation(s):
// \p1|Selector421~0_combout  = (\p1|state.posA7~q  & (\p1|xj [13])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [13])))

	.dataa(gnd),
	.datab(\p1|xj [13]),
	.datac(\p1|pos_Y|dataRead [13]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector421~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N31
dffeas \p1|pos_a_Y[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector421~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[13] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \p1|xj[13]~feeder (
// Equation(s):
// \p1|xj[13]~feeder_combout  = \p1|xj[13]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[13]~58_combout ),
	.cin(gnd),
	.combout(\p1|xj[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[13]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N15
dffeas \p1|xj[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[13]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[13] .is_wysiwyg = "true";
defparam \p1|xj[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneive_lcell_comb \p1|aux3[13]~feeder (
// Equation(s):
// \p1|aux3[13]~feeder_combout  = \p1|aux3[13]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[13]~58_combout ),
	.cin(gnd),
	.combout(\p1|aux3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[13]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N1
dffeas \p1|aux3[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[13]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[13] .is_wysiwyg = "true";
defparam \p1|aux3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneive_lcell_comb \p1|Selector181~0 (
// Equation(s):
// \p1|Selector181~0_combout  = (\p1|xj [13] & ((\p1|state.posB5~q ) # ((\p1|state.posA2~q  & \p1|aux3 [13])))) # (!\p1|xj [13] & (((\p1|state.posA2~q  & \p1|aux3 [13]))))

	.dataa(\p1|xj [13]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux3 [13]),
	.cin(gnd),
	.combout(\p1|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector181~0 .lut_mask = 16'hF888;
defparam \p1|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N7
dffeas \p1|dinPY[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[13] .is_wysiwyg = "true";
defparam \p1|dinPY[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM~16 (
// Equation(s):
// \p1|pos_Y|memRAM~16_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [37])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [38] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a12 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [38] & (!\p1|pos_Y|memRAM_rtl_0_bypass [37]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [37]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [38]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~16 .lut_mask = 16'h7545;
defparam \p1|pos_Y|memRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N21
dffeas \p1|pos_Y|dataRead[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[12] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \p1|Selector422~0 (
// Equation(s):
// \p1|Selector422~0_combout  = (\p1|state.posA7~q  & (\p1|xj [12])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [12])))

	.dataa(gnd),
	.datab(\p1|xj [12]),
	.datac(\p1|pos_Y|dataRead [12]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector422~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector422~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N13
dffeas \p1|pos_a_Y[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector422~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[12] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \p1|xj[12]~feeder (
// Equation(s):
// \p1|xj[12]~feeder_combout  = \p1|xj[12]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[12]~56_combout ),
	.cin(gnd),
	.combout(\p1|xj[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[12]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N17
dffeas \p1|xj[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[12]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[12] .is_wysiwyg = "true";
defparam \p1|xj[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N25
dffeas \p1|aux3[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[12]~56_combout ),
	.asdata(\p1|pos_X|dataRead [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[12] .is_wysiwyg = "true";
defparam \p1|aux3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \p1|Selector182~0 (
// Equation(s):
// \p1|Selector182~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [12]) # ((\p1|xj [12] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [12] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [12]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [12]),
	.cin(gnd),
	.combout(\p1|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector182~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N21
dffeas \p1|dinPY[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector182~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[12] .is_wysiwyg = "true";
defparam \p1|dinPY[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[35]~11 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[35]~11_combout  = !\p1|dinPY [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[35]~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[35]~11 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[35]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[35]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM~15 (
// Equation(s):
// \p1|pos_Y|memRAM~15_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [36] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [35]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a11 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [36] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [35]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [36]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~15 .lut_mask = 16'h20FD;
defparam \p1|pos_Y|memRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N21
dffeas \p1|pos_Y|dataRead[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[11] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
cycloneive_lcell_comb \p1|aux3[11]~feeder (
// Equation(s):
// \p1|aux3[11]~feeder_combout  = \p1|aux3[11]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[11]~54_combout ),
	.cin(gnd),
	.combout(\p1|aux3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N23
dffeas \p1|aux3[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[11]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[11] .is_wysiwyg = "true";
defparam \p1|aux3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N22
cycloneive_lcell_comb \p1|Selector183~0 (
// Equation(s):
// \p1|Selector183~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [11]) # ((\p1|state.posB5~q  & \p1|xj [11])))) # (!\p1|state.posA2~q  & (((\p1|state.posB5~q  & \p1|xj [11]))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|aux3 [11]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|xj [11]),
	.cin(gnd),
	.combout(\p1|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector183~0 .lut_mask = 16'hF888;
defparam \p1|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N23
dffeas \p1|dinPY[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector183~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[11] .is_wysiwyg = "true";
defparam \p1|dinPY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[33]~10 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[33]~10_combout  = !\p1|dinPY [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[33]~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[33]~10 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[33]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[33]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM~14 (
// Equation(s):
// \p1|pos_Y|memRAM~14_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [34] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [33]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a10 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [34] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [33]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [34]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [33]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~14 .lut_mask = 16'h20FD;
defparam \p1|pos_Y|memRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N15
dffeas \p1|pos_Y|dataRead[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[10] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneive_lcell_comb \p1|aux3[10]~feeder (
// Equation(s):
// \p1|aux3[10]~feeder_combout  = \p1|aux3[10]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[10]~52_combout ),
	.cin(gnd),
	.combout(\p1|aux3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[10]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N5
dffeas \p1|aux3[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[10]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[10] .is_wysiwyg = "true";
defparam \p1|aux3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \p1|Selector184~0 (
// Equation(s):
// \p1|Selector184~0_combout  = (\p1|aux3 [10] & ((\p1|state.posA2~q ) # ((\p1|xj [10] & \p1|state.posB5~q )))) # (!\p1|aux3 [10] & (\p1|xj [10] & ((\p1|state.posB5~q ))))

	.dataa(\p1|aux3 [10]),
	.datab(\p1|xj [10]),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector184~0 .lut_mask = 16'hECA0;
defparam \p1|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N5
dffeas \p1|dinPY[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[10] .is_wysiwyg = "true";
defparam \p1|dinPY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM~12 (
// Equation(s):
// \p1|pos_Y|memRAM~12_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [30] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [29])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [30] & (!\p1|pos_Y|memRAM_rtl_0_bypass [29]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [30]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [29]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~12 .lut_mask = 16'h3B31;
defparam \p1|pos_Y|memRAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N21
dffeas \p1|pos_Y|dataRead[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[8] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneive_lcell_comb \p1|Selector426~0 (
// Equation(s):
// \p1|Selector426~0_combout  = (\p1|state.posA7~q  & (\p1|xj [8])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [8])))

	.dataa(\p1|xj [8]),
	.datab(\p1|pos_Y|dataRead [8]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector426~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector426~0 .lut_mask = 16'hAACC;
defparam \p1|Selector426~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N1
dffeas \p1|pos_a_Y[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector426~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[8] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneive_lcell_comb \p1|xj[8]~feeder (
// Equation(s):
// \p1|xj[8]~feeder_combout  = \p1|xj[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[8]~48_combout ),
	.cin(gnd),
	.combout(\p1|xj[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N13
dffeas \p1|xj[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[8]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[8] .is_wysiwyg = "true";
defparam \p1|xj[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneive_lcell_comb \p1|aux3[8]~feeder (
// Equation(s):
// \p1|aux3[8]~feeder_combout  = \p1|aux3[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[8]~48_combout ),
	.cin(gnd),
	.combout(\p1|aux3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N25
dffeas \p1|aux3[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[8]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[8] .is_wysiwyg = "true";
defparam \p1|aux3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneive_lcell_comb \p1|Selector186~0 (
// Equation(s):
// \p1|Selector186~0_combout  = (\p1|xj [8] & ((\p1|state.posB5~q ) # ((\p1|state.posA2~q  & \p1|aux3 [8])))) # (!\p1|xj [8] & (\p1|state.posA2~q  & ((\p1|aux3 [8]))))

	.dataa(\p1|xj [8]),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [8]),
	.cin(gnd),
	.combout(\p1|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector186~0 .lut_mask = 16'hECA0;
defparam \p1|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N19
dffeas \p1|dinPY[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector186~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[8] .is_wysiwyg = "true";
defparam \p1|dinPY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[31]~9 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[31]~9_combout  = !\p1|dinPY [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[31]~9 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[31]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM~13 (
// Equation(s):
// \p1|pos_Y|memRAM~13_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [32] & ((\p1|pos_Y|memRAM~3_combout  & ((!\p1|pos_Y|memRAM_rtl_0_bypass [31]))) # (!\p1|pos_Y|memRAM~3_combout  & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a9 )))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [32] & (((!\p1|pos_Y|memRAM_rtl_0_bypass [31]))))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [32]),
	.datab(\p1|pos_Y|memRAM~3_combout ),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~13 .lut_mask = 16'h20FD;
defparam \p1|pos_Y|memRAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N25
dffeas \p1|pos_Y|dataRead[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[9] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
cycloneive_lcell_comb \p1|Selector554~0 (
// Equation(s):
// \p1|Selector554~0_combout  = (\p1|WideOr46~0_combout  & (!\p1|aux1[28]~0_combout  & ((\p1|Add1~18_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout ) # ((\p1|Add8~14_combout ))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add8~14_combout ),
	.datad(\p1|Add1~18_combout ),
	.cin(gnd),
	.combout(\p1|Selector554~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector554~0 .lut_mask = 16'h7654;
defparam \p1|Selector554~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneive_lcell_comb \p1|Selector554~1 (
// Equation(s):
// \p1|Selector554~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector554~0_combout  & (\p1|pos_X|dataRead [9])) # (!\p1|Selector554~0_combout  & ((\p1|Add4~14_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector554~0_combout ))))

	.dataa(\p1|pos_X|dataRead [9]),
	.datab(\p1|Add4~14_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Selector554~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector554~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector554~1 .lut_mask = 16'hAFC0;
defparam \p1|Selector554~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \p1|aux1[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector554~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[9] .is_wysiwyg = "true";
defparam \p1|aux1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneive_lcell_comb \p1|Selector120~0 (
// Equation(s):
// \p1|Selector120~0_combout  = (\p1|xi [9] & ((\p1|state.posB5~q ) # ((\p1|aux1 [9] & \p1|state.posA2~q )))) # (!\p1|xi [9] & (((\p1|aux1 [9] & \p1|state.posA2~q ))))

	.dataa(\p1|xi [9]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [9]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector120~0 .lut_mask = 16'hF888;
defparam \p1|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N5
dffeas \p1|dinPX[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[9] .is_wysiwyg = "true";
defparam \p1|dinPX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \p1|pos_X|memRAM~12 (
// Equation(s):
// \p1|pos_X|memRAM~12_combout  = (\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [29])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [30] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a8 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [30] & (!\p1|pos_X|memRAM_rtl_0_bypass [29]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [29]),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [30]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~12 .lut_mask = 16'h7545;
defparam \p1|pos_X|memRAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N25
dffeas \p1|pos_X|dataRead[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[8] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \p1|Selector394~0 (
// Equation(s):
// \p1|Selector394~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [8]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [8]))

	.dataa(\p1|pos_X|dataRead [8]),
	.datab(gnd),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xi [8]),
	.cin(gnd),
	.combout(\p1|Selector394~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector394~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \p1|pos_a_X[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector394~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[8] .is_wysiwyg = "true";
defparam \p1|pos_a_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \p1|xi[8]~feeder (
// Equation(s):
// \p1|xi[8]~feeder_combout  = \p1|xi[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[8]~48_combout ),
	.cin(gnd),
	.combout(\p1|xi[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N17
dffeas \p1|xi[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[8]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[8] .is_wysiwyg = "true";
defparam \p1|xi[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneive_lcell_comb \p1|Selector555~0 (
// Equation(s):
// \p1|Selector555~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & ((\p1|Add4~12_combout ))) # (!\p1|aux1[28]~0_combout  & (\p1|Add1~16_combout )))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add1~16_combout ),
	.datad(\p1|Add4~12_combout ),
	.cin(gnd),
	.combout(\p1|Selector555~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector555~0 .lut_mask = 16'hEC64;
defparam \p1|Selector555~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N30
cycloneive_lcell_comb \p1|Selector555~1 (
// Equation(s):
// \p1|Selector555~1_combout  = (\p1|Selector555~0_combout  & (((\p1|pos_X|dataRead [8]) # (\p1|WideOr46~0_combout )))) # (!\p1|Selector555~0_combout  & (\p1|Add8~12_combout  & ((!\p1|WideOr46~0_combout ))))

	.dataa(\p1|Add8~12_combout ),
	.datab(\p1|pos_X|dataRead [8]),
	.datac(\p1|Selector555~0_combout ),
	.datad(\p1|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector555~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector555~1 .lut_mask = 16'hF0CA;
defparam \p1|Selector555~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N31
dffeas \p1|aux1[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector555~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[8] .is_wysiwyg = "true";
defparam \p1|aux1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneive_lcell_comb \p1|Selector121~0 (
// Equation(s):
// \p1|Selector121~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [8]) # ((\p1|xi [8] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xi [8] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xi [8]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux1 [8]),
	.cin(gnd),
	.combout(\p1|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector121~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N7
dffeas \p1|dinPX[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[8] .is_wysiwyg = "true";
defparam \p1|dinPX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N30
cycloneive_lcell_comb \p1|pos_X|memRAM~11 (
// Equation(s):
// \p1|pos_X|memRAM~11_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [27])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [28] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [28] & (!\p1|pos_X|memRAM_rtl_0_bypass [27]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [28]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [27]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~11 .lut_mask = 16'h4F0B;
defparam \p1|pos_X|memRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N31
dffeas \p1|pos_X|dataRead[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[7] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y24_N13
dffeas \p1|aux3[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[7]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[7] .is_wysiwyg = "true";
defparam \p1|aux3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \p1|Selector187~0 (
// Equation(s):
// \p1|Selector187~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [7]) # ((\p1|state.posB5~q  & \p1|xj [7])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [7])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [7]),
	.datad(\p1|aux3 [7]),
	.cin(gnd),
	.combout(\p1|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector187~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N5
dffeas \p1|dinPY[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[7] .is_wysiwyg = "true";
defparam \p1|dinPY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[27]~7 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[27]~7_combout  = !\p1|dinPY [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[27]~7 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[27]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N21
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \p1|pos_Y|memRAM~11 (
// Equation(s):
// \p1|pos_Y|memRAM~11_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [28] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [27])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a7 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [28] & (!\p1|pos_Y|memRAM_rtl_0_bypass [27]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [27]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [28]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~11 .lut_mask = 16'h5D51;
defparam \p1|pos_Y|memRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N11
dffeas \p1|pos_Y|dataRead[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[7] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneive_lcell_comb \p1|Selector556~0 (
// Equation(s):
// \p1|Selector556~0_combout  = (\p1|WideOr46~0_combout  & (!\p1|aux1[28]~0_combout  & ((\p1|Add1~14_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout ) # ((\p1|Add8~10_combout ))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add8~10_combout ),
	.datad(\p1|Add1~14_combout ),
	.cin(gnd),
	.combout(\p1|Selector556~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector556~0 .lut_mask = 16'h7654;
defparam \p1|Selector556~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneive_lcell_comb \p1|Selector556~1 (
// Equation(s):
// \p1|Selector556~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector556~0_combout  & ((\p1|pos_X|dataRead [7]))) # (!\p1|Selector556~0_combout  & (\p1|Add4~10_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector556~0_combout ))))

	.dataa(\p1|Add4~10_combout ),
	.datab(\p1|pos_X|dataRead [7]),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Selector556~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector556~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector556~1 .lut_mask = 16'hCFA0;
defparam \p1|Selector556~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N13
dffeas \p1|aux1[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector556~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[7] .is_wysiwyg = "true";
defparam \p1|aux1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N6
cycloneive_lcell_comb \p1|Selector122~0 (
// Equation(s):
// \p1|Selector122~0_combout  = (\p1|aux1 [7] & ((\p1|state.posA2~q ) # ((\p1|state.posB5~q  & \p1|xi [7])))) # (!\p1|aux1 [7] & (\p1|state.posB5~q  & ((\p1|xi [7]))))

	.dataa(\p1|aux1 [7]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|xi [7]),
	.cin(gnd),
	.combout(\p1|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector122~0 .lut_mask = 16'hECA0;
defparam \p1|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N7
dffeas \p1|dinPX[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[7] .is_wysiwyg = "true";
defparam \p1|dinPX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N26
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[25]~6 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[25]~6_combout  = !\p1|dinPX [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [6]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[25]~6 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N27
dffeas \p1|pos_X|memRAM_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N4
cycloneive_lcell_comb \p1|pos_X|memRAM~10 (
// Equation(s):
// \p1|pos_X|memRAM~10_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [25])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [26] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a6 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [26] & ((!\p1|pos_X|memRAM_rtl_0_bypass [25])))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [25]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~10 .lut_mask = 16'h4E0F;
defparam \p1|pos_X|memRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N5
dffeas \p1|pos_X|dataRead[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[6] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y24_N11
dffeas \p1|aux3[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[6]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[6] .is_wysiwyg = "true";
defparam \p1|aux3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \p1|Selector188~0 (
// Equation(s):
// \p1|Selector188~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [6]) # ((\p1|xj [6] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [6] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [6]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [6]),
	.cin(gnd),
	.combout(\p1|Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector188~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N31
dffeas \p1|dinPY[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[6] .is_wysiwyg = "true";
defparam \p1|dinPY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[25]~6 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[25]~6_combout  = !\p1|dinPY [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[25]~6 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N23
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N0
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM~10 (
// Equation(s):
// \p1|pos_Y|memRAM~10_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [26] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [25])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a6 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [26] & (!\p1|pos_Y|memRAM_rtl_0_bypass [25]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [25]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [26]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~10 .lut_mask = 16'h5D51;
defparam \p1|pos_Y|memRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N29
dffeas \p1|pos_Y|dataRead[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[6] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneive_lcell_comb \p1|Selector428~0 (
// Equation(s):
// \p1|Selector428~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [6]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [6]))

	.dataa(\p1|pos_Y|dataRead [6]),
	.datab(\p1|xj [6]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector428~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector428~0 .lut_mask = 16'hCCAA;
defparam \p1|Selector428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N5
dffeas \p1|pos_a_Y[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector428~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[6] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneive_lcell_comb \p1|xj[6]~feeder (
// Equation(s):
// \p1|xj[6]~feeder_combout  = \p1|xj[6]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[6]~44_combout ),
	.cin(gnd),
	.combout(\p1|xj[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N17
dffeas \p1|xj[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[6]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[6] .is_wysiwyg = "true";
defparam \p1|xj[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
cycloneive_lcell_comb \p1|Selector557~0 (
// Equation(s):
// \p1|Selector557~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~8_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~12_combout ))))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~8_combout ),
	.datad(\p1|Add1~12_combout ),
	.cin(gnd),
	.combout(\p1|Selector557~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector557~0 .lut_mask = 16'hE6C4;
defparam \p1|Selector557~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneive_lcell_comb \p1|Selector557~1 (
// Equation(s):
// \p1|Selector557~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector557~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector557~0_combout  & ((\p1|pos_X|dataRead [6]))) # (!\p1|Selector557~0_combout  & (\p1|Add8~8_combout ))))

	.dataa(\p1|Add8~8_combout ),
	.datab(\p1|pos_X|dataRead [6]),
	.datac(\p1|WideOr46~0_combout ),
	.datad(\p1|Selector557~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector557~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector557~1 .lut_mask = 16'hFC0A;
defparam \p1|Selector557~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N23
dffeas \p1|aux1[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector557~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[6] .is_wysiwyg = "true";
defparam \p1|aux1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N24
cycloneive_lcell_comb \p1|Selector123~0 (
// Equation(s):
// \p1|Selector123~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [6]) # ((\p1|state.posB5~q  & \p1|xi [6])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & ((\p1|xi [6]))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [6]),
	.datad(\p1|xi [6]),
	.cin(gnd),
	.combout(\p1|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector123~0 .lut_mask = 16'hECA0;
defparam \p1|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N25
dffeas \p1|dinPX[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[6] .is_wysiwyg = "true";
defparam \p1|dinPX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N14
cycloneive_lcell_comb \p1|pos_X|memRAM~9 (
// Equation(s):
// \p1|pos_X|memRAM~9_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [23])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [24] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a5 ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [24] & (!\p1|pos_X|memRAM_rtl_0_bypass [23]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [24]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [23]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~9 .lut_mask = 16'h4F0B;
defparam \p1|pos_X|memRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N15
dffeas \p1|pos_X|dataRead[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[5] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N1
dffeas \p1|aux3[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[5]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[5] .is_wysiwyg = "true";
defparam \p1|aux3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \p1|Selector189~0 (
// Equation(s):
// \p1|Selector189~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [5]) # ((\p1|state.posB5~q  & \p1|xj [5])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & ((\p1|xj [5]))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux3 [5]),
	.datad(\p1|xj [5]),
	.cin(gnd),
	.combout(\p1|Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector189~0 .lut_mask = 16'hECA0;
defparam \p1|Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N9
dffeas \p1|dinPY[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector189~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[5] .is_wysiwyg = "true";
defparam \p1|dinPY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[23]~5 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[23]~5_combout  = !\p1|dinPY [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[23]~5 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N27
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[23]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \p1|pos_Y|memRAM~9 (
// Equation(s):
// \p1|pos_Y|memRAM~9_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [24] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [23])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a5 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [24] & (!\p1|pos_Y|memRAM_rtl_0_bypass [23]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [23]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [24]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~9 .lut_mask = 16'h5D51;
defparam \p1|pos_Y|memRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N15
dffeas \p1|pos_Y|dataRead[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[5] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneive_lcell_comb \p1|Selector558~0 (
// Equation(s):
// \p1|Selector558~0_combout  = (\p1|aux1[28]~0_combout  & (((!\p1|WideOr46~0_combout )))) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & ((\p1|Add1~10_combout ))) # (!\p1|WideOr46~0_combout  & (\p1|Add8~6_combout ))))

	.dataa(\p1|Add8~6_combout ),
	.datab(\p1|Add1~10_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector558~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector558~0 .lut_mask = 16'h0CFA;
defparam \p1|Selector558~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneive_lcell_comb \p1|Selector558~1 (
// Equation(s):
// \p1|Selector558~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector558~0_combout  & ((\p1|pos_X|dataRead [5]))) # (!\p1|Selector558~0_combout  & (\p1|Add4~6_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector558~0_combout ))))

	.dataa(\p1|Add4~6_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|pos_X|dataRead [5]),
	.datad(\p1|Selector558~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector558~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector558~1 .lut_mask = 16'hF388;
defparam \p1|Selector558~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N9
dffeas \p1|aux1[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector558~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[5] .is_wysiwyg = "true";
defparam \p1|aux1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \p1|Selector124~0 (
// Equation(s):
// \p1|Selector124~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [5]) # ((\p1|xi [5] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xi [5] & ((\p1|state.posB5~q ))))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xi [5]),
	.datac(\p1|aux1 [5]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector124~0 .lut_mask = 16'hECA0;
defparam \p1|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N15
dffeas \p1|dinPX[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[5] .is_wysiwyg = "true";
defparam \p1|dinPX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM~6 (
// Equation(s):
// \p1|pos_Y|memRAM~6_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [18] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [17])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [18] & (!\p1|pos_Y|memRAM_rtl_0_bypass [17]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [18]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [17]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~6 .lut_mask = 16'h3B31;
defparam \p1|pos_Y|memRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N3
dffeas \p1|pos_Y|dataRead[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[2] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \p1|Selector432~0 (
// Equation(s):
// \p1|Selector432~0_combout  = (\p1|state.posA7~q  & ((\p1|xj [2]))) # (!\p1|state.posA7~q  & (\p1|pos_Y|dataRead [2]))

	.dataa(\p1|pos_Y|dataRead [2]),
	.datab(\p1|state.posA7~q ),
	.datac(gnd),
	.datad(\p1|xj [2]),
	.cin(gnd),
	.combout(\p1|Selector432~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector432~0 .lut_mask = 16'hEE22;
defparam \p1|Selector432~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N27
dffeas \p1|pos_a_Y[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector432~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[2] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \p1|xj[3]~feeder (
// Equation(s):
// \p1|xj[3]~feeder_combout  = \p1|xj[3]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[3]~38_combout ),
	.cin(gnd),
	.combout(\p1|xj[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N11
dffeas \p1|xj[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[3]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[3] .is_wysiwyg = "true";
defparam \p1|xj[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
cycloneive_lcell_comb \p1|aux3[3]~38 (
// Equation(s):
// \p1|aux3[3]~38_combout  = (\p1|pos_Y|dataRead [3] & ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (\p1|aux3[2]~37  & VCC)) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|aux3[2]~37 )))) # (!\p1|pos_Y|dataRead [3] & 
// ((\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & (!\p1|aux3[2]~37 )) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & ((\p1|aux3[2]~37 ) # (GND)))))
// \p1|aux3[3]~39  = CARRY((\p1|pos_Y|dataRead [3] & (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3  & !\p1|aux3[2]~37 )) # (!\p1|pos_Y|dataRead [3] & ((!\p1|aux3[2]~37 ) # (!\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\p1|pos_Y|dataRead [3]),
	.datab(\p1|offset_y|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|aux3[2]~37 ),
	.combout(\p1|aux3[3]~38_combout ),
	.cout(\p1|aux3[3]~39 ));
// synopsys translate_off
defparam \p1|aux3[3]~38 .lut_mask = 16'h9617;
defparam \p1|aux3[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneive_lcell_comb \p1|aux3[3]~feeder (
// Equation(s):
// \p1|aux3[3]~feeder_combout  = \p1|aux3[3]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[3]~38_combout ),
	.cin(gnd),
	.combout(\p1|aux3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N3
dffeas \p1|aux3[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[3]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[3] .is_wysiwyg = "true";
defparam \p1|aux3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N4
cycloneive_lcell_comb \p1|Selector191~0 (
// Equation(s):
// \p1|Selector191~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [3]) # ((\p1|state.posB5~q  & \p1|xj [3])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xj [3])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xj [3]),
	.datad(\p1|aux3 [3]),
	.cin(gnd),
	.combout(\p1|Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector191~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N5
dffeas \p1|dinPY[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[3] .is_wysiwyg = "true";
defparam \p1|dinPY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[19]~3 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[19]~3_combout  = !\p1|dinPY [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [3]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[19]~3 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[19]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N22
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N23
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM~7 (
// Equation(s):
// \p1|pos_Y|memRAM~7_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [19])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [20] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a3 ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [20] & (!\p1|pos_Y|memRAM_rtl_0_bypass [19]))))

	.dataa(\p1|pos_Y|memRAM~3_combout ),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [19]),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [20]),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~7 .lut_mask = 16'h7323;
defparam \p1|pos_Y|memRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N21
dffeas \p1|pos_Y|dataRead[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[3] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \p1|aux3[4]~feeder (
// Equation(s):
// \p1|aux3[4]~feeder_combout  = \p1|aux3[4]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|aux3[4]~40_combout ),
	.cin(gnd),
	.combout(\p1|aux3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux3[4]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N9
dffeas \p1|aux3[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[4]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[4] .is_wysiwyg = "true";
defparam \p1|aux3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \p1|Selector190~0 (
// Equation(s):
// \p1|Selector190~0_combout  = (\p1|state.posA2~q  & ((\p1|aux3 [4]) # ((\p1|xj [4] & \p1|state.posB5~q )))) # (!\p1|state.posA2~q  & (\p1|xj [4] & (\p1|state.posB5~q )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|xj [4]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|aux3 [4]),
	.cin(gnd),
	.combout(\p1|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector190~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N27
dffeas \p1|dinPY[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[4] .is_wysiwyg = "true";
defparam \p1|dinPY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[21]~4 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[21]~4_combout  = !\p1|dinPY [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[21]~4 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N3
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[21]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N17
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM~8 (
// Equation(s):
// \p1|pos_Y|memRAM~8_combout  = (\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [21])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [22] & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [22] & (!\p1|pos_Y|memRAM_rtl_0_bypass [21]))))

	.dataa(\p1|pos_Y|memRAM~3_combout ),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [21]),
	.datac(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~8 .lut_mask = 16'h7233;
defparam \p1|pos_Y|memRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N13
dffeas \p1|pos_Y|dataRead[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[4] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \p1|Selector430~0 (
// Equation(s):
// \p1|Selector430~0_combout  = (\p1|state.posA7~q  & (\p1|xj [4])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [4])))

	.dataa(\p1|state.posA7~q ),
	.datab(gnd),
	.datac(\p1|xj [4]),
	.datad(\p1|pos_Y|dataRead [4]),
	.cin(gnd),
	.combout(\p1|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector430~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N23
dffeas \p1|pos_a_Y[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[4] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N9
dffeas \p1|xj[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[4]~40_combout ),
	.asdata(\p1|pos_Y|dataRead [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[4] .is_wysiwyg = "true";
defparam \p1|xj[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
cycloneive_lcell_comb \p1|Selector559~0 (
// Equation(s):
// \p1|Selector559~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~4_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~8_combout ))))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~4_combout ),
	.datad(\p1|Add1~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector559~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector559~0 .lut_mask = 16'hE6C4;
defparam \p1|Selector559~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
cycloneive_lcell_comb \p1|Selector559~1 (
// Equation(s):
// \p1|Selector559~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector559~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector559~0_combout  & ((\p1|pos_X|dataRead [4]))) # (!\p1|Selector559~0_combout  & (\p1|Add8~4_combout ))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|Add8~4_combout ),
	.datac(\p1|pos_X|dataRead [4]),
	.datad(\p1|Selector559~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector559~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector559~1 .lut_mask = 16'hFA44;
defparam \p1|Selector559~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N1
dffeas \p1|aux1[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector559~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[4] .is_wysiwyg = "true";
defparam \p1|aux1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \p1|Selector125~0 (
// Equation(s):
// \p1|Selector125~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [4]) # ((\p1|aux1 [4] & \p1|state.posA2~q )))) # (!\p1|state.posB5~q  & (\p1|aux1 [4] & ((\p1|state.posA2~q ))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|aux1 [4]),
	.datac(\p1|xi [4]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector125~0 .lut_mask = 16'hECA0;
defparam \p1|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N5
dffeas \p1|dinPX[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[4] .is_wysiwyg = "true";
defparam \p1|dinPX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[19]~3 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[19]~3_combout  = !\p1|dinPX [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [3]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[19]~3 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N17
dffeas \p1|pos_X|memRAM_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[19]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneive_lcell_comb \p1|pos_X|memRAM~7 (
// Equation(s):
// \p1|pos_X|memRAM~7_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [19])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [20] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a3 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [20] & ((!\p1|pos_X|memRAM_rtl_0_bypass [19])))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [20]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~7 .lut_mask = 16'h40FB;
defparam \p1|pos_X|memRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N15
dffeas \p1|pos_X|dataRead[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[3] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneive_lcell_comb \p1|Selector560~0 (
// Equation(s):
// \p1|Selector560~0_combout  = (\p1|WideOr46~0_combout  & (((\p1|Add1~6_combout  & !\p1|aux1[28]~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~2_combout ) # ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add8~2_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add1~6_combout ),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector560~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector560~0 .lut_mask = 16'h33E2;
defparam \p1|Selector560~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneive_lcell_comb \p1|Selector560~1 (
// Equation(s):
// \p1|Selector560~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector560~0_combout  & (\p1|pos_X|dataRead [3])) # (!\p1|Selector560~0_combout  & ((\p1|Add4~2_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector560~0_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|pos_X|dataRead [3]),
	.datac(\p1|Add4~2_combout ),
	.datad(\p1|Selector560~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector560~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector560~1 .lut_mask = 16'hDDA0;
defparam \p1|Selector560~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N25
dffeas \p1|aux1[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector560~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[3] .is_wysiwyg = "true";
defparam \p1|aux1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \p1|Selector126~0 (
// Equation(s):
// \p1|Selector126~0_combout  = (\p1|aux1 [3] & ((\p1|state.posA2~q ) # ((\p1|xi [3] & \p1|state.posB5~q )))) # (!\p1|aux1 [3] & (\p1|xi [3] & (\p1|state.posB5~q )))

	.dataa(\p1|aux1 [3]),
	.datab(\p1|xi [3]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector126~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N15
dffeas \p1|dinPX[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[3] .is_wysiwyg = "true";
defparam \p1|dinPX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneive_lcell_comb \p1|pos_X|memRAM~6 (
// Equation(s):
// \p1|pos_X|memRAM~6_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [18] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [17])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [18] & (!\p1|pos_X|memRAM_rtl_0_bypass [17]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [18]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [17]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\p1|pos_X|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~6 .lut_mask = 16'h33B1;
defparam \p1|pos_X|memRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N9
dffeas \p1|pos_X|dataRead[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[2] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N30
cycloneive_lcell_comb \p1|Selector400~0 (
// Equation(s):
// \p1|Selector400~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [2]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [2]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [2]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xi [2]),
	.cin(gnd),
	.combout(\p1|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector400~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N31
dffeas \p1|pos_a_X[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector400~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[2] .is_wysiwyg = "true";
defparam \p1|pos_a_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \p1|xi[2]~feeder (
// Equation(s):
// \p1|xi[2]~feeder_combout  = \p1|xi[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[2]~36_combout ),
	.cin(gnd),
	.combout(\p1|xi[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[2]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N11
dffeas \p1|xi[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[2]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[2] .is_wysiwyg = "true";
defparam \p1|xi[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneive_lcell_comb \p1|Selector561~0 (
// Equation(s):
// \p1|Selector561~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & ((\p1|Add4~0_combout ))) # (!\p1|aux1[28]~0_combout  & (\p1|Add1~4_combout )))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add1~4_combout ),
	.datad(\p1|Add4~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector561~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector561~0 .lut_mask = 16'hEC64;
defparam \p1|Selector561~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneive_lcell_comb \p1|Selector561~1 (
// Equation(s):
// \p1|Selector561~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector561~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector561~0_combout  & ((\p1|pos_X|dataRead [2]))) # (!\p1|Selector561~0_combout  & (\p1|Add8~0_combout ))))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|Add8~0_combout ),
	.datac(\p1|pos_X|dataRead [2]),
	.datad(\p1|Selector561~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector561~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector561~1 .lut_mask = 16'hFA44;
defparam \p1|Selector561~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N15
dffeas \p1|aux1[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector561~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[2] .is_wysiwyg = "true";
defparam \p1|aux1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \p1|Selector127~0 (
// Equation(s):
// \p1|Selector127~0_combout  = (\p1|xi [2] & ((\p1|state.posB5~q ) # ((\p1|aux1 [2] & \p1|state.posA2~q )))) # (!\p1|xi [2] & (\p1|aux1 [2] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xi [2]),
	.datab(\p1|aux1 [2]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector127~0 .lut_mask = 16'hECA0;
defparam \p1|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N9
dffeas \p1|dinPX[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[2] .is_wysiwyg = "true";
defparam \p1|dinPX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneive_lcell_comb \p1|pos_X|memRAM~5 (
// Equation(s):
// \p1|pos_X|memRAM~5_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [16] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [15])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a1 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [16] & (!\p1|pos_X|memRAM_rtl_0_bypass [15]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [16]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [15]),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\p1|pos_X|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~5 .lut_mask = 16'h33B1;
defparam \p1|pos_X|memRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N7
dffeas \p1|pos_X|dataRead[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[1] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y24_N19
dffeas \p1|aux3[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[1]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[1] .is_wysiwyg = "true";
defparam \p1|aux3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneive_lcell_comb \p1|Selector193~0 (
// Equation(s):
// \p1|Selector193~0_combout  = (\p1|xj [1] & ((\p1|state.posB5~q ) # ((\p1|state.posA2~q  & \p1|aux3 [1])))) # (!\p1|xj [1] & (((\p1|state.posA2~q  & \p1|aux3 [1]))))

	.dataa(\p1|xj [1]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|state.posA2~q ),
	.datad(\p1|aux3 [1]),
	.cin(gnd),
	.combout(\p1|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector193~0 .lut_mask = 16'hF888;
defparam \p1|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N21
dffeas \p1|dinPY[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[1] .is_wysiwyg = "true";
defparam \p1|dinPY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N6
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[15]~1 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[15]~1_combout  = !\p1|dinPY [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinPY [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[15]~1 .lut_mask = 16'h0F0F;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N7
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N13
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N20
cycloneive_lcell_comb \p1|pos_Y|memRAM~5 (
// Equation(s):
// \p1|pos_Y|memRAM~5_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [16] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [15])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a1 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [16] & (!\p1|pos_Y|memRAM_rtl_0_bypass [15]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [15]),
	.datab(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\p1|pos_Y|memRAM_rtl_0_bypass [16]),
	.datad(\p1|pos_Y|memRAM~3_combout ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~5 .lut_mask = 16'h55C5;
defparam \p1|pos_Y|memRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N21
dffeas \p1|pos_Y|dataRead[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[1] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneive_lcell_comb \p1|Selector562~0 (
// Equation(s):
// \p1|Selector562~0_combout  = (\p1|WideOr46~0_combout  & (\p1|Add1~2_combout  & ((!\p1|aux1[28]~0_combout )))) # (!\p1|WideOr46~0_combout  & (((\p1|xj [1]) # (\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add1~2_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|xj [1]),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector562~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector562~0 .lut_mask = 16'h33B8;
defparam \p1|Selector562~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneive_lcell_comb \p1|Selector562~1 (
// Equation(s):
// \p1|Selector562~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector562~0_combout  & ((\p1|pos_X|dataRead [1]))) # (!\p1|Selector562~0_combout  & (\p1|pos_Y|dataRead [1])))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector562~0_combout ))))

	.dataa(\p1|pos_Y|dataRead [1]),
	.datab(\p1|pos_X|dataRead [1]),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Selector562~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector562~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector562~1 .lut_mask = 16'hCFA0;
defparam \p1|Selector562~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N15
dffeas \p1|aux1[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector562~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[1] .is_wysiwyg = "true";
defparam \p1|aux1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N14
cycloneive_lcell_comb \p1|Selector128~0 (
// Equation(s):
// \p1|Selector128~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [1]) # ((\p1|state.posA2~q  & \p1|aux1 [1])))) # (!\p1|state.posB5~q  & (\p1|state.posA2~q  & (\p1|aux1 [1])))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|state.posA2~q ),
	.datac(\p1|aux1 [1]),
	.datad(\p1|xi [1]),
	.cin(gnd),
	.combout(\p1|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector128~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N15
dffeas \p1|dinPX[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[1] .is_wysiwyg = "true";
defparam \p1|dinPX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N28
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[13]~0 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[13]~0_combout  = !\p1|dinPY [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [0]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[13]~0 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N29
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N18
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N19
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \p1|pos_Y|memRAM~4 (
// Equation(s):
// \p1|pos_Y|memRAM~4_combout  = (\p1|pos_Y|memRAM~3_combout  & (((!\p1|pos_Y|memRAM_rtl_0_bypass [13])))) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0_bypass [14] & (\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a0 )) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [14] & ((!\p1|pos_Y|memRAM_rtl_0_bypass [13])))))

	.dataa(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [13]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~4 .lut_mask = 16'h3A33;
defparam \p1|pos_Y|memRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N13
dffeas \p1|pos_Y|dataRead[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[0] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneive_lcell_comb \p1|Selector563~0 (
// Equation(s):
// \p1|Selector563~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|pos_Y|dataRead [0])) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~0_combout ))))) # (!\p1|WideOr46~0_combout  & (((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|pos_Y|dataRead [0]),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add1~0_combout ),
	.datad(\p1|aux1[28]~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector563~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector563~0 .lut_mask = 16'hBBC0;
defparam \p1|Selector563~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N12
cycloneive_lcell_comb \p1|Selector563~1 (
// Equation(s):
// \p1|Selector563~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector563~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector563~0_combout  & (\p1|pos_X|dataRead [0])) # (!\p1|Selector563~0_combout  & ((\p1|xj [0])))))

	.dataa(\p1|pos_X|dataRead [0]),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|xj [0]),
	.datad(\p1|Selector563~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector563~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector563~1 .lut_mask = 16'hEE30;
defparam \p1|Selector563~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N13
dffeas \p1|aux1[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector563~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[0] .is_wysiwyg = "true";
defparam \p1|aux1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \p1|WideOr40~1 (
// Equation(s):
// \p1|WideOr40~1_combout  = (!\p1|state.posA7~q  & (!\p1|WideOr40~0_combout  & (!\p1|state.init3~q  & !\p1|state.posB5~q )))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|WideOr40~0_combout ),
	.datac(\p1|state.init3~q ),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|WideOr40~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr40~1 .lut_mask = 16'h0001;
defparam \p1|WideOr40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneive_lcell_comb \p1|Selector300~0 (
// Equation(s):
// \p1|Selector300~0_combout  = (\p1|WideOr40~1_combout ) # ((!\p1|WideOr29~4_combout  & ((!\p1|always0~29_combout ) # (!\p1|always0~31_combout ))))

	.dataa(\p1|always0~31_combout ),
	.datab(\p1|WideOr40~1_combout ),
	.datac(\p1|WideOr29~4_combout ),
	.datad(\p1|always0~29_combout ),
	.cin(gnd),
	.combout(\p1|Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector300~0 .lut_mask = 16'hCDCF;
defparam \p1|Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \p1|Selector305~0 (
// Equation(s):
// \p1|Selector305~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & ((\p1|addrGrid [0]))) # (!\p1|Selector300~0_combout  & (\p1|aux1 [0]))))

	.dataa(\p1|aux1 [0]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|addrGrid [0]),
	.cin(gnd),
	.combout(\p1|Selector305~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector305~0 .lut_mask = 16'h3202;
defparam \p1|Selector305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \p1|Selector305~1 (
// Equation(s):
// \p1|Selector305~1_combout  = (\p1|Selector305~0_combout ) # ((\p1|pos_Y|dataRead [0] & \p1|state.init3~q ))

	.dataa(\p1|pos_Y|dataRead [0]),
	.datab(gnd),
	.datac(\p1|state.init3~q ),
	.datad(\p1|Selector305~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector305~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector305~1 .lut_mask = 16'hFFA0;
defparam \p1|Selector305~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N3
dffeas \p1|addrGrid[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector305~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[0] .is_wysiwyg = "true";
defparam \p1|addrGrid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \p1|Selector304~0 (
// Equation(s):
// \p1|Selector304~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & (\p1|addrGrid [1])) # (!\p1|Selector300~0_combout  & ((\p1|aux1 [1])))))

	.dataa(\p1|addrGrid [1]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|aux1 [1]),
	.cin(gnd),
	.combout(\p1|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector304~0 .lut_mask = 16'h2320;
defparam \p1|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \p1|Selector304~1 (
// Equation(s):
// \p1|Selector304~1_combout  = (\p1|Selector304~0_combout ) # ((\p1|pos_Y|dataRead [1] & \p1|state.init3~q ))

	.dataa(\p1|pos_Y|dataRead [1]),
	.datab(gnd),
	.datac(\p1|state.init3~q ),
	.datad(\p1|Selector304~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector304~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector304~1 .lut_mask = 16'hFFA0;
defparam \p1|Selector304~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N27
dffeas \p1|addrGrid[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector304~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[1] .is_wysiwyg = "true";
defparam \p1|addrGrid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \p1|Selector303~0 (
// Equation(s):
// \p1|Selector303~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & ((\p1|addrGrid [2]))) # (!\p1|Selector300~0_combout  & (\p1|aux1 [2]))))

	.dataa(\p1|aux1 [2]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|addrGrid [2]),
	.datad(\p1|Selector300~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector303~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector303~0 .lut_mask = 16'h3022;
defparam \p1|Selector303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \p1|Selector303~1 (
// Equation(s):
// \p1|Selector303~1_combout  = (\p1|Selector303~0_combout ) # ((\p1|Add4~0_combout  & \p1|state.init3~q ))

	.dataa(\p1|Add4~0_combout ),
	.datab(gnd),
	.datac(\p1|state.init3~q ),
	.datad(\p1|Selector303~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector303~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector303~1 .lut_mask = 16'hFFA0;
defparam \p1|Selector303~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas \p1|addrGrid[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector303~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[2] .is_wysiwyg = "true";
defparam \p1|addrGrid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N6
cycloneive_lcell_comb \p1|Selector302~0 (
// Equation(s):
// \p1|Selector302~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & (\p1|addrGrid [3])) # (!\p1|Selector300~0_combout  & ((\p1|aux1 [3])))))

	.dataa(\p1|addrGrid [3]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|aux1 [3]),
	.cin(gnd),
	.combout(\p1|Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector302~0 .lut_mask = 16'h2320;
defparam \p1|Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \p1|Selector302~1 (
// Equation(s):
// \p1|Selector302~1_combout  = (\p1|Selector302~0_combout ) # ((\p1|Add4~2_combout  & \p1|state.init3~q ))

	.dataa(gnd),
	.datab(\p1|Add4~2_combout ),
	.datac(\p1|state.init3~q ),
	.datad(\p1|Selector302~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector302~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector302~1 .lut_mask = 16'hFFC0;
defparam \p1|Selector302~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N13
dffeas \p1|addrGrid[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector302~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[3] .is_wysiwyg = "true";
defparam \p1|addrGrid[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N2
cycloneive_lcell_comb \p1|Selector301~0 (
// Equation(s):
// \p1|Selector301~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & ((\p1|addrGrid [4]))) # (!\p1|Selector300~0_combout  & (\p1|aux1 [4]))))

	.dataa(\p1|aux1 [4]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|addrGrid [4]),
	.cin(gnd),
	.combout(\p1|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector301~0 .lut_mask = 16'h3202;
defparam \p1|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \p1|Selector301~1 (
// Equation(s):
// \p1|Selector301~1_combout  = (\p1|Selector301~0_combout ) # ((\p1|state.init3~q  & \p1|Add4~4_combout ))

	.dataa(gnd),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Add4~4_combout ),
	.datad(\p1|Selector301~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector301~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector301~1 .lut_mask = 16'hFFC0;
defparam \p1|Selector301~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N11
dffeas \p1|addrGrid[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector301~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[4] .is_wysiwyg = "true";
defparam \p1|addrGrid[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \p1|Selector300~1 (
// Equation(s):
// \p1|Selector300~1_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & ((\p1|addrGrid [5]))) # (!\p1|Selector300~0_combout  & (\p1|aux1 [5]))))

	.dataa(\p1|aux1 [5]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|addrGrid [5]),
	.cin(gnd),
	.combout(\p1|Selector300~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector300~1 .lut_mask = 16'h3202;
defparam \p1|Selector300~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \p1|Selector300~2 (
// Equation(s):
// \p1|Selector300~2_combout  = (\p1|Selector300~1_combout ) # ((\p1|state.init3~q  & \p1|Add4~6_combout ))

	.dataa(gnd),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~1_combout ),
	.datad(\p1|Add4~6_combout ),
	.cin(gnd),
	.combout(\p1|Selector300~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector300~2 .lut_mask = 16'hFCF0;
defparam \p1|Selector300~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \p1|addrGrid[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector300~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[5] .is_wysiwyg = "true";
defparam \p1|addrGrid[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneive_lcell_comb \p1|Selector299~0 (
// Equation(s):
// \p1|Selector299~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & ((\p1|addrGrid [6]))) # (!\p1|Selector300~0_combout  & (\p1|aux1 [6]))))

	.dataa(\p1|aux1 [6]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|addrGrid [6]),
	.cin(gnd),
	.combout(\p1|Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector299~0 .lut_mask = 16'h3202;
defparam \p1|Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \p1|Selector299~1 (
// Equation(s):
// \p1|Selector299~1_combout  = (\p1|Selector299~0_combout ) # ((\p1|Add4~8_combout  & \p1|state.init3~q ))

	.dataa(gnd),
	.datab(\p1|Add4~8_combout ),
	.datac(\p1|state.init3~q ),
	.datad(\p1|Selector299~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector299~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector299~1 .lut_mask = 16'hFFC0;
defparam \p1|Selector299~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N21
dffeas \p1|addrGrid[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector299~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[6] .is_wysiwyg = "true";
defparam \p1|addrGrid[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \p1|Selector298~0 (
// Equation(s):
// \p1|Selector298~0_combout  = (!\p1|state.init3~q  & ((\p1|Selector300~0_combout  & (\p1|addrGrid [7])) # (!\p1|Selector300~0_combout  & ((\p1|aux1 [7])))))

	.dataa(\p1|addrGrid [7]),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector300~0_combout ),
	.datad(\p1|aux1 [7]),
	.cin(gnd),
	.combout(\p1|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector298~0 .lut_mask = 16'h2320;
defparam \p1|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \p1|Selector298~1 (
// Equation(s):
// \p1|Selector298~1_combout  = (\p1|Selector298~0_combout ) # ((\p1|state.init3~q  & \p1|Add4~10_combout ))

	.dataa(gnd),
	.datab(\p1|state.init3~q ),
	.datac(\p1|Selector298~0_combout ),
	.datad(\p1|Add4~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector298~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector298~1 .lut_mask = 16'hFCF0;
defparam \p1|Selector298~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N31
dffeas \p1|addrGrid[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector298~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrGrid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrGrid[7] .is_wysiwyg = "true";
defparam \p1|addrGrid[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N10
cycloneive_lcell_comb \p1|Selector336~0 (
// Equation(s):
// \p1|Selector336~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a1 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\p1|Selector336~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector336~0 .lut_mask = 16'hFA50;
defparam \p1|Selector336~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N11
dffeas \p1|dinGrid[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector336~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[1] .is_wysiwyg = "true";
defparam \p1|dinGrid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N0
cycloneive_lcell_comb \p1|Selector335~0 (
// Equation(s):
// \p1|Selector335~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a2 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector335~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector335~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector335~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N1
dffeas \p1|dinGrid[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector335~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[2] .is_wysiwyg = "true";
defparam \p1|dinGrid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N22
cycloneive_lcell_comb \p1|Selector334~0 (
// Equation(s):
// \p1|Selector334~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a3 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\p1|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector334~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N23
dffeas \p1|dinGrid[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector334~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[3] .is_wysiwyg = "true";
defparam \p1|dinGrid[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N0
cycloneive_lcell_comb \p1|Selector333~0 (
// Equation(s):
// \p1|Selector333~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a4 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\p1|Selector333~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector333~0 .lut_mask = 16'hFA50;
defparam \p1|Selector333~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N1
dffeas \p1|dinGrid[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector333~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[4] .is_wysiwyg = "true";
defparam \p1|dinGrid[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N6
cycloneive_lcell_comb \p1|Selector332~0 (
// Equation(s):
// \p1|Selector332~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a5 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\p1|Selector332~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector332~0 .lut_mask = 16'hFA50;
defparam \p1|Selector332~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \p1|dinGrid[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector332~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[5] .is_wysiwyg = "true";
defparam \p1|dinGrid[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneive_lcell_comb \p1|Selector331~0 (
// Equation(s):
// \p1|Selector331~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a6 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\p1|Selector331~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector331~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector331~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N9
dffeas \p1|dinGrid[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector331~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[6] .is_wysiwyg = "true";
defparam \p1|dinGrid[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N30
cycloneive_lcell_comb \p1|Selector330~0 (
// Equation(s):
// \p1|Selector330~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a7 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\p1|Selector330~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector330~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector330~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N31
dffeas \p1|dinGrid[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector330~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[7] .is_wysiwyg = "true";
defparam \p1|dinGrid[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N22
cycloneive_lcell_comb \p1|Selector329~0 (
// Equation(s):
// \p1|Selector329~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a8 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\p1|Selector329~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector329~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector329~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N23
dffeas \p1|dinGrid[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector329~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[8] .is_wysiwyg = "true";
defparam \p1|dinGrid[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N8
cycloneive_lcell_comb \p1|Selector328~0 (
// Equation(s):
// \p1|Selector328~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a9 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\p1|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector328~0 .lut_mask = 16'hDD88;
defparam \p1|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N9
dffeas \p1|dinGrid[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector328~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[9] .is_wysiwyg = "true";
defparam \p1|dinGrid[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N8
cycloneive_lcell_comb \p1|Selector327~0 (
// Equation(s):
// \p1|Selector327~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a10 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\p1|Selector327~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector327~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector327~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N9
dffeas \p1|dinGrid[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector327~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[10] .is_wysiwyg = "true";
defparam \p1|dinGrid[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N8
cycloneive_lcell_comb \p1|Selector326~0 (
// Equation(s):
// \p1|Selector326~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a11 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\p1|Selector326~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector326~0 .lut_mask = 16'hFC30;
defparam \p1|Selector326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N9
dffeas \p1|dinGrid[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector326~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[11] .is_wysiwyg = "true";
defparam \p1|dinGrid[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N26
cycloneive_lcell_comb \p1|Selector325~0 (
// Equation(s):
// \p1|Selector325~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a12 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\p1|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector325~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N27
dffeas \p1|dinGrid[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[12] .is_wysiwyg = "true";
defparam \p1|dinGrid[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N10
cycloneive_lcell_comb \p1|Selector324~0 (
// Equation(s):
// \p1|Selector324~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a13 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\p1|Selector324~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector324~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector324~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N11
dffeas \p1|dinGrid[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector324~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[13] .is_wysiwyg = "true";
defparam \p1|dinGrid[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N26
cycloneive_lcell_comb \p1|Selector323~0 (
// Equation(s):
// \p1|Selector323~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a14 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\p1|Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector323~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N27
dffeas \p1|dinGrid[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector323~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[14] .is_wysiwyg = "true";
defparam \p1|dinGrid[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N4
cycloneive_lcell_comb \p1|Selector322~0 (
// Equation(s):
// \p1|Selector322~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a15 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector322~0 .lut_mask = 16'hD8D8;
defparam \p1|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N5
dffeas \p1|dinGrid[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[15] .is_wysiwyg = "true";
defparam \p1|dinGrid[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N20
cycloneive_lcell_comb \p1|Selector321~0 (
// Equation(s):
// \p1|Selector321~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a16 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p1|state.posB5~q ),
	.datac(gnd),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\p1|Selector321~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector321~0 .lut_mask = 16'hBB88;
defparam \p1|Selector321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N21
dffeas \p1|dinGrid[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector321~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[16] .is_wysiwyg = "true";
defparam \p1|dinGrid[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N30
cycloneive_lcell_comb \p1|Selector320~0 (
// Equation(s):
// \p1|Selector320~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a17 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\p1|Selector320~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector320~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N31
dffeas \p1|dinGrid[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector320~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[17] .is_wysiwyg = "true";
defparam \p1|dinGrid[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N24
cycloneive_lcell_comb \p1|Selector319~0 (
// Equation(s):
// \p1|Selector319~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a18 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\p1|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector319~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N25
dffeas \p1|dinGrid[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[18] .is_wysiwyg = "true";
defparam \p1|dinGrid[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N2
cycloneive_lcell_comb \p1|Selector318~0 (
// Equation(s):
// \p1|Selector318~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a19 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\p1|state.posB5~q ),
	.datac(gnd),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\p1|Selector318~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector318~0 .lut_mask = 16'hBB88;
defparam \p1|Selector318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N3
dffeas \p1|dinGrid[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector318~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[19] .is_wysiwyg = "true";
defparam \p1|dinGrid[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N2
cycloneive_lcell_comb \p1|Selector317~0 (
// Equation(s):
// \p1|Selector317~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a20 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\p1|Selector317~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector317~0 .lut_mask = 16'hFA50;
defparam \p1|Selector317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N3
dffeas \p1|dinGrid[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector317~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[20] .is_wysiwyg = "true";
defparam \p1|dinGrid[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N24
cycloneive_lcell_comb \p1|Selector316~0 (
// Equation(s):
// \p1|Selector316~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a21 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\p1|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector316~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N25
dffeas \p1|dinGrid[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector316~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[21] .is_wysiwyg = "true";
defparam \p1|dinGrid[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N10
cycloneive_lcell_comb \p1|Selector315~0 (
// Equation(s):
// \p1|Selector315~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a22 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\p1|Selector315~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector315~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N11
dffeas \p1|dinGrid[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector315~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[22] .is_wysiwyg = "true";
defparam \p1|dinGrid[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneive_lcell_comb \p1|Selector314~0 (
// Equation(s):
// \p1|Selector314~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a23 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\p1|Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector314~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N3
dffeas \p1|dinGrid[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector314~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[23] .is_wysiwyg = "true";
defparam \p1|dinGrid[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N12
cycloneive_lcell_comb \p1|Selector313~0 (
// Equation(s):
// \p1|Selector313~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a24 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\p1|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector313~0 .lut_mask = 16'hFC30;
defparam \p1|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N13
dffeas \p1|dinGrid[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector313~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[24] .is_wysiwyg = "true";
defparam \p1|dinGrid[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N6
cycloneive_lcell_comb \p1|Selector312~0 (
// Equation(s):
// \p1|Selector312~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a25 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\p1|Selector312~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector312~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N7
dffeas \p1|dinGrid[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector312~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[25] .is_wysiwyg = "true";
defparam \p1|dinGrid[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneive_lcell_comb \p1|Selector311~0 (
// Equation(s):
// \p1|Selector311~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a26 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\p1|Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector311~0 .lut_mask = 16'hFC30;
defparam \p1|Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N9
dffeas \p1|dinGrid[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector311~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[26] .is_wysiwyg = "true";
defparam \p1|dinGrid[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneive_lcell_comb \p1|Selector310~0 (
// Equation(s):
// \p1|Selector310~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a27 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\p1|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector310~0 .lut_mask = 16'hFC30;
defparam \p1|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N23
dffeas \p1|dinGrid[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector310~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[27] .is_wysiwyg = "true";
defparam \p1|dinGrid[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N4
cycloneive_lcell_comb \p1|Selector309~0 (
// Equation(s):
// \p1|Selector309~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a28 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\p1|Selector309~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector309~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N5
dffeas \p1|dinGrid[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector309~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[28] .is_wysiwyg = "true";
defparam \p1|dinGrid[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N30
cycloneive_lcell_comb \p1|Selector308~0 (
// Equation(s):
// \p1|Selector308~0_combout  = (\p1|state.posB5~q  & ((\p1|eb|memROM_rtl_0|auto_generated|ram_block1a29 ))) # (!\p1|state.posB5~q  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\p1|Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector308~0 .lut_mask = 16'hFC30;
defparam \p1|Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N31
dffeas \p1|dinGrid[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector308~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[29] .is_wysiwyg = "true";
defparam \p1|dinGrid[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N16
cycloneive_lcell_comb \p1|Selector307~0 (
// Equation(s):
// \p1|Selector307~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a30 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector307~0 .lut_mask = 16'hB8B8;
defparam \p1|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N17
dffeas \p1|dinGrid[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector307~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[30] .is_wysiwyg = "true";
defparam \p1|dinGrid[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N18
cycloneive_lcell_comb \p1|Selector306~0 (
// Equation(s):
// \p1|Selector306~0_combout  = (\p1|state.posB5~q  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a31 )) # (!\p1|state.posB5~q  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(gnd),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\p1|Selector306~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector306~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N19
dffeas \p1|dinGrid[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector306~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinGrid[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinGrid [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinGrid[31] .is_wysiwyg = "true";
defparam \p1|dinGrid[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\p1|weGrid~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\p1|dinGrid [31],\p1|dinGrid [30],\p1|dinGrid [29],\p1|dinGrid [28],\p1|dinGrid [27],\p1|dinGrid [26],\p1|dinGrid [25],\p1|dinGrid [24],\p1|dinGrid [23],\p1|dinGrid [22],\p1|dinGrid [21],\p1|dinGrid [20],\p1|dinGrid [19],\p1|dinGrid [18],\p1|dinGrid [17],\p1|dinGrid [16],\p1|dinGrid [15],\p1|dinGrid [14],\p1|dinGrid [13],\p1|dinGrid [12],
\p1|dinGrid [11],\p1|dinGrid [10],\p1|dinGrid [9],\p1|dinGrid [8],\p1|dinGrid [7],\p1|dinGrid [6],\p1|dinGrid [5],\p1|dinGrid [4],\p1|dinGrid [3],\p1|dinGrid [2],\p1|dinGrid [1],\p1|dinGrid [0]}),
	.portaaddr({\p1|addrGrid [7],\p1|addrGrid [6],\p1|addrGrid [5],\p1|addrGrid [4],\p1|addrGrid [3],\p1|addrGrid [2],\p1|addrGrid [1],\p1|addrGrid [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\p1|Selector298~1_combout ,\p1|Selector299~1_combout ,\p1|Selector300~2_combout ,\p1|Selector301~1_combout ,\p1|Selector302~1_combout ,\p1|Selector303~1_combout ,\p1|Selector304~1_combout ,\p1|Selector305~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0|altsyncram_l7m1:auto_generated|ALTSYNCRAM";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0;
defparam \p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF0FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[12]~feeder_combout  = \p1|Selector300~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|Selector300~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \p1|grid|memRAM_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N7
dffeas \p1|grid|memRAM_rtl_0_bypass[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[11]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[11]~feeder_combout  = \p1|addrGrid [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrGrid [5]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector301~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[9]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[9]~feeder_combout  = \p1|addrGrid [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrGrid [4]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM~3 (
// Equation(s):
// \p1|grid|memRAM~3_combout  = (\p1|grid|memRAM_rtl_0_bypass [12] & (\p1|grid|memRAM_rtl_0_bypass [11] & (\p1|grid|memRAM_rtl_0_bypass [10] $ (!\p1|grid|memRAM_rtl_0_bypass [9])))) # (!\p1|grid|memRAM_rtl_0_bypass [12] & (!\p1|grid|memRAM_rtl_0_bypass [11] 
// & (\p1|grid|memRAM_rtl_0_bypass [10] $ (!\p1|grid|memRAM_rtl_0_bypass [9]))))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [12]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [11]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [10]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~3 .lut_mask = 16'h9009;
defparam \p1|grid|memRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[13]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[13]~feeder_combout  = \p1|addrGrid [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrGrid [6]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N23
dffeas \p1|grid|memRAM_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[15]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[15]~feeder_combout  = \p1|addrGrid [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrGrid [7]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N21
dffeas \p1|grid|memRAM_rtl_0_bypass[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector299~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[16]~feeder_combout  = \p1|Selector298~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector298~1_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneive_lcell_comb \p1|grid|memRAM~4 (
// Equation(s):
// \p1|grid|memRAM~4_combout  = (\p1|grid|memRAM_rtl_0_bypass [13] & (\p1|grid|memRAM_rtl_0_bypass [14] & (\p1|grid|memRAM_rtl_0_bypass [15] $ (!\p1|grid|memRAM_rtl_0_bypass [16])))) # (!\p1|grid|memRAM_rtl_0_bypass [13] & (!\p1|grid|memRAM_rtl_0_bypass [14] 
// & (\p1|grid|memRAM_rtl_0_bypass [15] $ (!\p1|grid|memRAM_rtl_0_bypass [16]))))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [13]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [15]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [14]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~4 .lut_mask = 16'h8421;
defparam \p1|grid|memRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|weGrid~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector303~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrGrid [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneive_lcell_comb \p1|grid|memRAM~1 (
// Equation(s):
// \p1|grid|memRAM~1_combout  = \p1|grid|memRAM_rtl_0_bypass [6] $ (\p1|grid|memRAM_rtl_0_bypass [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|grid|memRAM_rtl_0_bypass [6]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~1 .lut_mask = 16'h0FF0;
defparam \p1|grid|memRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[8]~feeder_combout  = \p1|Selector302~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector302~1_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N7
dffeas \p1|grid|memRAM_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrGrid [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[1]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[1]~feeder_combout  = \p1|addrGrid [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|addrGrid [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[1]~feeder .lut_mask = 16'hF0F0;
defparam \p1|grid|memRAM_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[3]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[3]~feeder_combout  = \p1|addrGrid [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrGrid [1]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector305~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[4]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[4]~feeder_combout  = \p1|Selector304~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector304~1_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \p1|grid|memRAM_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM~0 (
// Equation(s):
// \p1|grid|memRAM~0_combout  = (\p1|grid|memRAM_rtl_0_bypass [1] & (\p1|grid|memRAM_rtl_0_bypass [2] & (\p1|grid|memRAM_rtl_0_bypass [3] $ (!\p1|grid|memRAM_rtl_0_bypass [4])))) # (!\p1|grid|memRAM_rtl_0_bypass [1] & (!\p1|grid|memRAM_rtl_0_bypass [2] & 
// (\p1|grid|memRAM_rtl_0_bypass [3] $ (!\p1|grid|memRAM_rtl_0_bypass [4]))))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [1]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [3]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [2]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~0 .lut_mask = 16'h8421;
defparam \p1|grid|memRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneive_lcell_comb \p1|grid|memRAM~2 (
// Equation(s):
// \p1|grid|memRAM~2_combout  = (!\p1|grid|memRAM~1_combout  & (\p1|grid|memRAM~0_combout  & (\p1|grid|memRAM_rtl_0_bypass [8] $ (!\p1|grid|memRAM_rtl_0_bypass [7]))))

	.dataa(\p1|grid|memRAM~1_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [8]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [7]),
	.datad(\p1|grid|memRAM~0_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~2 .lut_mask = 16'h4100;
defparam \p1|grid|memRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
cycloneive_lcell_comb \p1|grid|memRAM~5 (
// Equation(s):
// \p1|grid|memRAM~5_combout  = (\p1|grid|memRAM~3_combout  & (\p1|grid|memRAM~4_combout  & (\p1|grid|memRAM_rtl_0_bypass [0] & \p1|grid|memRAM~2_combout )))

	.dataa(\p1|grid|memRAM~3_combout ),
	.datab(\p1|grid|memRAM~4_combout ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [0]),
	.datad(\p1|grid|memRAM~2_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~5 .lut_mask = 16'h8000;
defparam \p1|grid|memRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N14
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[46]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N15
dffeas \p1|grid|memRAM_rtl_0_bypass[46] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[45]~14 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[45]~14_combout  = !\p1|dinGrid [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[45]~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[45]~14 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[45]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[45] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[45]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N18
cycloneive_lcell_comb \p1|grid|memRAM~20 (
// Equation(s):
// \p1|grid|memRAM~20_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [45])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [46] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a14 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [46] & ((!\p1|grid|memRAM_rtl_0_bypass [45])))))

	.dataa(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\p1|grid|memRAM~5_combout ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [46]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [45]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~20 .lut_mask = 16'h20EF;
defparam \p1|grid|memRAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \p1|reGrid~feeder (
// Equation(s):
// \p1|reGrid~feeder_combout  = \p1|WideOr40~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|WideOr40~0_combout ),
	.cin(gnd),
	.combout(\p1|reGrid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|reGrid~feeder .lut_mask = 16'hFF00;
defparam \p1|reGrid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N7
dffeas \p1|reGrid (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|reGrid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|reGrid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|reGrid .is_wysiwyg = "true";
defparam \p1|reGrid .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N19
dffeas \p1|grid|dataRead[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[14] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N6
cycloneive_lcell_comb \p1|Selector677~0 (
// Equation(s):
// \p1|Selector677~0_combout  = (\p1|state.eval2~q  & ((\p1|pos_Y|dataRead [14]))) # (!\p1|state.eval2~q  & (\p1|grid|dataRead [14]))

	.dataa(gnd),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|grid|dataRead [14]),
	.datad(\p1|pos_Y|dataRead [14]),
	.cin(gnd),
	.combout(\p1|Selector677~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector677~0 .lut_mask = 16'hFC30;
defparam \p1|Selector677~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N16
cycloneive_lcell_comb \p1|Selector267~2 (
// Equation(s):
// \p1|Selector267~2_combout  = (\p1|state.posA5~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.posA6~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.posA6~q ),
	.datad(\p1|state.posA5~q ),
	.cin(gnd),
	.combout(\p1|Selector267~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector267~2 .lut_mask = 16'hFFA0;
defparam \p1|Selector267~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N17
dffeas \p1|next_state.posA6 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector267~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.posA6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.posA6 .is_wysiwyg = "true";
defparam \p1|next_state.posA6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
cycloneive_lcell_comb \p1|Selector48~0 (
// Equation(s):
// \p1|Selector48~0_combout  = (\p1|state.waitState~q  & \p1|next_state.posA6~q )

	.dataa(gnd),
	.datab(\p1|state.waitState~q ),
	.datac(gnd),
	.datad(\p1|next_state.posA6~q ),
	.cin(gnd),
	.combout(\p1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector48~0 .lut_mask = 16'hCC00;
defparam \p1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N9
dffeas \p1|state.posA6 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA6 .is_wysiwyg = "true";
defparam \p1|state.posA6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneive_lcell_comb \p1|Selector269~0 (
// Equation(s):
// \p1|Selector269~0_combout  = (\p1|state.posB3~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.posB4~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.posB4~q ),
	.datad(\p1|state.posB3~q ),
	.cin(gnd),
	.combout(\p1|Selector269~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector269~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N7
dffeas \p1|next_state.posB4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector269~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.posB4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.posB4 .is_wysiwyg = "true";
defparam \p1|next_state.posB4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N2
cycloneive_lcell_comb \p1|Selector54~0 (
// Equation(s):
// \p1|Selector54~0_combout  = (\p1|state.waitState~q  & \p1|next_state.posB4~q )

	.dataa(gnd),
	.datab(\p1|state.waitState~q ),
	.datac(gnd),
	.datad(\p1|next_state.posB4~q ),
	.cin(gnd),
	.combout(\p1|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector54~0 .lut_mask = 16'hCC00;
defparam \p1|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N3
dffeas \p1|state.posB4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB4 .is_wysiwyg = "true";
defparam \p1|state.posB4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneive_lcell_comb \p1|WideOr49~0 (
// Equation(s):
// \p1|WideOr49~0_combout  = (\p1|state.posA6~q ) # ((\p1|state.eval2~q ) # (\p1|state.posB4~q ))

	.dataa(gnd),
	.datab(\p1|state.posA6~q ),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|state.posB4~q ),
	.cin(gnd),
	.combout(\p1|WideOr49~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr49~0 .lut_mask = 16'hFFFC;
defparam \p1|WideOr49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N7
dffeas \p1|aux2[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector677~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[14] .is_wysiwyg = "true";
defparam \p1|aux2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N6
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[48]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N7
dffeas \p1|grid|memRAM_rtl_0_bypass[48] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N20
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[47]~15 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[47]~15_combout  = !\p1|dinGrid [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[47]~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[47]~15 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[47]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N21
dffeas \p1|grid|memRAM_rtl_0_bypass[47] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[47]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N28
cycloneive_lcell_comb \p1|grid|memRAM~21 (
// Equation(s):
// \p1|grid|memRAM~21_combout  = (\p1|grid|memRAM_rtl_0_bypass [48] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [47])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a15 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [48] & (!\p1|grid|memRAM_rtl_0_bypass [47]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [48]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [47]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~21 .lut_mask = 16'h33B1;
defparam \p1|grid|memRAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N29
dffeas \p1|grid|dataRead[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[15] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N4
cycloneive_lcell_comb \p1|Selector676~0 (
// Equation(s):
// \p1|Selector676~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [15])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [15])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [15]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [15]),
	.cin(gnd),
	.combout(\p1|Selector676~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector676~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector676~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N5
dffeas \p1|aux2[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector676~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[15] .is_wysiwyg = "true";
defparam \p1|aux2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[42]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y18_N25
dffeas \p1|grid|memRAM_rtl_0_bypass[42] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[41]~12 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[41]~12_combout  = !\p1|dinGrid [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[41]~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[41]~12 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[41]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[41] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[41]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N8
cycloneive_lcell_comb \p1|grid|memRAM~18 (
// Equation(s):
// \p1|grid|memRAM~18_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [41])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [42] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a12 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [42] & ((!\p1|grid|memRAM_rtl_0_bypass [41])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [42]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [41]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~18 .lut_mask = 16'h40FB;
defparam \p1|grid|memRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N9
dffeas \p1|grid|dataRead[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[12] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N30
cycloneive_lcell_comb \p1|Selector679~0 (
// Equation(s):
// \p1|Selector679~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [12])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [12])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [12]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [12]),
	.cin(gnd),
	.combout(\p1|Selector679~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector679~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector679~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N31
dffeas \p1|aux2[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector679~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[12] .is_wysiwyg = "true";
defparam \p1|aux2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N28
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[44]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[44] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[43]~13 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[43]~13_combout  = !\p1|dinGrid [13]

	.dataa(\p1|dinGrid [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[43]~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[43]~13 .lut_mask = 16'h5555;
defparam \p1|grid|memRAM_rtl_0_bypass[43]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[43] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[43]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N14
cycloneive_lcell_comb \p1|grid|memRAM~19 (
// Equation(s):
// \p1|grid|memRAM~19_combout  = (\p1|grid|memRAM_rtl_0_bypass [44] & ((\p1|grid|memRAM~5_combout  & ((!\p1|grid|memRAM_rtl_0_bypass [43]))) # (!\p1|grid|memRAM~5_combout  & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a13 )))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [44] & (((!\p1|grid|memRAM_rtl_0_bypass [43]))))

	.dataa(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [44]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [43]),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~19 .lut_mask = 16'h0F8B;
defparam \p1|grid|memRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N15
dffeas \p1|grid|dataRead[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[13] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N12
cycloneive_lcell_comb \p1|Selector678~0 (
// Equation(s):
// \p1|Selector678~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [13])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [13])))

	.dataa(gnd),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|pos_Y|dataRead [13]),
	.datad(\p1|grid|dataRead [13]),
	.cin(gnd),
	.combout(\p1|Selector678~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector678~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector678~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N13
dffeas \p1|aux2[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector678~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[13] .is_wysiwyg = "true";
defparam \p1|aux2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N2
cycloneive_lcell_comb \p1|always0~3 (
// Equation(s):
// \p1|always0~3_combout  = (\p1|aux2 [14] & (\p1|aux2 [15] & (\p1|aux2 [12] & \p1|aux2 [13])))

	.dataa(\p1|aux2 [14]),
	.datab(\p1|aux2 [15]),
	.datac(\p1|aux2 [12]),
	.datad(\p1|aux2 [13]),
	.cin(gnd),
	.combout(\p1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~3 .lut_mask = 16'h8000;
defparam \p1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N21
dffeas \p1|grid|memRAM_rtl_0_bypass[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[23]~3 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[23]~3_combout  = !\p1|dinGrid [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[23]~3 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[23]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
cycloneive_lcell_comb \p1|grid|memRAM~9 (
// Equation(s):
// \p1|grid|memRAM~9_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [23])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [24] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a3 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [24] & (!\p1|grid|memRAM_rtl_0_bypass [23]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [24]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [23]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~9 .lut_mask = 16'h4F0B;
defparam \p1|grid|memRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N31
dffeas \p1|grid|dataRead[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[3] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \p1|Selector688~0 (
// Equation(s):
// \p1|Selector688~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [3])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [3])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [3]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [3]),
	.cin(gnd),
	.combout(\p1|Selector688~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector688~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector688~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N19
dffeas \p1|aux2[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector688~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[3] .is_wysiwyg = "true";
defparam \p1|aux2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[19]~1 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[19]~1_combout  = !\p1|dinGrid [1]

	.dataa(\p1|dinGrid [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[19]~1 .lut_mask = 16'h5555;
defparam \p1|grid|memRAM_rtl_0_bypass[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \p1|grid|memRAM~7 (
// Equation(s):
// \p1|grid|memRAM~7_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [19])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [20] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a1 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [20] & ((!\p1|grid|memRAM_rtl_0_bypass [19])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [20]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~7 .lut_mask = 16'h40FB;
defparam \p1|grid|memRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N15
dffeas \p1|grid|dataRead[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[1] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \p1|Selector690~0 (
// Equation(s):
// \p1|Selector690~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [1])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [1])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [1]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [1]),
	.cin(gnd),
	.combout(\p1|Selector690~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector690~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector690~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N15
dffeas \p1|aux2[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector690~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[1] .is_wysiwyg = "true";
defparam \p1|aux2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N24
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N25
dffeas \p1|grid|memRAM_rtl_0_bypass[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[17]~0 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[17]~0_combout  = !\p1|dinGrid [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[17]~0 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \p1|grid|memRAM~6 (
// Equation(s):
// \p1|grid|memRAM~6_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [17])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [18] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [18] & ((!\p1|grid|memRAM_rtl_0_bypass [17])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [18]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~6 .lut_mask = 16'h40FB;
defparam \p1|grid|memRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N25
dffeas \p1|grid|dataRead[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[0] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \p1|Selector691~0 (
// Equation(s):
// \p1|Selector691~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [0])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [0])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [0]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [0]),
	.cin(gnd),
	.combout(\p1|Selector691~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector691~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector691~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N5
dffeas \p1|aux2[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector691~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[0] .is_wysiwyg = "true";
defparam \p1|aux2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[21]~2 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[21]~2_combout  = !\p1|dinGrid [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[21]~2 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N3
dffeas \p1|grid|memRAM_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[21]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \p1|grid|memRAM~8 (
// Equation(s):
// \p1|grid|memRAM~8_combout  = (\p1|grid|memRAM_rtl_0_bypass [22] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [21])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [22] & (!\p1|grid|memRAM_rtl_0_bypass [21]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [22]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [21]),
	.datac(\p1|grid|memRAM~5_combout ),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~8 .lut_mask = 16'h3B31;
defparam \p1|grid|memRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N29
dffeas \p1|grid|dataRead[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[2] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \p1|Selector689~0 (
// Equation(s):
// \p1|Selector689~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [2])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [2])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [2]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [2]),
	.cin(gnd),
	.combout(\p1|Selector689~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector689~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector689~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N17
dffeas \p1|aux2[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector689~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[2] .is_wysiwyg = "true";
defparam \p1|aux2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \p1|always0~0 (
// Equation(s):
// \p1|always0~0_combout  = (\p1|aux2 [3] & (\p1|aux2 [1] & (\p1|aux2 [0] & \p1|aux2 [2])))

	.dataa(\p1|aux2 [3]),
	.datab(\p1|aux2 [1]),
	.datac(\p1|aux2 [0]),
	.datad(\p1|aux2 [2]),
	.cin(gnd),
	.combout(\p1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~0 .lut_mask = 16'h8000;
defparam \p1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[34] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[33]~8 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[33]~8_combout  = !\p1|dinGrid [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[33]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[33]~8 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[33]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N15
dffeas \p1|grid|memRAM_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[33]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N20
cycloneive_lcell_comb \p1|grid|memRAM~14 (
// Equation(s):
// \p1|grid|memRAM~14_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [33])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [34] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a8 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [34] & (!\p1|grid|memRAM_rtl_0_bypass [33]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [34]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [33]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~14 .lut_mask = 16'h4F0B;
defparam \p1|grid|memRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N21
dffeas \p1|grid|dataRead[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[8] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \p1|Selector683~0 (
// Equation(s):
// \p1|Selector683~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [8])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [8])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [8]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [8]),
	.cin(gnd),
	.combout(\p1|Selector683~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector683~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector683~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N11
dffeas \p1|aux2[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector683~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[8] .is_wysiwyg = "true";
defparam \p1|aux2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N22
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[39]~11 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[39]~11_combout  = !\p1|dinGrid [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[39]~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[39]~11 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[39]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N23
dffeas \p1|grid|memRAM_rtl_0_bypass[39] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[39]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[40] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N4
cycloneive_lcell_comb \p1|grid|memRAM~17 (
// Equation(s):
// \p1|grid|memRAM~17_combout  = (\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [39])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [40] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a11 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [40] & (!\p1|grid|memRAM_rtl_0_bypass [39]))))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [39]),
	.datab(\p1|grid|memRAM~5_combout ),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~17 .lut_mask = 16'h7455;
defparam \p1|grid|memRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N5
dffeas \p1|grid|dataRead[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[11] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \p1|Selector680~0 (
// Equation(s):
// \p1|Selector680~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [11])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [11])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [11]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [11]),
	.cin(gnd),
	.combout(\p1|Selector680~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector680~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector680~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N29
dffeas \p1|aux2[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector680~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[11] .is_wysiwyg = "true";
defparam \p1|aux2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[37]~10 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[37]~10_combout  = !\p1|dinGrid [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[37]~10 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[37] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[37]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N25
dffeas \p1|grid|memRAM_rtl_0_bypass[38] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N30
cycloneive_lcell_comb \p1|grid|memRAM~16 (
// Equation(s):
// \p1|grid|memRAM~16_combout  = (\p1|grid|memRAM_rtl_0_bypass [38] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [37])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a10 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [38] & (!\p1|grid|memRAM_rtl_0_bypass [37]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [37]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [38]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~16 .lut_mask = 16'h55D1;
defparam \p1|grid|memRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N31
dffeas \p1|grid|dataRead[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[10] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \p1|Selector681~0 (
// Equation(s):
// \p1|Selector681~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [10])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [10])))

	.dataa(\p1|pos_Y|dataRead [10]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [10]),
	.cin(gnd),
	.combout(\p1|Selector681~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector681~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector681~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N23
dffeas \p1|aux2[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector681~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[10] .is_wysiwyg = "true";
defparam \p1|aux2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[35]~9 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[35]~9_combout  = !\p1|dinGrid [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[35]~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[35]~9 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[35]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[35]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N23
dffeas \p1|grid|memRAM_rtl_0_bypass[36] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N0
cycloneive_lcell_comb \p1|grid|memRAM~15 (
// Equation(s):
// \p1|grid|memRAM~15_combout  = (\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [35])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [36] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a9 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [36] & (!\p1|grid|memRAM_rtl_0_bypass [35]))))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [35]),
	.datab(\p1|grid|memRAM~5_combout ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [36]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~15 .lut_mask = 16'h7545;
defparam \p1|grid|memRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N1
dffeas \p1|grid|dataRead[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[9] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \p1|Selector682~0 (
// Equation(s):
// \p1|Selector682~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [9])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [9])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [9]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [9]),
	.cin(gnd),
	.combout(\p1|Selector682~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector682~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector682~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N21
dffeas \p1|aux2[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector682~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[9] .is_wysiwyg = "true";
defparam \p1|aux2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \p1|always0~2 (
// Equation(s):
// \p1|always0~2_combout  = (\p1|aux2 [8] & (\p1|aux2 [11] & (\p1|aux2 [10] & \p1|aux2 [9])))

	.dataa(\p1|aux2 [8]),
	.datab(\p1|aux2 [11]),
	.datac(\p1|aux2 [10]),
	.datad(\p1|aux2 [9]),
	.cin(gnd),
	.combout(\p1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~2 .lut_mask = 16'h8000;
defparam \p1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[31]~7 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[31]~7_combout  = !\p1|dinGrid [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[31]~7 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[31]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N4
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[32] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM~13 (
// Equation(s):
// \p1|grid|memRAM~13_combout  = (\p1|grid|memRAM_rtl_0_bypass [32] & ((\p1|grid|memRAM~5_combout  & ((!\p1|grid|memRAM_rtl_0_bypass [31]))) # (!\p1|grid|memRAM~5_combout  & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [32] & (((!\p1|grid|memRAM_rtl_0_bypass [31]))))

	.dataa(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [31]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [32]),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~13 .lut_mask = 16'h33A3;
defparam \p1|grid|memRAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N15
dffeas \p1|grid|dataRead[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[7] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N22
cycloneive_lcell_comb \p1|Selector684~0 (
// Equation(s):
// \p1|Selector684~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [7])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [7])))

	.dataa(gnd),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|pos_Y|dataRead [7]),
	.datad(\p1|grid|dataRead [7]),
	.cin(gnd),
	.combout(\p1|Selector684~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector684~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector684~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N23
dffeas \p1|aux2[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector684~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[7] .is_wysiwyg = "true";
defparam \p1|aux2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[29]~6 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[29]~6_combout  = !\p1|dinGrid [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[29]~6 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[29]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM~12 (
// Equation(s):
// \p1|grid|memRAM~12_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [29])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [30] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [30] & (!\p1|grid|memRAM_rtl_0_bypass [29]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [30]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [29]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~12 .lut_mask = 16'h4F0B;
defparam \p1|grid|memRAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N13
dffeas \p1|grid|dataRead[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[6] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
cycloneive_lcell_comb \p1|Selector685~0 (
// Equation(s):
// \p1|Selector685~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [6])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [6])))

	.dataa(\p1|pos_Y|dataRead [6]),
	.datab(\p1|grid|dataRead [6]),
	.datac(\p1|state.eval2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector685~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector685~0 .lut_mask = 16'hACAC;
defparam \p1|Selector685~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N1
dffeas \p1|aux2[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector685~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[6] .is_wysiwyg = "true";
defparam \p1|aux2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N9
dffeas \p1|grid|memRAM_rtl_0_bypass[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[25]~4 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[25]~4_combout  = !\p1|dinGrid [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [4]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[25]~4 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[25]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
cycloneive_lcell_comb \p1|grid|memRAM~10 (
// Equation(s):
// \p1|grid|memRAM~10_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [25])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [26] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a4 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [26] & ((!\p1|grid|memRAM_rtl_0_bypass [25])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [26]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~10 .lut_mask = 16'h40FB;
defparam \p1|grid|memRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N5
dffeas \p1|grid|dataRead[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[4] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N8
cycloneive_lcell_comb \p1|Selector687~0 (
// Equation(s):
// \p1|Selector687~0_combout  = (\p1|state.eval2~q  & ((\p1|pos_Y|dataRead [4]))) # (!\p1|state.eval2~q  & (\p1|grid|dataRead [4]))

	.dataa(gnd),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|grid|dataRead [4]),
	.datad(\p1|pos_Y|dataRead [4]),
	.cin(gnd),
	.combout(\p1|Selector687~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector687~0 .lut_mask = 16'hFC30;
defparam \p1|Selector687~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N9
dffeas \p1|aux2[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector687~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[4] .is_wysiwyg = "true";
defparam \p1|aux2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N6
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[27]~5 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[27]~5_combout  = !\p1|dinGrid [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [5]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[27]~5 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N7
dffeas \p1|grid|memRAM_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N22
cycloneive_lcell_comb \p1|grid|memRAM~11 (
// Equation(s):
// \p1|grid|memRAM~11_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [27])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [28] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a5 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [28] & ((!\p1|grid|memRAM_rtl_0_bypass [27])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [28]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\p1|grid|memRAM_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~11 .lut_mask = 16'h40FB;
defparam \p1|grid|memRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N23
dffeas \p1|grid|dataRead[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[5] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N18
cycloneive_lcell_comb \p1|Selector686~0 (
// Equation(s):
// \p1|Selector686~0_combout  = (\p1|state.eval2~q  & ((\p1|pos_Y|dataRead [5]))) # (!\p1|state.eval2~q  & (\p1|grid|dataRead [5]))

	.dataa(gnd),
	.datab(\p1|state.eval2~q ),
	.datac(\p1|grid|dataRead [5]),
	.datad(\p1|pos_Y|dataRead [5]),
	.cin(gnd),
	.combout(\p1|Selector686~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector686~0 .lut_mask = 16'hFC30;
defparam \p1|Selector686~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N19
dffeas \p1|aux2[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector686~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[5] .is_wysiwyg = "true";
defparam \p1|aux2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N24
cycloneive_lcell_comb \p1|always0~1 (
// Equation(s):
// \p1|always0~1_combout  = (\p1|aux2 [7] & (\p1|aux2 [6] & (\p1|aux2 [4] & \p1|aux2 [5])))

	.dataa(\p1|aux2 [7]),
	.datab(\p1|aux2 [6]),
	.datac(\p1|aux2 [4]),
	.datad(\p1|aux2 [5]),
	.cin(gnd),
	.combout(\p1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~1 .lut_mask = 16'h8000;
defparam \p1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \p1|always0~4 (
// Equation(s):
// \p1|always0~4_combout  = (\p1|always0~3_combout  & (\p1|always0~0_combout  & (\p1|always0~2_combout  & \p1|always0~1_combout )))

	.dataa(\p1|always0~3_combout ),
	.datab(\p1|always0~0_combout ),
	.datac(\p1|always0~2_combout ),
	.datad(\p1|always0~1_combout ),
	.cin(gnd),
	.combout(\p1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~4 .lut_mask = 16'h8000;
defparam \p1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cycloneive_lcell_comb \p1|always0~18 (
// Equation(s):
// \p1|always0~18_combout  = (!\p1|xi [2] & (!\p1|xj [30] & (!\p1|xj [31] & !\p1|xi [3])))

	.dataa(\p1|xi [2]),
	.datab(\p1|xj [30]),
	.datac(\p1|xj [31]),
	.datad(\p1|xi [3]),
	.cin(gnd),
	.combout(\p1|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~18 .lut_mask = 16'h0001;
defparam \p1|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \p1|always0~15 (
// Equation(s):
// \p1|always0~15_combout  = (!\p1|xj [19] & (!\p1|xj [20] & (!\p1|xj [21] & !\p1|xj [18])))

	.dataa(\p1|xj [19]),
	.datab(\p1|xj [20]),
	.datac(\p1|xj [21]),
	.datad(\p1|xj [18]),
	.cin(gnd),
	.combout(\p1|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~15 .lut_mask = 16'h0001;
defparam \p1|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneive_lcell_comb \p1|always0~17 (
// Equation(s):
// \p1|always0~17_combout  = (!\p1|xj [29] & (!\p1|xj [28] & (!\p1|xj [26] & !\p1|xj [27])))

	.dataa(\p1|xj [29]),
	.datab(\p1|xj [28]),
	.datac(\p1|xj [26]),
	.datad(\p1|xj [27]),
	.cin(gnd),
	.combout(\p1|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~17 .lut_mask = 16'h0001;
defparam \p1|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N24
cycloneive_lcell_comb \p1|always0~16 (
// Equation(s):
// \p1|always0~16_combout  = (!\p1|xj [25] & (!\p1|xj [23] & (!\p1|xj [24] & !\p1|xj [22])))

	.dataa(\p1|xj [25]),
	.datab(\p1|xj [23]),
	.datac(\p1|xj [24]),
	.datad(\p1|xj [22]),
	.cin(gnd),
	.combout(\p1|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~16 .lut_mask = 16'h0001;
defparam \p1|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N10
cycloneive_lcell_comb \p1|always0~19 (
// Equation(s):
// \p1|always0~19_combout  = (\p1|always0~18_combout  & (\p1|always0~15_combout  & (\p1|always0~17_combout  & \p1|always0~16_combout )))

	.dataa(\p1|always0~18_combout ),
	.datab(\p1|always0~15_combout ),
	.datac(\p1|always0~17_combout ),
	.datad(\p1|always0~16_combout ),
	.cin(gnd),
	.combout(\p1|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~19 .lut_mask = 16'h8000;
defparam \p1|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N26
cycloneive_lcell_comb \p1|always0~11 (
// Equation(s):
// \p1|always0~11_combout  = (!\p1|xj [8] & (!\p1|xj [9] & (!\p1|xj [7] & !\p1|xj [6])))

	.dataa(\p1|xj [8]),
	.datab(\p1|xj [9]),
	.datac(\p1|xj [7]),
	.datad(\p1|xj [6]),
	.cin(gnd),
	.combout(\p1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~11 .lut_mask = 16'h0001;
defparam \p1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \p1|always0~12 (
// Equation(s):
// \p1|always0~12_combout  = (!\p1|xj [11] & (!\p1|xj [10] & (!\p1|xj [13] & !\p1|xj [12])))

	.dataa(\p1|xj [11]),
	.datab(\p1|xj [10]),
	.datac(\p1|xj [13]),
	.datad(\p1|xj [12]),
	.cin(gnd),
	.combout(\p1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~12 .lut_mask = 16'h0001;
defparam \p1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \p1|always0~13 (
// Equation(s):
// \p1|always0~13_combout  = (!\p1|xj [17] & (!\p1|xj [16] & (!\p1|xj [15] & !\p1|xj [14])))

	.dataa(\p1|xj [17]),
	.datab(\p1|xj [16]),
	.datac(\p1|xj [15]),
	.datad(\p1|xj [14]),
	.cin(gnd),
	.combout(\p1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~13 .lut_mask = 16'h0001;
defparam \p1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \p1|always0~10 (
// Equation(s):
// \p1|always0~10_combout  = (!\p1|xj [3] & (!\p1|xj [2] & (!\p1|xj [4] & !\p1|xj [5])))

	.dataa(\p1|xj [3]),
	.datab(\p1|xj [2]),
	.datac(\p1|xj [4]),
	.datad(\p1|xj [5]),
	.cin(gnd),
	.combout(\p1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~10 .lut_mask = 16'h0001;
defparam \p1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \p1|always0~14 (
// Equation(s):
// \p1|always0~14_combout  = (\p1|always0~11_combout  & (\p1|always0~12_combout  & (\p1|always0~13_combout  & \p1|always0~10_combout )))

	.dataa(\p1|always0~11_combout ),
	.datab(\p1|always0~12_combout ),
	.datac(\p1|always0~13_combout ),
	.datad(\p1|always0~10_combout ),
	.cin(gnd),
	.combout(\p1|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~14 .lut_mask = 16'h8000;
defparam \p1|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \p1|always0~20 (
// Equation(s):
// \p1|always0~20_combout  = (\p1|always0~19_combout  & \p1|always0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|always0~19_combout ),
	.datad(\p1|always0~14_combout ),
	.cin(gnd),
	.combout(\p1|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~20 .lut_mask = 16'hF000;
defparam \p1|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \p1|always0~30 (
// Equation(s):
// \p1|always0~30_combout  = (\p1|always0~29_combout  & (\p1|always0~4_combout  & (\p1|always0~9_combout  & \p1|always0~20_combout )))

	.dataa(\p1|always0~29_combout ),
	.datab(\p1|always0~4_combout ),
	.datac(\p1|always0~9_combout ),
	.datad(\p1|always0~20_combout ),
	.cin(gnd),
	.combout(\p1|always0~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~30 .lut_mask = 16'h8000;
defparam \p1|always0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N8
cycloneive_lcell_comb \p1|Selector97~6 (
// Equation(s):
// \p1|Selector97~6_combout  = (\p1|Selector97~3_combout  & ((\p1|Selector97~5_combout ) # ((\p1|state.posB5~q  & !\p1|always0~30_combout ))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|Selector97~3_combout ),
	.datac(\p1|Selector97~5_combout ),
	.datad(\p1|always0~30_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~6 .lut_mask = 16'hC0C8;
defparam \p1|Selector97~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N6
cycloneive_lcell_comb \p1|Selector97~7 (
// Equation(s):
// \p1|Selector97~7_combout  = (\p1|Selector97~2_combout  & (((\p1|Selector97~6_combout ) # (\p1|Selector499~0_combout )) # (!\p1|state.init2~q )))

	.dataa(\p1|state.init2~q ),
	.datab(\p1|Selector97~2_combout ),
	.datac(\p1|Selector97~6_combout ),
	.datad(\p1|Selector499~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~7 .lut_mask = 16'hCCC4;
defparam \p1|Selector97~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N10
cycloneive_lcell_comb \p1|Selector97~9 (
// Equation(s):
// \p1|Selector97~9_combout  = (\p1|Selector97~7_combout  & ((\p1|Selector97~8_combout  & ((\p1|Add0~0_combout ))) # (!\p1|Selector97~8_combout  & (\p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\p1|Selector97~7_combout  & 
// (((\p1|Selector97~8_combout ))))

	.dataa(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\p1|Add0~0_combout ),
	.datac(\p1|Selector97~7_combout ),
	.datad(\p1|Selector97~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~9 .lut_mask = 16'hCFA0;
defparam \p1|Selector97~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N26
cycloneive_lcell_comb \p1|Selector97 (
// Equation(s):
// \p1|Selector97~combout  = (\p1|Selector97~2_combout  & (((\p1|Selector97~9_combout )))) # (!\p1|Selector97~2_combout  & ((\p1|Selector97~9_combout  & ((\p1|addrPX [0]))) # (!\p1|Selector97~9_combout  & 
// (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\p1|Selector97~2_combout ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\p1|addrPX [0]),
	.datad(\p1|Selector97~9_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97 .lut_mask = 16'hFA44;
defparam \p1|Selector97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N27
dffeas \p1|addrPX[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector97~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[0] .is_wysiwyg = "true";
defparam \p1|addrPX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneive_lcell_comb \p1|pos_X|memRAM~4 (
// Equation(s):
// \p1|pos_X|memRAM~4_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [13])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [14] & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [14] & (!\p1|pos_X|memRAM_rtl_0_bypass [13]))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [14]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [13]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~4 .lut_mask = 16'h4F0B;
defparam \p1|pos_X|memRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N25
dffeas \p1|pos_X|dataRead[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[0] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneive_lcell_comb \p1|Selector402~0 (
// Equation(s):
// \p1|Selector402~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [0]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [0]))

	.dataa(gnd),
	.datab(\p1|state.posA7~q ),
	.datac(\p1|pos_X|dataRead [0]),
	.datad(\p1|xi [0]),
	.cin(gnd),
	.combout(\p1|Selector402~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector402~0 .lut_mask = 16'hFC30;
defparam \p1|Selector402~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N11
dffeas \p1|pos_a_X[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector402~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[0] .is_wysiwyg = "true";
defparam \p1|pos_a_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N6
cycloneive_lcell_comb \p1|xi[0]~feeder (
// Equation(s):
// \p1|xi[0]~feeder_combout  = \p1|xi[0]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[0]~32_combout ),
	.cin(gnd),
	.combout(\p1|xi[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[0]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N7
dffeas \p1|xi[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[0]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[0] .is_wysiwyg = "true";
defparam \p1|xi[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N2
cycloneive_lcell_comb \p1|Selector129~0 (
// Equation(s):
// \p1|Selector129~0_combout  = (\p1|state.posA2~q  & ((\p1|aux1 [0]) # ((\p1|state.posB5~q  & \p1|xi [0])))) # (!\p1|state.posA2~q  & (\p1|state.posB5~q  & (\p1|xi [0])))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xi [0]),
	.datad(\p1|aux1 [0]),
	.cin(gnd),
	.combout(\p1|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector129~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N3
dffeas \p1|dinPX[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[0] .is_wysiwyg = "true";
defparam \p1|dinPX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N13
dffeas \p1|pos_X|memRAM_rtl_0_bypass[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N24
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[21]~4 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[21]~4_combout  = !\p1|dinPX [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [4]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[21]~4 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N25
dffeas \p1|pos_X|memRAM_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[21]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N12
cycloneive_lcell_comb \p1|pos_X|memRAM~8 (
// Equation(s):
// \p1|pos_X|memRAM~8_combout  = (\p1|pos_X|memRAM~3_combout  & (((!\p1|pos_X|memRAM_rtl_0_bypass [21])))) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0_bypass [22] & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a4 )) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [22] & ((!\p1|pos_X|memRAM_rtl_0_bypass [21])))))

	.dataa(\p1|pos_X|memRAM~3_combout ),
	.datab(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [22]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~8 .lut_mask = 16'h40EF;
defparam \p1|pos_X|memRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N13
dffeas \p1|pos_X|dataRead[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[4] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \p1|Selector398~0 (
// Equation(s):
// \p1|Selector398~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [4]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [4]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [4]),
	.datac(\p1|xi [4]),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector398~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector398~0 .lut_mask = 16'hF0CC;
defparam \p1|Selector398~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N17
dffeas \p1|pos_a_X[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector398~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[4] .is_wysiwyg = "true";
defparam \p1|pos_a_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \p1|xi[5]~feeder (
// Equation(s):
// \p1|xi[5]~feeder_combout  = \p1|xi[5]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[5]~42_combout ),
	.cin(gnd),
	.combout(\p1|xi[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[5]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N27
dffeas \p1|xi[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[5]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[5] .is_wysiwyg = "true";
defparam \p1|xi[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \p1|Selector397~0 (
// Equation(s):
// \p1|Selector397~0_combout  = (\p1|state.posA7~q  & (\p1|xi [5])) # (!\p1|state.posA7~q  & ((\p1|pos_X|dataRead [5])))

	.dataa(\p1|xi [5]),
	.datab(\p1|pos_X|dataRead [5]),
	.datac(gnd),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector397~0 .lut_mask = 16'hAACC;
defparam \p1|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N31
dffeas \p1|pos_a_X[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector397~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[5] .is_wysiwyg = "true";
defparam \p1|pos_a_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \p1|Equal2~1 (
// Equation(s):
// \p1|Equal2~1_combout  = (((!\p1|pos_a_X [4]) # (!\p1|pos_a_X [7])) # (!\p1|pos_a_X [6])) # (!\p1|pos_a_X [5])

	.dataa(\p1|pos_a_X [5]),
	.datab(\p1|pos_a_X [6]),
	.datac(\p1|pos_a_X [7]),
	.datad(\p1|pos_a_X [4]),
	.cin(gnd),
	.combout(\p1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~1 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneive_lcell_comb \p1|Equal2~3 (
// Equation(s):
// \p1|Equal2~3_combout  = (((!\p1|pos_a_X [14]) # (!\p1|pos_a_X [13])) # (!\p1|pos_a_X [15])) # (!\p1|pos_a_X [12])

	.dataa(\p1|pos_a_X [12]),
	.datab(\p1|pos_a_X [15]),
	.datac(\p1|pos_a_X [13]),
	.datad(\p1|pos_a_X [14]),
	.cin(gnd),
	.combout(\p1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~3 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneive_lcell_comb \p1|Equal2~0 (
// Equation(s):
// \p1|Equal2~0_combout  = (((!\p1|pos_a_X [0]) # (!\p1|pos_a_X [2])) # (!\p1|pos_a_X [1])) # (!\p1|pos_a_X [3])

	.dataa(\p1|pos_a_X [3]),
	.datab(\p1|pos_a_X [1]),
	.datac(\p1|pos_a_X [2]),
	.datad(\p1|pos_a_X [0]),
	.cin(gnd),
	.combout(\p1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~0 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \p1|Equal2~2 (
// Equation(s):
// \p1|Equal2~2_combout  = (((!\p1|pos_a_X [10]) # (!\p1|pos_a_X [8])) # (!\p1|pos_a_X [9])) # (!\p1|pos_a_X [11])

	.dataa(\p1|pos_a_X [11]),
	.datab(\p1|pos_a_X [9]),
	.datac(\p1|pos_a_X [8]),
	.datad(\p1|pos_a_X [10]),
	.cin(gnd),
	.combout(\p1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~2 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \p1|Equal2~4 (
// Equation(s):
// \p1|Equal2~4_combout  = (\p1|Equal2~1_combout ) # ((\p1|Equal2~3_combout ) # ((\p1|Equal2~0_combout ) # (\p1|Equal2~2_combout )))

	.dataa(\p1|Equal2~1_combout ),
	.datab(\p1|Equal2~3_combout ),
	.datac(\p1|Equal2~0_combout ),
	.datad(\p1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\p1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~4 .lut_mask = 16'hFFFE;
defparam \p1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneive_lcell_comb \p1|Equal2~10 (
// Equation(s):
// \p1|Equal2~10_combout  = (\p1|Equal2~4_combout ) # (\p1|Equal2~9_combout )

	.dataa(gnd),
	.datab(\p1|Equal2~4_combout ),
	.datac(gnd),
	.datad(\p1|Equal2~9_combout ),
	.cin(gnd),
	.combout(\p1|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~10 .lut_mask = 16'hFFCC;
defparam \p1|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N6
cycloneive_lcell_comb \p1|Equal1~0 (
// Equation(s):
// \p1|Equal1~0_combout  = (!\p1|i [3] & (!\p1|i [0] & (\p1|Equal0~9_combout  & !\p1|i [1])))

	.dataa(\p1|i [3]),
	.datab(\p1|i [0]),
	.datac(\p1|Equal0~9_combout ),
	.datad(\p1|i [1]),
	.cin(gnd),
	.combout(\p1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal1~0 .lut_mask = 16'h0010;
defparam \p1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneive_lcell_comb \p1|Selector42~0 (
// Equation(s):
// \p1|Selector42~0_combout  = (\p1|Equal2~10_combout  & (!\p1|Equal1~0_combout  & (\p1|state.reMem4~q ))) # (!\p1|Equal2~10_combout  & ((\p1|Selector49~2_combout ) # ((!\p1|Equal1~0_combout  & \p1|state.reMem4~q ))))

	.dataa(\p1|Equal2~10_combout ),
	.datab(\p1|Equal1~0_combout ),
	.datac(\p1|state.reMem4~q ),
	.datad(\p1|Selector49~2_combout ),
	.cin(gnd),
	.combout(\p1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector42~0 .lut_mask = 16'h7530;
defparam \p1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N21
dffeas \p1|state.posA0 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA0 .is_wysiwyg = "true";
defparam \p1|state.posA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N26
cycloneive_lcell_comb \p1|j[21]~104 (
// Equation(s):
// \p1|j[21]~104_combout  = (\p1|state.posA0~q ) # ((\p1|state.posB0~q  & (!\p1|Equal3~10_combout )) # (!\p1|state.posB0~q  & ((!\p1|always0~30_combout ))))

	.dataa(\p1|Equal3~10_combout ),
	.datab(\p1|state.posA0~q ),
	.datac(\p1|state.posB0~q ),
	.datad(\p1|always0~30_combout ),
	.cin(gnd),
	.combout(\p1|j[21]~104_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[21]~104 .lut_mask = 16'hDCDF;
defparam \p1|j[21]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneive_lcell_comb \p1|j[21]~49 (
// Equation(s):
// \p1|j[21]~49_combout  = (\p1|Selector499~0_combout ) # ((!\p1|state.posB3~q  & (!\p1|WideOr29~5_combout  & !\p1|state.posA3~q )))

	.dataa(\p1|state.posB3~q ),
	.datab(\p1|WideOr29~5_combout ),
	.datac(\p1|Selector499~0_combout ),
	.datad(\p1|state.posA3~q ),
	.cin(gnd),
	.combout(\p1|j[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[21]~49 .lut_mask = 16'hF0F1;
defparam \p1|j[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneive_lcell_comb \p1|Selector97~0 (
// Equation(s):
// \p1|Selector97~0_combout  = (\p1|state.posA0~q  & ((\p1|Equal2~9_combout ) # (\p1|Equal2~4_combout )))

	.dataa(gnd),
	.datab(\p1|Equal2~9_combout ),
	.datac(\p1|state.posA0~q ),
	.datad(\p1|Equal2~4_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~0 .lut_mask = 16'hF0C0;
defparam \p1|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
cycloneive_lcell_comb \p1|j[21]~51 (
// Equation(s):
// \p1|j[21]~51_combout  = (!\p1|j[21]~49_combout  & (((\p1|Selector97~0_combout ) # (!\p1|j[21]~104_combout )) # (!\p1|j[21]~50_combout )))

	.dataa(\p1|j[21]~50_combout ),
	.datab(\p1|j[21]~104_combout ),
	.datac(\p1|j[21]~49_combout ),
	.datad(\p1|Selector97~0_combout ),
	.cin(gnd),
	.combout(\p1|j[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[21]~51 .lut_mask = 16'h0F07;
defparam \p1|j[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N3
dffeas \p1|j[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[1]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[1] .is_wysiwyg = "true";
defparam \p1|j[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneive_lcell_comb \p1|j[2]~40 (
// Equation(s):
// \p1|j[2]~40_combout  = (\p1|j [2] & (\p1|j[1]~39  $ (GND))) # (!\p1|j [2] & (!\p1|j[1]~39  & VCC))
// \p1|j[2]~41  = CARRY((\p1|j [2] & !\p1|j[1]~39 ))

	.dataa(gnd),
	.datab(\p1|j [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[1]~39 ),
	.combout(\p1|j[2]~40_combout ),
	.cout(\p1|j[2]~41 ));
// synopsys translate_off
defparam \p1|j[2]~40 .lut_mask = 16'hC30C;
defparam \p1|j[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N5
dffeas \p1|j[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[2] .is_wysiwyg = "true";
defparam \p1|j[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneive_lcell_comb \p1|j[3]~42 (
// Equation(s):
// \p1|j[3]~42_combout  = (\p1|j [3] & (!\p1|j[2]~41 )) # (!\p1|j [3] & ((\p1|j[2]~41 ) # (GND)))
// \p1|j[3]~43  = CARRY((!\p1|j[2]~41 ) # (!\p1|j [3]))

	.dataa(\p1|j [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[2]~41 ),
	.combout(\p1|j[3]~42_combout ),
	.cout(\p1|j[3]~43 ));
// synopsys translate_off
defparam \p1|j[3]~42 .lut_mask = 16'h5A5F;
defparam \p1|j[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N7
dffeas \p1|j[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[3] .is_wysiwyg = "true";
defparam \p1|j[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneive_lcell_comb \p1|j[4]~44 (
// Equation(s):
// \p1|j[4]~44_combout  = (\p1|j [4] & (\p1|j[3]~43  $ (GND))) # (!\p1|j [4] & (!\p1|j[3]~43  & VCC))
// \p1|j[4]~45  = CARRY((\p1|j [4] & !\p1|j[3]~43 ))

	.dataa(gnd),
	.datab(\p1|j [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[3]~43 ),
	.combout(\p1|j[4]~44_combout ),
	.cout(\p1|j[4]~45 ));
// synopsys translate_off
defparam \p1|j[4]~44 .lut_mask = 16'hC30C;
defparam \p1|j[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N9
dffeas \p1|j[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[4] .is_wysiwyg = "true";
defparam \p1|j[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneive_lcell_comb \p1|j[5]~46 (
// Equation(s):
// \p1|j[5]~46_combout  = (\p1|j [5] & (!\p1|j[4]~45 )) # (!\p1|j [5] & ((\p1|j[4]~45 ) # (GND)))
// \p1|j[5]~47  = CARRY((!\p1|j[4]~45 ) # (!\p1|j [5]))

	.dataa(\p1|j [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[4]~45 ),
	.combout(\p1|j[5]~46_combout ),
	.cout(\p1|j[5]~47 ));
// synopsys translate_off
defparam \p1|j[5]~46 .lut_mask = 16'h5A5F;
defparam \p1|j[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \p1|j[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[5]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[5] .is_wysiwyg = "true";
defparam \p1|j[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneive_lcell_comb \p1|j[6]~52 (
// Equation(s):
// \p1|j[6]~52_combout  = (\p1|j [6] & (\p1|j[5]~47  $ (GND))) # (!\p1|j [6] & (!\p1|j[5]~47  & VCC))
// \p1|j[6]~53  = CARRY((\p1|j [6] & !\p1|j[5]~47 ))

	.dataa(\p1|j [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[5]~47 ),
	.combout(\p1|j[6]~52_combout ),
	.cout(\p1|j[6]~53 ));
// synopsys translate_off
defparam \p1|j[6]~52 .lut_mask = 16'hA50A;
defparam \p1|j[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N13
dffeas \p1|j[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[6]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[6] .is_wysiwyg = "true";
defparam \p1|j[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneive_lcell_comb \p1|j[7]~54 (
// Equation(s):
// \p1|j[7]~54_combout  = (\p1|j [7] & (!\p1|j[6]~53 )) # (!\p1|j [7] & ((\p1|j[6]~53 ) # (GND)))
// \p1|j[7]~55  = CARRY((!\p1|j[6]~53 ) # (!\p1|j [7]))

	.dataa(gnd),
	.datab(\p1|j [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[6]~53 ),
	.combout(\p1|j[7]~54_combout ),
	.cout(\p1|j[7]~55 ));
// synopsys translate_off
defparam \p1|j[7]~54 .lut_mask = 16'h3C3F;
defparam \p1|j[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N15
dffeas \p1|j[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[7]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[7] .is_wysiwyg = "true";
defparam \p1|j[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneive_lcell_comb \p1|j[8]~56 (
// Equation(s):
// \p1|j[8]~56_combout  = (\p1|j [8] & (\p1|j[7]~55  $ (GND))) # (!\p1|j [8] & (!\p1|j[7]~55  & VCC))
// \p1|j[8]~57  = CARRY((\p1|j [8] & !\p1|j[7]~55 ))

	.dataa(gnd),
	.datab(\p1|j [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[7]~55 ),
	.combout(\p1|j[8]~56_combout ),
	.cout(\p1|j[8]~57 ));
// synopsys translate_off
defparam \p1|j[8]~56 .lut_mask = 16'hC30C;
defparam \p1|j[8]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N17
dffeas \p1|j[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[8]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[8] .is_wysiwyg = "true";
defparam \p1|j[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneive_lcell_comb \p1|j[9]~58 (
// Equation(s):
// \p1|j[9]~58_combout  = (\p1|j [9] & (!\p1|j[8]~57 )) # (!\p1|j [9] & ((\p1|j[8]~57 ) # (GND)))
// \p1|j[9]~59  = CARRY((!\p1|j[8]~57 ) # (!\p1|j [9]))

	.dataa(gnd),
	.datab(\p1|j [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[8]~57 ),
	.combout(\p1|j[9]~58_combout ),
	.cout(\p1|j[9]~59 ));
// synopsys translate_off
defparam \p1|j[9]~58 .lut_mask = 16'h3C3F;
defparam \p1|j[9]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N19
dffeas \p1|j[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[9]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[9] .is_wysiwyg = "true";
defparam \p1|j[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneive_lcell_comb \p1|j[10]~60 (
// Equation(s):
// \p1|j[10]~60_combout  = (\p1|j [10] & (\p1|j[9]~59  $ (GND))) # (!\p1|j [10] & (!\p1|j[9]~59  & VCC))
// \p1|j[10]~61  = CARRY((\p1|j [10] & !\p1|j[9]~59 ))

	.dataa(gnd),
	.datab(\p1|j [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[9]~59 ),
	.combout(\p1|j[10]~60_combout ),
	.cout(\p1|j[10]~61 ));
// synopsys translate_off
defparam \p1|j[10]~60 .lut_mask = 16'hC30C;
defparam \p1|j[10]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N21
dffeas \p1|j[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[10]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[10] .is_wysiwyg = "true";
defparam \p1|j[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneive_lcell_comb \p1|j[11]~62 (
// Equation(s):
// \p1|j[11]~62_combout  = (\p1|j [11] & (!\p1|j[10]~61 )) # (!\p1|j [11] & ((\p1|j[10]~61 ) # (GND)))
// \p1|j[11]~63  = CARRY((!\p1|j[10]~61 ) # (!\p1|j [11]))

	.dataa(\p1|j [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[10]~61 ),
	.combout(\p1|j[11]~62_combout ),
	.cout(\p1|j[11]~63 ));
// synopsys translate_off
defparam \p1|j[11]~62 .lut_mask = 16'h5A5F;
defparam \p1|j[11]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N23
dffeas \p1|j[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[11]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[11] .is_wysiwyg = "true";
defparam \p1|j[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \p1|j[12]~64 (
// Equation(s):
// \p1|j[12]~64_combout  = (\p1|j [12] & (\p1|j[11]~63  $ (GND))) # (!\p1|j [12] & (!\p1|j[11]~63  & VCC))
// \p1|j[12]~65  = CARRY((\p1|j [12] & !\p1|j[11]~63 ))

	.dataa(gnd),
	.datab(\p1|j [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[11]~63 ),
	.combout(\p1|j[12]~64_combout ),
	.cout(\p1|j[12]~65 ));
// synopsys translate_off
defparam \p1|j[12]~64 .lut_mask = 16'hC30C;
defparam \p1|j[12]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N25
dffeas \p1|j[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[12]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[12] .is_wysiwyg = "true";
defparam \p1|j[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneive_lcell_comb \p1|j[13]~66 (
// Equation(s):
// \p1|j[13]~66_combout  = (\p1|j [13] & (!\p1|j[12]~65 )) # (!\p1|j [13] & ((\p1|j[12]~65 ) # (GND)))
// \p1|j[13]~67  = CARRY((!\p1|j[12]~65 ) # (!\p1|j [13]))

	.dataa(\p1|j [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[12]~65 ),
	.combout(\p1|j[13]~66_combout ),
	.cout(\p1|j[13]~67 ));
// synopsys translate_off
defparam \p1|j[13]~66 .lut_mask = 16'h5A5F;
defparam \p1|j[13]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N27
dffeas \p1|j[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[13]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[13] .is_wysiwyg = "true";
defparam \p1|j[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneive_lcell_comb \p1|j[14]~68 (
// Equation(s):
// \p1|j[14]~68_combout  = (\p1|j [14] & (\p1|j[13]~67  $ (GND))) # (!\p1|j [14] & (!\p1|j[13]~67  & VCC))
// \p1|j[14]~69  = CARRY((\p1|j [14] & !\p1|j[13]~67 ))

	.dataa(gnd),
	.datab(\p1|j [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[13]~67 ),
	.combout(\p1|j[14]~68_combout ),
	.cout(\p1|j[14]~69 ));
// synopsys translate_off
defparam \p1|j[14]~68 .lut_mask = 16'hC30C;
defparam \p1|j[14]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N29
dffeas \p1|j[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[14]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[14] .is_wysiwyg = "true";
defparam \p1|j[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneive_lcell_comb \p1|j[15]~70 (
// Equation(s):
// \p1|j[15]~70_combout  = (\p1|j [15] & (!\p1|j[14]~69 )) # (!\p1|j [15] & ((\p1|j[14]~69 ) # (GND)))
// \p1|j[15]~71  = CARRY((!\p1|j[14]~69 ) # (!\p1|j [15]))

	.dataa(\p1|j [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[14]~69 ),
	.combout(\p1|j[15]~70_combout ),
	.cout(\p1|j[15]~71 ));
// synopsys translate_off
defparam \p1|j[15]~70 .lut_mask = 16'h5A5F;
defparam \p1|j[15]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y22_N31
dffeas \p1|j[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[15]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[15] .is_wysiwyg = "true";
defparam \p1|j[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N0
cycloneive_lcell_comb \p1|j[16]~72 (
// Equation(s):
// \p1|j[16]~72_combout  = (\p1|j [16] & (\p1|j[15]~71  $ (GND))) # (!\p1|j [16] & (!\p1|j[15]~71  & VCC))
// \p1|j[16]~73  = CARRY((\p1|j [16] & !\p1|j[15]~71 ))

	.dataa(gnd),
	.datab(\p1|j [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[15]~71 ),
	.combout(\p1|j[16]~72_combout ),
	.cout(\p1|j[16]~73 ));
// synopsys translate_off
defparam \p1|j[16]~72 .lut_mask = 16'hC30C;
defparam \p1|j[16]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N1
dffeas \p1|j[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[16]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[16] .is_wysiwyg = "true";
defparam \p1|j[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N2
cycloneive_lcell_comb \p1|j[17]~74 (
// Equation(s):
// \p1|j[17]~74_combout  = (\p1|j [17] & (!\p1|j[16]~73 )) # (!\p1|j [17] & ((\p1|j[16]~73 ) # (GND)))
// \p1|j[17]~75  = CARRY((!\p1|j[16]~73 ) # (!\p1|j [17]))

	.dataa(gnd),
	.datab(\p1|j [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[16]~73 ),
	.combout(\p1|j[17]~74_combout ),
	.cout(\p1|j[17]~75 ));
// synopsys translate_off
defparam \p1|j[17]~74 .lut_mask = 16'h3C3F;
defparam \p1|j[17]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N3
dffeas \p1|j[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[17]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[17] .is_wysiwyg = "true";
defparam \p1|j[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N4
cycloneive_lcell_comb \p1|j[18]~76 (
// Equation(s):
// \p1|j[18]~76_combout  = (\p1|j [18] & (\p1|j[17]~75  $ (GND))) # (!\p1|j [18] & (!\p1|j[17]~75  & VCC))
// \p1|j[18]~77  = CARRY((\p1|j [18] & !\p1|j[17]~75 ))

	.dataa(gnd),
	.datab(\p1|j [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[17]~75 ),
	.combout(\p1|j[18]~76_combout ),
	.cout(\p1|j[18]~77 ));
// synopsys translate_off
defparam \p1|j[18]~76 .lut_mask = 16'hC30C;
defparam \p1|j[18]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N5
dffeas \p1|j[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[18]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[18] .is_wysiwyg = "true";
defparam \p1|j[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N6
cycloneive_lcell_comb \p1|j[19]~78 (
// Equation(s):
// \p1|j[19]~78_combout  = (\p1|j [19] & (!\p1|j[18]~77 )) # (!\p1|j [19] & ((\p1|j[18]~77 ) # (GND)))
// \p1|j[19]~79  = CARRY((!\p1|j[18]~77 ) # (!\p1|j [19]))

	.dataa(\p1|j [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[18]~77 ),
	.combout(\p1|j[19]~78_combout ),
	.cout(\p1|j[19]~79 ));
// synopsys translate_off
defparam \p1|j[19]~78 .lut_mask = 16'h5A5F;
defparam \p1|j[19]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N7
dffeas \p1|j[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[19]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[19] .is_wysiwyg = "true";
defparam \p1|j[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N8
cycloneive_lcell_comb \p1|j[20]~80 (
// Equation(s):
// \p1|j[20]~80_combout  = (\p1|j [20] & (\p1|j[19]~79  $ (GND))) # (!\p1|j [20] & (!\p1|j[19]~79  & VCC))
// \p1|j[20]~81  = CARRY((\p1|j [20] & !\p1|j[19]~79 ))

	.dataa(gnd),
	.datab(\p1|j [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[19]~79 ),
	.combout(\p1|j[20]~80_combout ),
	.cout(\p1|j[20]~81 ));
// synopsys translate_off
defparam \p1|j[20]~80 .lut_mask = 16'hC30C;
defparam \p1|j[20]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N9
dffeas \p1|j[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[20]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[20] .is_wysiwyg = "true";
defparam \p1|j[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N10
cycloneive_lcell_comb \p1|j[21]~82 (
// Equation(s):
// \p1|j[21]~82_combout  = (\p1|j [21] & (!\p1|j[20]~81 )) # (!\p1|j [21] & ((\p1|j[20]~81 ) # (GND)))
// \p1|j[21]~83  = CARRY((!\p1|j[20]~81 ) # (!\p1|j [21]))

	.dataa(\p1|j [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[20]~81 ),
	.combout(\p1|j[21]~82_combout ),
	.cout(\p1|j[21]~83 ));
// synopsys translate_off
defparam \p1|j[21]~82 .lut_mask = 16'h5A5F;
defparam \p1|j[21]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N11
dffeas \p1|j[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[21]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[21] .is_wysiwyg = "true";
defparam \p1|j[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N12
cycloneive_lcell_comb \p1|j[22]~84 (
// Equation(s):
// \p1|j[22]~84_combout  = (\p1|j [22] & (\p1|j[21]~83  $ (GND))) # (!\p1|j [22] & (!\p1|j[21]~83  & VCC))
// \p1|j[22]~85  = CARRY((\p1|j [22] & !\p1|j[21]~83 ))

	.dataa(\p1|j [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[21]~83 ),
	.combout(\p1|j[22]~84_combout ),
	.cout(\p1|j[22]~85 ));
// synopsys translate_off
defparam \p1|j[22]~84 .lut_mask = 16'hA50A;
defparam \p1|j[22]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N13
dffeas \p1|j[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[22]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[22] .is_wysiwyg = "true";
defparam \p1|j[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N14
cycloneive_lcell_comb \p1|j[23]~86 (
// Equation(s):
// \p1|j[23]~86_combout  = (\p1|j [23] & (!\p1|j[22]~85 )) # (!\p1|j [23] & ((\p1|j[22]~85 ) # (GND)))
// \p1|j[23]~87  = CARRY((!\p1|j[22]~85 ) # (!\p1|j [23]))

	.dataa(gnd),
	.datab(\p1|j [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[22]~85 ),
	.combout(\p1|j[23]~86_combout ),
	.cout(\p1|j[23]~87 ));
// synopsys translate_off
defparam \p1|j[23]~86 .lut_mask = 16'h3C3F;
defparam \p1|j[23]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N15
dffeas \p1|j[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[23]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[23] .is_wysiwyg = "true";
defparam \p1|j[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N16
cycloneive_lcell_comb \p1|j[24]~88 (
// Equation(s):
// \p1|j[24]~88_combout  = (\p1|j [24] & (\p1|j[23]~87  $ (GND))) # (!\p1|j [24] & (!\p1|j[23]~87  & VCC))
// \p1|j[24]~89  = CARRY((\p1|j [24] & !\p1|j[23]~87 ))

	.dataa(gnd),
	.datab(\p1|j [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[23]~87 ),
	.combout(\p1|j[24]~88_combout ),
	.cout(\p1|j[24]~89 ));
// synopsys translate_off
defparam \p1|j[24]~88 .lut_mask = 16'hC30C;
defparam \p1|j[24]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N17
dffeas \p1|j[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[24]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[24] .is_wysiwyg = "true";
defparam \p1|j[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N18
cycloneive_lcell_comb \p1|j[25]~90 (
// Equation(s):
// \p1|j[25]~90_combout  = (\p1|j [25] & (!\p1|j[24]~89 )) # (!\p1|j [25] & ((\p1|j[24]~89 ) # (GND)))
// \p1|j[25]~91  = CARRY((!\p1|j[24]~89 ) # (!\p1|j [25]))

	.dataa(gnd),
	.datab(\p1|j [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[24]~89 ),
	.combout(\p1|j[25]~90_combout ),
	.cout(\p1|j[25]~91 ));
// synopsys translate_off
defparam \p1|j[25]~90 .lut_mask = 16'h3C3F;
defparam \p1|j[25]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N19
dffeas \p1|j[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[25]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[25] .is_wysiwyg = "true";
defparam \p1|j[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N20
cycloneive_lcell_comb \p1|j[26]~92 (
// Equation(s):
// \p1|j[26]~92_combout  = (\p1|j [26] & (\p1|j[25]~91  $ (GND))) # (!\p1|j [26] & (!\p1|j[25]~91  & VCC))
// \p1|j[26]~93  = CARRY((\p1|j [26] & !\p1|j[25]~91 ))

	.dataa(gnd),
	.datab(\p1|j [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[25]~91 ),
	.combout(\p1|j[26]~92_combout ),
	.cout(\p1|j[26]~93 ));
// synopsys translate_off
defparam \p1|j[26]~92 .lut_mask = 16'hC30C;
defparam \p1|j[26]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N21
dffeas \p1|j[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[26]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[26] .is_wysiwyg = "true";
defparam \p1|j[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N22
cycloneive_lcell_comb \p1|j[27]~94 (
// Equation(s):
// \p1|j[27]~94_combout  = (\p1|j [27] & (!\p1|j[26]~93 )) # (!\p1|j [27] & ((\p1|j[26]~93 ) # (GND)))
// \p1|j[27]~95  = CARRY((!\p1|j[26]~93 ) # (!\p1|j [27]))

	.dataa(\p1|j [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[26]~93 ),
	.combout(\p1|j[27]~94_combout ),
	.cout(\p1|j[27]~95 ));
// synopsys translate_off
defparam \p1|j[27]~94 .lut_mask = 16'h5A5F;
defparam \p1|j[27]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N23
dffeas \p1|j[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[27]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[27] .is_wysiwyg = "true";
defparam \p1|j[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N24
cycloneive_lcell_comb \p1|j[28]~96 (
// Equation(s):
// \p1|j[28]~96_combout  = (\p1|j [28] & (\p1|j[27]~95  $ (GND))) # (!\p1|j [28] & (!\p1|j[27]~95  & VCC))
// \p1|j[28]~97  = CARRY((\p1|j [28] & !\p1|j[27]~95 ))

	.dataa(gnd),
	.datab(\p1|j [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[27]~95 ),
	.combout(\p1|j[28]~96_combout ),
	.cout(\p1|j[28]~97 ));
// synopsys translate_off
defparam \p1|j[28]~96 .lut_mask = 16'hC30C;
defparam \p1|j[28]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N25
dffeas \p1|j[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[28]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[28] .is_wysiwyg = "true";
defparam \p1|j[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N26
cycloneive_lcell_comb \p1|j[29]~98 (
// Equation(s):
// \p1|j[29]~98_combout  = (\p1|j [29] & (!\p1|j[28]~97 )) # (!\p1|j [29] & ((\p1|j[28]~97 ) # (GND)))
// \p1|j[29]~99  = CARRY((!\p1|j[28]~97 ) # (!\p1|j [29]))

	.dataa(\p1|j [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[28]~97 ),
	.combout(\p1|j[29]~98_combout ),
	.cout(\p1|j[29]~99 ));
// synopsys translate_off
defparam \p1|j[29]~98 .lut_mask = 16'h5A5F;
defparam \p1|j[29]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N27
dffeas \p1|j[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[29]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[29] .is_wysiwyg = "true";
defparam \p1|j[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N28
cycloneive_lcell_comb \p1|j[30]~100 (
// Equation(s):
// \p1|j[30]~100_combout  = (\p1|j [30] & (\p1|j[29]~99  $ (GND))) # (!\p1|j [30] & (!\p1|j[29]~99  & VCC))
// \p1|j[30]~101  = CARRY((\p1|j [30] & !\p1|j[29]~99 ))

	.dataa(gnd),
	.datab(\p1|j [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|j[29]~99 ),
	.combout(\p1|j[30]~100_combout ),
	.cout(\p1|j[30]~101 ));
// synopsys translate_off
defparam \p1|j[30]~100 .lut_mask = 16'hC30C;
defparam \p1|j[30]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N29
dffeas \p1|j[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[30]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[30] .is_wysiwyg = "true";
defparam \p1|j[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N30
cycloneive_lcell_comb \p1|j[31]~102 (
// Equation(s):
// \p1|j[31]~102_combout  = \p1|j [31] $ (\p1|j[30]~101 )

	.dataa(\p1|j [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1|j[30]~101 ),
	.combout(\p1|j[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[31]~102 .lut_mask = 16'h5A5A;
defparam \p1|j[31]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y21_N31
dffeas \p1|j[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[31]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[31] .is_wysiwyg = "true";
defparam \p1|j[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N28
cycloneive_lcell_comb \p1|LessThan0~4 (
// Equation(s):
// \p1|LessThan0~4_combout  = (\p1|j [30]) # ((\p1|j [29]) # (\p1|j [31]))

	.dataa(gnd),
	.datab(\p1|j [30]),
	.datac(\p1|j [29]),
	.datad(\p1|j [31]),
	.cin(gnd),
	.combout(\p1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~4 .lut_mask = 16'hFFFC;
defparam \p1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N26
cycloneive_lcell_comb \p1|LessThan0~8 (
// Equation(s):
// \p1|LessThan0~8_combout  = (\p1|j [27]) # ((\p1|j [28]) # ((\p1|j [26]) # (\p1|j [25])))

	.dataa(\p1|j [27]),
	.datab(\p1|j [28]),
	.datac(\p1|j [26]),
	.datad(\p1|j [25]),
	.cin(gnd),
	.combout(\p1|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N24
cycloneive_lcell_comb \p1|LessThan0~7 (
// Equation(s):
// \p1|LessThan0~7_combout  = (\p1|j [21]) # ((\p1|j [22]) # ((\p1|j [23]) # (\p1|j [24])))

	.dataa(\p1|j [21]),
	.datab(\p1|j [22]),
	.datac(\p1|j [23]),
	.datad(\p1|j [24]),
	.cin(gnd),
	.combout(\p1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \p1|LessThan0~5 (
// Equation(s):
// \p1|LessThan0~5_combout  = (\p1|j [16]) # ((\p1|j [14]) # ((\p1|j [15]) # (\p1|j [13])))

	.dataa(\p1|j [16]),
	.datab(\p1|j [14]),
	.datac(\p1|j [15]),
	.datad(\p1|j [13]),
	.cin(gnd),
	.combout(\p1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N2
cycloneive_lcell_comb \p1|LessThan0~6 (
// Equation(s):
// \p1|LessThan0~6_combout  = (\p1|j [19]) # ((\p1|j [18]) # ((\p1|j [20]) # (\p1|j [17])))

	.dataa(\p1|j [19]),
	.datab(\p1|j [18]),
	.datac(\p1|j [20]),
	.datad(\p1|j [17]),
	.cin(gnd),
	.combout(\p1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N8
cycloneive_lcell_comb \p1|LessThan0~9 (
// Equation(s):
// \p1|LessThan0~9_combout  = (\p1|LessThan0~8_combout ) # ((\p1|LessThan0~7_combout ) # ((\p1|LessThan0~5_combout ) # (\p1|LessThan0~6_combout )))

	.dataa(\p1|LessThan0~8_combout ),
	.datab(\p1|LessThan0~7_combout ),
	.datac(\p1|LessThan0~5_combout ),
	.datad(\p1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\p1|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \p1|LessThan0~1 (
// Equation(s):
// \p1|LessThan0~1_combout  = (\p1|j [12]) # ((\p1|j [11]) # ((\p1|j [10]) # (\p1|j [9])))

	.dataa(\p1|j [12]),
	.datab(\p1|j [11]),
	.datac(\p1|j [10]),
	.datad(\p1|j [9]),
	.cin(gnd),
	.combout(\p1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N4
cycloneive_lcell_comb \p1|LessThan0~2 (
// Equation(s):
// \p1|LessThan0~2_combout  = (\p1|j [2] & (\p1|j [3] & ((\p1|j [0]) # (\p1|j [1]))))

	.dataa(\p1|j [0]),
	.datab(\p1|j [2]),
	.datac(\p1|j [1]),
	.datad(\p1|j [3]),
	.cin(gnd),
	.combout(\p1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~2 .lut_mask = 16'hC800;
defparam \p1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \p1|LessThan0~0 (
// Equation(s):
// \p1|LessThan0~0_combout  = (\p1|j [7]) # ((\p1|j [6]) # ((\p1|j [5]) # (\p1|j [8])))

	.dataa(\p1|j [7]),
	.datab(\p1|j [6]),
	.datac(\p1|j [5]),
	.datad(\p1|j [8]),
	.cin(gnd),
	.combout(\p1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \p1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N18
cycloneive_lcell_comb \p1|LessThan0~3 (
// Equation(s):
// \p1|LessThan0~3_combout  = (\p1|LessThan0~1_combout ) # ((\p1|LessThan0~0_combout ) # ((\p1|j [4] & \p1|LessThan0~2_combout )))

	.dataa(\p1|LessThan0~1_combout ),
	.datab(\p1|j [4]),
	.datac(\p1|LessThan0~2_combout ),
	.datad(\p1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\p1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~3 .lut_mask = 16'hFFEA;
defparam \p1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N30
cycloneive_lcell_comb \p1|LessThan0~10 (
// Equation(s):
// \p1|LessThan0~10_combout  = (\p1|LessThan0~4_combout ) # ((\p1|LessThan0~9_combout ) # (\p1|LessThan0~3_combout ))

	.dataa(gnd),
	.datab(\p1|LessThan0~4_combout ),
	.datac(\p1|LessThan0~9_combout ),
	.datad(\p1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\p1|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|LessThan0~10 .lut_mask = 16'hFFFC;
defparam \p1|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N14
cycloneive_lcell_comb \p1|Selector37~2 (
// Equation(s):
// \p1|Selector37~2_combout  = (\p1|Selector37~0_combout ) # ((\p1|state.init3~q ) # ((\p1|Selector37~1_combout  & !\p1|LessThan0~10_combout )))

	.dataa(\p1|Selector37~0_combout ),
	.datab(\p1|Selector37~1_combout ),
	.datac(\p1|state.init3~q ),
	.datad(\p1|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector37~2 .lut_mask = 16'hFAFE;
defparam \p1|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N15
dffeas \p1|state.reMem0 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.reMem0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.reMem0 .is_wysiwyg = "true";
defparam \p1|state.reMem0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneive_lcell_comb \p1|i[20]~39 (
// Equation(s):
// \p1|i[20]~39_combout  = (\p1|state.reMem0~q  & !\p1|Equal0~10_combout )

	.dataa(\p1|state.reMem0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\p1|i[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \p1|i[20]~39 .lut_mask = 16'h00AA;
defparam \p1|i[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneive_lcell_comb \p1|Selector262~0 (
// Equation(s):
// \p1|Selector262~0_combout  = (!\p1|Selector0~0_combout  & ((\p1|i[20]~39_combout ) # ((\p1|next_state.reMem1~q  & \p1|Selector270~0_combout ))))

	.dataa(\p1|i[20]~39_combout ),
	.datab(\p1|Selector0~0_combout ),
	.datac(\p1|next_state.reMem1~q ),
	.datad(\p1|Selector270~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector262~0 .lut_mask = 16'h3222;
defparam \p1|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N31
dffeas \p1|next_state.reMem1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector262~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.reMem1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.reMem1 .is_wysiwyg = "true";
defparam \p1|next_state.reMem1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N6
cycloneive_lcell_comb \p1|Selector38~0 (
// Equation(s):
// \p1|Selector38~0_combout  = (\p1|state.waitState~q  & \p1|next_state.reMem1~q )

	.dataa(\p1|state.waitState~q ),
	.datab(gnd),
	.datac(\p1|next_state.reMem1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector38~0 .lut_mask = 16'hA0A0;
defparam \p1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N7
dffeas \p1|state.reMem1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.reMem1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.reMem1 .is_wysiwyg = "true";
defparam \p1|state.reMem1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N20
cycloneive_lcell_comb \p1|Selector263~0 (
// Equation(s):
// \p1|Selector263~0_combout  = (\p1|state.reMem1~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.reMem2~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.reMem2~q ),
	.datad(\p1|state.reMem1~q ),
	.cin(gnd),
	.combout(\p1|Selector263~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector263~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N21
dffeas \p1|next_state.reMem2 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector263~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.reMem2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.reMem2 .is_wysiwyg = "true";
defparam \p1|next_state.reMem2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N24
cycloneive_lcell_comb \p1|Selector39~0 (
// Equation(s):
// \p1|Selector39~0_combout  = (\p1|state.waitState~q  & \p1|next_state.reMem2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(\p1|next_state.reMem2~q ),
	.cin(gnd),
	.combout(\p1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector39~0 .lut_mask = 16'hF000;
defparam \p1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N25
dffeas \p1|state.reMem2 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.reMem2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.reMem2 .is_wysiwyg = "true";
defparam \p1|state.reMem2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N16
cycloneive_lcell_comb \p1|pos_a_Y[8]~0 (
// Equation(s):
// \p1|pos_a_Y[8]~0_combout  = (\p1|state.posA7~q  & (((\p1|always0~29_combout  & \p1|always0~31_combout )))) # (!\p1|state.posA7~q  & (\p1|state.reMem2~q ))

	.dataa(\p1|state.reMem2~q ),
	.datab(\p1|always0~29_combout ),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|always0~31_combout ),
	.cin(gnd),
	.combout(\p1|pos_a_Y[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_a_Y[8]~0 .lut_mask = 16'hCA0A;
defparam \p1|pos_a_Y[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N11
dffeas \p1|pos_a_X[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector375~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[27] .is_wysiwyg = "true";
defparam \p1|pos_a_X[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneive_lcell_comb \p1|xi[27]~feeder (
// Equation(s):
// \p1|xi[27]~feeder_combout  = \p1|xi[27]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[27]~86_combout ),
	.cin(gnd),
	.combout(\p1|xi[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[27]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N5
dffeas \p1|xi[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[27]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[27] .is_wysiwyg = "true";
defparam \p1|xi[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneive_lcell_comb \p1|Selector536~0 (
// Equation(s):
// \p1|Selector536~0_combout  = (\p1|aux1[28]~0_combout  & (!\p1|WideOr46~0_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|WideOr46~0_combout  & ((\p1|Add1~54_combout ))) # (!\p1|WideOr46~0_combout  & (\p1|Add8~50_combout ))))

	.dataa(\p1|aux1[28]~0_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|Add8~50_combout ),
	.datad(\p1|Add1~54_combout ),
	.cin(gnd),
	.combout(\p1|Selector536~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector536~0 .lut_mask = 16'h7632;
defparam \p1|Selector536~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N14
cycloneive_lcell_comb \p1|Selector536~1 (
// Equation(s):
// \p1|Selector536~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector536~0_combout  & ((\p1|pos_X|dataRead [27]))) # (!\p1|Selector536~0_combout  & (\p1|Add4~50_combout )))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector536~0_combout ))))

	.dataa(\p1|Add4~50_combout ),
	.datab(\p1|pos_X|dataRead [27]),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Selector536~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector536~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector536~1 .lut_mask = 16'hCFA0;
defparam \p1|Selector536~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N15
dffeas \p1|aux1[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector536~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[27] .is_wysiwyg = "true";
defparam \p1|aux1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \p1|Selector102~0 (
// Equation(s):
// \p1|Selector102~0_combout  = (\p1|xi [27] & ((\p1|state.posB5~q ) # ((\p1|aux1 [27] & \p1|state.posA2~q )))) # (!\p1|xi [27] & (\p1|aux1 [27] & ((\p1|state.posA2~q ))))

	.dataa(\p1|xi [27]),
	.datab(\p1|aux1 [27]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector102~0 .lut_mask = 16'hECA0;
defparam \p1|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N1
dffeas \p1|dinPX[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[27] .is_wysiwyg = "true";
defparam \p1|dinPX[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[67]~27 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[67]~27_combout  = !\p1|dinPX [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [27]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[67]~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[67]~27 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[67]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N9
dffeas \p1|pos_X|memRAM_rtl_0_bypass[67] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[67]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneive_lcell_comb \p1|pos_X|memRAM~31 (
// Equation(s):
// \p1|pos_X|memRAM~31_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [68] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [67])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a27 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [68] & (((!\p1|pos_X|memRAM_rtl_0_bypass [67]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [68]),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [67]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~31 .lut_mask = 16'h2F0D;
defparam \p1|pos_X|memRAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N7
dffeas \p1|pos_X|dataRead[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[27] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneive_lcell_comb \p1|Selector534~0 (
// Equation(s):
// \p1|Selector534~0_combout  = (\p1|WideOr46~0_combout  & (((!\p1|aux1[28]~0_combout  & \p1|Add1~58_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Add8~54_combout ) # ((\p1|aux1[28]~0_combout ))))

	.dataa(\p1|Add8~54_combout ),
	.datab(\p1|WideOr46~0_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Add1~58_combout ),
	.cin(gnd),
	.combout(\p1|Selector534~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector534~0 .lut_mask = 16'h3E32;
defparam \p1|Selector534~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneive_lcell_comb \p1|Selector534~1 (
// Equation(s):
// \p1|Selector534~1_combout  = (\p1|aux1[28]~0_combout  & ((\p1|Selector534~0_combout  & (\p1|pos_X|dataRead [29])) # (!\p1|Selector534~0_combout  & ((\p1|Add4~54_combout ))))) # (!\p1|aux1[28]~0_combout  & (((\p1|Selector534~0_combout ))))

	.dataa(\p1|pos_X|dataRead [29]),
	.datab(\p1|Add4~54_combout ),
	.datac(\p1|aux1[28]~0_combout ),
	.datad(\p1|Selector534~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector534~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector534~1 .lut_mask = 16'hAFC0;
defparam \p1|Selector534~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N31
dffeas \p1|aux1[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector534~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[29] .is_wysiwyg = "true";
defparam \p1|aux1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N2
cycloneive_lcell_comb \p1|Selector100~0 (
// Equation(s):
// \p1|Selector100~0_combout  = (\p1|xi [29] & ((\p1|state.posB5~q ) # ((\p1|aux1 [29] & \p1|state.posA2~q )))) # (!\p1|xi [29] & (((\p1|aux1 [29] & \p1|state.posA2~q ))))

	.dataa(\p1|xi [29]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux1 [29]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector100~0 .lut_mask = 16'hF888;
defparam \p1|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N3
dffeas \p1|dinPX[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[29] .is_wysiwyg = "true";
defparam \p1|dinPX[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[71]~29 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[71]~29_combout  = !\p1|dinPX [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [29]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[71]~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[71]~29 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[71]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N15
dffeas \p1|pos_X|memRAM_rtl_0_bypass[71] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[71]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneive_lcell_comb \p1|pos_X|memRAM~33 (
// Equation(s):
// \p1|pos_X|memRAM~33_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [72] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [71])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a29 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [72] & (((!\p1|pos_X|memRAM_rtl_0_bypass [71]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [72]),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [71]),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~33 .lut_mask = 16'h2F0D;
defparam \p1|pos_X|memRAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N5
dffeas \p1|pos_X|dataRead[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[29] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \p1|Selector373~0 (
// Equation(s):
// \p1|Selector373~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [29]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [29]))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|pos_X|dataRead [29]),
	.datac(gnd),
	.datad(\p1|xi [29]),
	.cin(gnd),
	.combout(\p1|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector373~0 .lut_mask = 16'hEE44;
defparam \p1|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N21
dffeas \p1|pos_a_X[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector373~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[29] .is_wysiwyg = "true";
defparam \p1|pos_a_X[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \p1|xi[29]~feeder (
// Equation(s):
// \p1|xi[29]~feeder_combout  = \p1|xi[29]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xi[29]~90_combout ),
	.cin(gnd),
	.combout(\p1|xi[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xi[29]~feeder .lut_mask = 16'hFF00;
defparam \p1|xi[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N7
dffeas \p1|xi[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[29]~feeder_combout ),
	.asdata(\p1|pos_X|dataRead [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[29] .is_wysiwyg = "true";
defparam \p1|xi[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \p1|always0~28 (
// Equation(s):
// \p1|always0~28_combout  = (!\p1|xi [29] & (!\p1|xi [28] & (!\p1|xi [30] & !\p1|xi [31])))

	.dataa(\p1|xi [29]),
	.datab(\p1|xi [28]),
	.datac(\p1|xi [30]),
	.datad(\p1|xi [31]),
	.cin(gnd),
	.combout(\p1|always0~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~28 .lut_mask = 16'h0001;
defparam \p1|always0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \p1|always0~26 (
// Equation(s):
// \p1|always0~26_combout  = (!\p1|xi [23] & (!\p1|xi [22] & (!\p1|xi [21] & !\p1|xi [20])))

	.dataa(\p1|xi [23]),
	.datab(\p1|xi [22]),
	.datac(\p1|xi [21]),
	.datad(\p1|xi [20]),
	.cin(gnd),
	.combout(\p1|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~26 .lut_mask = 16'h0001;
defparam \p1|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneive_lcell_comb \p1|always0~27 (
// Equation(s):
// \p1|always0~27_combout  = (!\p1|xi [25] & (!\p1|xi [24] & (!\p1|xi [27] & !\p1|xi [26])))

	.dataa(\p1|xi [25]),
	.datab(\p1|xi [24]),
	.datac(\p1|xi [27]),
	.datad(\p1|xi [26]),
	.cin(gnd),
	.combout(\p1|always0~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~27 .lut_mask = 16'h0001;
defparam \p1|always0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \p1|always0~24 (
// Equation(s):
// \p1|always0~24_combout  = (!\p1|xi [19] & (!\p1|xi [17] & (!\p1|xi [16] & !\p1|xi [18])))

	.dataa(\p1|xi [19]),
	.datab(\p1|xi [17]),
	.datac(\p1|xi [16]),
	.datad(\p1|xi [18]),
	.cin(gnd),
	.combout(\p1|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~24 .lut_mask = 16'h0001;
defparam \p1|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \p1|always0~21 (
// Equation(s):
// \p1|always0~21_combout  = (!\p1|xi [5] & (!\p1|xi [6] & (!\p1|xi [4] & !\p1|xi [7])))

	.dataa(\p1|xi [5]),
	.datab(\p1|xi [6]),
	.datac(\p1|xi [4]),
	.datad(\p1|xi [7]),
	.cin(gnd),
	.combout(\p1|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~21 .lut_mask = 16'h0001;
defparam \p1|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \p1|always0~22 (
// Equation(s):
// \p1|always0~22_combout  = (!\p1|xi [10] & (!\p1|xi [8] & (!\p1|xi [11] & !\p1|xi [9])))

	.dataa(\p1|xi [10]),
	.datab(\p1|xi [8]),
	.datac(\p1|xi [11]),
	.datad(\p1|xi [9]),
	.cin(gnd),
	.combout(\p1|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~22 .lut_mask = 16'h0001;
defparam \p1|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \p1|always0~23 (
// Equation(s):
// \p1|always0~23_combout  = (!\p1|xi [15] & (!\p1|xi [13] & (!\p1|xi [14] & !\p1|xi [12])))

	.dataa(\p1|xi [15]),
	.datab(\p1|xi [13]),
	.datac(\p1|xi [14]),
	.datad(\p1|xi [12]),
	.cin(gnd),
	.combout(\p1|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~23 .lut_mask = 16'h0001;
defparam \p1|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \p1|always0~25 (
// Equation(s):
// \p1|always0~25_combout  = (\p1|always0~24_combout  & (\p1|always0~21_combout  & (\p1|always0~22_combout  & \p1|always0~23_combout )))

	.dataa(\p1|always0~24_combout ),
	.datab(\p1|always0~21_combout ),
	.datac(\p1|always0~22_combout ),
	.datad(\p1|always0~23_combout ),
	.cin(gnd),
	.combout(\p1|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~25 .lut_mask = 16'h8000;
defparam \p1|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \p1|always0~29 (
// Equation(s):
// \p1|always0~29_combout  = (\p1|always0~28_combout  & (\p1|always0~26_combout  & (\p1|always0~27_combout  & \p1|always0~25_combout )))

	.dataa(\p1|always0~28_combout ),
	.datab(\p1|always0~26_combout ),
	.datac(\p1|always0~27_combout ),
	.datad(\p1|always0~25_combout ),
	.cin(gnd),
	.combout(\p1|always0~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~29 .lut_mask = 16'h8000;
defparam \p1|always0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \p1|Selector55~0 (
// Equation(s):
// \p1|Selector55~0_combout  = (\p1|state.posB5~q  & ((!\p1|always0~29_combout ) # (!\p1|always0~31_combout )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|always0~31_combout ),
	.datac(gnd),
	.datad(\p1|always0~29_combout ),
	.cin(gnd),
	.combout(\p1|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector55~0 .lut_mask = 16'h22AA;
defparam \p1|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneive_lcell_comb \p1|Selector55~1 (
// Equation(s):
// \p1|Selector55~1_combout  = (\p1|state.posB4~q ) # ((\p1|Selector55~0_combout  & (!\p1|LessThan0~10_combout  & \p1|Equal3~10_combout )))

	.dataa(\p1|Selector55~0_combout ),
	.datab(\p1|state.posB4~q ),
	.datac(\p1|LessThan0~10_combout ),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector55~1 .lut_mask = 16'hCECC;
defparam \p1|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N13
dffeas \p1|state.posB5 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB5 .is_wysiwyg = "true";
defparam \p1|state.posB5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N12
cycloneive_lcell_comb \p1|j[21]~48 (
// Equation(s):
// \p1|j[21]~48_combout  = (!\p1|state.posB0~q  & !\p1|state.posA0~q )

	.dataa(\p1|state.posB0~q ),
	.datab(\p1|state.posA0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|j[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \p1|j[21]~48 .lut_mask = 16'h1111;
defparam \p1|j[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N18
cycloneive_lcell_comb \p1|WideOr29~5 (
// Equation(s):
// \p1|WideOr29~5_combout  = (\p1|state.posB5~q ) # ((\p1|state.init2~q ) # ((\p1|state.posA7~q ) # (!\p1|j[21]~48_combout )))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|state.init2~q ),
	.datac(\p1|j[21]~48_combout ),
	.datad(\p1|state.posA7~q ),
	.cin(gnd),
	.combout(\p1|WideOr29~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr29~5 .lut_mask = 16'hFFEF;
defparam \p1|WideOr29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N1
dffeas \p1|j[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|j[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\p1|WideOr29~5_combout ),
	.sload(gnd),
	.ena(\p1|j[21]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|j[0] .is_wysiwyg = "true";
defparam \p1|j[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N0
cycloneive_lcell_comb \p1|addrOX[0]~feeder (
// Equation(s):
// \p1|addrOX[0]~feeder_combout  = \p1|j [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|j [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|addrOX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|addrOX[0]~feeder .lut_mask = 16'hF0F0;
defparam \p1|addrOX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N1
dffeas \p1|addrOX[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|addrOX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|addrOX[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrOX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrOX[0] .is_wysiwyg = "true";
defparam \p1|addrOX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \p1|xj[30]~feeder (
// Equation(s):
// \p1|xj[30]~feeder_combout  = \p1|xj[30]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|xj[30]~92_combout ),
	.cin(gnd),
	.combout(\p1|xj[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|xj[30]~feeder .lut_mask = 16'hFF00;
defparam \p1|xj[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N21
dffeas \p1|xj[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[30]~feeder_combout ),
	.asdata(\p1|pos_Y|dataRead [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[30] .is_wysiwyg = "true";
defparam \p1|xj[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y23_N29
dffeas \p1|aux3[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux3[30]~92_combout ),
	.asdata(\p1|pos_X|dataRead [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval3~q ),
	.ena(\p1|WideOr47~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux3[30] .is_wysiwyg = "true";
defparam \p1|aux3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N18
cycloneive_lcell_comb \p1|Selector164~0 (
// Equation(s):
// \p1|Selector164~0_combout  = (\p1|xj [30] & ((\p1|state.posB5~q ) # ((\p1|aux3 [30] & \p1|state.posA2~q )))) # (!\p1|xj [30] & (((\p1|aux3 [30] & \p1|state.posA2~q ))))

	.dataa(\p1|xj [30]),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|aux3 [30]),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector164~0 .lut_mask = 16'hF888;
defparam \p1|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N19
dffeas \p1|dinPY[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector164~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPY [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPY[30] .is_wysiwyg = "true";
defparam \p1|dinPY[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneive_lcell_comb \p1|pos_Y|memRAM_rtl_0_bypass[73]~30 (
// Equation(s):
// \p1|pos_Y|memRAM_rtl_0_bypass[73]~30_combout  = !\p1|dinPY [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPY [30]),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM_rtl_0_bypass[73]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[73]~30 .lut_mask = 16'h00FF;
defparam \p1|pos_Y|memRAM_rtl_0_bypass[73]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N9
dffeas \p1|pos_Y|memRAM_rtl_0_bypass[73] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM_rtl_0_bypass[73]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|memRAM_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|memRAM_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \p1|pos_Y|memRAM_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneive_lcell_comb \p1|pos_Y|memRAM~34 (
// Equation(s):
// \p1|pos_Y|memRAM~34_combout  = (\p1|pos_Y|memRAM_rtl_0_bypass [74] & ((\p1|pos_Y|memRAM~3_combout  & (!\p1|pos_Y|memRAM_rtl_0_bypass [73])) # (!\p1|pos_Y|memRAM~3_combout  & ((\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a30 ))))) # 
// (!\p1|pos_Y|memRAM_rtl_0_bypass [74] & (!\p1|pos_Y|memRAM_rtl_0_bypass [73]))

	.dataa(\p1|pos_Y|memRAM_rtl_0_bypass [74]),
	.datab(\p1|pos_Y|memRAM_rtl_0_bypass [73]),
	.datac(\p1|pos_Y|memRAM~3_combout ),
	.datad(\p1|pos_Y|memRAM_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\p1|pos_Y|memRAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_Y|memRAM~34 .lut_mask = 16'h3B31;
defparam \p1|pos_Y|memRAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N25
dffeas \p1|pos_Y|dataRead[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_Y|memRAM~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_Y|dataRead [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_Y|dataRead[30] .is_wysiwyg = "true";
defparam \p1|pos_Y|dataRead[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N2
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[77]~30 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[77]~30_combout  = !\p1|dinGrid [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[77]~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[77]~30 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[77]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N3
dffeas \p1|grid|memRAM_rtl_0_bypass[77] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[77]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N20
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[78]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N21
dffeas \p1|grid|memRAM_rtl_0_bypass[78] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM~36 (
// Equation(s):
// \p1|grid|memRAM~36_combout  = (\p1|grid|memRAM_rtl_0_bypass [78] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [77])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a30 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [78] & (!\p1|grid|memRAM_rtl_0_bypass [77]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [77]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [78]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~36 .lut_mask = 16'h55D1;
defparam \p1|grid|memRAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N29
dffeas \p1|grid|dataRead[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[30] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \p1|Selector661~0 (
// Equation(s):
// \p1|Selector661~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [30])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [30])))

	.dataa(\p1|pos_Y|dataRead [30]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [30]),
	.cin(gnd),
	.combout(\p1|Selector661~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector661~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector661~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N11
dffeas \p1|aux2[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector661~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[30] .is_wysiwyg = "true";
defparam \p1|aux2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[76]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[76] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[75]~29 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[75]~29_combout  = !\p1|dinGrid [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[75]~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[75]~29 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[75]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[75] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[75]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM~35 (
// Equation(s):
// \p1|grid|memRAM~35_combout  = (\p1|grid|memRAM_rtl_0_bypass [76] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [75])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a29 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [76] & (!\p1|grid|memRAM_rtl_0_bypass [75]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [76]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [75]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~35 .lut_mask = 16'h33B1;
defparam \p1|grid|memRAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N19
dffeas \p1|grid|dataRead[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[29] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \p1|Selector662~0 (
// Equation(s):
// \p1|Selector662~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [29])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [29])))

	.dataa(\p1|pos_Y|dataRead [29]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [29]),
	.cin(gnd),
	.combout(\p1|Selector662~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector662~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector662~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N21
dffeas \p1|aux2[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector662~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[29] .is_wysiwyg = "true";
defparam \p1|aux2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N2
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[80]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N3
dffeas \p1|grid|memRAM_rtl_0_bypass[80] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[79]~31 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[79]~31_combout  = !\p1|dinGrid [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[79]~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[79]~31 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[79]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N25
dffeas \p1|grid|memRAM_rtl_0_bypass[79] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[79]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N22
cycloneive_lcell_comb \p1|grid|memRAM~37 (
// Equation(s):
// \p1|grid|memRAM~37_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [79])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [80] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a31 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [80] & (!\p1|grid|memRAM_rtl_0_bypass [79]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [80]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [79]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~37 .lut_mask = 16'h4F0B;
defparam \p1|grid|memRAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N23
dffeas \p1|grid|dataRead[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[31] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneive_lcell_comb \p1|Selector660~0 (
// Equation(s):
// \p1|Selector660~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [31])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [31])))

	.dataa(\p1|pos_Y|dataRead [31]),
	.datab(\p1|grid|dataRead [31]),
	.datac(\p1|state.eval2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector660~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector660~0 .lut_mask = 16'hACAC;
defparam \p1|Selector660~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N9
dffeas \p1|aux2[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector660~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[31] .is_wysiwyg = "true";
defparam \p1|aux2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N10
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[74]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[74] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[73]~28 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[73]~28_combout  = !\p1|dinGrid [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[73]~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[73]~28 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[73]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[73] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[73]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM~34 (
// Equation(s):
// \p1|grid|memRAM~34_combout  = (\p1|grid|memRAM_rtl_0_bypass [74] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [73])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a28 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [74] & (!\p1|grid|memRAM_rtl_0_bypass [73]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [74]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [73]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~34 .lut_mask = 16'h33B1;
defparam \p1|grid|memRAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N17
dffeas \p1|grid|dataRead[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[28] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneive_lcell_comb \p1|Selector663~0 (
// Equation(s):
// \p1|Selector663~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [28])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [28])))

	.dataa(\p1|state.eval2~q ),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [28]),
	.datad(\p1|grid|dataRead [28]),
	.cin(gnd),
	.combout(\p1|Selector663~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector663~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector663~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N3
dffeas \p1|aux2[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector663~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[28] .is_wysiwyg = "true";
defparam \p1|aux2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneive_lcell_comb \p1|always0~8 (
// Equation(s):
// \p1|always0~8_combout  = (\p1|aux2 [30] & (\p1|aux2 [29] & (\p1|aux2 [31] & \p1|aux2 [28])))

	.dataa(\p1|aux2 [30]),
	.datab(\p1|aux2 [29]),
	.datac(\p1|aux2 [31]),
	.datad(\p1|aux2 [28]),
	.cin(gnd),
	.combout(\p1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~8 .lut_mask = 16'h8000;
defparam \p1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[64]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[64] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[63]~23 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[63]~23_combout  = !\p1|dinGrid [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[63]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[63]~23 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[63]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N29
dffeas \p1|grid|memRAM_rtl_0_bypass[63] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[63]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N30
cycloneive_lcell_comb \p1|grid|memRAM~29 (
// Equation(s):
// \p1|grid|memRAM~29_combout  = (\p1|grid|memRAM_rtl_0_bypass [64] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [63])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a23 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [64] & (!\p1|grid|memRAM_rtl_0_bypass [63]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [64]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [63]),
	.datac(\p1|grid|memRAM~5_combout ),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~29 .lut_mask = 16'h3B31;
defparam \p1|grid|memRAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N31
dffeas \p1|grid|dataRead[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[23] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N6
cycloneive_lcell_comb \p1|Selector668~0 (
// Equation(s):
// \p1|Selector668~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [23])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [23])))

	.dataa(\p1|state.eval2~q ),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [23]),
	.datad(\p1|grid|dataRead [23]),
	.cin(gnd),
	.combout(\p1|Selector668~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector668~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector668~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N7
dffeas \p1|aux2[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector668~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[23] .is_wysiwyg = "true";
defparam \p1|aux2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N22
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[58]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N23
dffeas \p1|grid|memRAM_rtl_0_bypass[58] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[57]~20 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[57]~20_combout  = !\p1|dinGrid [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [20]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[57]~20_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[57]~20 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[57]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[57] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[57]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N20
cycloneive_lcell_comb \p1|grid|memRAM~26 (
// Equation(s):
// \p1|grid|memRAM~26_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [57])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [58] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a20 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [58] & ((!\p1|grid|memRAM_rtl_0_bypass [57])))))

	.dataa(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\p1|grid|memRAM~5_combout ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [58]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [57]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~26 .lut_mask = 16'h20EF;
defparam \p1|grid|memRAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N21
dffeas \p1|grid|dataRead[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[20] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N8
cycloneive_lcell_comb \p1|Selector671~0 (
// Equation(s):
// \p1|Selector671~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [20])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [20])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [20]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [20]),
	.cin(gnd),
	.combout(\p1|Selector671~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector671~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector671~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N9
dffeas \p1|aux2[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector671~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[20] .is_wysiwyg = "true";
defparam \p1|aux2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[62]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N15
dffeas \p1|grid|memRAM_rtl_0_bypass[62] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[61]~22 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[61]~22_combout  = !\p1|dinGrid [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [22]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[61]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[61]~22 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[61]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N15
dffeas \p1|grid|memRAM_rtl_0_bypass[61] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[61]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM~28 (
// Equation(s):
// \p1|grid|memRAM~28_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [61])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [62] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a22 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [62] & ((!\p1|grid|memRAM_rtl_0_bypass [61])))))

	.dataa(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\p1|grid|memRAM~5_combout ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [62]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [61]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~28 .lut_mask = 16'h20EF;
defparam \p1|grid|memRAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N25
dffeas \p1|grid|dataRead[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[22] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N12
cycloneive_lcell_comb \p1|Selector669~0 (
// Equation(s):
// \p1|Selector669~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [22])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [22])))

	.dataa(\p1|state.eval2~q ),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [22]),
	.datad(\p1|grid|dataRead [22]),
	.cin(gnd),
	.combout(\p1|Selector669~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector669~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector669~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N13
dffeas \p1|aux2[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector669~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[22] .is_wysiwyg = "true";
defparam \p1|aux2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[60]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[60] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N0
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[59]~21 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[59]~21_combout  = !\p1|dinGrid [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [21]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[59]~21_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[59]~21 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[59]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N1
dffeas \p1|grid|memRAM_rtl_0_bypass[59] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[59]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM~27 (
// Equation(s):
// \p1|grid|memRAM~27_combout  = (\p1|grid|memRAM_rtl_0_bypass [60] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [59])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a21 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [60] & (!\p1|grid|memRAM_rtl_0_bypass [59]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [60]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [59]),
	.datac(\p1|grid|memRAM~5_combout ),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~27 .lut_mask = 16'h3B31;
defparam \p1|grid|memRAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N19
dffeas \p1|grid|dataRead[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[21] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N10
cycloneive_lcell_comb \p1|Selector670~0 (
// Equation(s):
// \p1|Selector670~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [21])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [21])))

	.dataa(\p1|pos_Y|dataRead [21]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [21]),
	.cin(gnd),
	.combout(\p1|Selector670~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector670~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector670~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N11
dffeas \p1|aux2[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector670~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[21] .is_wysiwyg = "true";
defparam \p1|aux2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N4
cycloneive_lcell_comb \p1|always0~6 (
// Equation(s):
// \p1|always0~6_combout  = (\p1|aux2 [23] & (\p1|aux2 [20] & (\p1|aux2 [22] & \p1|aux2 [21])))

	.dataa(\p1|aux2 [23]),
	.datab(\p1|aux2 [20]),
	.datac(\p1|aux2 [22]),
	.datad(\p1|aux2 [21]),
	.cin(gnd),
	.combout(\p1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~6 .lut_mask = 16'h8000;
defparam \p1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[54]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N9
dffeas \p1|grid|memRAM_rtl_0_bypass[54] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[53]~18 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[53]~18_combout  = !\p1|dinGrid [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [18]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[53]~18_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[53]~18 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[53]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N15
dffeas \p1|grid|memRAM_rtl_0_bypass[53] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[53]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \p1|grid|memRAM~24 (
// Equation(s):
// \p1|grid|memRAM~24_combout  = (\p1|grid|memRAM~5_combout  & (((!\p1|grid|memRAM_rtl_0_bypass [53])))) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [54] & (\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a18 )) # 
// (!\p1|grid|memRAM_rtl_0_bypass [54] & ((!\p1|grid|memRAM_rtl_0_bypass [53])))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\p1|grid|memRAM_rtl_0_bypass [54]),
	.datad(\p1|grid|memRAM_rtl_0_bypass [53]),
	.cin(gnd),
	.combout(\p1|grid|memRAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~24 .lut_mask = 16'h40EF;
defparam \p1|grid|memRAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N3
dffeas \p1|grid|dataRead[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[18] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \p1|Selector673~0 (
// Equation(s):
// \p1|Selector673~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [18])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [18])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [18]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [18]),
	.cin(gnd),
	.combout(\p1|Selector673~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector673~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector673~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N31
dffeas \p1|aux2[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector673~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[18] .is_wysiwyg = "true";
defparam \p1|aux2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[55]~19 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[55]~19_combout  = !\p1|dinGrid [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[55]~19_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[55]~19 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[55]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[55] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[55]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[56]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N27
dffeas \p1|grid|memRAM_rtl_0_bypass[56] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM~25 (
// Equation(s):
// \p1|grid|memRAM~25_combout  = (\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [55])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [56] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a19 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [56] & (!\p1|grid|memRAM_rtl_0_bypass [55]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [55]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [56]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~25 .lut_mask = 16'h7323;
defparam \p1|grid|memRAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \p1|grid|dataRead[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[19] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \p1|Selector672~0 (
// Equation(s):
// \p1|Selector672~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [19])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [19])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [19]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [19]),
	.cin(gnd),
	.combout(\p1|Selector672~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector672~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector672~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N1
dffeas \p1|aux2[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector672~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[19] .is_wysiwyg = "true";
defparam \p1|aux2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[49]~16 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[49]~16_combout  = !\p1|dinGrid [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[49]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[49]~16 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[49]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[49] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[49]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N30
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[50]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N31
dffeas \p1|grid|memRAM_rtl_0_bypass[50] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N28
cycloneive_lcell_comb \p1|grid|memRAM~22 (
// Equation(s):
// \p1|grid|memRAM~22_combout  = (\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [49])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0_bypass [50] & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a16 ))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [50] & (!\p1|grid|memRAM_rtl_0_bypass [49]))))

	.dataa(\p1|grid|memRAM~5_combout ),
	.datab(\p1|grid|memRAM_rtl_0_bypass [49]),
	.datac(\p1|grid|memRAM_rtl_0_bypass [50]),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~22 .lut_mask = 16'h7323;
defparam \p1|grid|memRAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N29
dffeas \p1|grid|dataRead[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[16] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \p1|Selector675~0 (
// Equation(s):
// \p1|Selector675~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [16])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [16])))

	.dataa(\p1|pos_Y|dataRead [16]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [16]),
	.cin(gnd),
	.combout(\p1|Selector675~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector675~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector675~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N15
dffeas \p1|aux2[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector675~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[16] .is_wysiwyg = "true";
defparam \p1|aux2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[52]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[52] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[51]~17 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[51]~17_combout  = !\p1|dinGrid [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[51]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[51]~17 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[51]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N19
dffeas \p1|grid|memRAM_rtl_0_bypass[51] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[51]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM~23 (
// Equation(s):
// \p1|grid|memRAM~23_combout  = (\p1|grid|memRAM_rtl_0_bypass [52] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [51])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a17 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [52] & (!\p1|grid|memRAM_rtl_0_bypass [51]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [52]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [51]),
	.datac(\p1|grid|memRAM~5_combout ),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~23 .lut_mask = 16'h3B31;
defparam \p1|grid|memRAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N25
dffeas \p1|grid|dataRead[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[17] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \p1|Selector674~0 (
// Equation(s):
// \p1|Selector674~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [17])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [17])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [17]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [17]),
	.cin(gnd),
	.combout(\p1|Selector674~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector674~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector674~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N17
dffeas \p1|aux2[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector674~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[17] .is_wysiwyg = "true";
defparam \p1|aux2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \p1|always0~5 (
// Equation(s):
// \p1|always0~5_combout  = (\p1|aux2 [18] & (\p1|aux2 [19] & (\p1|aux2 [16] & \p1|aux2 [17])))

	.dataa(\p1|aux2 [18]),
	.datab(\p1|aux2 [19]),
	.datac(\p1|aux2 [16]),
	.datad(\p1|aux2 [17]),
	.cin(gnd),
	.combout(\p1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~5 .lut_mask = 16'h8000;
defparam \p1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[71]~27 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[71]~27_combout  = !\p1|dinGrid [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[71]~27_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[71]~27 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[71]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[71] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[71]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[72]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \p1|grid|memRAM_rtl_0_bypass[72] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N14
cycloneive_lcell_comb \p1|grid|memRAM~33 (
// Equation(s):
// \p1|grid|memRAM~33_combout  = (\p1|grid|memRAM_rtl_0_bypass [72] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [71])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a27 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [72] & (!\p1|grid|memRAM_rtl_0_bypass [71]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [71]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [72]),
	.datac(\p1|grid|memRAM~5_combout ),
	.datad(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~33 .lut_mask = 16'h5D51;
defparam \p1|grid|memRAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N15
dffeas \p1|grid|dataRead[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[27] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \p1|Selector664~0 (
// Equation(s):
// \p1|Selector664~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [27])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [27])))

	.dataa(\p1|pos_Y|dataRead [27]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [27]),
	.cin(gnd),
	.combout(\p1|Selector664~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector664~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector664~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N23
dffeas \p1|aux2[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector664~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[27] .is_wysiwyg = "true";
defparam \p1|aux2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N10
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[65]~24 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[65]~24_combout  = !\p1|dinGrid [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [24]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[65]~24_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[65]~24 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[65]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[65] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[65]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N16
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[66]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N17
dffeas \p1|grid|memRAM_rtl_0_bypass[66] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N6
cycloneive_lcell_comb \p1|grid|memRAM~30 (
// Equation(s):
// \p1|grid|memRAM~30_combout  = (\p1|grid|memRAM_rtl_0_bypass [66] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [65])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a24 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [66] & (!\p1|grid|memRAM_rtl_0_bypass [65]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [65]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [66]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~30 .lut_mask = 16'h55D1;
defparam \p1|grid|memRAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N7
dffeas \p1|grid|dataRead[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[24] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \p1|Selector667~0 (
// Equation(s):
// \p1|Selector667~0_combout  = (\p1|state.eval2~q  & ((\p1|pos_Y|dataRead [24]))) # (!\p1|state.eval2~q  & (\p1|grid|dataRead [24]))

	.dataa(\p1|grid|dataRead [24]),
	.datab(gnd),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|pos_Y|dataRead [24]),
	.cin(gnd),
	.combout(\p1|Selector667~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector667~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector667~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N25
dffeas \p1|aux2[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector667~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[24] .is_wysiwyg = "true";
defparam \p1|aux2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N6
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[69]~26 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[69]~26_combout  = !\p1|dinGrid [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|dinGrid [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[69]~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[69]~26 .lut_mask = 16'h0F0F;
defparam \p1|grid|memRAM_rtl_0_bypass[69]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N7
dffeas \p1|grid|memRAM_rtl_0_bypass[69] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[69]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N20
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[70]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N21
dffeas \p1|grid|memRAM_rtl_0_bypass[70] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
cycloneive_lcell_comb \p1|grid|memRAM~32 (
// Equation(s):
// \p1|grid|memRAM~32_combout  = (\p1|grid|memRAM_rtl_0_bypass [70] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [69])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a26 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [70] & (!\p1|grid|memRAM_rtl_0_bypass [69]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [69]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [70]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~32 .lut_mask = 16'h55D1;
defparam \p1|grid|memRAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N25
dffeas \p1|grid|dataRead[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[26] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneive_lcell_comb \p1|Selector665~0 (
// Equation(s):
// \p1|Selector665~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [26])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [26])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [26]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [26]),
	.cin(gnd),
	.combout(\p1|Selector665~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector665~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector665~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N5
dffeas \p1|aux2[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector665~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[26] .is_wysiwyg = "true";
defparam \p1|aux2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N10
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[68]~feeder (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \p1|grid|memRAM_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N11
dffeas \p1|grid|memRAM_rtl_0_bypass[68] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N4
cycloneive_lcell_comb \p1|grid|memRAM_rtl_0_bypass[67]~25 (
// Equation(s):
// \p1|grid|memRAM_rtl_0_bypass[67]~25_combout  = !\p1|dinGrid [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinGrid [25]),
	.cin(gnd),
	.combout(\p1|grid|memRAM_rtl_0_bypass[67]~25_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[67]~25 .lut_mask = 16'h00FF;
defparam \p1|grid|memRAM_rtl_0_bypass[67]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N5
dffeas \p1|grid|memRAM_rtl_0_bypass[67] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM_rtl_0_bypass[67]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|memRAM_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|memRAM_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \p1|grid|memRAM_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N6
cycloneive_lcell_comb \p1|grid|memRAM~31 (
// Equation(s):
// \p1|grid|memRAM~31_combout  = (\p1|grid|memRAM_rtl_0_bypass [68] & ((\p1|grid|memRAM~5_combout  & (!\p1|grid|memRAM_rtl_0_bypass [67])) # (!\p1|grid|memRAM~5_combout  & ((\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a25 ))))) # 
// (!\p1|grid|memRAM_rtl_0_bypass [68] & (!\p1|grid|memRAM_rtl_0_bypass [67]))

	.dataa(\p1|grid|memRAM_rtl_0_bypass [68]),
	.datab(\p1|grid|memRAM_rtl_0_bypass [67]),
	.datac(\p1|grid|memRAM_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\p1|grid|memRAM~5_combout ),
	.cin(gnd),
	.combout(\p1|grid|memRAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|grid|memRAM~31 .lut_mask = 16'h33B1;
defparam \p1|grid|memRAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y18_N7
dffeas \p1|grid|dataRead[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|grid|memRAM~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|reGrid~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|grid|dataRead [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|grid|dataRead[25] .is_wysiwyg = "true";
defparam \p1|grid|dataRead[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N18
cycloneive_lcell_comb \p1|Selector666~0 (
// Equation(s):
// \p1|Selector666~0_combout  = (\p1|state.eval2~q  & (\p1|pos_Y|dataRead [25])) # (!\p1|state.eval2~q  & ((\p1|grid|dataRead [25])))

	.dataa(gnd),
	.datab(\p1|pos_Y|dataRead [25]),
	.datac(\p1|state.eval2~q ),
	.datad(\p1|grid|dataRead [25]),
	.cin(gnd),
	.combout(\p1|Selector666~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector666~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector666~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N19
dffeas \p1|aux2[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector666~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr49~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux2[25] .is_wysiwyg = "true";
defparam \p1|aux2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneive_lcell_comb \p1|always0~7 (
// Equation(s):
// \p1|always0~7_combout  = (\p1|aux2 [27] & (\p1|aux2 [24] & (\p1|aux2 [26] & \p1|aux2 [25])))

	.dataa(\p1|aux2 [27]),
	.datab(\p1|aux2 [24]),
	.datac(\p1|aux2 [26]),
	.datad(\p1|aux2 [25]),
	.cin(gnd),
	.combout(\p1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~7 .lut_mask = 16'h8000;
defparam \p1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \p1|always0~9 (
// Equation(s):
// \p1|always0~9_combout  = (\p1|always0~8_combout  & (\p1|always0~6_combout  & (\p1|always0~5_combout  & \p1|always0~7_combout )))

	.dataa(\p1|always0~8_combout ),
	.datab(\p1|always0~6_combout ),
	.datac(\p1|always0~5_combout ),
	.datad(\p1|always0~7_combout ),
	.cin(gnd),
	.combout(\p1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~9 .lut_mask = 16'h8000;
defparam \p1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \p1|always0~31 (
// Equation(s):
// \p1|always0~31_combout  = (\p1|always0~9_combout  & (\p1|always0~4_combout  & (\p1|always0~19_combout  & \p1|always0~14_combout )))

	.dataa(\p1|always0~9_combout ),
	.datab(\p1|always0~4_combout ),
	.datac(\p1|always0~19_combout ),
	.datad(\p1|always0~14_combout ),
	.cin(gnd),
	.combout(\p1|always0~31_combout ),
	.cout());
// synopsys translate_off
defparam \p1|always0~31 .lut_mask = 16'h8000;
defparam \p1|always0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \p1|Selector49~2 (
// Equation(s):
// \p1|Selector49~2_combout  = (!\p1|LessThan0~10_combout  & (\p1|state.posA7~q  & ((!\p1|always0~29_combout ) # (!\p1|always0~31_combout ))))

	.dataa(\p1|always0~31_combout ),
	.datab(\p1|LessThan0~10_combout ),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|always0~29_combout ),
	.cin(gnd),
	.combout(\p1|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector49~2 .lut_mask = 16'h1030;
defparam \p1|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneive_lcell_comb \p1|Selector49~3 (
// Equation(s):
// \p1|Selector49~3_combout  = (\p1|state.posA6~q ) # ((\p1|Selector49~2_combout  & ((\p1|Equal2~4_combout ) # (\p1|Equal2~9_combout ))))

	.dataa(\p1|Selector49~2_combout ),
	.datab(\p1|Equal2~4_combout ),
	.datac(\p1|state.posA6~q ),
	.datad(\p1|Equal2~9_combout ),
	.cin(gnd),
	.combout(\p1|Selector49~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector49~3 .lut_mask = 16'hFAF8;
defparam \p1|Selector49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N9
dffeas \p1|state.posA7 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector49~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA7 .is_wysiwyg = "true";
defparam \p1|state.posA7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N0
cycloneive_lcell_comb \p1|Selector408~0 (
// Equation(s):
// \p1|Selector408~0_combout  = (\p1|state.posA7~q  & (\p1|xj [26])) # (!\p1|state.posA7~q  & ((\p1|pos_Y|dataRead [26])))

	.dataa(gnd),
	.datab(\p1|xj [26]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|pos_Y|dataRead [26]),
	.cin(gnd),
	.combout(\p1|Selector408~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector408~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector408~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N1
dffeas \p1|pos_a_Y[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector408~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_Y [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_Y[26] .is_wysiwyg = "true";
defparam \p1|pos_a_Y[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y23_N21
dffeas \p1|xj[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xj[26]~84_combout ),
	.asdata(\p1|pos_Y|dataRead [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xj [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xj[26] .is_wysiwyg = "true";
defparam \p1|xj[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
cycloneive_lcell_comb \p1|Selector537~0 (
// Equation(s):
// \p1|Selector537~0_combout  = (\p1|WideOr46~0_combout  & ((\p1|aux1[28]~0_combout  & (\p1|Add4~48_combout )) # (!\p1|aux1[28]~0_combout  & ((\p1|Add1~52_combout ))))) # (!\p1|WideOr46~0_combout  & (\p1|aux1[28]~0_combout ))

	.dataa(\p1|WideOr46~0_combout ),
	.datab(\p1|aux1[28]~0_combout ),
	.datac(\p1|Add4~48_combout ),
	.datad(\p1|Add1~52_combout ),
	.cin(gnd),
	.combout(\p1|Selector537~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector537~0 .lut_mask = 16'hE6C4;
defparam \p1|Selector537~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
cycloneive_lcell_comb \p1|Selector537~1 (
// Equation(s):
// \p1|Selector537~1_combout  = (\p1|WideOr46~0_combout  & (((\p1|Selector537~0_combout )))) # (!\p1|WideOr46~0_combout  & ((\p1|Selector537~0_combout  & (\p1|pos_X|dataRead [26])) # (!\p1|Selector537~0_combout  & ((\p1|Add8~48_combout )))))

	.dataa(\p1|pos_X|dataRead [26]),
	.datab(\p1|Add8~48_combout ),
	.datac(\p1|WideOr46~0_combout ),
	.datad(\p1|Selector537~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector537~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector537~1 .lut_mask = 16'hFA0C;
defparam \p1|Selector537~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N21
dffeas \p1|aux1[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector537~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|WideOr46~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux1[26] .is_wysiwyg = "true";
defparam \p1|aux1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N10
cycloneive_lcell_comb \p1|Selector103~0 (
// Equation(s):
// \p1|Selector103~0_combout  = (\p1|aux1 [26] & ((\p1|state.posA2~q ) # ((\p1|xi [26] & \p1|state.posB5~q )))) # (!\p1|aux1 [26] & (\p1|xi [26] & (\p1|state.posB5~q )))

	.dataa(\p1|aux1 [26]),
	.datab(\p1|xi [26]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|state.posA2~q ),
	.cin(gnd),
	.combout(\p1|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector103~0 .lut_mask = 16'hEAC0;
defparam \p1|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N11
dffeas \p1|dinPX[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|dinPX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|dinPX [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|dinPX[26] .is_wysiwyg = "true";
defparam \p1|dinPX[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[65]~26 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[65]~26_combout  = !\p1|dinPX [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [26]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[65]~26_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[65]~26 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[65]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N29
dffeas \p1|pos_X|memRAM_rtl_0_bypass[65] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[65]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneive_lcell_comb \p1|pos_X|memRAM~30 (
// Equation(s):
// \p1|pos_X|memRAM~30_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [66] & ((\p1|pos_X|memRAM~3_combout  & (!\p1|pos_X|memRAM_rtl_0_bypass [65])) # (!\p1|pos_X|memRAM~3_combout  & ((\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a26 ))))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [66] & (!\p1|pos_X|memRAM_rtl_0_bypass [65]))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [66]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [65]),
	.datac(\p1|pos_X|memRAM~3_combout ),
	.datad(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~30 .lut_mask = 16'h3B31;
defparam \p1|pos_X|memRAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N17
dffeas \p1|pos_X|dataRead[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[26] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N22
cycloneive_lcell_comb \p1|Selector376~0 (
// Equation(s):
// \p1|Selector376~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [26]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [26]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [26]),
	.datac(\p1|state.posA7~q ),
	.datad(\p1|xi [26]),
	.cin(gnd),
	.combout(\p1|Selector376~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector376~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N23
dffeas \p1|pos_a_X[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector376~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[26] .is_wysiwyg = "true";
defparam \p1|pos_a_X[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \p1|Equal2~7 (
// Equation(s):
// \p1|Equal2~7_combout  = (((!\p1|pos_a_X [25]) # (!\p1|pos_a_X [24])) # (!\p1|pos_a_X [27])) # (!\p1|pos_a_X [26])

	.dataa(\p1|pos_a_X [26]),
	.datab(\p1|pos_a_X [27]),
	.datac(\p1|pos_a_X [24]),
	.datad(\p1|pos_a_X [25]),
	.cin(gnd),
	.combout(\p1|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~7 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneive_lcell_comb \p1|Equal2~5 (
// Equation(s):
// \p1|Equal2~5_combout  = (((!\p1|pos_a_X [17]) # (!\p1|pos_a_X [19])) # (!\p1|pos_a_X [16])) # (!\p1|pos_a_X [18])

	.dataa(\p1|pos_a_X [18]),
	.datab(\p1|pos_a_X [16]),
	.datac(\p1|pos_a_X [19]),
	.datad(\p1|pos_a_X [17]),
	.cin(gnd),
	.combout(\p1|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~5 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \p1|Equal2~8 (
// Equation(s):
// \p1|Equal2~8_combout  = (((!\p1|pos_a_X [31]) # (!\p1|pos_a_X [28])) # (!\p1|pos_a_X [29])) # (!\p1|pos_a_X [30])

	.dataa(\p1|pos_a_X [30]),
	.datab(\p1|pos_a_X [29]),
	.datac(\p1|pos_a_X [28]),
	.datad(\p1|pos_a_X [31]),
	.cin(gnd),
	.combout(\p1|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~8 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \p1|Equal2~6 (
// Equation(s):
// \p1|Equal2~6_combout  = (((!\p1|pos_a_X [20]) # (!\p1|pos_a_X [22])) # (!\p1|pos_a_X [23])) # (!\p1|pos_a_X [21])

	.dataa(\p1|pos_a_X [21]),
	.datab(\p1|pos_a_X [23]),
	.datac(\p1|pos_a_X [22]),
	.datad(\p1|pos_a_X [20]),
	.cin(gnd),
	.combout(\p1|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~6 .lut_mask = 16'h7FFF;
defparam \p1|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \p1|Equal2~9 (
// Equation(s):
// \p1|Equal2~9_combout  = (\p1|Equal2~7_combout ) # ((\p1|Equal2~5_combout ) # ((\p1|Equal2~8_combout ) # (\p1|Equal2~6_combout )))

	.dataa(\p1|Equal2~7_combout ),
	.datab(\p1|Equal2~5_combout ),
	.datac(\p1|Equal2~8_combout ),
	.datad(\p1|Equal2~6_combout ),
	.cin(gnd),
	.combout(\p1|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal2~9 .lut_mask = 16'hFFFE;
defparam \p1|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N2
cycloneive_lcell_comb \p1|Selector499~0 (
// Equation(s):
// \p1|Selector499~0_combout  = (!\p1|Equal2~9_combout  & (\p1|state.posA0~q  & !\p1|Equal2~4_combout ))

	.dataa(\p1|Equal2~9_combout ),
	.datab(gnd),
	.datac(\p1|state.posA0~q ),
	.datad(\p1|Equal2~4_combout ),
	.cin(gnd),
	.combout(\p1|Selector499~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector499~0 .lut_mask = 16'h0050;
defparam \p1|Selector499~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
cycloneive_lcell_comb \p1|Selector265~2 (
// Equation(s):
// \p1|Selector265~2_combout  = (!\p1|i[20]~38_combout  & ((\p1|Selector499~0_combout ) # ((\p1|next_state.posA1~q  & \p1|Selector265~3_combout ))))

	.dataa(\p1|Selector499~0_combout ),
	.datab(\p1|i[20]~38_combout ),
	.datac(\p1|next_state.posA1~q ),
	.datad(\p1|Selector265~3_combout ),
	.cin(gnd),
	.combout(\p1|Selector265~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector265~2 .lut_mask = 16'h3222;
defparam \p1|Selector265~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N29
dffeas \p1|next_state.posA1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector265~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.posA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.posA1 .is_wysiwyg = "true";
defparam \p1|next_state.posA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N30
cycloneive_lcell_comb \p1|Selector43~0 (
// Equation(s):
// \p1|Selector43~0_combout  = (\p1|state.waitState~q  & \p1|next_state.posA1~q )

	.dataa(gnd),
	.datab(\p1|state.waitState~q ),
	.datac(gnd),
	.datad(\p1|next_state.posA1~q ),
	.cin(gnd),
	.combout(\p1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector43~0 .lut_mask = 16'hCC00;
defparam \p1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N31
dffeas \p1|state.posA1 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA1 .is_wysiwyg = "true";
defparam \p1|state.posA1 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N13
dffeas \p1|state.posA2 (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|state.posA1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posA2 .is_wysiwyg = "true";
defparam \p1|state.posA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N14
cycloneive_lcell_comb \p1|Selector97~2 (
// Equation(s):
// \p1|Selector97~2_combout  = (\p1|state.posA2~q ) # ((\p1|Selector499~0_combout ) # ((\p1|state.init1~q ) # (!\p1|Selector97~1_combout )))

	.dataa(\p1|state.posA2~q ),
	.datab(\p1|Selector499~0_combout ),
	.datac(\p1|state.init1~q ),
	.datad(\p1|Selector97~1_combout ),
	.cin(gnd),
	.combout(\p1|Selector97~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector97~2 .lut_mask = 16'hFEFF;
defparam \p1|Selector97~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N12
cycloneive_lcell_comb \p1|Selector95~0 (
// Equation(s):
// \p1|Selector95~0_combout  = (\p1|Selector97~7_combout  & ((\p1|Selector97~8_combout  & (\p1|Add0~4_combout )) # (!\p1|Selector97~8_combout  & ((\p1|ea|memROM_rtl_0|auto_generated|ram_block1a2 ))))) # (!\p1|Selector97~7_combout  & 
// (((\p1|Selector97~8_combout ))))

	.dataa(\p1|Add0~4_combout ),
	.datab(\p1|Selector97~7_combout ),
	.datac(\p1|ea|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\p1|Selector97~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector95~0 .lut_mask = 16'hBBC0;
defparam \p1|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N20
cycloneive_lcell_comb \p1|Selector95 (
// Equation(s):
// \p1|Selector95~combout  = (\p1|Selector97~2_combout  & (((\p1|Selector95~0_combout )))) # (!\p1|Selector97~2_combout  & ((\p1|Selector95~0_combout  & ((\p1|addrPX [2]))) # (!\p1|Selector95~0_combout  & (\p1|eb|memROM_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\p1|Selector97~2_combout ),
	.datab(\p1|eb|memROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\p1|addrPX [2]),
	.datad(\p1|Selector95~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector95~combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector95 .lut_mask = 16'hFA44;
defparam \p1|Selector95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N21
dffeas \p1|addrPX[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector95~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|addrPX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|addrPX[2] .is_wysiwyg = "true";
defparam \p1|addrPX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N31
dffeas \p1|pos_X|memRAM_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|addrPX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N6
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[6]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[6]~feeder_combout  = \p1|Selector95~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector95~combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N7
dffeas \p1|pos_X|memRAM_rtl_0_bypass[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector94~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N16
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[7]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[7]~feeder_combout  = \p1|addrPX [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [3]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N17
dffeas \p1|pos_X|memRAM_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N6
cycloneive_lcell_comb \p1|pos_X|memRAM~1 (
// Equation(s):
// \p1|pos_X|memRAM~1_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [5] & (\p1|pos_X|memRAM_rtl_0_bypass [6] & (\p1|pos_X|memRAM_rtl_0_bypass [8] $ (!\p1|pos_X|memRAM_rtl_0_bypass [7])))) # (!\p1|pos_X|memRAM_rtl_0_bypass [5] & (!\p1|pos_X|memRAM_rtl_0_bypass 
// [6] & (\p1|pos_X|memRAM_rtl_0_bypass [8] $ (!\p1|pos_X|memRAM_rtl_0_bypass [7]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [5]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [6]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [8]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~1 .lut_mask = 16'h9009;
defparam \p1|pos_X|memRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N10
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[12]~feeder_combout  = \p1|Selector92~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector92~combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N11
dffeas \p1|pos_X|memRAM_rtl_0_bypass[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N24
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[11]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[11]~feeder_combout  = \p1|addrPX [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [5]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N25
dffeas \p1|pos_X|memRAM_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N21
dffeas \p1|pos_X|memRAM_rtl_0_bypass[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector93~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N18
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[9]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[9]~feeder_combout  = \p1|addrPX [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [4]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N19
dffeas \p1|pos_X|memRAM_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N20
cycloneive_lcell_comb \p1|pos_X|memRAM~2 (
// Equation(s):
// \p1|pos_X|memRAM~2_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [12] & (\p1|pos_X|memRAM_rtl_0_bypass [11] & (\p1|pos_X|memRAM_rtl_0_bypass [10] $ (!\p1|pos_X|memRAM_rtl_0_bypass [9])))) # (!\p1|pos_X|memRAM_rtl_0_bypass [12] & 
// (!\p1|pos_X|memRAM_rtl_0_bypass [11] & (\p1|pos_X|memRAM_rtl_0_bypass [10] $ (!\p1|pos_X|memRAM_rtl_0_bypass [9]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [12]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [11]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [10]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~2 .lut_mask = 16'h9009;
defparam \p1|pos_X|memRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N5
dffeas \p1|pos_X|memRAM_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|wePY~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N22
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[1]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[1]~feeder_combout  = \p1|addrPX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [0]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N23
dffeas \p1|pos_X|memRAM_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N8
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[3]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[3]~feeder_combout  = \p1|addrPX [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|addrPX [1]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N9
dffeas \p1|pos_X|memRAM_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N3
dffeas \p1|pos_X|memRAM_rtl_0_bypass[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|Selector96~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N0
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[2]~feeder (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[2]~feeder_combout  = \p1|Selector97~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Selector97~combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \p1|pos_X|memRAM_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N1
dffeas \p1|pos_X|memRAM_rtl_0_bypass[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N2
cycloneive_lcell_comb \p1|pos_X|memRAM~0 (
// Equation(s):
// \p1|pos_X|memRAM~0_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [1] & (\p1|pos_X|memRAM_rtl_0_bypass [2] & (\p1|pos_X|memRAM_rtl_0_bypass [3] $ (!\p1|pos_X|memRAM_rtl_0_bypass [4])))) # (!\p1|pos_X|memRAM_rtl_0_bypass [1] & (!\p1|pos_X|memRAM_rtl_0_bypass 
// [2] & (\p1|pos_X|memRAM_rtl_0_bypass [3] $ (!\p1|pos_X|memRAM_rtl_0_bypass [4]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [1]),
	.datab(\p1|pos_X|memRAM_rtl_0_bypass [3]),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [4]),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~0 .lut_mask = 16'h8241;
defparam \p1|pos_X|memRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N4
cycloneive_lcell_comb \p1|pos_X|memRAM~3 (
// Equation(s):
// \p1|pos_X|memRAM~3_combout  = (\p1|pos_X|memRAM~1_combout  & (\p1|pos_X|memRAM~2_combout  & (\p1|pos_X|memRAM_rtl_0_bypass [0] & \p1|pos_X|memRAM~0_combout )))

	.dataa(\p1|pos_X|memRAM~1_combout ),
	.datab(\p1|pos_X|memRAM~2_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0_bypass [0]),
	.datad(\p1|pos_X|memRAM~0_combout ),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~3 .lut_mask = 16'h8000;
defparam \p1|pos_X|memRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N16
cycloneive_lcell_comb \p1|pos_X|memRAM_rtl_0_bypass[31]~9 (
// Equation(s):
// \p1|pos_X|memRAM_rtl_0_bypass[31]~9_combout  = !\p1|dinPX [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|dinPX [9]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM_rtl_0_bypass[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[31]~9 .lut_mask = 16'h00FF;
defparam \p1|pos_X|memRAM_rtl_0_bypass[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N17
dffeas \p1|pos_X|memRAM_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM_rtl_0_bypass[31]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|memRAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|memRAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \p1|pos_X|memRAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \p1|pos_X|memRAM~13 (
// Equation(s):
// \p1|pos_X|memRAM~13_combout  = (\p1|pos_X|memRAM_rtl_0_bypass [32] & ((\p1|pos_X|memRAM~3_combout  & ((!\p1|pos_X|memRAM_rtl_0_bypass [31]))) # (!\p1|pos_X|memRAM~3_combout  & (\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a9 )))) # 
// (!\p1|pos_X|memRAM_rtl_0_bypass [32] & (((!\p1|pos_X|memRAM_rtl_0_bypass [31]))))

	.dataa(\p1|pos_X|memRAM_rtl_0_bypass [32]),
	.datab(\p1|pos_X|memRAM~3_combout ),
	.datac(\p1|pos_X|memRAM_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\p1|pos_X|memRAM_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\p1|pos_X|memRAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_X|memRAM~13 .lut_mask = 16'h20FD;
defparam \p1|pos_X|memRAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N19
dffeas \p1|pos_X|dataRead[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|pos_X|memRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\p1|rePY~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_X|dataRead [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_X|dataRead[9] .is_wysiwyg = "true";
defparam \p1|pos_X|dataRead[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \p1|Selector393~0 (
// Equation(s):
// \p1|Selector393~0_combout  = (\p1|state.posA7~q  & ((\p1|xi [9]))) # (!\p1|state.posA7~q  & (\p1|pos_X|dataRead [9]))

	.dataa(\p1|pos_X|dataRead [9]),
	.datab(\p1|xi [9]),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector393~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector393~0 .lut_mask = 16'hCACA;
defparam \p1|Selector393~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N19
dffeas \p1|pos_a_X[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector393~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_a_Y[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_a_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_a_X[9] .is_wysiwyg = "true";
defparam \p1|pos_a_X[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N19
dffeas \p1|xi[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|xi[9]~50_combout ),
	.asdata(\p1|pos_X|dataRead [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\p1|state.posB1~q ),
	.ena(\p1|WideOr48~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|xi [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|xi[9] .is_wysiwyg = "true";
defparam \p1|xi[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N30
cycloneive_lcell_comb \p1|Selector457~0 (
// Equation(s):
// \p1|Selector457~0_combout  = (\p1|state.posB5~q  & (\p1|xi [9])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [9])))

	.dataa(\p1|xi [9]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [9]),
	.cin(gnd),
	.combout(\p1|Selector457~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector457~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector457~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N30
cycloneive_lcell_comb \p1|pos_b_X[20]~0 (
// Equation(s):
// \p1|pos_b_X[20]~0_combout  = (\p1|state.posB5~q  & (\p1|always0~29_combout  & ((\p1|always0~31_combout )))) # (!\p1|state.posB5~q  & (((\p1|state.reMem4~q ))))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|always0~29_combout ),
	.datac(\p1|state.reMem4~q ),
	.datad(\p1|always0~31_combout ),
	.cin(gnd),
	.combout(\p1|pos_b_X[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|pos_b_X[20]~0 .lut_mask = 16'hD850;
defparam \p1|pos_b_X[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N31
dffeas \p1|pos_b_X[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector457~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[9] .is_wysiwyg = "true";
defparam \p1|pos_b_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \p1|Selector455~0 (
// Equation(s):
// \p1|Selector455~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [11]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [11]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [11]),
	.datac(\p1|xi [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector455~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector455~0 .lut_mask = 16'hE4E4;
defparam \p1|Selector455~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N15
dffeas \p1|pos_b_X[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector455~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[11] .is_wysiwyg = "true";
defparam \p1|pos_b_X[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \p1|Selector456~0 (
// Equation(s):
// \p1|Selector456~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [10]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [10]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [10]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|xi [10]),
	.cin(gnd),
	.combout(\p1|Selector456~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector456~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector456~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N9
dffeas \p1|pos_b_X[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector456~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[10] .is_wysiwyg = "true";
defparam \p1|pos_b_X[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \p1|Selector458~0 (
// Equation(s):
// \p1|Selector458~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [8]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [8]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [8]),
	.datac(gnd),
	.datad(\p1|xi [8]),
	.cin(gnd),
	.combout(\p1|Selector458~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector458~0 .lut_mask = 16'hEE44;
defparam \p1|Selector458~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N29
dffeas \p1|pos_b_X[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector458~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[8] .is_wysiwyg = "true";
defparam \p1|pos_b_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \p1|Equal3~3 (
// Equation(s):
// \p1|Equal3~3_combout  = (((!\p1|pos_b_X [8]) # (!\p1|pos_b_X [10])) # (!\p1|pos_b_X [11])) # (!\p1|pos_b_X [9])

	.dataa(\p1|pos_b_X [9]),
	.datab(\p1|pos_b_X [11]),
	.datac(\p1|pos_b_X [10]),
	.datad(\p1|pos_b_X [8]),
	.cin(gnd),
	.combout(\p1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~3 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \p1|Selector451~0 (
// Equation(s):
// \p1|Selector451~0_combout  = (\p1|state.posB5~q  & (\p1|xi [15])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [15])))

	.dataa(gnd),
	.datab(\p1|xi [15]),
	.datac(\p1|pos_X|dataRead [15]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector451~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N13
dffeas \p1|pos_b_X[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector451~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[15] .is_wysiwyg = "true";
defparam \p1|pos_b_X[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \p1|Selector453~0 (
// Equation(s):
// \p1|Selector453~0_combout  = (\p1|state.posB5~q  & (\p1|xi [13])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [13])))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|xi [13]),
	.datac(gnd),
	.datad(\p1|pos_X|dataRead [13]),
	.cin(gnd),
	.combout(\p1|Selector453~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector453~0 .lut_mask = 16'hDD88;
defparam \p1|Selector453~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N1
dffeas \p1|pos_b_X[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector453~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[13] .is_wysiwyg = "true";
defparam \p1|pos_b_X[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \p1|Selector452~0 (
// Equation(s):
// \p1|Selector452~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [14]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [14]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [14]),
	.datac(\p1|xi [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector452~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector452~0 .lut_mask = 16'hE4E4;
defparam \p1|Selector452~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N27
dffeas \p1|pos_b_X[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector452~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[14] .is_wysiwyg = "true";
defparam \p1|pos_b_X[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \p1|Selector454~0 (
// Equation(s):
// \p1|Selector454~0_combout  = (\p1|state.posB5~q  & (\p1|xi [12])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [12])))

	.dataa(\p1|xi [12]),
	.datab(gnd),
	.datac(\p1|pos_X|dataRead [12]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector454~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector454~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector454~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N3
dffeas \p1|pos_b_X[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector454~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[12] .is_wysiwyg = "true";
defparam \p1|pos_b_X[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \p1|Equal3~4 (
// Equation(s):
// \p1|Equal3~4_combout  = (((!\p1|pos_b_X [12]) # (!\p1|pos_b_X [14])) # (!\p1|pos_b_X [13])) # (!\p1|pos_b_X [15])

	.dataa(\p1|pos_b_X [15]),
	.datab(\p1|pos_b_X [13]),
	.datac(\p1|pos_b_X [14]),
	.datad(\p1|pos_b_X [12]),
	.cin(gnd),
	.combout(\p1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~4 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \p1|Selector449~0 (
// Equation(s):
// \p1|Selector449~0_combout  = (\p1|state.posB5~q  & (\p1|xi [17])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [17])))

	.dataa(gnd),
	.datab(\p1|xi [17]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [17]),
	.cin(gnd),
	.combout(\p1|Selector449~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector449~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector449~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N31
dffeas \p1|pos_b_X[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector449~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[17] .is_wysiwyg = "true";
defparam \p1|pos_b_X[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \p1|Selector448~0 (
// Equation(s):
// \p1|Selector448~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [18]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [18]))

	.dataa(\p1|pos_X|dataRead [18]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|xi [18]),
	.cin(gnd),
	.combout(\p1|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector448~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N25
dffeas \p1|pos_b_X[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector448~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[18] .is_wysiwyg = "true";
defparam \p1|pos_b_X[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N26
cycloneive_lcell_comb \p1|Selector447~0 (
// Equation(s):
// \p1|Selector447~0_combout  = (\p1|state.posB5~q  & (\p1|xi [19])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [19])))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xi [19]),
	.datad(\p1|pos_X|dataRead [19]),
	.cin(gnd),
	.combout(\p1|Selector447~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector447~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector447~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N27
dffeas \p1|pos_b_X[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector447~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[19] .is_wysiwyg = "true";
defparam \p1|pos_b_X[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneive_lcell_comb \p1|Selector450~0 (
// Equation(s):
// \p1|Selector450~0_combout  = (\p1|state.posB5~q  & (\p1|xi [16])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [16])))

	.dataa(\p1|xi [16]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [16]),
	.cin(gnd),
	.combout(\p1|Selector450~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector450~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector450~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N13
dffeas \p1|pos_b_X[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector450~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[16] .is_wysiwyg = "true";
defparam \p1|pos_b_X[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \p1|Equal3~5 (
// Equation(s):
// \p1|Equal3~5_combout  = (((!\p1|pos_b_X [16]) # (!\p1|pos_b_X [19])) # (!\p1|pos_b_X [18])) # (!\p1|pos_b_X [17])

	.dataa(\p1|pos_b_X [17]),
	.datab(\p1|pos_b_X [18]),
	.datac(\p1|pos_b_X [19]),
	.datad(\p1|pos_b_X [16]),
	.cin(gnd),
	.combout(\p1|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~5 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N26
cycloneive_lcell_comb \p1|Selector438~0 (
// Equation(s):
// \p1|Selector438~0_combout  = (\p1|state.posB5~q  & (\p1|xi [28])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [28])))

	.dataa(\p1|xi [28]),
	.datab(\p1|state.posB5~q ),
	.datac(gnd),
	.datad(\p1|pos_X|dataRead [28]),
	.cin(gnd),
	.combout(\p1|Selector438~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector438~0 .lut_mask = 16'hBB88;
defparam \p1|Selector438~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N27
dffeas \p1|pos_b_X[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector438~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[28] .is_wysiwyg = "true";
defparam \p1|pos_b_X[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \p1|Selector435~0 (
// Equation(s):
// \p1|Selector435~0_combout  = (\p1|state.posB5~q  & (\p1|xi [31])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [31])))

	.dataa(gnd),
	.datab(\p1|xi [31]),
	.datac(\p1|pos_X|dataRead [31]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector435~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector435~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector435~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N29
dffeas \p1|pos_b_X[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector435~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[31] .is_wysiwyg = "true";
defparam \p1|pos_b_X[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N14
cycloneive_lcell_comb \p1|Selector436~0 (
// Equation(s):
// \p1|Selector436~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [30]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [30]))

	.dataa(\p1|pos_X|dataRead [30]),
	.datab(\p1|state.posB5~q ),
	.datac(gnd),
	.datad(\p1|xi [30]),
	.cin(gnd),
	.combout(\p1|Selector436~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector436~0 .lut_mask = 16'hEE22;
defparam \p1|Selector436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N15
dffeas \p1|pos_b_X[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector436~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[30] .is_wysiwyg = "true";
defparam \p1|pos_b_X[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N16
cycloneive_lcell_comb \p1|Selector437~0 (
// Equation(s):
// \p1|Selector437~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [29]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [29]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [29]),
	.datac(\p1|xi [29]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector437~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector437~0 .lut_mask = 16'hF0CC;
defparam \p1|Selector437~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N17
dffeas \p1|pos_b_X[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector437~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[29] .is_wysiwyg = "true";
defparam \p1|pos_b_X[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N22
cycloneive_lcell_comb \p1|Equal3~8 (
// Equation(s):
// \p1|Equal3~8_combout  = (((!\p1|pos_b_X [29]) # (!\p1|pos_b_X [30])) # (!\p1|pos_b_X [31])) # (!\p1|pos_b_X [28])

	.dataa(\p1|pos_b_X [28]),
	.datab(\p1|pos_b_X [31]),
	.datac(\p1|pos_b_X [30]),
	.datad(\p1|pos_b_X [29]),
	.cin(gnd),
	.combout(\p1|Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~8 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneive_lcell_comb \p1|Selector440~0 (
// Equation(s):
// \p1|Selector440~0_combout  = (\p1|state.posB5~q  & (\p1|xi [26])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [26])))

	.dataa(gnd),
	.datab(\p1|xi [26]),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [26]),
	.cin(gnd),
	.combout(\p1|Selector440~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector440~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector440~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N23
dffeas \p1|pos_b_X[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector440~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[26] .is_wysiwyg = "true";
defparam \p1|pos_b_X[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \p1|Selector441~0 (
// Equation(s):
// \p1|Selector441~0_combout  = (\p1|state.posB5~q  & (\p1|xi [25])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [25])))

	.dataa(\p1|xi [25]),
	.datab(\p1|pos_X|dataRead [25]),
	.datac(\p1|state.posB5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector441~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector441~0 .lut_mask = 16'hACAC;
defparam \p1|Selector441~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N25
dffeas \p1|pos_b_X[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector441~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[25] .is_wysiwyg = "true";
defparam \p1|pos_b_X[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \p1|Selector439~0 (
// Equation(s):
// \p1|Selector439~0_combout  = (\p1|state.posB5~q  & (\p1|xi [27])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [27])))

	.dataa(\p1|xi [27]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [27]),
	.cin(gnd),
	.combout(\p1|Selector439~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector439~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N9
dffeas \p1|pos_b_X[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector439~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[27] .is_wysiwyg = "true";
defparam \p1|pos_b_X[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \p1|Selector442~0 (
// Equation(s):
// \p1|Selector442~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [24]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [24]))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|pos_X|dataRead [24]),
	.datad(\p1|xi [24]),
	.cin(gnd),
	.combout(\p1|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector442~0 .lut_mask = 16'hFC30;
defparam \p1|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N19
dffeas \p1|pos_b_X[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector442~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[24] .is_wysiwyg = "true";
defparam \p1|pos_b_X[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \p1|Equal3~7 (
// Equation(s):
// \p1|Equal3~7_combout  = (((!\p1|pos_b_X [24]) # (!\p1|pos_b_X [27])) # (!\p1|pos_b_X [25])) # (!\p1|pos_b_X [26])

	.dataa(\p1|pos_b_X [26]),
	.datab(\p1|pos_b_X [25]),
	.datac(\p1|pos_b_X [27]),
	.datad(\p1|pos_b_X [24]),
	.cin(gnd),
	.combout(\p1|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~7 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N6
cycloneive_lcell_comb \p1|Selector443~0 (
// Equation(s):
// \p1|Selector443~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [23]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [23]))

	.dataa(\p1|pos_X|dataRead [23]),
	.datab(\p1|xi [23]),
	.datac(\p1|state.posB5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector443~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector443~0 .lut_mask = 16'hCACA;
defparam \p1|Selector443~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N7
dffeas \p1|pos_b_X[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector443~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[23] .is_wysiwyg = "true";
defparam \p1|pos_b_X[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \p1|Selector446~0 (
// Equation(s):
// \p1|Selector446~0_combout  = (\p1|state.posB5~q  & (\p1|xi [20])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [20])))

	.dataa(\p1|xi [20]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [20]),
	.cin(gnd),
	.combout(\p1|Selector446~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector446~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector446~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N21
dffeas \p1|pos_b_X[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector446~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[20] .is_wysiwyg = "true";
defparam \p1|pos_b_X[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \p1|Selector445~0 (
// Equation(s):
// \p1|Selector445~0_combout  = (\p1|state.posB5~q  & (\p1|xi [21])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [21])))

	.dataa(\p1|xi [21]),
	.datab(gnd),
	.datac(\p1|state.posB5~q ),
	.datad(\p1|pos_X|dataRead [21]),
	.cin(gnd),
	.combout(\p1|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector445~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N15
dffeas \p1|pos_b_X[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector445~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[21] .is_wysiwyg = "true";
defparam \p1|pos_b_X[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \p1|Selector444~0 (
// Equation(s):
// \p1|Selector444~0_combout  = (\p1|state.posB5~q  & (\p1|xi [22])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [22])))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|xi [22]),
	.datad(\p1|pos_X|dataRead [22]),
	.cin(gnd),
	.combout(\p1|Selector444~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector444~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector444~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N17
dffeas \p1|pos_b_X[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector444~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[22] .is_wysiwyg = "true";
defparam \p1|pos_b_X[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \p1|Equal3~6 (
// Equation(s):
// \p1|Equal3~6_combout  = (((!\p1|pos_b_X [22]) # (!\p1|pos_b_X [21])) # (!\p1|pos_b_X [20])) # (!\p1|pos_b_X [23])

	.dataa(\p1|pos_b_X [23]),
	.datab(\p1|pos_b_X [20]),
	.datac(\p1|pos_b_X [21]),
	.datad(\p1|pos_b_X [22]),
	.cin(gnd),
	.combout(\p1|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~6 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \p1|Equal3~9 (
// Equation(s):
// \p1|Equal3~9_combout  = (\p1|Equal3~5_combout ) # ((\p1|Equal3~8_combout ) # ((\p1|Equal3~7_combout ) # (\p1|Equal3~6_combout )))

	.dataa(\p1|Equal3~5_combout ),
	.datab(\p1|Equal3~8_combout ),
	.datac(\p1|Equal3~7_combout ),
	.datad(\p1|Equal3~6_combout ),
	.cin(gnd),
	.combout(\p1|Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~9 .lut_mask = 16'hFFFE;
defparam \p1|Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \p1|Selector461~0 (
// Equation(s):
// \p1|Selector461~0_combout  = (\p1|state.posB5~q  & (\p1|xi [5])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [5])))

	.dataa(gnd),
	.datab(\p1|xi [5]),
	.datac(\p1|pos_X|dataRead [5]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector461~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector461~0 .lut_mask = 16'hCCF0;
defparam \p1|Selector461~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N11
dffeas \p1|pos_b_X[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector461~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[5] .is_wysiwyg = "true";
defparam \p1|pos_b_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \p1|Selector462~0 (
// Equation(s):
// \p1|Selector462~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [4]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [4]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [4]),
	.datac(\p1|xi [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector462~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector462~0 .lut_mask = 16'hE4E4;
defparam \p1|Selector462~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N21
dffeas \p1|pos_b_X[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector462~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[4] .is_wysiwyg = "true";
defparam \p1|pos_b_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N8
cycloneive_lcell_comb \p1|Selector460~0 (
// Equation(s):
// \p1|Selector460~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [6]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [6]))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|pos_X|dataRead [6]),
	.datad(\p1|xi [6]),
	.cin(gnd),
	.combout(\p1|Selector460~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector460~0 .lut_mask = 16'hFC30;
defparam \p1|Selector460~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N9
dffeas \p1|pos_b_X[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector460~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[6] .is_wysiwyg = "true";
defparam \p1|pos_b_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N18
cycloneive_lcell_comb \p1|Selector459~0 (
// Equation(s):
// \p1|Selector459~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [7]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [7]))

	.dataa(gnd),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|pos_X|dataRead [7]),
	.datad(\p1|xi [7]),
	.cin(gnd),
	.combout(\p1|Selector459~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector459~0 .lut_mask = 16'hFC30;
defparam \p1|Selector459~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N19
dffeas \p1|pos_b_X[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector459~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[7] .is_wysiwyg = "true";
defparam \p1|pos_b_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N20
cycloneive_lcell_comb \p1|Equal3~1 (
// Equation(s):
// \p1|Equal3~1_combout  = (!\p1|pos_b_X [7]) # (!\p1|pos_b_X [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|pos_b_X [6]),
	.datad(\p1|pos_b_X [7]),
	.cin(gnd),
	.combout(\p1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~1 .lut_mask = 16'h0FFF;
defparam \p1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneive_lcell_comb \p1|Selector463~0 (
// Equation(s):
// \p1|Selector463~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [3]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [3]))

	.dataa(gnd),
	.datab(\p1|pos_X|dataRead [3]),
	.datac(\p1|xi [3]),
	.datad(\p1|state.posB5~q ),
	.cin(gnd),
	.combout(\p1|Selector463~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector463~0 .lut_mask = 16'hF0CC;
defparam \p1|Selector463~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N27
dffeas \p1|pos_b_X[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector463~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[3] .is_wysiwyg = "true";
defparam \p1|pos_b_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneive_lcell_comb \p1|Selector464~0 (
// Equation(s):
// \p1|Selector464~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [2]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [2]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [2]),
	.datac(gnd),
	.datad(\p1|xi [2]),
	.cin(gnd),
	.combout(\p1|Selector464~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector464~0 .lut_mask = 16'hEE44;
defparam \p1|Selector464~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N1
dffeas \p1|pos_b_X[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector464~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[2] .is_wysiwyg = "true";
defparam \p1|pos_b_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneive_lcell_comb \p1|Selector466~0 (
// Equation(s):
// \p1|Selector466~0_combout  = (\p1|state.posB5~q  & ((\p1|xi [0]))) # (!\p1|state.posB5~q  & (\p1|pos_X|dataRead [0]))

	.dataa(\p1|state.posB5~q ),
	.datab(\p1|pos_X|dataRead [0]),
	.datac(gnd),
	.datad(\p1|xi [0]),
	.cin(gnd),
	.combout(\p1|Selector466~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector466~0 .lut_mask = 16'hEE44;
defparam \p1|Selector466~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N5
dffeas \p1|pos_b_X[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector466~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[0] .is_wysiwyg = "true";
defparam \p1|pos_b_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneive_lcell_comb \p1|Selector465~0 (
// Equation(s):
// \p1|Selector465~0_combout  = (\p1|state.posB5~q  & (\p1|xi [1])) # (!\p1|state.posB5~q  & ((\p1|pos_X|dataRead [1])))

	.dataa(\p1|state.posB5~q ),
	.datab(gnd),
	.datac(\p1|xi [1]),
	.datad(\p1|pos_X|dataRead [1]),
	.cin(gnd),
	.combout(\p1|Selector465~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector465~0 .lut_mask = 16'hF5A0;
defparam \p1|Selector465~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N31
dffeas \p1|pos_b_X[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector465~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|pos_b_X[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|pos_b_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|pos_b_X[1] .is_wysiwyg = "true";
defparam \p1|pos_b_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneive_lcell_comb \p1|Equal3~0 (
// Equation(s):
// \p1|Equal3~0_combout  = (((!\p1|pos_b_X [1]) # (!\p1|pos_b_X [0])) # (!\p1|pos_b_X [2])) # (!\p1|pos_b_X [3])

	.dataa(\p1|pos_b_X [3]),
	.datab(\p1|pos_b_X [2]),
	.datac(\p1|pos_b_X [0]),
	.datad(\p1|pos_b_X [1]),
	.cin(gnd),
	.combout(\p1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~0 .lut_mask = 16'h7FFF;
defparam \p1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \p1|Equal3~2 (
// Equation(s):
// \p1|Equal3~2_combout  = (((\p1|Equal3~1_combout ) # (\p1|Equal3~0_combout )) # (!\p1|pos_b_X [4])) # (!\p1|pos_b_X [5])

	.dataa(\p1|pos_b_X [5]),
	.datab(\p1|pos_b_X [4]),
	.datac(\p1|Equal3~1_combout ),
	.datad(\p1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\p1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~2 .lut_mask = 16'hFFF7;
defparam \p1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \p1|Equal3~10 (
// Equation(s):
// \p1|Equal3~10_combout  = (\p1|Equal3~3_combout ) # ((\p1|Equal3~4_combout ) # ((\p1|Equal3~9_combout ) # (\p1|Equal3~2_combout )))

	.dataa(\p1|Equal3~3_combout ),
	.datab(\p1|Equal3~4_combout ),
	.datac(\p1|Equal3~9_combout ),
	.datad(\p1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\p1|Equal3~10_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Equal3~10 .lut_mask = 16'hFFFE;
defparam \p1|Equal3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneive_lcell_comb \p1|Selector37~0 (
// Equation(s):
// \p1|Selector37~0_combout  = (\p1|state.posB0~q  & \p1|Equal3~10_combout )

	.dataa(\p1|state.posB0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector37~0 .lut_mask = 16'hAA00;
defparam \p1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneive_lcell_comb \p1|WideOr42~0 (
// Equation(s):
// \p1|WideOr42~0_combout  = (!\p1|state.eval0~q  & !\p1|state.reMem0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.eval0~q ),
	.datad(\p1|state.reMem0~q ),
	.cin(gnd),
	.combout(\p1|WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|WideOr42~0 .lut_mask = 16'h000F;
defparam \p1|WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneive_lcell_comb \p1|Selector267~0 (
// Equation(s):
// \p1|Selector267~0_combout  = (\p1|Selector97~0_combout ) # ((\p1|WideOr36~0_combout  & (\p1|j[21]~48_combout  & \p1|WideOr42~0_combout )))

	.dataa(\p1|WideOr36~0_combout ),
	.datab(\p1|j[21]~48_combout ),
	.datac(\p1|WideOr42~0_combout ),
	.datad(\p1|Selector97~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector267~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector267~0 .lut_mask = 16'hFF80;
defparam \p1|Selector267~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N30
cycloneive_lcell_comb \p1|Selector267~1 (
// Equation(s):
// \p1|Selector267~1_combout  = (\p1|Selector37~0_combout ) # ((\p1|Selector267~0_combout ) # ((\p1|Equal0~10_combout  & !\p1|WideOr42~0_combout )))

	.dataa(\p1|Selector37~0_combout ),
	.datab(\p1|Equal0~10_combout ),
	.datac(\p1|WideOr42~0_combout ),
	.datad(\p1|Selector267~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector267~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector267~1 .lut_mask = 16'hFFAE;
defparam \p1|Selector267~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N30
cycloneive_lcell_comb \p1|Selector264~0 (
// Equation(s):
// \p1|Selector264~0_combout  = (\p1|state.reMem2~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.reMem4~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.reMem4~q ),
	.datad(\p1|state.reMem2~q ),
	.cin(gnd),
	.combout(\p1|Selector264~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector264~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N31
dffeas \p1|next_state.reMem4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector264~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.reMem4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.reMem4 .is_wysiwyg = "true";
defparam \p1|next_state.reMem4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N2
cycloneive_lcell_comb \p1|Selector41~0 (
// Equation(s):
// \p1|Selector41~0_combout  = (\p1|next_state.reMem4~q  & \p1|state.waitState~q )

	.dataa(\p1|next_state.reMem4~q ),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector41~0 .lut_mask = 16'hA0A0;
defparam \p1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N3
dffeas \p1|state.reMem4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.reMem4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.reMem4 .is_wysiwyg = "true";
defparam \p1|state.reMem4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \p1|Selector273~0 (
// Equation(s):
// \p1|Selector273~0_combout  = (\p1|always0~29_combout  & (\p1|always0~31_combout  & \p1|state.posA7~q ))

	.dataa(\p1|always0~29_combout ),
	.datab(\p1|always0~31_combout ),
	.datac(\p1|state.posA7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector273~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector273~0 .lut_mask = 16'h8080;
defparam \p1|Selector273~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneive_lcell_comb \p1|Selector50~0 (
// Equation(s):
// \p1|Selector50~0_combout  = (!\p1|LessThan0~10_combout  & ((\p1|Selector273~0_combout ) # ((!\p1|Equal3~10_combout  & \p1|Selector55~0_combout ))))

	.dataa(\p1|Equal3~10_combout ),
	.datab(\p1|Selector55~0_combout ),
	.datac(\p1|Selector273~0_combout ),
	.datad(\p1|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector50~0 .lut_mask = 16'h00F4;
defparam \p1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneive_lcell_comb \p1|Selector50~1 (
// Equation(s):
// \p1|Selector50~1_combout  = (\p1|Selector97~0_combout ) # ((\p1|Selector50~0_combout ) # ((\p1|state.reMem4~q  & \p1|Equal1~0_combout )))

	.dataa(\p1|state.reMem4~q ),
	.datab(\p1|Selector97~0_combout ),
	.datac(\p1|Equal1~0_combout ),
	.datad(\p1|Selector50~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector50~1 .lut_mask = 16'hFFEC;
defparam \p1|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y21_N31
dffeas \p1|state.posB0 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector50~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.posB0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.posB0 .is_wysiwyg = "true";
defparam \p1|state.posB0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
cycloneive_lcell_comb \p1|Selector499~1 (
// Equation(s):
// \p1|Selector499~1_combout  = (\p1|Selector499~0_combout ) # ((\p1|state.posB0~q  & !\p1|Equal3~10_combout ))

	.dataa(\p1|state.posB0~q ),
	.datab(\p1|Selector499~0_combout ),
	.datac(gnd),
	.datad(\p1|Equal3~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector499~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector499~1 .lut_mask = 16'hCCEE;
defparam \p1|Selector499~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
cycloneive_lcell_comb \p1|Selector65~3 (
// Equation(s):
// \p1|Selector65~3_combout  = (\p1|state.reMem3~q ) # ((\p1|state.posA5~q ) # ((\p1|state.posB3~q ) # (!\p1|Selector97~1_combout )))

	.dataa(\p1|state.reMem3~q ),
	.datab(\p1|state.posA5~q ),
	.datac(\p1|Selector97~1_combout ),
	.datad(\p1|state.posB3~q ),
	.cin(gnd),
	.combout(\p1|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector65~3 .lut_mask = 16'hFFEF;
defparam \p1|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \p1|Selector65~2 (
// Equation(s):
// \p1|Selector65~2_combout  = (\p1|Selector499~1_combout ) # ((\p1|Selector65~3_combout ) # ((\p1|i[20]~39_combout ) # (\p1|Selector0~0_combout )))

	.dataa(\p1|Selector499~1_combout ),
	.datab(\p1|Selector65~3_combout ),
	.datac(\p1|i[20]~39_combout ),
	.datad(\p1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\p1|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector65~2 .lut_mask = 16'hFFFE;
defparam \p1|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N21
dffeas \p1|state.waitState (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector65~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.waitState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.waitState .is_wysiwyg = "true";
defparam \p1|state.waitState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N10
cycloneive_lcell_comb \p1|Selector272~0 (
// Equation(s):
// \p1|Selector272~0_combout  = (\p1|state.eval2~q ) # ((\p1|Selector267~1_combout  & \p1|next_state.eval3~q ))

	.dataa(\p1|Selector267~1_combout ),
	.datab(gnd),
	.datac(\p1|next_state.eval3~q ),
	.datad(\p1|state.eval2~q ),
	.cin(gnd),
	.combout(\p1|Selector272~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector272~0 .lut_mask = 16'hFFA0;
defparam \p1|Selector272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N11
dffeas \p1|next_state.eval3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector272~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|next_state.eval3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|next_state.eval3 .is_wysiwyg = "true";
defparam \p1|next_state.eval3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N14
cycloneive_lcell_comb \p1|Selector59~0 (
// Equation(s):
// \p1|Selector59~0_combout  = (\p1|state.waitState~q  & \p1|next_state.eval3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|state.waitState~q ),
	.datad(\p1|next_state.eval3~q ),
	.cin(gnd),
	.combout(\p1|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector59~0 .lut_mask = 16'hF000;
defparam \p1|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N15
dffeas \p1|state.eval3 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval3 .is_wysiwyg = "true";
defparam \p1|state.eval3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N30
cycloneive_lcell_comb \p1|state.eval4~feeder (
// Equation(s):
// \p1|state.eval4~feeder_combout  = \p1|state.eval3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|state.eval3~q ),
	.cin(gnd),
	.combout(\p1|state.eval4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.eval4~feeder .lut_mask = 16'hFF00;
defparam \p1|state.eval4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N31
dffeas \p1|state.eval4 (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.eval4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.eval4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.eval4 .is_wysiwyg = "true";
defparam \p1|state.eval4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \p1|Add9~0 (
// Equation(s):
// \p1|Add9~0_combout  = (\p1|aux1 [0] & ((GND) # (!\p1|aux3 [0]))) # (!\p1|aux1 [0] & (\p1|aux3 [0] $ (GND)))
// \p1|Add9~1  = CARRY((\p1|aux1 [0]) # (!\p1|aux3 [0]))

	.dataa(\p1|aux1 [0]),
	.datab(\p1|aux3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add9~0_combout ),
	.cout(\p1|Add9~1 ));
// synopsys translate_off
defparam \p1|Add9~0 .lut_mask = 16'h66BB;
defparam \p1|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N20
cycloneive_lcell_comb \p1|diff_pos_x[0]~1 (
// Equation(s):
// \p1|diff_pos_x[0]~1_combout  = (\p1|state.eval4~q  & ((\p1|state.eval5~q  & (\p1|diff_pos_x [0])) # (!\p1|state.eval5~q  & ((\p1|Add9~0_combout ))))) # (!\p1|state.eval4~q  & (((\p1|diff_pos_x [0]))))

	.dataa(\p1|state.eval4~q ),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|diff_pos_x [0]),
	.datad(\p1|Add9~0_combout ),
	.cin(gnd),
	.combout(\p1|diff_pos_x[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_x[0]~1 .lut_mask = 16'hF2D0;
defparam \p1|diff_pos_x[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N21
dffeas \p1|diff_pos_x[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|diff_pos_x[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[0] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N0
cycloneive_lcell_comb \p1|Add10~1 (
// Equation(s):
// \p1|Add10~1_cout  = CARRY(!\p1|diff_pos_x [0])

	.dataa(gnd),
	.datab(\p1|diff_pos_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\p1|Add10~1_cout ));
// synopsys translate_off
defparam \p1|Add10~1 .lut_mask = 16'h0033;
defparam \p1|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N2
cycloneive_lcell_comb \p1|Add10~2 (
// Equation(s):
// \p1|Add10~2_combout  = (\p1|diff_pos_x [1] & ((\p1|Add10~1_cout ) # (GND))) # (!\p1|diff_pos_x [1] & (!\p1|Add10~1_cout ))
// \p1|Add10~3  = CARRY((\p1|diff_pos_x [1]) # (!\p1|Add10~1_cout ))

	.dataa(\p1|diff_pos_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~1_cout ),
	.combout(\p1|Add10~2_combout ),
	.cout(\p1|Add10~3 ));
// synopsys translate_off
defparam \p1|Add10~2 .lut_mask = 16'hA5AF;
defparam \p1|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneive_lcell_comb \p1|Add9~2 (
// Equation(s):
// \p1|Add9~2_combout  = (\p1|aux3 [1] & ((\p1|aux1 [1] & (!\p1|Add9~1 )) # (!\p1|aux1 [1] & ((\p1|Add9~1 ) # (GND))))) # (!\p1|aux3 [1] & ((\p1|aux1 [1] & (\p1|Add9~1  & VCC)) # (!\p1|aux1 [1] & (!\p1|Add9~1 ))))
// \p1|Add9~3  = CARRY((\p1|aux3 [1] & ((!\p1|Add9~1 ) # (!\p1|aux1 [1]))) # (!\p1|aux3 [1] & (!\p1|aux1 [1] & !\p1|Add9~1 )))

	.dataa(\p1|aux3 [1]),
	.datab(\p1|aux1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~1 ),
	.combout(\p1|Add9~2_combout ),
	.cout(\p1|Add9~3 ));
// synopsys translate_off
defparam \p1|Add9~2 .lut_mask = 16'h692B;
defparam \p1|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N4
cycloneive_lcell_comb \p1|Selector723~0 (
// Equation(s):
// \p1|Selector723~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~2_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~2_combout )))

	.dataa(\p1|Add10~2_combout ),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector723~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector723~0 .lut_mask = 16'hB8B8;
defparam \p1|Selector723~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \p1|Add9~4 (
// Equation(s):
// \p1|Add9~4_combout  = ((\p1|aux1 [2] $ (\p1|aux3 [2] $ (\p1|Add9~3 )))) # (GND)
// \p1|Add9~5  = CARRY((\p1|aux1 [2] & ((!\p1|Add9~3 ) # (!\p1|aux3 [2]))) # (!\p1|aux1 [2] & (!\p1|aux3 [2] & !\p1|Add9~3 )))

	.dataa(\p1|aux1 [2]),
	.datab(\p1|aux3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~3 ),
	.combout(\p1|Add9~4_combout ),
	.cout(\p1|Add9~5 ));
// synopsys translate_off
defparam \p1|Add9~4 .lut_mask = 16'h962B;
defparam \p1|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \p1|Add9~6 (
// Equation(s):
// \p1|Add9~6_combout  = (\p1|aux3 [3] & ((\p1|aux1 [3] & (!\p1|Add9~5 )) # (!\p1|aux1 [3] & ((\p1|Add9~5 ) # (GND))))) # (!\p1|aux3 [3] & ((\p1|aux1 [3] & (\p1|Add9~5  & VCC)) # (!\p1|aux1 [3] & (!\p1|Add9~5 ))))
// \p1|Add9~7  = CARRY((\p1|aux3 [3] & ((!\p1|Add9~5 ) # (!\p1|aux1 [3]))) # (!\p1|aux3 [3] & (!\p1|aux1 [3] & !\p1|Add9~5 )))

	.dataa(\p1|aux3 [3]),
	.datab(\p1|aux1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~5 ),
	.combout(\p1|Add9~6_combout ),
	.cout(\p1|Add9~7 ));
// synopsys translate_off
defparam \p1|Add9~6 .lut_mask = 16'h692B;
defparam \p1|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneive_lcell_comb \p1|Add9~8 (
// Equation(s):
// \p1|Add9~8_combout  = ((\p1|aux3 [4] $ (\p1|aux1 [4] $ (\p1|Add9~7 )))) # (GND)
// \p1|Add9~9  = CARRY((\p1|aux3 [4] & (\p1|aux1 [4] & !\p1|Add9~7 )) # (!\p1|aux3 [4] & ((\p1|aux1 [4]) # (!\p1|Add9~7 ))))

	.dataa(\p1|aux3 [4]),
	.datab(\p1|aux1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~7 ),
	.combout(\p1|Add9~8_combout ),
	.cout(\p1|Add9~9 ));
// synopsys translate_off
defparam \p1|Add9~8 .lut_mask = 16'h964D;
defparam \p1|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \p1|Add9~10 (
// Equation(s):
// \p1|Add9~10_combout  = (\p1|aux1 [5] & ((\p1|aux3 [5] & (!\p1|Add9~9 )) # (!\p1|aux3 [5] & (\p1|Add9~9  & VCC)))) # (!\p1|aux1 [5] & ((\p1|aux3 [5] & ((\p1|Add9~9 ) # (GND))) # (!\p1|aux3 [5] & (!\p1|Add9~9 ))))
// \p1|Add9~11  = CARRY((\p1|aux1 [5] & (\p1|aux3 [5] & !\p1|Add9~9 )) # (!\p1|aux1 [5] & ((\p1|aux3 [5]) # (!\p1|Add9~9 ))))

	.dataa(\p1|aux1 [5]),
	.datab(\p1|aux3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~9 ),
	.combout(\p1|Add9~10_combout ),
	.cout(\p1|Add9~11 ));
// synopsys translate_off
defparam \p1|Add9~10 .lut_mask = 16'h694D;
defparam \p1|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \p1|Add9~12 (
// Equation(s):
// \p1|Add9~12_combout  = ((\p1|aux3 [6] $ (\p1|aux1 [6] $ (\p1|Add9~11 )))) # (GND)
// \p1|Add9~13  = CARRY((\p1|aux3 [6] & (\p1|aux1 [6] & !\p1|Add9~11 )) # (!\p1|aux3 [6] & ((\p1|aux1 [6]) # (!\p1|Add9~11 ))))

	.dataa(\p1|aux3 [6]),
	.datab(\p1|aux1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~11 ),
	.combout(\p1|Add9~12_combout ),
	.cout(\p1|Add9~13 ));
// synopsys translate_off
defparam \p1|Add9~12 .lut_mask = 16'h964D;
defparam \p1|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
cycloneive_lcell_comb \p1|Add9~14 (
// Equation(s):
// \p1|Add9~14_combout  = (\p1|aux3 [7] & ((\p1|aux1 [7] & (!\p1|Add9~13 )) # (!\p1|aux1 [7] & ((\p1|Add9~13 ) # (GND))))) # (!\p1|aux3 [7] & ((\p1|aux1 [7] & (\p1|Add9~13  & VCC)) # (!\p1|aux1 [7] & (!\p1|Add9~13 ))))
// \p1|Add9~15  = CARRY((\p1|aux3 [7] & ((!\p1|Add9~13 ) # (!\p1|aux1 [7]))) # (!\p1|aux3 [7] & (!\p1|aux1 [7] & !\p1|Add9~13 )))

	.dataa(\p1|aux3 [7]),
	.datab(\p1|aux1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~13 ),
	.combout(\p1|Add9~14_combout ),
	.cout(\p1|Add9~15 ));
// synopsys translate_off
defparam \p1|Add9~14 .lut_mask = 16'h692B;
defparam \p1|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \p1|Add9~16 (
// Equation(s):
// \p1|Add9~16_combout  = ((\p1|aux1 [8] $ (\p1|aux3 [8] $ (\p1|Add9~15 )))) # (GND)
// \p1|Add9~17  = CARRY((\p1|aux1 [8] & ((!\p1|Add9~15 ) # (!\p1|aux3 [8]))) # (!\p1|aux1 [8] & (!\p1|aux3 [8] & !\p1|Add9~15 )))

	.dataa(\p1|aux1 [8]),
	.datab(\p1|aux3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~15 ),
	.combout(\p1|Add9~16_combout ),
	.cout(\p1|Add9~17 ));
// synopsys translate_off
defparam \p1|Add9~16 .lut_mask = 16'h962B;
defparam \p1|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \p1|Add9~18 (
// Equation(s):
// \p1|Add9~18_combout  = (\p1|aux1 [9] & ((\p1|aux3 [9] & (!\p1|Add9~17 )) # (!\p1|aux3 [9] & (\p1|Add9~17  & VCC)))) # (!\p1|aux1 [9] & ((\p1|aux3 [9] & ((\p1|Add9~17 ) # (GND))) # (!\p1|aux3 [9] & (!\p1|Add9~17 ))))
// \p1|Add9~19  = CARRY((\p1|aux1 [9] & (\p1|aux3 [9] & !\p1|Add9~17 )) # (!\p1|aux1 [9] & ((\p1|aux3 [9]) # (!\p1|Add9~17 ))))

	.dataa(\p1|aux1 [9]),
	.datab(\p1|aux3 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~17 ),
	.combout(\p1|Add9~18_combout ),
	.cout(\p1|Add9~19 ));
// synopsys translate_off
defparam \p1|Add9~18 .lut_mask = 16'h694D;
defparam \p1|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneive_lcell_comb \p1|Add9~20 (
// Equation(s):
// \p1|Add9~20_combout  = ((\p1|aux3 [10] $ (\p1|aux1 [10] $ (\p1|Add9~19 )))) # (GND)
// \p1|Add9~21  = CARRY((\p1|aux3 [10] & (\p1|aux1 [10] & !\p1|Add9~19 )) # (!\p1|aux3 [10] & ((\p1|aux1 [10]) # (!\p1|Add9~19 ))))

	.dataa(\p1|aux3 [10]),
	.datab(\p1|aux1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~19 ),
	.combout(\p1|Add9~20_combout ),
	.cout(\p1|Add9~21 ));
// synopsys translate_off
defparam \p1|Add9~20 .lut_mask = 16'h964D;
defparam \p1|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
cycloneive_lcell_comb \p1|Add9~22 (
// Equation(s):
// \p1|Add9~22_combout  = (\p1|aux1 [11] & ((\p1|aux3 [11] & (!\p1|Add9~21 )) # (!\p1|aux3 [11] & (\p1|Add9~21  & VCC)))) # (!\p1|aux1 [11] & ((\p1|aux3 [11] & ((\p1|Add9~21 ) # (GND))) # (!\p1|aux3 [11] & (!\p1|Add9~21 ))))
// \p1|Add9~23  = CARRY((\p1|aux1 [11] & (\p1|aux3 [11] & !\p1|Add9~21 )) # (!\p1|aux1 [11] & ((\p1|aux3 [11]) # (!\p1|Add9~21 ))))

	.dataa(\p1|aux1 [11]),
	.datab(\p1|aux3 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~21 ),
	.combout(\p1|Add9~22_combout ),
	.cout(\p1|Add9~23 ));
// synopsys translate_off
defparam \p1|Add9~22 .lut_mask = 16'h694D;
defparam \p1|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \p1|Add9~24 (
// Equation(s):
// \p1|Add9~24_combout  = ((\p1|aux3 [12] $ (\p1|aux1 [12] $ (\p1|Add9~23 )))) # (GND)
// \p1|Add9~25  = CARRY((\p1|aux3 [12] & (\p1|aux1 [12] & !\p1|Add9~23 )) # (!\p1|aux3 [12] & ((\p1|aux1 [12]) # (!\p1|Add9~23 ))))

	.dataa(\p1|aux3 [12]),
	.datab(\p1|aux1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~23 ),
	.combout(\p1|Add9~24_combout ),
	.cout(\p1|Add9~25 ));
// synopsys translate_off
defparam \p1|Add9~24 .lut_mask = 16'h964D;
defparam \p1|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneive_lcell_comb \p1|Add9~26 (
// Equation(s):
// \p1|Add9~26_combout  = (\p1|aux3 [13] & ((\p1|aux1 [13] & (!\p1|Add9~25 )) # (!\p1|aux1 [13] & ((\p1|Add9~25 ) # (GND))))) # (!\p1|aux3 [13] & ((\p1|aux1 [13] & (\p1|Add9~25  & VCC)) # (!\p1|aux1 [13] & (!\p1|Add9~25 ))))
// \p1|Add9~27  = CARRY((\p1|aux3 [13] & ((!\p1|Add9~25 ) # (!\p1|aux1 [13]))) # (!\p1|aux3 [13] & (!\p1|aux1 [13] & !\p1|Add9~25 )))

	.dataa(\p1|aux3 [13]),
	.datab(\p1|aux1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~25 ),
	.combout(\p1|Add9~26_combout ),
	.cout(\p1|Add9~27 ));
// synopsys translate_off
defparam \p1|Add9~26 .lut_mask = 16'h692B;
defparam \p1|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \p1|Add9~28 (
// Equation(s):
// \p1|Add9~28_combout  = ((\p1|aux3 [14] $ (\p1|aux1 [14] $ (\p1|Add9~27 )))) # (GND)
// \p1|Add9~29  = CARRY((\p1|aux3 [14] & (\p1|aux1 [14] & !\p1|Add9~27 )) # (!\p1|aux3 [14] & ((\p1|aux1 [14]) # (!\p1|Add9~27 ))))

	.dataa(\p1|aux3 [14]),
	.datab(\p1|aux1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~27 ),
	.combout(\p1|Add9~28_combout ),
	.cout(\p1|Add9~29 ));
// synopsys translate_off
defparam \p1|Add9~28 .lut_mask = 16'h964D;
defparam \p1|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \p1|Add9~30 (
// Equation(s):
// \p1|Add9~30_combout  = (\p1|aux1 [15] & ((\p1|aux3 [15] & (!\p1|Add9~29 )) # (!\p1|aux3 [15] & (\p1|Add9~29  & VCC)))) # (!\p1|aux1 [15] & ((\p1|aux3 [15] & ((\p1|Add9~29 ) # (GND))) # (!\p1|aux3 [15] & (!\p1|Add9~29 ))))
// \p1|Add9~31  = CARRY((\p1|aux1 [15] & (\p1|aux3 [15] & !\p1|Add9~29 )) # (!\p1|aux1 [15] & ((\p1|aux3 [15]) # (!\p1|Add9~29 ))))

	.dataa(\p1|aux1 [15]),
	.datab(\p1|aux3 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~29 ),
	.combout(\p1|Add9~30_combout ),
	.cout(\p1|Add9~31 ));
// synopsys translate_off
defparam \p1|Add9~30 .lut_mask = 16'h694D;
defparam \p1|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \p1|Add9~32 (
// Equation(s):
// \p1|Add9~32_combout  = ((\p1|aux1 [16] $ (\p1|aux3 [16] $ (\p1|Add9~31 )))) # (GND)
// \p1|Add9~33  = CARRY((\p1|aux1 [16] & ((!\p1|Add9~31 ) # (!\p1|aux3 [16]))) # (!\p1|aux1 [16] & (!\p1|aux3 [16] & !\p1|Add9~31 )))

	.dataa(\p1|aux1 [16]),
	.datab(\p1|aux3 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~31 ),
	.combout(\p1|Add9~32_combout ),
	.cout(\p1|Add9~33 ));
// synopsys translate_off
defparam \p1|Add9~32 .lut_mask = 16'h962B;
defparam \p1|Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \p1|Add9~34 (
// Equation(s):
// \p1|Add9~34_combout  = (\p1|aux3 [17] & ((\p1|aux1 [17] & (!\p1|Add9~33 )) # (!\p1|aux1 [17] & ((\p1|Add9~33 ) # (GND))))) # (!\p1|aux3 [17] & ((\p1|aux1 [17] & (\p1|Add9~33  & VCC)) # (!\p1|aux1 [17] & (!\p1|Add9~33 ))))
// \p1|Add9~35  = CARRY((\p1|aux3 [17] & ((!\p1|Add9~33 ) # (!\p1|aux1 [17]))) # (!\p1|aux3 [17] & (!\p1|aux1 [17] & !\p1|Add9~33 )))

	.dataa(\p1|aux3 [17]),
	.datab(\p1|aux1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~33 ),
	.combout(\p1|Add9~34_combout ),
	.cout(\p1|Add9~35 ));
// synopsys translate_off
defparam \p1|Add9~34 .lut_mask = 16'h692B;
defparam \p1|Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \p1|Add9~36 (
// Equation(s):
// \p1|Add9~36_combout  = ((\p1|aux3 [18] $ (\p1|aux1 [18] $ (\p1|Add9~35 )))) # (GND)
// \p1|Add9~37  = CARRY((\p1|aux3 [18] & (\p1|aux1 [18] & !\p1|Add9~35 )) # (!\p1|aux3 [18] & ((\p1|aux1 [18]) # (!\p1|Add9~35 ))))

	.dataa(\p1|aux3 [18]),
	.datab(\p1|aux1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~35 ),
	.combout(\p1|Add9~36_combout ),
	.cout(\p1|Add9~37 ));
// synopsys translate_off
defparam \p1|Add9~36 .lut_mask = 16'h964D;
defparam \p1|Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \p1|Add9~38 (
// Equation(s):
// \p1|Add9~38_combout  = (\p1|aux1 [19] & ((\p1|aux3 [19] & (!\p1|Add9~37 )) # (!\p1|aux3 [19] & (\p1|Add9~37  & VCC)))) # (!\p1|aux1 [19] & ((\p1|aux3 [19] & ((\p1|Add9~37 ) # (GND))) # (!\p1|aux3 [19] & (!\p1|Add9~37 ))))
// \p1|Add9~39  = CARRY((\p1|aux1 [19] & (\p1|aux3 [19] & !\p1|Add9~37 )) # (!\p1|aux1 [19] & ((\p1|aux3 [19]) # (!\p1|Add9~37 ))))

	.dataa(\p1|aux1 [19]),
	.datab(\p1|aux3 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~37 ),
	.combout(\p1|Add9~38_combout ),
	.cout(\p1|Add9~39 ));
// synopsys translate_off
defparam \p1|Add9~38 .lut_mask = 16'h694D;
defparam \p1|Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \p1|Add9~40 (
// Equation(s):
// \p1|Add9~40_combout  = ((\p1|aux1 [20] $ (\p1|aux3 [20] $ (\p1|Add9~39 )))) # (GND)
// \p1|Add9~41  = CARRY((\p1|aux1 [20] & ((!\p1|Add9~39 ) # (!\p1|aux3 [20]))) # (!\p1|aux1 [20] & (!\p1|aux3 [20] & !\p1|Add9~39 )))

	.dataa(\p1|aux1 [20]),
	.datab(\p1|aux3 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~39 ),
	.combout(\p1|Add9~40_combout ),
	.cout(\p1|Add9~41 ));
// synopsys translate_off
defparam \p1|Add9~40 .lut_mask = 16'h962B;
defparam \p1|Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \p1|Add9~42 (
// Equation(s):
// \p1|Add9~42_combout  = (\p1|aux1 [21] & ((\p1|aux3 [21] & (!\p1|Add9~41 )) # (!\p1|aux3 [21] & (\p1|Add9~41  & VCC)))) # (!\p1|aux1 [21] & ((\p1|aux3 [21] & ((\p1|Add9~41 ) # (GND))) # (!\p1|aux3 [21] & (!\p1|Add9~41 ))))
// \p1|Add9~43  = CARRY((\p1|aux1 [21] & (\p1|aux3 [21] & !\p1|Add9~41 )) # (!\p1|aux1 [21] & ((\p1|aux3 [21]) # (!\p1|Add9~41 ))))

	.dataa(\p1|aux1 [21]),
	.datab(\p1|aux3 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~41 ),
	.combout(\p1|Add9~42_combout ),
	.cout(\p1|Add9~43 ));
// synopsys translate_off
defparam \p1|Add9~42 .lut_mask = 16'h694D;
defparam \p1|Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \p1|Add9~44 (
// Equation(s):
// \p1|Add9~44_combout  = ((\p1|aux1 [22] $ (\p1|aux3 [22] $ (\p1|Add9~43 )))) # (GND)
// \p1|Add9~45  = CARRY((\p1|aux1 [22] & ((!\p1|Add9~43 ) # (!\p1|aux3 [22]))) # (!\p1|aux1 [22] & (!\p1|aux3 [22] & !\p1|Add9~43 )))

	.dataa(\p1|aux1 [22]),
	.datab(\p1|aux3 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~43 ),
	.combout(\p1|Add9~44_combout ),
	.cout(\p1|Add9~45 ));
// synopsys translate_off
defparam \p1|Add9~44 .lut_mask = 16'h962B;
defparam \p1|Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \p1|Add9~46 (
// Equation(s):
// \p1|Add9~46_combout  = (\p1|aux1 [23] & ((\p1|aux3 [23] & (!\p1|Add9~45 )) # (!\p1|aux3 [23] & (\p1|Add9~45  & VCC)))) # (!\p1|aux1 [23] & ((\p1|aux3 [23] & ((\p1|Add9~45 ) # (GND))) # (!\p1|aux3 [23] & (!\p1|Add9~45 ))))
// \p1|Add9~47  = CARRY((\p1|aux1 [23] & (\p1|aux3 [23] & !\p1|Add9~45 )) # (!\p1|aux1 [23] & ((\p1|aux3 [23]) # (!\p1|Add9~45 ))))

	.dataa(\p1|aux1 [23]),
	.datab(\p1|aux3 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~45 ),
	.combout(\p1|Add9~46_combout ),
	.cout(\p1|Add9~47 ));
// synopsys translate_off
defparam \p1|Add9~46 .lut_mask = 16'h694D;
defparam \p1|Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \p1|Add9~48 (
// Equation(s):
// \p1|Add9~48_combout  = ((\p1|aux3 [24] $ (\p1|aux1 [24] $ (\p1|Add9~47 )))) # (GND)
// \p1|Add9~49  = CARRY((\p1|aux3 [24] & (\p1|aux1 [24] & !\p1|Add9~47 )) # (!\p1|aux3 [24] & ((\p1|aux1 [24]) # (!\p1|Add9~47 ))))

	.dataa(\p1|aux3 [24]),
	.datab(\p1|aux1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~47 ),
	.combout(\p1|Add9~48_combout ),
	.cout(\p1|Add9~49 ));
// synopsys translate_off
defparam \p1|Add9~48 .lut_mask = 16'h964D;
defparam \p1|Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \p1|Add9~50 (
// Equation(s):
// \p1|Add9~50_combout  = (\p1|aux1 [25] & ((\p1|aux3 [25] & (!\p1|Add9~49 )) # (!\p1|aux3 [25] & (\p1|Add9~49  & VCC)))) # (!\p1|aux1 [25] & ((\p1|aux3 [25] & ((\p1|Add9~49 ) # (GND))) # (!\p1|aux3 [25] & (!\p1|Add9~49 ))))
// \p1|Add9~51  = CARRY((\p1|aux1 [25] & (\p1|aux3 [25] & !\p1|Add9~49 )) # (!\p1|aux1 [25] & ((\p1|aux3 [25]) # (!\p1|Add9~49 ))))

	.dataa(\p1|aux1 [25]),
	.datab(\p1|aux3 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~49 ),
	.combout(\p1|Add9~50_combout ),
	.cout(\p1|Add9~51 ));
// synopsys translate_off
defparam \p1|Add9~50 .lut_mask = 16'h694D;
defparam \p1|Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \p1|Add9~52 (
// Equation(s):
// \p1|Add9~52_combout  = ((\p1|aux3 [26] $ (\p1|aux1 [26] $ (\p1|Add9~51 )))) # (GND)
// \p1|Add9~53  = CARRY((\p1|aux3 [26] & (\p1|aux1 [26] & !\p1|Add9~51 )) # (!\p1|aux3 [26] & ((\p1|aux1 [26]) # (!\p1|Add9~51 ))))

	.dataa(\p1|aux3 [26]),
	.datab(\p1|aux1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~51 ),
	.combout(\p1|Add9~52_combout ),
	.cout(\p1|Add9~53 ));
// synopsys translate_off
defparam \p1|Add9~52 .lut_mask = 16'h964D;
defparam \p1|Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \p1|Add9~54 (
// Equation(s):
// \p1|Add9~54_combout  = (\p1|aux1 [27] & ((\p1|aux3 [27] & (!\p1|Add9~53 )) # (!\p1|aux3 [27] & (\p1|Add9~53  & VCC)))) # (!\p1|aux1 [27] & ((\p1|aux3 [27] & ((\p1|Add9~53 ) # (GND))) # (!\p1|aux3 [27] & (!\p1|Add9~53 ))))
// \p1|Add9~55  = CARRY((\p1|aux1 [27] & (\p1|aux3 [27] & !\p1|Add9~53 )) # (!\p1|aux1 [27] & ((\p1|aux3 [27]) # (!\p1|Add9~53 ))))

	.dataa(\p1|aux1 [27]),
	.datab(\p1|aux3 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~53 ),
	.combout(\p1|Add9~54_combout ),
	.cout(\p1|Add9~55 ));
// synopsys translate_off
defparam \p1|Add9~54 .lut_mask = 16'h694D;
defparam \p1|Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \p1|Add9~56 (
// Equation(s):
// \p1|Add9~56_combout  = ((\p1|aux1 [28] $ (\p1|aux3 [28] $ (\p1|Add9~55 )))) # (GND)
// \p1|Add9~57  = CARRY((\p1|aux1 [28] & ((!\p1|Add9~55 ) # (!\p1|aux3 [28]))) # (!\p1|aux1 [28] & (!\p1|aux3 [28] & !\p1|Add9~55 )))

	.dataa(\p1|aux1 [28]),
	.datab(\p1|aux3 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~55 ),
	.combout(\p1|Add9~56_combout ),
	.cout(\p1|Add9~57 ));
// synopsys translate_off
defparam \p1|Add9~56 .lut_mask = 16'h962B;
defparam \p1|Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \p1|Add9~58 (
// Equation(s):
// \p1|Add9~58_combout  = (\p1|aux3 [29] & ((\p1|aux1 [29] & (!\p1|Add9~57 )) # (!\p1|aux1 [29] & ((\p1|Add9~57 ) # (GND))))) # (!\p1|aux3 [29] & ((\p1|aux1 [29] & (\p1|Add9~57  & VCC)) # (!\p1|aux1 [29] & (!\p1|Add9~57 ))))
// \p1|Add9~59  = CARRY((\p1|aux3 [29] & ((!\p1|Add9~57 ) # (!\p1|aux1 [29]))) # (!\p1|aux3 [29] & (!\p1|aux1 [29] & !\p1|Add9~57 )))

	.dataa(\p1|aux3 [29]),
	.datab(\p1|aux1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~57 ),
	.combout(\p1|Add9~58_combout ),
	.cout(\p1|Add9~59 ));
// synopsys translate_off
defparam \p1|Add9~58 .lut_mask = 16'h692B;
defparam \p1|Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \p1|Add9~60 (
// Equation(s):
// \p1|Add9~60_combout  = ((\p1|aux3 [30] $ (\p1|aux1 [30] $ (\p1|Add9~59 )))) # (GND)
// \p1|Add9~61  = CARRY((\p1|aux3 [30] & (\p1|aux1 [30] & !\p1|Add9~59 )) # (!\p1|aux3 [30] & ((\p1|aux1 [30]) # (!\p1|Add9~59 ))))

	.dataa(\p1|aux3 [30]),
	.datab(\p1|aux1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add9~59 ),
	.combout(\p1|Add9~60_combout ),
	.cout(\p1|Add9~61 ));
// synopsys translate_off
defparam \p1|Add9~60 .lut_mask = 16'h964D;
defparam \p1|Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \p1|Add9~62 (
// Equation(s):
// \p1|Add9~62_combout  = \p1|aux3 [31] $ (\p1|Add9~61  $ (!\p1|aux1 [31]))

	.dataa(gnd),
	.datab(\p1|aux3 [31]),
	.datac(gnd),
	.datad(\p1|aux1 [31]),
	.cin(\p1|Add9~61 ),
	.combout(\p1|Add9~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add9~62 .lut_mask = 16'h3CC3;
defparam \p1|Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N0
cycloneive_lcell_comb \p1|diff_pos_x[31]~0 (
// Equation(s):
// \p1|diff_pos_x[31]~0_combout  = (\p1|state.eval4~q  & ((\p1|Add9~62_combout ))) # (!\p1|state.eval4~q  & (\p1|diff_pos_x [31]))

	.dataa(\p1|state.eval4~q ),
	.datab(gnd),
	.datac(\p1|diff_pos_x [31]),
	.datad(\p1|Add9~62_combout ),
	.cin(gnd),
	.combout(\p1|diff_pos_x[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_x[31]~0 .lut_mask = 16'hFA50;
defparam \p1|diff_pos_x[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N4
cycloneive_lcell_comb \p1|Add10~4 (
// Equation(s):
// \p1|Add10~4_combout  = (\p1|diff_pos_x [2] & (!\p1|Add10~3  & VCC)) # (!\p1|diff_pos_x [2] & (\p1|Add10~3  $ (GND)))
// \p1|Add10~5  = CARRY((!\p1|diff_pos_x [2] & !\p1|Add10~3 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~3 ),
	.combout(\p1|Add10~4_combout ),
	.cout(\p1|Add10~5 ));
// synopsys translate_off
defparam \p1|Add10~4 .lut_mask = 16'h3C03;
defparam \p1|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N6
cycloneive_lcell_comb \p1|Add10~6 (
// Equation(s):
// \p1|Add10~6_combout  = (\p1|diff_pos_x [3] & ((\p1|Add10~5 ) # (GND))) # (!\p1|diff_pos_x [3] & (!\p1|Add10~5 ))
// \p1|Add10~7  = CARRY((\p1|diff_pos_x [3]) # (!\p1|Add10~5 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~5 ),
	.combout(\p1|Add10~6_combout ),
	.cout(\p1|Add10~7 ));
// synopsys translate_off
defparam \p1|Add10~6 .lut_mask = 16'hC3CF;
defparam \p1|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N28
cycloneive_lcell_comb \p1|Selector721~0 (
// Equation(s):
// \p1|Selector721~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~6_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~6_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~6_combout ),
	.datad(\p1|Add9~6_combout ),
	.cin(gnd),
	.combout(\p1|Selector721~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector721~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector721~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N29
dffeas \p1|diff_pos_x[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector721~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[3] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N8
cycloneive_lcell_comb \p1|Add10~8 (
// Equation(s):
// \p1|Add10~8_combout  = (\p1|diff_pos_x [4] & (!\p1|Add10~7  & VCC)) # (!\p1|diff_pos_x [4] & (\p1|Add10~7  $ (GND)))
// \p1|Add10~9  = CARRY((!\p1|diff_pos_x [4] & !\p1|Add10~7 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~7 ),
	.combout(\p1|Add10~8_combout ),
	.cout(\p1|Add10~9 ));
// synopsys translate_off
defparam \p1|Add10~8 .lut_mask = 16'h3C03;
defparam \p1|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N14
cycloneive_lcell_comb \p1|Selector720~0 (
// Equation(s):
// \p1|Selector720~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~8_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~8_combout )))

	.dataa(gnd),
	.datab(\p1|Add10~8_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add9~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector720~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector720~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector720~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N15
dffeas \p1|diff_pos_x[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector720~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[4] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N10
cycloneive_lcell_comb \p1|Add10~10 (
// Equation(s):
// \p1|Add10~10_combout  = (\p1|diff_pos_x [5] & ((\p1|Add10~9 ) # (GND))) # (!\p1|diff_pos_x [5] & (!\p1|Add10~9 ))
// \p1|Add10~11  = CARRY((\p1|diff_pos_x [5]) # (!\p1|Add10~9 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~9 ),
	.combout(\p1|Add10~10_combout ),
	.cout(\p1|Add10~11 ));
// synopsys translate_off
defparam \p1|Add10~10 .lut_mask = 16'hC3CF;
defparam \p1|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N12
cycloneive_lcell_comb \p1|Selector719~0 (
// Equation(s):
// \p1|Selector719~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~10_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~10_combout )))

	.dataa(\p1|Add10~10_combout ),
	.datab(gnd),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add9~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector719~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector719~0 .lut_mask = 16'hAFA0;
defparam \p1|Selector719~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N13
dffeas \p1|diff_pos_x[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector719~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[5] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N12
cycloneive_lcell_comb \p1|Add10~12 (
// Equation(s):
// \p1|Add10~12_combout  = (\p1|diff_pos_x [6] & (!\p1|Add10~11  & VCC)) # (!\p1|diff_pos_x [6] & (\p1|Add10~11  $ (GND)))
// \p1|Add10~13  = CARRY((!\p1|diff_pos_x [6] & !\p1|Add10~11 ))

	.dataa(\p1|diff_pos_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~11 ),
	.combout(\p1|Add10~12_combout ),
	.cout(\p1|Add10~13 ));
// synopsys translate_off
defparam \p1|Add10~12 .lut_mask = 16'h5A05;
defparam \p1|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N6
cycloneive_lcell_comb \p1|Selector718~0 (
// Equation(s):
// \p1|Selector718~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~12_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~12_combout ))

	.dataa(gnd),
	.datab(\p1|Add9~12_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add10~12_combout ),
	.cin(gnd),
	.combout(\p1|Selector718~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector718~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector718~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N7
dffeas \p1|diff_pos_x[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector718~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[6] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N14
cycloneive_lcell_comb \p1|Add10~14 (
// Equation(s):
// \p1|Add10~14_combout  = (\p1|diff_pos_x [7] & ((\p1|Add10~13 ) # (GND))) # (!\p1|diff_pos_x [7] & (!\p1|Add10~13 ))
// \p1|Add10~15  = CARRY((\p1|diff_pos_x [7]) # (!\p1|Add10~13 ))

	.dataa(\p1|diff_pos_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~13 ),
	.combout(\p1|Add10~14_combout ),
	.cout(\p1|Add10~15 ));
// synopsys translate_off
defparam \p1|Add10~14 .lut_mask = 16'hA5AF;
defparam \p1|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N20
cycloneive_lcell_comb \p1|Selector717~0 (
// Equation(s):
// \p1|Selector717~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~14_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~14_combout )))

	.dataa(\p1|Add10~14_combout ),
	.datab(\p1|Add9~14_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector717~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector717~0 .lut_mask = 16'hACAC;
defparam \p1|Selector717~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N21
dffeas \p1|diff_pos_x[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector717~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[7] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N16
cycloneive_lcell_comb \p1|Add10~16 (
// Equation(s):
// \p1|Add10~16_combout  = (\p1|diff_pos_x [8] & (!\p1|Add10~15  & VCC)) # (!\p1|diff_pos_x [8] & (\p1|Add10~15  $ (GND)))
// \p1|Add10~17  = CARRY((!\p1|diff_pos_x [8] & !\p1|Add10~15 ))

	.dataa(\p1|diff_pos_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~15 ),
	.combout(\p1|Add10~16_combout ),
	.cout(\p1|Add10~17 ));
// synopsys translate_off
defparam \p1|Add10~16 .lut_mask = 16'h5A05;
defparam \p1|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N2
cycloneive_lcell_comb \p1|Selector716~0 (
// Equation(s):
// \p1|Selector716~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~16_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~16_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~16_combout ),
	.datad(\p1|Add9~16_combout ),
	.cin(gnd),
	.combout(\p1|Selector716~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector716~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector716~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N3
dffeas \p1|diff_pos_x[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector716~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[8] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N18
cycloneive_lcell_comb \p1|Add10~18 (
// Equation(s):
// \p1|Add10~18_combout  = (\p1|diff_pos_x [9] & ((\p1|Add10~17 ) # (GND))) # (!\p1|diff_pos_x [9] & (!\p1|Add10~17 ))
// \p1|Add10~19  = CARRY((\p1|diff_pos_x [9]) # (!\p1|Add10~17 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~17 ),
	.combout(\p1|Add10~18_combout ),
	.cout(\p1|Add10~19 ));
// synopsys translate_off
defparam \p1|Add10~18 .lut_mask = 16'hC3CF;
defparam \p1|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N24
cycloneive_lcell_comb \p1|Selector715~0 (
// Equation(s):
// \p1|Selector715~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~18_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~18_combout )))

	.dataa(gnd),
	.datab(\p1|Add10~18_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add9~18_combout ),
	.cin(gnd),
	.combout(\p1|Selector715~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector715~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector715~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N25
dffeas \p1|diff_pos_x[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector715~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[9] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N20
cycloneive_lcell_comb \p1|Add10~20 (
// Equation(s):
// \p1|Add10~20_combout  = (\p1|diff_pos_x [10] & (!\p1|Add10~19  & VCC)) # (!\p1|diff_pos_x [10] & (\p1|Add10~19  $ (GND)))
// \p1|Add10~21  = CARRY((!\p1|diff_pos_x [10] & !\p1|Add10~19 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~19 ),
	.combout(\p1|Add10~20_combout ),
	.cout(\p1|Add10~21 ));
// synopsys translate_off
defparam \p1|Add10~20 .lut_mask = 16'h3C03;
defparam \p1|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N18
cycloneive_lcell_comb \p1|Selector714~0 (
// Equation(s):
// \p1|Selector714~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~20_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~20_combout ))

	.dataa(\p1|Add9~20_combout ),
	.datab(\p1|Add10~20_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector714~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector714~0 .lut_mask = 16'hCACA;
defparam \p1|Selector714~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N19
dffeas \p1|diff_pos_x[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector714~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[10] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N22
cycloneive_lcell_comb \p1|Add10~22 (
// Equation(s):
// \p1|Add10~22_combout  = (\p1|diff_pos_x [11] & ((\p1|Add10~21 ) # (GND))) # (!\p1|diff_pos_x [11] & (!\p1|Add10~21 ))
// \p1|Add10~23  = CARRY((\p1|diff_pos_x [11]) # (!\p1|Add10~21 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~21 ),
	.combout(\p1|Add10~22_combout ),
	.cout(\p1|Add10~23 ));
// synopsys translate_off
defparam \p1|Add10~22 .lut_mask = 16'hC3CF;
defparam \p1|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N8
cycloneive_lcell_comb \p1|Selector713~0 (
// Equation(s):
// \p1|Selector713~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~22_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~22_combout ))

	.dataa(\p1|Add9~22_combout ),
	.datab(\p1|Add10~22_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector713~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector713~0 .lut_mask = 16'hCACA;
defparam \p1|Selector713~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N9
dffeas \p1|diff_pos_x[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector713~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[11] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N24
cycloneive_lcell_comb \p1|Add10~24 (
// Equation(s):
// \p1|Add10~24_combout  = (\p1|diff_pos_x [12] & (!\p1|Add10~23  & VCC)) # (!\p1|diff_pos_x [12] & (\p1|Add10~23  $ (GND)))
// \p1|Add10~25  = CARRY((!\p1|diff_pos_x [12] & !\p1|Add10~23 ))

	.dataa(\p1|diff_pos_x [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~23 ),
	.combout(\p1|Add10~24_combout ),
	.cout(\p1|Add10~25 ));
// synopsys translate_off
defparam \p1|Add10~24 .lut_mask = 16'h5A05;
defparam \p1|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N26
cycloneive_lcell_comb \p1|Selector712~0 (
// Equation(s):
// \p1|Selector712~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~24_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~24_combout )))

	.dataa(gnd),
	.datab(\p1|Add10~24_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add9~24_combout ),
	.cin(gnd),
	.combout(\p1|Selector712~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector712~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector712~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N27
dffeas \p1|diff_pos_x[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector712~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[12] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N26
cycloneive_lcell_comb \p1|Add10~26 (
// Equation(s):
// \p1|Add10~26_combout  = (\p1|diff_pos_x [13] & ((\p1|Add10~25 ) # (GND))) # (!\p1|diff_pos_x [13] & (!\p1|Add10~25 ))
// \p1|Add10~27  = CARRY((\p1|diff_pos_x [13]) # (!\p1|Add10~25 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~25 ),
	.combout(\p1|Add10~26_combout ),
	.cout(\p1|Add10~27 ));
// synopsys translate_off
defparam \p1|Add10~26 .lut_mask = 16'hC3CF;
defparam \p1|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N0
cycloneive_lcell_comb \p1|Selector711~0 (
// Equation(s):
// \p1|Selector711~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~26_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~26_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~26_combout ),
	.datad(\p1|Add9~26_combout ),
	.cin(gnd),
	.combout(\p1|Selector711~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector711~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector711~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N1
dffeas \p1|diff_pos_x[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector711~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[13] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N28
cycloneive_lcell_comb \p1|Add10~28 (
// Equation(s):
// \p1|Add10~28_combout  = (\p1|diff_pos_x [14] & (!\p1|Add10~27  & VCC)) # (!\p1|diff_pos_x [14] & (\p1|Add10~27  $ (GND)))
// \p1|Add10~29  = CARRY((!\p1|diff_pos_x [14] & !\p1|Add10~27 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~27 ),
	.combout(\p1|Add10~28_combout ),
	.cout(\p1|Add10~29 ));
// synopsys translate_off
defparam \p1|Add10~28 .lut_mask = 16'h3C03;
defparam \p1|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N22
cycloneive_lcell_comb \p1|Selector710~0 (
// Equation(s):
// \p1|Selector710~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~28_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~28_combout ))

	.dataa(\p1|Add9~28_combout ),
	.datab(\p1|Add10~28_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector710~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector710~0 .lut_mask = 16'hCACA;
defparam \p1|Selector710~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N23
dffeas \p1|diff_pos_x[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector710~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[14] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N30
cycloneive_lcell_comb \p1|Add10~30 (
// Equation(s):
// \p1|Add10~30_combout  = (\p1|diff_pos_x [15] & ((\p1|Add10~29 ) # (GND))) # (!\p1|diff_pos_x [15] & (!\p1|Add10~29 ))
// \p1|Add10~31  = CARRY((\p1|diff_pos_x [15]) # (!\p1|Add10~29 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~29 ),
	.combout(\p1|Add10~30_combout ),
	.cout(\p1|Add10~31 ));
// synopsys translate_off
defparam \p1|Add10~30 .lut_mask = 16'hC3CF;
defparam \p1|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N16
cycloneive_lcell_comb \p1|Selector709~0 (
// Equation(s):
// \p1|Selector709~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~30_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~30_combout ))

	.dataa(\p1|Add9~30_combout ),
	.datab(gnd),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add10~30_combout ),
	.cin(gnd),
	.combout(\p1|Selector709~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector709~0 .lut_mask = 16'hFA0A;
defparam \p1|Selector709~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N17
dffeas \p1|diff_pos_x[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector709~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[15] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N0
cycloneive_lcell_comb \p1|Add10~32 (
// Equation(s):
// \p1|Add10~32_combout  = (\p1|diff_pos_x [16] & (!\p1|Add10~31  & VCC)) # (!\p1|diff_pos_x [16] & (\p1|Add10~31  $ (GND)))
// \p1|Add10~33  = CARRY((!\p1|diff_pos_x [16] & !\p1|Add10~31 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~31 ),
	.combout(\p1|Add10~32_combout ),
	.cout(\p1|Add10~33 ));
// synopsys translate_off
defparam \p1|Add10~32 .lut_mask = 16'h3C03;
defparam \p1|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \p1|Selector708~0 (
// Equation(s):
// \p1|Selector708~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~32_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~32_combout )))

	.dataa(\p1|Add10~32_combout ),
	.datab(\p1|Add9~32_combout ),
	.datac(gnd),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|Selector708~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector708~0 .lut_mask = 16'hAACC;
defparam \p1|Selector708~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N19
dffeas \p1|diff_pos_x[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector708~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[16] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N2
cycloneive_lcell_comb \p1|Add10~34 (
// Equation(s):
// \p1|Add10~34_combout  = (\p1|diff_pos_x [17] & ((\p1|Add10~33 ) # (GND))) # (!\p1|diff_pos_x [17] & (!\p1|Add10~33 ))
// \p1|Add10~35  = CARRY((\p1|diff_pos_x [17]) # (!\p1|Add10~33 ))

	.dataa(\p1|diff_pos_x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~33 ),
	.combout(\p1|Add10~34_combout ),
	.cout(\p1|Add10~35 ));
// synopsys translate_off
defparam \p1|Add10~34 .lut_mask = 16'hA5AF;
defparam \p1|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N0
cycloneive_lcell_comb \p1|Selector707~0 (
// Equation(s):
// \p1|Selector707~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~34_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~34_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~34_combout ),
	.datad(\p1|Add10~34_combout ),
	.cin(gnd),
	.combout(\p1|Selector707~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector707~0 .lut_mask = 16'hFC30;
defparam \p1|Selector707~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N1
dffeas \p1|diff_pos_x[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector707~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[17] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N4
cycloneive_lcell_comb \p1|Add10~36 (
// Equation(s):
// \p1|Add10~36_combout  = (\p1|diff_pos_x [18] & (!\p1|Add10~35  & VCC)) # (!\p1|diff_pos_x [18] & (\p1|Add10~35  $ (GND)))
// \p1|Add10~37  = CARRY((!\p1|diff_pos_x [18] & !\p1|Add10~35 ))

	.dataa(\p1|diff_pos_x [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~35 ),
	.combout(\p1|Add10~36_combout ),
	.cout(\p1|Add10~37 ));
// synopsys translate_off
defparam \p1|Add10~36 .lut_mask = 16'h5A05;
defparam \p1|Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \p1|Selector706~0 (
// Equation(s):
// \p1|Selector706~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~36_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~36_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~36_combout ),
	.datad(\p1|Add9~36_combout ),
	.cin(gnd),
	.combout(\p1|Selector706~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector706~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector706~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N31
dffeas \p1|diff_pos_x[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector706~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[18] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N6
cycloneive_lcell_comb \p1|Add10~38 (
// Equation(s):
// \p1|Add10~38_combout  = (\p1|diff_pos_x [19] & ((\p1|Add10~37 ) # (GND))) # (!\p1|diff_pos_x [19] & (!\p1|Add10~37 ))
// \p1|Add10~39  = CARRY((\p1|diff_pos_x [19]) # (!\p1|Add10~37 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~37 ),
	.combout(\p1|Add10~38_combout ),
	.cout(\p1|Add10~39 ));
// synopsys translate_off
defparam \p1|Add10~38 .lut_mask = 16'hC3CF;
defparam \p1|Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N30
cycloneive_lcell_comb \p1|Selector705~0 (
// Equation(s):
// \p1|Selector705~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~38_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~38_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~38_combout ),
	.datad(\p1|Add10~38_combout ),
	.cin(gnd),
	.combout(\p1|Selector705~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector705~0 .lut_mask = 16'hFC30;
defparam \p1|Selector705~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N31
dffeas \p1|diff_pos_x[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector705~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[19] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N8
cycloneive_lcell_comb \p1|Add10~40 (
// Equation(s):
// \p1|Add10~40_combout  = (\p1|diff_pos_x [20] & (!\p1|Add10~39  & VCC)) # (!\p1|diff_pos_x [20] & (\p1|Add10~39  $ (GND)))
// \p1|Add10~41  = CARRY((!\p1|diff_pos_x [20] & !\p1|Add10~39 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~39 ),
	.combout(\p1|Add10~40_combout ),
	.cout(\p1|Add10~41 ));
// synopsys translate_off
defparam \p1|Add10~40 .lut_mask = 16'h3C03;
defparam \p1|Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \p1|Selector704~0 (
// Equation(s):
// \p1|Selector704~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~40_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~40_combout )))

	.dataa(\p1|Add10~40_combout ),
	.datab(gnd),
	.datac(\p1|Add9~40_combout ),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|Selector704~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector704~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector704~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N29
dffeas \p1|diff_pos_x[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector704~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[20] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N10
cycloneive_lcell_comb \p1|Add10~42 (
// Equation(s):
// \p1|Add10~42_combout  = (\p1|diff_pos_x [21] & ((\p1|Add10~41 ) # (GND))) # (!\p1|diff_pos_x [21] & (!\p1|Add10~41 ))
// \p1|Add10~43  = CARRY((\p1|diff_pos_x [21]) # (!\p1|Add10~41 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~41 ),
	.combout(\p1|Add10~42_combout ),
	.cout(\p1|Add10~43 ));
// synopsys translate_off
defparam \p1|Add10~42 .lut_mask = 16'hC3CF;
defparam \p1|Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \p1|Selector703~0 (
// Equation(s):
// \p1|Selector703~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~42_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~42_combout )))

	.dataa(\p1|Add10~42_combout ),
	.datab(\p1|Add9~42_combout ),
	.datac(gnd),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|Selector703~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector703~0 .lut_mask = 16'hAACC;
defparam \p1|Selector703~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N15
dffeas \p1|diff_pos_x[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector703~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[21] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N12
cycloneive_lcell_comb \p1|Add10~44 (
// Equation(s):
// \p1|Add10~44_combout  = (\p1|diff_pos_x [22] & (!\p1|Add10~43  & VCC)) # (!\p1|diff_pos_x [22] & (\p1|Add10~43  $ (GND)))
// \p1|Add10~45  = CARRY((!\p1|diff_pos_x [22] & !\p1|Add10~43 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~43 ),
	.combout(\p1|Add10~44_combout ),
	.cout(\p1|Add10~45 ));
// synopsys translate_off
defparam \p1|Add10~44 .lut_mask = 16'h3C03;
defparam \p1|Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \p1|Selector702~0 (
// Equation(s):
// \p1|Selector702~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~44_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~44_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~44_combout ),
	.datad(\p1|Add10~44_combout ),
	.cin(gnd),
	.combout(\p1|Selector702~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector702~0 .lut_mask = 16'hFC30;
defparam \p1|Selector702~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N17
dffeas \p1|diff_pos_x[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector702~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[22] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N14
cycloneive_lcell_comb \p1|Add10~46 (
// Equation(s):
// \p1|Add10~46_combout  = (\p1|diff_pos_x [23] & ((\p1|Add10~45 ) # (GND))) # (!\p1|diff_pos_x [23] & (!\p1|Add10~45 ))
// \p1|Add10~47  = CARRY((\p1|diff_pos_x [23]) # (!\p1|Add10~45 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~45 ),
	.combout(\p1|Add10~46_combout ),
	.cout(\p1|Add10~47 ));
// synopsys translate_off
defparam \p1|Add10~46 .lut_mask = 16'hC3CF;
defparam \p1|Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \p1|Selector701~0 (
// Equation(s):
// \p1|Selector701~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~46_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~46_combout )))

	.dataa(\p1|Add10~46_combout ),
	.datab(gnd),
	.datac(\p1|Add9~46_combout ),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|Selector701~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector701~0 .lut_mask = 16'hAAF0;
defparam \p1|Selector701~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N23
dffeas \p1|diff_pos_x[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector701~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[23] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N16
cycloneive_lcell_comb \p1|Add10~48 (
// Equation(s):
// \p1|Add10~48_combout  = (\p1|diff_pos_x [24] & (!\p1|Add10~47  & VCC)) # (!\p1|diff_pos_x [24] & (\p1|Add10~47  $ (GND)))
// \p1|Add10~49  = CARRY((!\p1|diff_pos_x [24] & !\p1|Add10~47 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~47 ),
	.combout(\p1|Add10~48_combout ),
	.cout(\p1|Add10~49 ));
// synopsys translate_off
defparam \p1|Add10~48 .lut_mask = 16'h3C03;
defparam \p1|Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \p1|Selector700~0 (
// Equation(s):
// \p1|Selector700~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~48_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~48_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~48_combout ),
	.datad(\p1|Add9~48_combout ),
	.cin(gnd),
	.combout(\p1|Selector700~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector700~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector700~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N13
dffeas \p1|diff_pos_x[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector700~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[24] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N18
cycloneive_lcell_comb \p1|Add10~50 (
// Equation(s):
// \p1|Add10~50_combout  = (\p1|diff_pos_x [25] & ((\p1|Add10~49 ) # (GND))) # (!\p1|diff_pos_x [25] & (!\p1|Add10~49 ))
// \p1|Add10~51  = CARRY((\p1|diff_pos_x [25]) # (!\p1|Add10~49 ))

	.dataa(\p1|diff_pos_x [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~49 ),
	.combout(\p1|Add10~50_combout ),
	.cout(\p1|Add10~51 ));
// synopsys translate_off
defparam \p1|Add10~50 .lut_mask = 16'hA5AF;
defparam \p1|Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N26
cycloneive_lcell_comb \p1|Selector699~0 (
// Equation(s):
// \p1|Selector699~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~50_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~50_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~50_combout ),
	.datad(\p1|Add9~50_combout ),
	.cin(gnd),
	.combout(\p1|Selector699~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector699~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector699~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N27
dffeas \p1|diff_pos_x[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector699~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[25] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N20
cycloneive_lcell_comb \p1|Add10~52 (
// Equation(s):
// \p1|Add10~52_combout  = (\p1|diff_pos_x [26] & (!\p1|Add10~51  & VCC)) # (!\p1|diff_pos_x [26] & (\p1|Add10~51  $ (GND)))
// \p1|Add10~53  = CARRY((!\p1|diff_pos_x [26] & !\p1|Add10~51 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~51 ),
	.combout(\p1|Add10~52_combout ),
	.cout(\p1|Add10~53 ));
// synopsys translate_off
defparam \p1|Add10~52 .lut_mask = 16'h3C03;
defparam \p1|Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \p1|Selector698~0 (
// Equation(s):
// \p1|Selector698~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~52_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~52_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~52_combout ),
	.datad(\p1|Add10~52_combout ),
	.cin(gnd),
	.combout(\p1|Selector698~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector698~0 .lut_mask = 16'hFC30;
defparam \p1|Selector698~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N25
dffeas \p1|diff_pos_x[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector698~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[26] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N22
cycloneive_lcell_comb \p1|Add10~54 (
// Equation(s):
// \p1|Add10~54_combout  = (\p1|diff_pos_x [27] & ((\p1|Add10~53 ) # (GND))) # (!\p1|diff_pos_x [27] & (!\p1|Add10~53 ))
// \p1|Add10~55  = CARRY((\p1|diff_pos_x [27]) # (!\p1|Add10~53 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~53 ),
	.combout(\p1|Add10~54_combout ),
	.cout(\p1|Add10~55 ));
// synopsys translate_off
defparam \p1|Add10~54 .lut_mask = 16'hC3CF;
defparam \p1|Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \p1|Selector697~0 (
// Equation(s):
// \p1|Selector697~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~54_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~54_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~54_combout ),
	.datad(\p1|Add10~54_combout ),
	.cin(gnd),
	.combout(\p1|Selector697~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector697~0 .lut_mask = 16'hFC30;
defparam \p1|Selector697~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N11
dffeas \p1|diff_pos_x[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector697~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[27] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N24
cycloneive_lcell_comb \p1|Add10~56 (
// Equation(s):
// \p1|Add10~56_combout  = (\p1|diff_pos_x [28] & (!\p1|Add10~55  & VCC)) # (!\p1|diff_pos_x [28] & (\p1|Add10~55  $ (GND)))
// \p1|Add10~57  = CARRY((!\p1|diff_pos_x [28] & !\p1|Add10~55 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_x [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~55 ),
	.combout(\p1|Add10~56_combout ),
	.cout(\p1|Add10~57 ));
// synopsys translate_off
defparam \p1|Add10~56 .lut_mask = 16'h3C03;
defparam \p1|Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \p1|Selector696~0 (
// Equation(s):
// \p1|Selector696~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~56_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~56_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~56_combout ),
	.datad(\p1|Add9~56_combout ),
	.cin(gnd),
	.combout(\p1|Selector696~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector696~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector696~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N9
dffeas \p1|diff_pos_x[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector696~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[28] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N26
cycloneive_lcell_comb \p1|Add10~58 (
// Equation(s):
// \p1|Add10~58_combout  = (\p1|diff_pos_x [29] & ((\p1|Add10~57 ) # (GND))) # (!\p1|diff_pos_x [29] & (!\p1|Add10~57 ))
// \p1|Add10~59  = CARRY((\p1|diff_pos_x [29]) # (!\p1|Add10~57 ))

	.dataa(\p1|diff_pos_x [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~57 ),
	.combout(\p1|Add10~58_combout ),
	.cout(\p1|Add10~59 ));
// synopsys translate_off
defparam \p1|Add10~58 .lut_mask = 16'hA5AF;
defparam \p1|Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \p1|Selector695~0 (
// Equation(s):
// \p1|Selector695~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~58_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~58_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add10~58_combout ),
	.datad(\p1|Add9~58_combout ),
	.cin(gnd),
	.combout(\p1|Selector695~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector695~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector695~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N7
dffeas \p1|diff_pos_x[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector695~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[29] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N28
cycloneive_lcell_comb \p1|Add10~60 (
// Equation(s):
// \p1|Add10~60_combout  = (\p1|diff_pos_x [30] & (!\p1|Add10~59  & VCC)) # (!\p1|diff_pos_x [30] & (\p1|Add10~59  $ (GND)))
// \p1|Add10~61  = CARRY((!\p1|diff_pos_x [30] & !\p1|Add10~59 ))

	.dataa(\p1|diff_pos_x [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add10~59 ),
	.combout(\p1|Add10~60_combout ),
	.cout(\p1|Add10~61 ));
// synopsys translate_off
defparam \p1|Add10~60 .lut_mask = 16'h5A05;
defparam \p1|Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \p1|Selector694~0 (
// Equation(s):
// \p1|Selector694~0_combout  = (\p1|state.eval5~q  & ((\p1|Add10~60_combout ))) # (!\p1|state.eval5~q  & (\p1|Add9~60_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval5~q ),
	.datac(\p1|Add9~60_combout ),
	.datad(\p1|Add10~60_combout ),
	.cin(gnd),
	.combout(\p1|Selector694~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector694~0 .lut_mask = 16'hFC30;
defparam \p1|Selector694~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N5
dffeas \p1|diff_pos_x[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector694~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[30] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N30
cycloneive_lcell_comb \p1|Add10~62 (
// Equation(s):
// \p1|Add10~62_combout  = \p1|Add10~61  $ (!\p1|diff_pos_x [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|diff_pos_x [31]),
	.cin(\p1|Add10~61 ),
	.combout(\p1|Add10~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add10~62 .lut_mask = 16'hF00F;
defparam \p1|Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N8
cycloneive_lcell_comb \p1|diff_pos_x~3 (
// Equation(s):
// \p1|diff_pos_x~3_combout  = (\p1|Add10~62_combout  & \p1|diff_pos_x [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|Add10~62_combout ),
	.datad(\p1|diff_pos_x [31]),
	.cin(gnd),
	.combout(\p1|diff_pos_x~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_x~3 .lut_mask = 16'hF000;
defparam \p1|diff_pos_x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N1
dffeas \p1|diff_pos_x[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|diff_pos_x[31]~0_combout ),
	.asdata(\p1|diff_pos_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval5~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[31] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \p1|diff_pos_x[1]~2 (
// Equation(s):
// \p1|diff_pos_x[1]~2_combout  = (\p1|state.eval5~q  & ((\p1|diff_pos_x [31]))) # (!\p1|state.eval5~q  & (\p1|state.eval4~q ))

	.dataa(\p1|state.eval4~q ),
	.datab(gnd),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|diff_pos_x [31]),
	.cin(gnd),
	.combout(\p1|diff_pos_x[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_x[1]~2 .lut_mask = 16'hFA0A;
defparam \p1|diff_pos_x[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N5
dffeas \p1|diff_pos_x[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector723~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[1] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N10
cycloneive_lcell_comb \p1|Selector722~0 (
// Equation(s):
// \p1|Selector722~0_combout  = (\p1|state.eval5~q  & (\p1|Add10~4_combout )) # (!\p1|state.eval5~q  & ((\p1|Add9~4_combout )))

	.dataa(gnd),
	.datab(\p1|Add10~4_combout ),
	.datac(\p1|state.eval5~q ),
	.datad(\p1|Add9~4_combout ),
	.cin(gnd),
	.combout(\p1|Selector722~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector722~0 .lut_mask = 16'hCFC0;
defparam \p1|Selector722~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N11
dffeas \p1|diff_pos_x[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector722~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_x[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_x[2] .is_wysiwyg = "true";
defparam \p1|diff_pos_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N15
dffeas \p1|aux4[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[0] .is_wysiwyg = "true";
defparam \p1|aux4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N0
cycloneive_lcell_comb \p1|Add11~0 (
// Equation(s):
// \p1|Add11~0_combout  = (\p1|aux2 [0] & ((GND) # (!\p1|aux4 [0]))) # (!\p1|aux2 [0] & (\p1|aux4 [0] $ (GND)))
// \p1|Add11~1  = CARRY((\p1|aux2 [0]) # (!\p1|aux4 [0]))

	.dataa(\p1|aux2 [0]),
	.datab(\p1|aux4 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add11~0_combout ),
	.cout(\p1|Add11~1 ));
// synopsys translate_off
defparam \p1|Add11~0 .lut_mask = 16'h66BB;
defparam \p1|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N28
cycloneive_lcell_comb \p1|diff_pos_y[0]~1 (
// Equation(s):
// \p1|diff_pos_y[0]~1_combout  = (\p1|state.eval5~q  & ((\p1|state.eval6~q  & ((\p1|diff_pos_y [0]))) # (!\p1|state.eval6~q  & (\p1|Add11~0_combout )))) # (!\p1|state.eval5~q  & (((\p1|diff_pos_y [0]))))

	.dataa(\p1|state.eval5~q ),
	.datab(\p1|Add11~0_combout ),
	.datac(\p1|diff_pos_y [0]),
	.datad(\p1|state.eval6~q ),
	.cin(gnd),
	.combout(\p1|diff_pos_y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_y[0]~1 .lut_mask = 16'hF0D8;
defparam \p1|diff_pos_y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N29
dffeas \p1|diff_pos_y[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|diff_pos_y[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[0] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N0
cycloneive_lcell_comb \p1|Add14~0 (
// Equation(s):
// \p1|Add14~0_combout  = \p1|diff_pos_y [0] $ (VCC)
// \p1|Add14~1  = CARRY(\p1|diff_pos_y [0])

	.dataa(\p1|diff_pos_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add14~0_combout ),
	.cout(\p1|Add14~1 ));
// synopsys translate_off
defparam \p1|Add14~0 .lut_mask = 16'h55AA;
defparam \p1|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N0
cycloneive_lcell_comb \p1|Add13~0 (
// Equation(s):
// \p1|Add13~0_combout  = (\p1|sum [0] & (\p1|diff_pos_x [0] $ (VCC))) # (!\p1|sum [0] & (\p1|diff_pos_x [0] & VCC))
// \p1|Add13~1  = CARRY((\p1|sum [0] & \p1|diff_pos_x [0]))

	.dataa(\p1|sum [0]),
	.datab(\p1|diff_pos_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|Add13~0_combout ),
	.cout(\p1|Add13~1 ));
// synopsys translate_off
defparam \p1|Add13~0 .lut_mask = 16'h6688;
defparam \p1|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N0
cycloneive_lcell_comb \p1|sum[0]~32 (
// Equation(s):
// \p1|sum[0]~32_combout  = (\p1|Add14~0_combout  & (\p1|Add13~0_combout  $ (VCC))) # (!\p1|Add14~0_combout  & (\p1|Add13~0_combout  & VCC))
// \p1|sum[0]~33  = CARRY((\p1|Add14~0_combout  & \p1|Add13~0_combout ))

	.dataa(\p1|Add14~0_combout ),
	.datab(\p1|Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p1|sum[0]~32_combout ),
	.cout(\p1|sum[0]~33 ));
// synopsys translate_off
defparam \p1|sum[0]~32 .lut_mask = 16'h6688;
defparam \p1|sum[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N1
dffeas \p1|sum[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[0] .is_wysiwyg = "true";
defparam \p1|sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N2
cycloneive_lcell_comb \p1|Add13~2 (
// Equation(s):
// \p1|Add13~2_combout  = (\p1|sum [1] & ((\p1|diff_pos_x [1] & (\p1|Add13~1  & VCC)) # (!\p1|diff_pos_x [1] & (!\p1|Add13~1 )))) # (!\p1|sum [1] & ((\p1|diff_pos_x [1] & (!\p1|Add13~1 )) # (!\p1|diff_pos_x [1] & ((\p1|Add13~1 ) # (GND)))))
// \p1|Add13~3  = CARRY((\p1|sum [1] & (!\p1|diff_pos_x [1] & !\p1|Add13~1 )) # (!\p1|sum [1] & ((!\p1|Add13~1 ) # (!\p1|diff_pos_x [1]))))

	.dataa(\p1|sum [1]),
	.datab(\p1|diff_pos_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~1 ),
	.combout(\p1|Add13~2_combout ),
	.cout(\p1|Add13~3 ));
// synopsys translate_off
defparam \p1|Add13~2 .lut_mask = 16'h9617;
defparam \p1|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y15_N25
dffeas \p1|aux4[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[1] .is_wysiwyg = "true";
defparam \p1|aux4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N2
cycloneive_lcell_comb \p1|Add11~2 (
// Equation(s):
// \p1|Add11~2_combout  = (\p1|aux2 [1] & ((\p1|aux4 [1] & (!\p1|Add11~1 )) # (!\p1|aux4 [1] & (\p1|Add11~1  & VCC)))) # (!\p1|aux2 [1] & ((\p1|aux4 [1] & ((\p1|Add11~1 ) # (GND))) # (!\p1|aux4 [1] & (!\p1|Add11~1 ))))
// \p1|Add11~3  = CARRY((\p1|aux2 [1] & (\p1|aux4 [1] & !\p1|Add11~1 )) # (!\p1|aux2 [1] & ((\p1|aux4 [1]) # (!\p1|Add11~1 ))))

	.dataa(\p1|aux2 [1]),
	.datab(\p1|aux4 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~1 ),
	.combout(\p1|Add11~2_combout ),
	.cout(\p1|Add11~3 ));
// synopsys translate_off
defparam \p1|Add11~2 .lut_mask = 16'h694D;
defparam \p1|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N0
cycloneive_lcell_comb \p1|Add12~1 (
// Equation(s):
// \p1|Add12~1_cout  = CARRY(!\p1|diff_pos_y [0])

	.dataa(gnd),
	.datab(\p1|diff_pos_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\p1|Add12~1_cout ));
// synopsys translate_off
defparam \p1|Add12~1 .lut_mask = 16'h0033;
defparam \p1|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N2
cycloneive_lcell_comb \p1|Add12~2 (
// Equation(s):
// \p1|Add12~2_combout  = (\p1|diff_pos_y [1] & ((\p1|Add12~1_cout ) # (GND))) # (!\p1|diff_pos_y [1] & (!\p1|Add12~1_cout ))
// \p1|Add12~3  = CARRY((\p1|diff_pos_y [1]) # (!\p1|Add12~1_cout ))

	.dataa(\p1|diff_pos_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~1_cout ),
	.combout(\p1|Add12~2_combout ),
	.cout(\p1|Add12~3 ));
// synopsys translate_off
defparam \p1|Add12~2 .lut_mask = 16'hA5AF;
defparam \p1|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N2
cycloneive_lcell_comb \p1|Selector755~0 (
// Equation(s):
// \p1|Selector755~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~2_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~2_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~2_combout ),
	.datad(\p1|Add12~2_combout ),
	.cin(gnd),
	.combout(\p1|Selector755~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector755~0 .lut_mask = 16'hFC30;
defparam \p1|Selector755~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneive_lcell_comb \p1|aux4[31]~feeder (
// Equation(s):
// \p1|aux4[31]~feeder_combout  = \p1|pos_Y|dataRead [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [31]),
	.cin(gnd),
	.combout(\p1|aux4[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[31]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N15
dffeas \p1|aux4[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[31] .is_wysiwyg = "true";
defparam \p1|aux4[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N13
dffeas \p1|aux4[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[30] .is_wysiwyg = "true";
defparam \p1|aux4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \p1|aux4[29]~feeder (
// Equation(s):
// \p1|aux4[29]~feeder_combout  = \p1|pos_Y|dataRead [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [29]),
	.cin(gnd),
	.combout(\p1|aux4[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[29]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N1
dffeas \p1|aux4[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[29] .is_wysiwyg = "true";
defparam \p1|aux4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneive_lcell_comb \p1|aux4[28]~feeder (
// Equation(s):
// \p1|aux4[28]~feeder_combout  = \p1|pos_Y|dataRead [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [28]),
	.cin(gnd),
	.combout(\p1|aux4[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[28]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N7
dffeas \p1|aux4[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[28] .is_wysiwyg = "true";
defparam \p1|aux4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N27
dffeas \p1|aux4[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[27] .is_wysiwyg = "true";
defparam \p1|aux4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneive_lcell_comb \p1|aux4[26]~feeder (
// Equation(s):
// \p1|aux4[26]~feeder_combout  = \p1|pos_Y|dataRead [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|aux4[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[26]~feeder .lut_mask = 16'hF0F0;
defparam \p1|aux4[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N17
dffeas \p1|aux4[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[26] .is_wysiwyg = "true";
defparam \p1|aux4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \p1|aux4[25]~feeder (
// Equation(s):
// \p1|aux4[25]~feeder_combout  = \p1|pos_Y|dataRead [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [25]),
	.cin(gnd),
	.combout(\p1|aux4[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[25]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N13
dffeas \p1|aux4[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[25] .is_wysiwyg = "true";
defparam \p1|aux4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneive_lcell_comb \p1|aux4[24]~feeder (
// Equation(s):
// \p1|aux4[24]~feeder_combout  = \p1|pos_Y|dataRead [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [24]),
	.cin(gnd),
	.combout(\p1|aux4[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[24]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N31
dffeas \p1|aux4[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[24] .is_wysiwyg = "true";
defparam \p1|aux4[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N1
dffeas \p1|aux4[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[23] .is_wysiwyg = "true";
defparam \p1|aux4[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N5
dffeas \p1|aux4[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[22] .is_wysiwyg = "true";
defparam \p1|aux4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N12
cycloneive_lcell_comb \p1|aux4[21]~feeder (
// Equation(s):
// \p1|aux4[21]~feeder_combout  = \p1|pos_Y|dataRead [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [21]),
	.cin(gnd),
	.combout(\p1|aux4[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[21]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N13
dffeas \p1|aux4[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[21] .is_wysiwyg = "true";
defparam \p1|aux4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N11
dffeas \p1|aux4[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[20] .is_wysiwyg = "true";
defparam \p1|aux4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N31
dffeas \p1|aux4[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[19] .is_wysiwyg = "true";
defparam \p1|aux4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N27
dffeas \p1|aux4[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[18] .is_wysiwyg = "true";
defparam \p1|aux4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \p1|aux4[17]~feeder (
// Equation(s):
// \p1|aux4[17]~feeder_combout  = \p1|pos_Y|dataRead [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [17]),
	.cin(gnd),
	.combout(\p1|aux4[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[17]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N29
dffeas \p1|aux4[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[17] .is_wysiwyg = "true";
defparam \p1|aux4[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N25
dffeas \p1|aux4[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[16] .is_wysiwyg = "true";
defparam \p1|aux4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N16
cycloneive_lcell_comb \p1|aux4[15]~feeder (
// Equation(s):
// \p1|aux4[15]~feeder_combout  = \p1|pos_Y|dataRead [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [15]),
	.cin(gnd),
	.combout(\p1|aux4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[15]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N17
dffeas \p1|aux4[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[15] .is_wysiwyg = "true";
defparam \p1|aux4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N11
dffeas \p1|aux4[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[14] .is_wysiwyg = "true";
defparam \p1|aux4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N26
cycloneive_lcell_comb \p1|aux4[13]~feeder (
// Equation(s):
// \p1|aux4[13]~feeder_combout  = \p1|pos_Y|dataRead [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|aux4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[13]~feeder .lut_mask = 16'hF0F0;
defparam \p1|aux4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N27
dffeas \p1|aux4[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[13] .is_wysiwyg = "true";
defparam \p1|aux4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N20
cycloneive_lcell_comb \p1|aux4[12]~feeder (
// Equation(s):
// \p1|aux4[12]~feeder_combout  = \p1|pos_Y|dataRead [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [12]),
	.cin(gnd),
	.combout(\p1|aux4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[12]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N21
dffeas \p1|aux4[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[12] .is_wysiwyg = "true";
defparam \p1|aux4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \p1|aux4[11]~feeder (
// Equation(s):
// \p1|aux4[11]~feeder_combout  = \p1|pos_Y|dataRead [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [11]),
	.cin(gnd),
	.combout(\p1|aux4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N25
dffeas \p1|aux4[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[11] .is_wysiwyg = "true";
defparam \p1|aux4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \p1|aux4[10]~feeder (
// Equation(s):
// \p1|aux4[10]~feeder_combout  = \p1|pos_Y|dataRead [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [10]),
	.cin(gnd),
	.combout(\p1|aux4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[10]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N7
dffeas \p1|aux4[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[10] .is_wysiwyg = "true";
defparam \p1|aux4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N27
dffeas \p1|aux4[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[9] .is_wysiwyg = "true";
defparam \p1|aux4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \p1|aux4[8]~feeder (
// Equation(s):
// \p1|aux4[8]~feeder_combout  = \p1|pos_Y|dataRead [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [8]),
	.cin(gnd),
	.combout(\p1|aux4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N13
dffeas \p1|aux4[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[8] .is_wysiwyg = "true";
defparam \p1|aux4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N29
dffeas \p1|aux4[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[7] .is_wysiwyg = "true";
defparam \p1|aux4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N14
cycloneive_lcell_comb \p1|aux4[6]~feeder (
// Equation(s):
// \p1|aux4[6]~feeder_combout  = \p1|pos_Y|dataRead [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|aux4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[6]~feeder .lut_mask = 16'hF0F0;
defparam \p1|aux4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N15
dffeas \p1|aux4[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[6] .is_wysiwyg = "true";
defparam \p1|aux4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N28
cycloneive_lcell_comb \p1|aux4[5]~feeder (
// Equation(s):
// \p1|aux4[5]~feeder_combout  = \p1|pos_Y|dataRead [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|pos_Y|dataRead [5]),
	.cin(gnd),
	.combout(\p1|aux4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[5]~feeder .lut_mask = 16'hFF00;
defparam \p1|aux4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N29
dffeas \p1|aux4[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[5] .is_wysiwyg = "true";
defparam \p1|aux4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N1
dffeas \p1|aux4[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[4] .is_wysiwyg = "true";
defparam \p1|aux4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \p1|aux4[3]~feeder (
// Equation(s):
// \p1|aux4[3]~feeder_combout  = \p1|pos_Y|dataRead [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|pos_Y|dataRead [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|aux4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|aux4[3]~feeder .lut_mask = 16'hF0F0;
defparam \p1|aux4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N27
dffeas \p1|aux4[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|aux4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[3] .is_wysiwyg = "true";
defparam \p1|aux4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N23
dffeas \p1|aux4[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|pos_Y|dataRead [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.eval3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|aux4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|aux4[2] .is_wysiwyg = "true";
defparam \p1|aux4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N4
cycloneive_lcell_comb \p1|Add11~4 (
// Equation(s):
// \p1|Add11~4_combout  = ((\p1|aux4 [2] $ (\p1|aux2 [2] $ (\p1|Add11~3 )))) # (GND)
// \p1|Add11~5  = CARRY((\p1|aux4 [2] & (\p1|aux2 [2] & !\p1|Add11~3 )) # (!\p1|aux4 [2] & ((\p1|aux2 [2]) # (!\p1|Add11~3 ))))

	.dataa(\p1|aux4 [2]),
	.datab(\p1|aux2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~3 ),
	.combout(\p1|Add11~4_combout ),
	.cout(\p1|Add11~5 ));
// synopsys translate_off
defparam \p1|Add11~4 .lut_mask = 16'h964D;
defparam \p1|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N6
cycloneive_lcell_comb \p1|Add11~6 (
// Equation(s):
// \p1|Add11~6_combout  = (\p1|aux2 [3] & ((\p1|aux4 [3] & (!\p1|Add11~5 )) # (!\p1|aux4 [3] & (\p1|Add11~5  & VCC)))) # (!\p1|aux2 [3] & ((\p1|aux4 [3] & ((\p1|Add11~5 ) # (GND))) # (!\p1|aux4 [3] & (!\p1|Add11~5 ))))
// \p1|Add11~7  = CARRY((\p1|aux2 [3] & (\p1|aux4 [3] & !\p1|Add11~5 )) # (!\p1|aux2 [3] & ((\p1|aux4 [3]) # (!\p1|Add11~5 ))))

	.dataa(\p1|aux2 [3]),
	.datab(\p1|aux4 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~5 ),
	.combout(\p1|Add11~6_combout ),
	.cout(\p1|Add11~7 ));
// synopsys translate_off
defparam \p1|Add11~6 .lut_mask = 16'h694D;
defparam \p1|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N8
cycloneive_lcell_comb \p1|Add11~8 (
// Equation(s):
// \p1|Add11~8_combout  = ((\p1|aux2 [4] $ (\p1|aux4 [4] $ (\p1|Add11~7 )))) # (GND)
// \p1|Add11~9  = CARRY((\p1|aux2 [4] & ((!\p1|Add11~7 ) # (!\p1|aux4 [4]))) # (!\p1|aux2 [4] & (!\p1|aux4 [4] & !\p1|Add11~7 )))

	.dataa(\p1|aux2 [4]),
	.datab(\p1|aux4 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~7 ),
	.combout(\p1|Add11~8_combout ),
	.cout(\p1|Add11~9 ));
// synopsys translate_off
defparam \p1|Add11~8 .lut_mask = 16'h962B;
defparam \p1|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N10
cycloneive_lcell_comb \p1|Add11~10 (
// Equation(s):
// \p1|Add11~10_combout  = (\p1|aux4 [5] & ((\p1|aux2 [5] & (!\p1|Add11~9 )) # (!\p1|aux2 [5] & ((\p1|Add11~9 ) # (GND))))) # (!\p1|aux4 [5] & ((\p1|aux2 [5] & (\p1|Add11~9  & VCC)) # (!\p1|aux2 [5] & (!\p1|Add11~9 ))))
// \p1|Add11~11  = CARRY((\p1|aux4 [5] & ((!\p1|Add11~9 ) # (!\p1|aux2 [5]))) # (!\p1|aux4 [5] & (!\p1|aux2 [5] & !\p1|Add11~9 )))

	.dataa(\p1|aux4 [5]),
	.datab(\p1|aux2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~9 ),
	.combout(\p1|Add11~10_combout ),
	.cout(\p1|Add11~11 ));
// synopsys translate_off
defparam \p1|Add11~10 .lut_mask = 16'h692B;
defparam \p1|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N12
cycloneive_lcell_comb \p1|Add11~12 (
// Equation(s):
// \p1|Add11~12_combout  = ((\p1|aux2 [6] $ (\p1|aux4 [6] $ (\p1|Add11~11 )))) # (GND)
// \p1|Add11~13  = CARRY((\p1|aux2 [6] & ((!\p1|Add11~11 ) # (!\p1|aux4 [6]))) # (!\p1|aux2 [6] & (!\p1|aux4 [6] & !\p1|Add11~11 )))

	.dataa(\p1|aux2 [6]),
	.datab(\p1|aux4 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~11 ),
	.combout(\p1|Add11~12_combout ),
	.cout(\p1|Add11~13 ));
// synopsys translate_off
defparam \p1|Add11~12 .lut_mask = 16'h962B;
defparam \p1|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N14
cycloneive_lcell_comb \p1|Add11~14 (
// Equation(s):
// \p1|Add11~14_combout  = (\p1|aux2 [7] & ((\p1|aux4 [7] & (!\p1|Add11~13 )) # (!\p1|aux4 [7] & (\p1|Add11~13  & VCC)))) # (!\p1|aux2 [7] & ((\p1|aux4 [7] & ((\p1|Add11~13 ) # (GND))) # (!\p1|aux4 [7] & (!\p1|Add11~13 ))))
// \p1|Add11~15  = CARRY((\p1|aux2 [7] & (\p1|aux4 [7] & !\p1|Add11~13 )) # (!\p1|aux2 [7] & ((\p1|aux4 [7]) # (!\p1|Add11~13 ))))

	.dataa(\p1|aux2 [7]),
	.datab(\p1|aux4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~13 ),
	.combout(\p1|Add11~14_combout ),
	.cout(\p1|Add11~15 ));
// synopsys translate_off
defparam \p1|Add11~14 .lut_mask = 16'h694D;
defparam \p1|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N16
cycloneive_lcell_comb \p1|Add11~16 (
// Equation(s):
// \p1|Add11~16_combout  = ((\p1|aux2 [8] $ (\p1|aux4 [8] $ (\p1|Add11~15 )))) # (GND)
// \p1|Add11~17  = CARRY((\p1|aux2 [8] & ((!\p1|Add11~15 ) # (!\p1|aux4 [8]))) # (!\p1|aux2 [8] & (!\p1|aux4 [8] & !\p1|Add11~15 )))

	.dataa(\p1|aux2 [8]),
	.datab(\p1|aux4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~15 ),
	.combout(\p1|Add11~16_combout ),
	.cout(\p1|Add11~17 ));
// synopsys translate_off
defparam \p1|Add11~16 .lut_mask = 16'h962B;
defparam \p1|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N18
cycloneive_lcell_comb \p1|Add11~18 (
// Equation(s):
// \p1|Add11~18_combout  = (\p1|aux4 [9] & ((\p1|aux2 [9] & (!\p1|Add11~17 )) # (!\p1|aux2 [9] & ((\p1|Add11~17 ) # (GND))))) # (!\p1|aux4 [9] & ((\p1|aux2 [9] & (\p1|Add11~17  & VCC)) # (!\p1|aux2 [9] & (!\p1|Add11~17 ))))
// \p1|Add11~19  = CARRY((\p1|aux4 [9] & ((!\p1|Add11~17 ) # (!\p1|aux2 [9]))) # (!\p1|aux4 [9] & (!\p1|aux2 [9] & !\p1|Add11~17 )))

	.dataa(\p1|aux4 [9]),
	.datab(\p1|aux2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~17 ),
	.combout(\p1|Add11~18_combout ),
	.cout(\p1|Add11~19 ));
// synopsys translate_off
defparam \p1|Add11~18 .lut_mask = 16'h692B;
defparam \p1|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N20
cycloneive_lcell_comb \p1|Add11~20 (
// Equation(s):
// \p1|Add11~20_combout  = ((\p1|aux2 [10] $ (\p1|aux4 [10] $ (\p1|Add11~19 )))) # (GND)
// \p1|Add11~21  = CARRY((\p1|aux2 [10] & ((!\p1|Add11~19 ) # (!\p1|aux4 [10]))) # (!\p1|aux2 [10] & (!\p1|aux4 [10] & !\p1|Add11~19 )))

	.dataa(\p1|aux2 [10]),
	.datab(\p1|aux4 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~19 ),
	.combout(\p1|Add11~20_combout ),
	.cout(\p1|Add11~21 ));
// synopsys translate_off
defparam \p1|Add11~20 .lut_mask = 16'h962B;
defparam \p1|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N22
cycloneive_lcell_comb \p1|Add11~22 (
// Equation(s):
// \p1|Add11~22_combout  = (\p1|aux4 [11] & ((\p1|aux2 [11] & (!\p1|Add11~21 )) # (!\p1|aux2 [11] & ((\p1|Add11~21 ) # (GND))))) # (!\p1|aux4 [11] & ((\p1|aux2 [11] & (\p1|Add11~21  & VCC)) # (!\p1|aux2 [11] & (!\p1|Add11~21 ))))
// \p1|Add11~23  = CARRY((\p1|aux4 [11] & ((!\p1|Add11~21 ) # (!\p1|aux2 [11]))) # (!\p1|aux4 [11] & (!\p1|aux2 [11] & !\p1|Add11~21 )))

	.dataa(\p1|aux4 [11]),
	.datab(\p1|aux2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~21 ),
	.combout(\p1|Add11~22_combout ),
	.cout(\p1|Add11~23 ));
// synopsys translate_off
defparam \p1|Add11~22 .lut_mask = 16'h692B;
defparam \p1|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N24
cycloneive_lcell_comb \p1|Add11~24 (
// Equation(s):
// \p1|Add11~24_combout  = ((\p1|aux2 [12] $ (\p1|aux4 [12] $ (\p1|Add11~23 )))) # (GND)
// \p1|Add11~25  = CARRY((\p1|aux2 [12] & ((!\p1|Add11~23 ) # (!\p1|aux4 [12]))) # (!\p1|aux2 [12] & (!\p1|aux4 [12] & !\p1|Add11~23 )))

	.dataa(\p1|aux2 [12]),
	.datab(\p1|aux4 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~23 ),
	.combout(\p1|Add11~24_combout ),
	.cout(\p1|Add11~25 ));
// synopsys translate_off
defparam \p1|Add11~24 .lut_mask = 16'h962B;
defparam \p1|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N26
cycloneive_lcell_comb \p1|Add11~26 (
// Equation(s):
// \p1|Add11~26_combout  = (\p1|aux4 [13] & ((\p1|aux2 [13] & (!\p1|Add11~25 )) # (!\p1|aux2 [13] & ((\p1|Add11~25 ) # (GND))))) # (!\p1|aux4 [13] & ((\p1|aux2 [13] & (\p1|Add11~25  & VCC)) # (!\p1|aux2 [13] & (!\p1|Add11~25 ))))
// \p1|Add11~27  = CARRY((\p1|aux4 [13] & ((!\p1|Add11~25 ) # (!\p1|aux2 [13]))) # (!\p1|aux4 [13] & (!\p1|aux2 [13] & !\p1|Add11~25 )))

	.dataa(\p1|aux4 [13]),
	.datab(\p1|aux2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~25 ),
	.combout(\p1|Add11~26_combout ),
	.cout(\p1|Add11~27 ));
// synopsys translate_off
defparam \p1|Add11~26 .lut_mask = 16'h692B;
defparam \p1|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N28
cycloneive_lcell_comb \p1|Add11~28 (
// Equation(s):
// \p1|Add11~28_combout  = ((\p1|aux4 [14] $ (\p1|aux2 [14] $ (\p1|Add11~27 )))) # (GND)
// \p1|Add11~29  = CARRY((\p1|aux4 [14] & (\p1|aux2 [14] & !\p1|Add11~27 )) # (!\p1|aux4 [14] & ((\p1|aux2 [14]) # (!\p1|Add11~27 ))))

	.dataa(\p1|aux4 [14]),
	.datab(\p1|aux2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~27 ),
	.combout(\p1|Add11~28_combout ),
	.cout(\p1|Add11~29 ));
// synopsys translate_off
defparam \p1|Add11~28 .lut_mask = 16'h964D;
defparam \p1|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N30
cycloneive_lcell_comb \p1|Add11~30 (
// Equation(s):
// \p1|Add11~30_combout  = (\p1|aux4 [15] & ((\p1|aux2 [15] & (!\p1|Add11~29 )) # (!\p1|aux2 [15] & ((\p1|Add11~29 ) # (GND))))) # (!\p1|aux4 [15] & ((\p1|aux2 [15] & (\p1|Add11~29  & VCC)) # (!\p1|aux2 [15] & (!\p1|Add11~29 ))))
// \p1|Add11~31  = CARRY((\p1|aux4 [15] & ((!\p1|Add11~29 ) # (!\p1|aux2 [15]))) # (!\p1|aux4 [15] & (!\p1|aux2 [15] & !\p1|Add11~29 )))

	.dataa(\p1|aux4 [15]),
	.datab(\p1|aux2 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~29 ),
	.combout(\p1|Add11~30_combout ),
	.cout(\p1|Add11~31 ));
// synopsys translate_off
defparam \p1|Add11~30 .lut_mask = 16'h692B;
defparam \p1|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N0
cycloneive_lcell_comb \p1|Add11~32 (
// Equation(s):
// \p1|Add11~32_combout  = ((\p1|aux2 [16] $ (\p1|aux4 [16] $ (\p1|Add11~31 )))) # (GND)
// \p1|Add11~33  = CARRY((\p1|aux2 [16] & ((!\p1|Add11~31 ) # (!\p1|aux4 [16]))) # (!\p1|aux2 [16] & (!\p1|aux4 [16] & !\p1|Add11~31 )))

	.dataa(\p1|aux2 [16]),
	.datab(\p1|aux4 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~31 ),
	.combout(\p1|Add11~32_combout ),
	.cout(\p1|Add11~33 ));
// synopsys translate_off
defparam \p1|Add11~32 .lut_mask = 16'h962B;
defparam \p1|Add11~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N2
cycloneive_lcell_comb \p1|Add11~34 (
// Equation(s):
// \p1|Add11~34_combout  = (\p1|aux2 [17] & ((\p1|aux4 [17] & (!\p1|Add11~33 )) # (!\p1|aux4 [17] & (\p1|Add11~33  & VCC)))) # (!\p1|aux2 [17] & ((\p1|aux4 [17] & ((\p1|Add11~33 ) # (GND))) # (!\p1|aux4 [17] & (!\p1|Add11~33 ))))
// \p1|Add11~35  = CARRY((\p1|aux2 [17] & (\p1|aux4 [17] & !\p1|Add11~33 )) # (!\p1|aux2 [17] & ((\p1|aux4 [17]) # (!\p1|Add11~33 ))))

	.dataa(\p1|aux2 [17]),
	.datab(\p1|aux4 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~33 ),
	.combout(\p1|Add11~34_combout ),
	.cout(\p1|Add11~35 ));
// synopsys translate_off
defparam \p1|Add11~34 .lut_mask = 16'h694D;
defparam \p1|Add11~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N4
cycloneive_lcell_comb \p1|Add11~36 (
// Equation(s):
// \p1|Add11~36_combout  = ((\p1|aux4 [18] $ (\p1|aux2 [18] $ (\p1|Add11~35 )))) # (GND)
// \p1|Add11~37  = CARRY((\p1|aux4 [18] & (\p1|aux2 [18] & !\p1|Add11~35 )) # (!\p1|aux4 [18] & ((\p1|aux2 [18]) # (!\p1|Add11~35 ))))

	.dataa(\p1|aux4 [18]),
	.datab(\p1|aux2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~35 ),
	.combout(\p1|Add11~36_combout ),
	.cout(\p1|Add11~37 ));
// synopsys translate_off
defparam \p1|Add11~36 .lut_mask = 16'h964D;
defparam \p1|Add11~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N6
cycloneive_lcell_comb \p1|Add11~38 (
// Equation(s):
// \p1|Add11~38_combout  = (\p1|aux4 [19] & ((\p1|aux2 [19] & (!\p1|Add11~37 )) # (!\p1|aux2 [19] & ((\p1|Add11~37 ) # (GND))))) # (!\p1|aux4 [19] & ((\p1|aux2 [19] & (\p1|Add11~37  & VCC)) # (!\p1|aux2 [19] & (!\p1|Add11~37 ))))
// \p1|Add11~39  = CARRY((\p1|aux4 [19] & ((!\p1|Add11~37 ) # (!\p1|aux2 [19]))) # (!\p1|aux4 [19] & (!\p1|aux2 [19] & !\p1|Add11~37 )))

	.dataa(\p1|aux4 [19]),
	.datab(\p1|aux2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~37 ),
	.combout(\p1|Add11~38_combout ),
	.cout(\p1|Add11~39 ));
// synopsys translate_off
defparam \p1|Add11~38 .lut_mask = 16'h692B;
defparam \p1|Add11~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N8
cycloneive_lcell_comb \p1|Add11~40 (
// Equation(s):
// \p1|Add11~40_combout  = ((\p1|aux4 [20] $ (\p1|aux2 [20] $ (\p1|Add11~39 )))) # (GND)
// \p1|Add11~41  = CARRY((\p1|aux4 [20] & (\p1|aux2 [20] & !\p1|Add11~39 )) # (!\p1|aux4 [20] & ((\p1|aux2 [20]) # (!\p1|Add11~39 ))))

	.dataa(\p1|aux4 [20]),
	.datab(\p1|aux2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~39 ),
	.combout(\p1|Add11~40_combout ),
	.cout(\p1|Add11~41 ));
// synopsys translate_off
defparam \p1|Add11~40 .lut_mask = 16'h964D;
defparam \p1|Add11~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N10
cycloneive_lcell_comb \p1|Add11~42 (
// Equation(s):
// \p1|Add11~42_combout  = (\p1|aux2 [21] & ((\p1|aux4 [21] & (!\p1|Add11~41 )) # (!\p1|aux4 [21] & (\p1|Add11~41  & VCC)))) # (!\p1|aux2 [21] & ((\p1|aux4 [21] & ((\p1|Add11~41 ) # (GND))) # (!\p1|aux4 [21] & (!\p1|Add11~41 ))))
// \p1|Add11~43  = CARRY((\p1|aux2 [21] & (\p1|aux4 [21] & !\p1|Add11~41 )) # (!\p1|aux2 [21] & ((\p1|aux4 [21]) # (!\p1|Add11~41 ))))

	.dataa(\p1|aux2 [21]),
	.datab(\p1|aux4 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~41 ),
	.combout(\p1|Add11~42_combout ),
	.cout(\p1|Add11~43 ));
// synopsys translate_off
defparam \p1|Add11~42 .lut_mask = 16'h694D;
defparam \p1|Add11~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N12
cycloneive_lcell_comb \p1|Add11~44 (
// Equation(s):
// \p1|Add11~44_combout  = ((\p1|aux2 [22] $ (\p1|aux4 [22] $ (\p1|Add11~43 )))) # (GND)
// \p1|Add11~45  = CARRY((\p1|aux2 [22] & ((!\p1|Add11~43 ) # (!\p1|aux4 [22]))) # (!\p1|aux2 [22] & (!\p1|aux4 [22] & !\p1|Add11~43 )))

	.dataa(\p1|aux2 [22]),
	.datab(\p1|aux4 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~43 ),
	.combout(\p1|Add11~44_combout ),
	.cout(\p1|Add11~45 ));
// synopsys translate_off
defparam \p1|Add11~44 .lut_mask = 16'h962B;
defparam \p1|Add11~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N14
cycloneive_lcell_comb \p1|Add11~46 (
// Equation(s):
// \p1|Add11~46_combout  = (\p1|aux2 [23] & ((\p1|aux4 [23] & (!\p1|Add11~45 )) # (!\p1|aux4 [23] & (\p1|Add11~45  & VCC)))) # (!\p1|aux2 [23] & ((\p1|aux4 [23] & ((\p1|Add11~45 ) # (GND))) # (!\p1|aux4 [23] & (!\p1|Add11~45 ))))
// \p1|Add11~47  = CARRY((\p1|aux2 [23] & (\p1|aux4 [23] & !\p1|Add11~45 )) # (!\p1|aux2 [23] & ((\p1|aux4 [23]) # (!\p1|Add11~45 ))))

	.dataa(\p1|aux2 [23]),
	.datab(\p1|aux4 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~45 ),
	.combout(\p1|Add11~46_combout ),
	.cout(\p1|Add11~47 ));
// synopsys translate_off
defparam \p1|Add11~46 .lut_mask = 16'h694D;
defparam \p1|Add11~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N16
cycloneive_lcell_comb \p1|Add11~48 (
// Equation(s):
// \p1|Add11~48_combout  = ((\p1|aux4 [24] $ (\p1|aux2 [24] $ (\p1|Add11~47 )))) # (GND)
// \p1|Add11~49  = CARRY((\p1|aux4 [24] & (\p1|aux2 [24] & !\p1|Add11~47 )) # (!\p1|aux4 [24] & ((\p1|aux2 [24]) # (!\p1|Add11~47 ))))

	.dataa(\p1|aux4 [24]),
	.datab(\p1|aux2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~47 ),
	.combout(\p1|Add11~48_combout ),
	.cout(\p1|Add11~49 ));
// synopsys translate_off
defparam \p1|Add11~48 .lut_mask = 16'h964D;
defparam \p1|Add11~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N18
cycloneive_lcell_comb \p1|Add11~50 (
// Equation(s):
// \p1|Add11~50_combout  = (\p1|aux2 [25] & ((\p1|aux4 [25] & (!\p1|Add11~49 )) # (!\p1|aux4 [25] & (\p1|Add11~49  & VCC)))) # (!\p1|aux2 [25] & ((\p1|aux4 [25] & ((\p1|Add11~49 ) # (GND))) # (!\p1|aux4 [25] & (!\p1|Add11~49 ))))
// \p1|Add11~51  = CARRY((\p1|aux2 [25] & (\p1|aux4 [25] & !\p1|Add11~49 )) # (!\p1|aux2 [25] & ((\p1|aux4 [25]) # (!\p1|Add11~49 ))))

	.dataa(\p1|aux2 [25]),
	.datab(\p1|aux4 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~49 ),
	.combout(\p1|Add11~50_combout ),
	.cout(\p1|Add11~51 ));
// synopsys translate_off
defparam \p1|Add11~50 .lut_mask = 16'h694D;
defparam \p1|Add11~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N20
cycloneive_lcell_comb \p1|Add11~52 (
// Equation(s):
// \p1|Add11~52_combout  = ((\p1|aux2 [26] $ (\p1|aux4 [26] $ (\p1|Add11~51 )))) # (GND)
// \p1|Add11~53  = CARRY((\p1|aux2 [26] & ((!\p1|Add11~51 ) # (!\p1|aux4 [26]))) # (!\p1|aux2 [26] & (!\p1|aux4 [26] & !\p1|Add11~51 )))

	.dataa(\p1|aux2 [26]),
	.datab(\p1|aux4 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~51 ),
	.combout(\p1|Add11~52_combout ),
	.cout(\p1|Add11~53 ));
// synopsys translate_off
defparam \p1|Add11~52 .lut_mask = 16'h962B;
defparam \p1|Add11~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N22
cycloneive_lcell_comb \p1|Add11~54 (
// Equation(s):
// \p1|Add11~54_combout  = (\p1|aux4 [27] & ((\p1|aux2 [27] & (!\p1|Add11~53 )) # (!\p1|aux2 [27] & ((\p1|Add11~53 ) # (GND))))) # (!\p1|aux4 [27] & ((\p1|aux2 [27] & (\p1|Add11~53  & VCC)) # (!\p1|aux2 [27] & (!\p1|Add11~53 ))))
// \p1|Add11~55  = CARRY((\p1|aux4 [27] & ((!\p1|Add11~53 ) # (!\p1|aux2 [27]))) # (!\p1|aux4 [27] & (!\p1|aux2 [27] & !\p1|Add11~53 )))

	.dataa(\p1|aux4 [27]),
	.datab(\p1|aux2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~53 ),
	.combout(\p1|Add11~54_combout ),
	.cout(\p1|Add11~55 ));
// synopsys translate_off
defparam \p1|Add11~54 .lut_mask = 16'h692B;
defparam \p1|Add11~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N24
cycloneive_lcell_comb \p1|Add11~56 (
// Equation(s):
// \p1|Add11~56_combout  = ((\p1|aux4 [28] $ (\p1|aux2 [28] $ (\p1|Add11~55 )))) # (GND)
// \p1|Add11~57  = CARRY((\p1|aux4 [28] & (\p1|aux2 [28] & !\p1|Add11~55 )) # (!\p1|aux4 [28] & ((\p1|aux2 [28]) # (!\p1|Add11~55 ))))

	.dataa(\p1|aux4 [28]),
	.datab(\p1|aux2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~55 ),
	.combout(\p1|Add11~56_combout ),
	.cout(\p1|Add11~57 ));
// synopsys translate_off
defparam \p1|Add11~56 .lut_mask = 16'h964D;
defparam \p1|Add11~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N26
cycloneive_lcell_comb \p1|Add11~58 (
// Equation(s):
// \p1|Add11~58_combout  = (\p1|aux2 [29] & ((\p1|aux4 [29] & (!\p1|Add11~57 )) # (!\p1|aux4 [29] & (\p1|Add11~57  & VCC)))) # (!\p1|aux2 [29] & ((\p1|aux4 [29] & ((\p1|Add11~57 ) # (GND))) # (!\p1|aux4 [29] & (!\p1|Add11~57 ))))
// \p1|Add11~59  = CARRY((\p1|aux2 [29] & (\p1|aux4 [29] & !\p1|Add11~57 )) # (!\p1|aux2 [29] & ((\p1|aux4 [29]) # (!\p1|Add11~57 ))))

	.dataa(\p1|aux2 [29]),
	.datab(\p1|aux4 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~57 ),
	.combout(\p1|Add11~58_combout ),
	.cout(\p1|Add11~59 ));
// synopsys translate_off
defparam \p1|Add11~58 .lut_mask = 16'h694D;
defparam \p1|Add11~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N28
cycloneive_lcell_comb \p1|Add11~60 (
// Equation(s):
// \p1|Add11~60_combout  = ((\p1|aux4 [30] $ (\p1|aux2 [30] $ (\p1|Add11~59 )))) # (GND)
// \p1|Add11~61  = CARRY((\p1|aux4 [30] & (\p1|aux2 [30] & !\p1|Add11~59 )) # (!\p1|aux4 [30] & ((\p1|aux2 [30]) # (!\p1|Add11~59 ))))

	.dataa(\p1|aux4 [30]),
	.datab(\p1|aux2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add11~59 ),
	.combout(\p1|Add11~60_combout ),
	.cout(\p1|Add11~61 ));
// synopsys translate_off
defparam \p1|Add11~60 .lut_mask = 16'h964D;
defparam \p1|Add11~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N30
cycloneive_lcell_comb \p1|Add11~62 (
// Equation(s):
// \p1|Add11~62_combout  = \p1|aux4 [31] $ (\p1|Add11~61  $ (!\p1|aux2 [31]))

	.dataa(gnd),
	.datab(\p1|aux4 [31]),
	.datac(gnd),
	.datad(\p1|aux2 [31]),
	.cin(\p1|Add11~61 ),
	.combout(\p1|Add11~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add11~62 .lut_mask = 16'h3CC3;
defparam \p1|Add11~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \p1|diff_pos_y[31]~0 (
// Equation(s):
// \p1|diff_pos_y[31]~0_combout  = (\p1|state.eval5~q  & (\p1|Add11~62_combout )) # (!\p1|state.eval5~q  & ((\p1|diff_pos_y [31])))

	.dataa(\p1|Add11~62_combout ),
	.datab(gnd),
	.datac(\p1|diff_pos_y [31]),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|diff_pos_y[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_y[31]~0 .lut_mask = 16'hAAF0;
defparam \p1|diff_pos_y[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N4
cycloneive_lcell_comb \p1|Add12~4 (
// Equation(s):
// \p1|Add12~4_combout  = (\p1|diff_pos_y [2] & (!\p1|Add12~3  & VCC)) # (!\p1|diff_pos_y [2] & (\p1|Add12~3  $ (GND)))
// \p1|Add12~5  = CARRY((!\p1|diff_pos_y [2] & !\p1|Add12~3 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~3 ),
	.combout(\p1|Add12~4_combout ),
	.cout(\p1|Add12~5 ));
// synopsys translate_off
defparam \p1|Add12~4 .lut_mask = 16'h3C03;
defparam \p1|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N16
cycloneive_lcell_comb \p1|Selector754~0 (
// Equation(s):
// \p1|Selector754~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~4_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~4_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~4_combout ),
	.datad(\p1|Add12~4_combout ),
	.cin(gnd),
	.combout(\p1|Selector754~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector754~0 .lut_mask = 16'hFC30;
defparam \p1|Selector754~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N17
dffeas \p1|diff_pos_y[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector754~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[2] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N6
cycloneive_lcell_comb \p1|Add12~6 (
// Equation(s):
// \p1|Add12~6_combout  = (\p1|diff_pos_y [3] & ((\p1|Add12~5 ) # (GND))) # (!\p1|diff_pos_y [3] & (!\p1|Add12~5 ))
// \p1|Add12~7  = CARRY((\p1|diff_pos_y [3]) # (!\p1|Add12~5 ))

	.dataa(\p1|diff_pos_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~5 ),
	.combout(\p1|Add12~6_combout ),
	.cout(\p1|Add12~7 ));
// synopsys translate_off
defparam \p1|Add12~6 .lut_mask = 16'hA5AF;
defparam \p1|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N6
cycloneive_lcell_comb \p1|Selector753~0 (
// Equation(s):
// \p1|Selector753~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~6_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~6_combout )))

	.dataa(\p1|Add12~6_combout ),
	.datab(\p1|state.eval6~q ),
	.datac(gnd),
	.datad(\p1|Add11~6_combout ),
	.cin(gnd),
	.combout(\p1|Selector753~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector753~0 .lut_mask = 16'hBB88;
defparam \p1|Selector753~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N7
dffeas \p1|diff_pos_y[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector753~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[3] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N8
cycloneive_lcell_comb \p1|Add12~8 (
// Equation(s):
// \p1|Add12~8_combout  = (\p1|diff_pos_y [4] & (!\p1|Add12~7  & VCC)) # (!\p1|diff_pos_y [4] & (\p1|Add12~7  $ (GND)))
// \p1|Add12~9  = CARRY((!\p1|diff_pos_y [4] & !\p1|Add12~7 ))

	.dataa(\p1|diff_pos_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~7 ),
	.combout(\p1|Add12~8_combout ),
	.cout(\p1|Add12~9 ));
// synopsys translate_off
defparam \p1|Add12~8 .lut_mask = 16'h5A05;
defparam \p1|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N12
cycloneive_lcell_comb \p1|Selector752~0 (
// Equation(s):
// \p1|Selector752~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~8_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~8_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~8_combout ),
	.datad(\p1|Add11~8_combout ),
	.cin(gnd),
	.combout(\p1|Selector752~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector752~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector752~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N13
dffeas \p1|diff_pos_y[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector752~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[4] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N10
cycloneive_lcell_comb \p1|Add12~10 (
// Equation(s):
// \p1|Add12~10_combout  = (\p1|diff_pos_y [5] & ((\p1|Add12~9 ) # (GND))) # (!\p1|diff_pos_y [5] & (!\p1|Add12~9 ))
// \p1|Add12~11  = CARRY((\p1|diff_pos_y [5]) # (!\p1|Add12~9 ))

	.dataa(\p1|diff_pos_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~9 ),
	.combout(\p1|Add12~10_combout ),
	.cout(\p1|Add12~11 ));
// synopsys translate_off
defparam \p1|Add12~10 .lut_mask = 16'hA5AF;
defparam \p1|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N14
cycloneive_lcell_comb \p1|Selector751~0 (
// Equation(s):
// \p1|Selector751~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~10_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~10_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~10_combout ),
	.datad(\p1|Add11~10_combout ),
	.cin(gnd),
	.combout(\p1|Selector751~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector751~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector751~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N15
dffeas \p1|diff_pos_y[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector751~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[5] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N12
cycloneive_lcell_comb \p1|Add12~12 (
// Equation(s):
// \p1|Add12~12_combout  = (\p1|diff_pos_y [6] & (!\p1|Add12~11  & VCC)) # (!\p1|diff_pos_y [6] & (\p1|Add12~11  $ (GND)))
// \p1|Add12~13  = CARRY((!\p1|diff_pos_y [6] & !\p1|Add12~11 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~11 ),
	.combout(\p1|Add12~12_combout ),
	.cout(\p1|Add12~13 ));
// synopsys translate_off
defparam \p1|Add12~12 .lut_mask = 16'h3C03;
defparam \p1|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N20
cycloneive_lcell_comb \p1|Selector750~0 (
// Equation(s):
// \p1|Selector750~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~12_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~12_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~12_combout ),
	.datad(\p1|Add11~12_combout ),
	.cin(gnd),
	.combout(\p1|Selector750~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector750~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector750~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N21
dffeas \p1|diff_pos_y[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector750~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[6] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N14
cycloneive_lcell_comb \p1|Add12~14 (
// Equation(s):
// \p1|Add12~14_combout  = (\p1|diff_pos_y [7] & ((\p1|Add12~13 ) # (GND))) # (!\p1|diff_pos_y [7] & (!\p1|Add12~13 ))
// \p1|Add12~15  = CARRY((\p1|diff_pos_y [7]) # (!\p1|Add12~13 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~13 ),
	.combout(\p1|Add12~14_combout ),
	.cout(\p1|Add12~15 ));
// synopsys translate_off
defparam \p1|Add12~14 .lut_mask = 16'hC3CF;
defparam \p1|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N18
cycloneive_lcell_comb \p1|Selector749~0 (
// Equation(s):
// \p1|Selector749~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~14_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~14_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~14_combout ),
	.datad(\p1|Add11~14_combout ),
	.cin(gnd),
	.combout(\p1|Selector749~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector749~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector749~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N19
dffeas \p1|diff_pos_y[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector749~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[7] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N16
cycloneive_lcell_comb \p1|Add12~16 (
// Equation(s):
// \p1|Add12~16_combout  = (\p1|diff_pos_y [8] & (!\p1|Add12~15  & VCC)) # (!\p1|diff_pos_y [8] & (\p1|Add12~15  $ (GND)))
// \p1|Add12~17  = CARRY((!\p1|diff_pos_y [8] & !\p1|Add12~15 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~15 ),
	.combout(\p1|Add12~16_combout ),
	.cout(\p1|Add12~17 ));
// synopsys translate_off
defparam \p1|Add12~16 .lut_mask = 16'h3C03;
defparam \p1|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N0
cycloneive_lcell_comb \p1|Selector748~0 (
// Equation(s):
// \p1|Selector748~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~16_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~16_combout ))

	.dataa(\p1|Add11~16_combout ),
	.datab(\p1|state.eval6~q ),
	.datac(gnd),
	.datad(\p1|Add12~16_combout ),
	.cin(gnd),
	.combout(\p1|Selector748~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector748~0 .lut_mask = 16'hEE22;
defparam \p1|Selector748~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N1
dffeas \p1|diff_pos_y[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector748~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[8] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N18
cycloneive_lcell_comb \p1|Add12~18 (
// Equation(s):
// \p1|Add12~18_combout  = (\p1|diff_pos_y [9] & ((\p1|Add12~17 ) # (GND))) # (!\p1|diff_pos_y [9] & (!\p1|Add12~17 ))
// \p1|Add12~19  = CARRY((\p1|diff_pos_y [9]) # (!\p1|Add12~17 ))

	.dataa(\p1|diff_pos_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~17 ),
	.combout(\p1|Add12~18_combout ),
	.cout(\p1|Add12~19 ));
// synopsys translate_off
defparam \p1|Add12~18 .lut_mask = 16'hA5AF;
defparam \p1|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N26
cycloneive_lcell_comb \p1|Selector747~0 (
// Equation(s):
// \p1|Selector747~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~18_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~18_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~18_combout ),
	.datad(\p1|Add12~18_combout ),
	.cin(gnd),
	.combout(\p1|Selector747~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector747~0 .lut_mask = 16'hFC30;
defparam \p1|Selector747~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N27
dffeas \p1|diff_pos_y[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector747~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[9] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N20
cycloneive_lcell_comb \p1|Add12~20 (
// Equation(s):
// \p1|Add12~20_combout  = (\p1|diff_pos_y [10] & (!\p1|Add12~19  & VCC)) # (!\p1|diff_pos_y [10] & (\p1|Add12~19  $ (GND)))
// \p1|Add12~21  = CARRY((!\p1|diff_pos_y [10] & !\p1|Add12~19 ))

	.dataa(\p1|diff_pos_y [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~19 ),
	.combout(\p1|Add12~20_combout ),
	.cout(\p1|Add12~21 ));
// synopsys translate_off
defparam \p1|Add12~20 .lut_mask = 16'h5A05;
defparam \p1|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneive_lcell_comb \p1|Selector746~0 (
// Equation(s):
// \p1|Selector746~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~20_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~20_combout ))

	.dataa(\p1|Add11~20_combout ),
	.datab(gnd),
	.datac(\p1|Add12~20_combout ),
	.datad(\p1|state.eval6~q ),
	.cin(gnd),
	.combout(\p1|Selector746~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector746~0 .lut_mask = 16'hF0AA;
defparam \p1|Selector746~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N9
dffeas \p1|diff_pos_y[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector746~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[10] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N22
cycloneive_lcell_comb \p1|Add12~22 (
// Equation(s):
// \p1|Add12~22_combout  = (\p1|diff_pos_y [11] & ((\p1|Add12~21 ) # (GND))) # (!\p1|diff_pos_y [11] & (!\p1|Add12~21 ))
// \p1|Add12~23  = CARRY((\p1|diff_pos_y [11]) # (!\p1|Add12~21 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~21 ),
	.combout(\p1|Add12~22_combout ),
	.cout(\p1|Add12~23 ));
// synopsys translate_off
defparam \p1|Add12~22 .lut_mask = 16'hC3CF;
defparam \p1|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N22
cycloneive_lcell_comb \p1|Selector745~0 (
// Equation(s):
// \p1|Selector745~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~22_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~22_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~22_combout ),
	.datad(\p1|Add12~22_combout ),
	.cin(gnd),
	.combout(\p1|Selector745~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector745~0 .lut_mask = 16'hFC30;
defparam \p1|Selector745~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N23
dffeas \p1|diff_pos_y[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector745~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[11] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N24
cycloneive_lcell_comb \p1|Add12~24 (
// Equation(s):
// \p1|Add12~24_combout  = (\p1|diff_pos_y [12] & (!\p1|Add12~23  & VCC)) # (!\p1|diff_pos_y [12] & (\p1|Add12~23  $ (GND)))
// \p1|Add12~25  = CARRY((!\p1|diff_pos_y [12] & !\p1|Add12~23 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~23 ),
	.combout(\p1|Add12~24_combout ),
	.cout(\p1|Add12~25 ));
// synopsys translate_off
defparam \p1|Add12~24 .lut_mask = 16'h3C03;
defparam \p1|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N24
cycloneive_lcell_comb \p1|Selector744~0 (
// Equation(s):
// \p1|Selector744~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~24_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~24_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~24_combout ),
	.datad(\p1|Add11~24_combout ),
	.cin(gnd),
	.combout(\p1|Selector744~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector744~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector744~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N25
dffeas \p1|diff_pos_y[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector744~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[12] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N26
cycloneive_lcell_comb \p1|Add12~26 (
// Equation(s):
// \p1|Add12~26_combout  = (\p1|diff_pos_y [13] & ((\p1|Add12~25 ) # (GND))) # (!\p1|diff_pos_y [13] & (!\p1|Add12~25 ))
// \p1|Add12~27  = CARRY((\p1|diff_pos_y [13]) # (!\p1|Add12~25 ))

	.dataa(\p1|diff_pos_y [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~25 ),
	.combout(\p1|Add12~26_combout ),
	.cout(\p1|Add12~27 ));
// synopsys translate_off
defparam \p1|Add12~26 .lut_mask = 16'hA5AF;
defparam \p1|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N10
cycloneive_lcell_comb \p1|Selector743~0 (
// Equation(s):
// \p1|Selector743~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~26_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~26_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~26_combout ),
	.datad(\p1|Add12~26_combout ),
	.cin(gnd),
	.combout(\p1|Selector743~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector743~0 .lut_mask = 16'hFC30;
defparam \p1|Selector743~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N11
dffeas \p1|diff_pos_y[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector743~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[13] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \p1|Add12~28 (
// Equation(s):
// \p1|Add12~28_combout  = (\p1|diff_pos_y [14] & (!\p1|Add12~27  & VCC)) # (!\p1|diff_pos_y [14] & (\p1|Add12~27  $ (GND)))
// \p1|Add12~29  = CARRY((!\p1|diff_pos_y [14] & !\p1|Add12~27 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~27 ),
	.combout(\p1|Add12~28_combout ),
	.cout(\p1|Add12~29 ));
// synopsys translate_off
defparam \p1|Add12~28 .lut_mask = 16'h3C03;
defparam \p1|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N4
cycloneive_lcell_comb \p1|Selector742~0 (
// Equation(s):
// \p1|Selector742~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~28_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~28_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~28_combout ),
	.datad(\p1|Add12~28_combout ),
	.cin(gnd),
	.combout(\p1|Selector742~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector742~0 .lut_mask = 16'hFC30;
defparam \p1|Selector742~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N5
dffeas \p1|diff_pos_y[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector742~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[14] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N30
cycloneive_lcell_comb \p1|Add12~30 (
// Equation(s):
// \p1|Add12~30_combout  = (\p1|diff_pos_y [15] & ((\p1|Add12~29 ) # (GND))) # (!\p1|diff_pos_y [15] & (!\p1|Add12~29 ))
// \p1|Add12~31  = CARRY((\p1|diff_pos_y [15]) # (!\p1|Add12~29 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~29 ),
	.combout(\p1|Add12~30_combout ),
	.cout(\p1|Add12~31 ));
// synopsys translate_off
defparam \p1|Add12~30 .lut_mask = 16'hC3CF;
defparam \p1|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N30
cycloneive_lcell_comb \p1|Selector741~0 (
// Equation(s):
// \p1|Selector741~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~30_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~30_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~30_combout ),
	.datad(\p1|Add11~30_combout ),
	.cin(gnd),
	.combout(\p1|Selector741~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector741~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector741~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \p1|diff_pos_y[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector741~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[15] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \p1|Add12~32 (
// Equation(s):
// \p1|Add12~32_combout  = (\p1|diff_pos_y [16] & (!\p1|Add12~31  & VCC)) # (!\p1|diff_pos_y [16] & (\p1|Add12~31  $ (GND)))
// \p1|Add12~33  = CARRY((!\p1|diff_pos_y [16] & !\p1|Add12~31 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~31 ),
	.combout(\p1|Add12~32_combout ),
	.cout(\p1|Add12~33 ));
// synopsys translate_off
defparam \p1|Add12~32 .lut_mask = 16'h3C03;
defparam \p1|Add12~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N20
cycloneive_lcell_comb \p1|Selector740~0 (
// Equation(s):
// \p1|Selector740~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~32_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~32_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~32_combout ),
	.datad(\p1|Add11~32_combout ),
	.cin(gnd),
	.combout(\p1|Selector740~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector740~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector740~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N21
dffeas \p1|diff_pos_y[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector740~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[16] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N2
cycloneive_lcell_comb \p1|Add12~34 (
// Equation(s):
// \p1|Add12~34_combout  = (\p1|diff_pos_y [17] & ((\p1|Add12~33 ) # (GND))) # (!\p1|diff_pos_y [17] & (!\p1|Add12~33 ))
// \p1|Add12~35  = CARRY((\p1|diff_pos_y [17]) # (!\p1|Add12~33 ))

	.dataa(\p1|diff_pos_y [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~33 ),
	.combout(\p1|Add12~34_combout ),
	.cout(\p1|Add12~35 ));
// synopsys translate_off
defparam \p1|Add12~34 .lut_mask = 16'hA5AF;
defparam \p1|Add12~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N26
cycloneive_lcell_comb \p1|Selector739~0 (
// Equation(s):
// \p1|Selector739~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~34_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~34_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~34_combout ),
	.datad(\p1|Add12~34_combout ),
	.cin(gnd),
	.combout(\p1|Selector739~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector739~0 .lut_mask = 16'hFC30;
defparam \p1|Selector739~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N27
dffeas \p1|diff_pos_y[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector739~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[17] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \p1|Add12~36 (
// Equation(s):
// \p1|Add12~36_combout  = (\p1|diff_pos_y [18] & (!\p1|Add12~35  & VCC)) # (!\p1|diff_pos_y [18] & (\p1|Add12~35  $ (GND)))
// \p1|Add12~37  = CARRY((!\p1|diff_pos_y [18] & !\p1|Add12~35 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~35 ),
	.combout(\p1|Add12~36_combout ),
	.cout(\p1|Add12~37 ));
// synopsys translate_off
defparam \p1|Add12~36 .lut_mask = 16'h3C03;
defparam \p1|Add12~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N4
cycloneive_lcell_comb \p1|Selector738~0 (
// Equation(s):
// \p1|Selector738~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~36_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~36_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~36_combout ),
	.datad(\p1|Add12~36_combout ),
	.cin(gnd),
	.combout(\p1|Selector738~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector738~0 .lut_mask = 16'hFC30;
defparam \p1|Selector738~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N5
dffeas \p1|diff_pos_y[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector738~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[18] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N6
cycloneive_lcell_comb \p1|Add12~38 (
// Equation(s):
// \p1|Add12~38_combout  = (\p1|diff_pos_y [19] & ((\p1|Add12~37 ) # (GND))) # (!\p1|diff_pos_y [19] & (!\p1|Add12~37 ))
// \p1|Add12~39  = CARRY((\p1|diff_pos_y [19]) # (!\p1|Add12~37 ))

	.dataa(\p1|diff_pos_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~37 ),
	.combout(\p1|Add12~38_combout ),
	.cout(\p1|Add12~39 ));
// synopsys translate_off
defparam \p1|Add12~38 .lut_mask = 16'hA5AF;
defparam \p1|Add12~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N22
cycloneive_lcell_comb \p1|Selector737~0 (
// Equation(s):
// \p1|Selector737~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~38_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~38_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~38_combout ),
	.datad(\p1|Add12~38_combout ),
	.cin(gnd),
	.combout(\p1|Selector737~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector737~0 .lut_mask = 16'hFC30;
defparam \p1|Selector737~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N23
dffeas \p1|diff_pos_y[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector737~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[19] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N8
cycloneive_lcell_comb \p1|Add12~40 (
// Equation(s):
// \p1|Add12~40_combout  = (\p1|diff_pos_y [20] & (!\p1|Add12~39  & VCC)) # (!\p1|diff_pos_y [20] & (\p1|Add12~39  $ (GND)))
// \p1|Add12~41  = CARRY((!\p1|diff_pos_y [20] & !\p1|Add12~39 ))

	.dataa(\p1|diff_pos_y [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~39 ),
	.combout(\p1|Add12~40_combout ),
	.cout(\p1|Add12~41 ));
// synopsys translate_off
defparam \p1|Add12~40 .lut_mask = 16'h5A05;
defparam \p1|Add12~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N12
cycloneive_lcell_comb \p1|Selector736~0 (
// Equation(s):
// \p1|Selector736~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~40_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~40_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~40_combout ),
	.datad(\p1|Add11~40_combout ),
	.cin(gnd),
	.combout(\p1|Selector736~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector736~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector736~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N13
dffeas \p1|diff_pos_y[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector736~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[20] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N10
cycloneive_lcell_comb \p1|Add12~42 (
// Equation(s):
// \p1|Add12~42_combout  = (\p1|diff_pos_y [21] & ((\p1|Add12~41 ) # (GND))) # (!\p1|diff_pos_y [21] & (!\p1|Add12~41 ))
// \p1|Add12~43  = CARRY((\p1|diff_pos_y [21]) # (!\p1|Add12~41 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~41 ),
	.combout(\p1|Add12~42_combout ),
	.cout(\p1|Add12~43 ));
// synopsys translate_off
defparam \p1|Add12~42 .lut_mask = 16'hC3CF;
defparam \p1|Add12~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N2
cycloneive_lcell_comb \p1|Selector735~0 (
// Equation(s):
// \p1|Selector735~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~42_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~42_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~42_combout ),
	.datad(\p1|Add11~42_combout ),
	.cin(gnd),
	.combout(\p1|Selector735~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector735~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector735~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N3
dffeas \p1|diff_pos_y[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector735~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[21] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \p1|Add12~44 (
// Equation(s):
// \p1|Add12~44_combout  = (\p1|diff_pos_y [22] & (!\p1|Add12~43  & VCC)) # (!\p1|diff_pos_y [22] & (\p1|Add12~43  $ (GND)))
// \p1|Add12~45  = CARRY((!\p1|diff_pos_y [22] & !\p1|Add12~43 ))

	.dataa(\p1|diff_pos_y [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~43 ),
	.combout(\p1|Add12~44_combout ),
	.cout(\p1|Add12~45 ));
// synopsys translate_off
defparam \p1|Add12~44 .lut_mask = 16'h5A05;
defparam \p1|Add12~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N8
cycloneive_lcell_comb \p1|Selector734~0 (
// Equation(s):
// \p1|Selector734~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~44_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~44_combout )))

	.dataa(\p1|Add12~44_combout ),
	.datab(\p1|Add11~44_combout ),
	.datac(\p1|state.eval6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector734~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector734~0 .lut_mask = 16'hACAC;
defparam \p1|Selector734~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N9
dffeas \p1|diff_pos_y[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector734~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[22] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N14
cycloneive_lcell_comb \p1|Add12~46 (
// Equation(s):
// \p1|Add12~46_combout  = (\p1|diff_pos_y [23] & ((\p1|Add12~45 ) # (GND))) # (!\p1|diff_pos_y [23] & (!\p1|Add12~45 ))
// \p1|Add12~47  = CARRY((\p1|diff_pos_y [23]) # (!\p1|Add12~45 ))

	.dataa(\p1|diff_pos_y [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~45 ),
	.combout(\p1|Add12~46_combout ),
	.cout(\p1|Add12~47 ));
// synopsys translate_off
defparam \p1|Add12~46 .lut_mask = 16'hA5AF;
defparam \p1|Add12~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N14
cycloneive_lcell_comb \p1|Selector733~0 (
// Equation(s):
// \p1|Selector733~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~46_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~46_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~46_combout ),
	.datad(\p1|Add11~46_combout ),
	.cin(gnd),
	.combout(\p1|Selector733~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector733~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector733~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N15
dffeas \p1|diff_pos_y[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector733~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[23] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneive_lcell_comb \p1|Add12~48 (
// Equation(s):
// \p1|Add12~48_combout  = (\p1|diff_pos_y [24] & (!\p1|Add12~47  & VCC)) # (!\p1|diff_pos_y [24] & (\p1|Add12~47  $ (GND)))
// \p1|Add12~49  = CARRY((!\p1|diff_pos_y [24] & !\p1|Add12~47 ))

	.dataa(\p1|diff_pos_y [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~47 ),
	.combout(\p1|Add12~48_combout ),
	.cout(\p1|Add12~49 ));
// synopsys translate_off
defparam \p1|Add12~48 .lut_mask = 16'h5A05;
defparam \p1|Add12~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \p1|Selector732~0 (
// Equation(s):
// \p1|Selector732~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~48_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~48_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~48_combout ),
	.datad(\p1|Add12~48_combout ),
	.cin(gnd),
	.combout(\p1|Selector732~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector732~0 .lut_mask = 16'hFC30;
defparam \p1|Selector732~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N1
dffeas \p1|diff_pos_y[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector732~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[24] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N18
cycloneive_lcell_comb \p1|Add12~50 (
// Equation(s):
// \p1|Add12~50_combout  = (\p1|diff_pos_y [25] & ((\p1|Add12~49 ) # (GND))) # (!\p1|diff_pos_y [25] & (!\p1|Add12~49 ))
// \p1|Add12~51  = CARRY((\p1|diff_pos_y [25]) # (!\p1|Add12~49 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~49 ),
	.combout(\p1|Add12~50_combout ),
	.cout(\p1|Add12~51 ));
// synopsys translate_off
defparam \p1|Add12~50 .lut_mask = 16'hC3CF;
defparam \p1|Add12~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N30
cycloneive_lcell_comb \p1|Selector731~0 (
// Equation(s):
// \p1|Selector731~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~50_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~50_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~50_combout ),
	.datad(\p1|Add12~50_combout ),
	.cin(gnd),
	.combout(\p1|Selector731~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector731~0 .lut_mask = 16'hFC30;
defparam \p1|Selector731~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N31
dffeas \p1|diff_pos_y[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector731~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[25] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N20
cycloneive_lcell_comb \p1|Add12~52 (
// Equation(s):
// \p1|Add12~52_combout  = (\p1|diff_pos_y [26] & (!\p1|Add12~51  & VCC)) # (!\p1|diff_pos_y [26] & (\p1|Add12~51  $ (GND)))
// \p1|Add12~53  = CARRY((!\p1|diff_pos_y [26] & !\p1|Add12~51 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~51 ),
	.combout(\p1|Add12~52_combout ),
	.cout(\p1|Add12~53 ));
// synopsys translate_off
defparam \p1|Add12~52 .lut_mask = 16'h3C03;
defparam \p1|Add12~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N28
cycloneive_lcell_comb \p1|Selector730~0 (
// Equation(s):
// \p1|Selector730~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~52_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~52_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~52_combout ),
	.datad(\p1|Add11~52_combout ),
	.cin(gnd),
	.combout(\p1|Selector730~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector730~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector730~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N29
dffeas \p1|diff_pos_y[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector730~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[26] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N22
cycloneive_lcell_comb \p1|Add12~54 (
// Equation(s):
// \p1|Add12~54_combout  = (\p1|diff_pos_y [27] & ((\p1|Add12~53 ) # (GND))) # (!\p1|diff_pos_y [27] & (!\p1|Add12~53 ))
// \p1|Add12~55  = CARRY((\p1|diff_pos_y [27]) # (!\p1|Add12~53 ))

	.dataa(\p1|diff_pos_y [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~53 ),
	.combout(\p1|Add12~54_combout ),
	.cout(\p1|Add12~55 ));
// synopsys translate_off
defparam \p1|Add12~54 .lut_mask = 16'hA5AF;
defparam \p1|Add12~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N10
cycloneive_lcell_comb \p1|Selector729~0 (
// Equation(s):
// \p1|Selector729~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~54_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~54_combout )))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add12~54_combout ),
	.datad(\p1|Add11~54_combout ),
	.cin(gnd),
	.combout(\p1|Selector729~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector729~0 .lut_mask = 16'hF3C0;
defparam \p1|Selector729~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N11
dffeas \p1|diff_pos_y[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector729~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[27] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N24
cycloneive_lcell_comb \p1|Add12~56 (
// Equation(s):
// \p1|Add12~56_combout  = (\p1|diff_pos_y [28] & (!\p1|Add12~55  & VCC)) # (!\p1|diff_pos_y [28] & (\p1|Add12~55  $ (GND)))
// \p1|Add12~57  = CARRY((!\p1|diff_pos_y [28] & !\p1|Add12~55 ))

	.dataa(\p1|diff_pos_y [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~55 ),
	.combout(\p1|Add12~56_combout ),
	.cout(\p1|Add12~57 ));
// synopsys translate_off
defparam \p1|Add12~56 .lut_mask = 16'h5A05;
defparam \p1|Add12~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N16
cycloneive_lcell_comb \p1|Selector728~0 (
// Equation(s):
// \p1|Selector728~0_combout  = (\p1|state.eval6~q  & (\p1|Add12~56_combout )) # (!\p1|state.eval6~q  & ((\p1|Add11~56_combout )))

	.dataa(\p1|Add12~56_combout ),
	.datab(\p1|Add11~56_combout ),
	.datac(\p1|state.eval6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|Selector728~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector728~0 .lut_mask = 16'hACAC;
defparam \p1|Selector728~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N17
dffeas \p1|diff_pos_y[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector728~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[28] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N26
cycloneive_lcell_comb \p1|Add12~58 (
// Equation(s):
// \p1|Add12~58_combout  = (\p1|diff_pos_y [29] & ((\p1|Add12~57 ) # (GND))) # (!\p1|diff_pos_y [29] & (!\p1|Add12~57 ))
// \p1|Add12~59  = CARRY((\p1|diff_pos_y [29]) # (!\p1|Add12~57 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~57 ),
	.combout(\p1|Add12~58_combout ),
	.cout(\p1|Add12~59 ));
// synopsys translate_off
defparam \p1|Add12~58 .lut_mask = 16'hC3CF;
defparam \p1|Add12~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N6
cycloneive_lcell_comb \p1|Selector727~0 (
// Equation(s):
// \p1|Selector727~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~58_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~58_combout ))

	.dataa(gnd),
	.datab(\p1|Add11~58_combout ),
	.datac(\p1|state.eval6~q ),
	.datad(\p1|Add12~58_combout ),
	.cin(gnd),
	.combout(\p1|Selector727~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector727~0 .lut_mask = 16'hFC0C;
defparam \p1|Selector727~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N7
dffeas \p1|diff_pos_y[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector727~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[29] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \p1|Add12~60 (
// Equation(s):
// \p1|Add12~60_combout  = (\p1|diff_pos_y [30] & (!\p1|Add12~59  & VCC)) # (!\p1|diff_pos_y [30] & (\p1|Add12~59  $ (GND)))
// \p1|Add12~61  = CARRY((!\p1|diff_pos_y [30] & !\p1|Add12~59 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add12~59 ),
	.combout(\p1|Add12~60_combout ),
	.cout(\p1|Add12~61 ));
// synopsys translate_off
defparam \p1|Add12~60 .lut_mask = 16'h3C03;
defparam \p1|Add12~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N24
cycloneive_lcell_comb \p1|Selector726~0 (
// Equation(s):
// \p1|Selector726~0_combout  = (\p1|state.eval6~q  & ((\p1|Add12~60_combout ))) # (!\p1|state.eval6~q  & (\p1|Add11~60_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval6~q ),
	.datac(\p1|Add11~60_combout ),
	.datad(\p1|Add12~60_combout ),
	.cin(gnd),
	.combout(\p1|Selector726~0_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Selector726~0 .lut_mask = 16'hFC30;
defparam \p1|Selector726~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N25
dffeas \p1|diff_pos_y[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector726~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[30] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \p1|Add12~62 (
// Equation(s):
// \p1|Add12~62_combout  = \p1|Add12~61  $ (!\p1|diff_pos_y [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|diff_pos_y [31]),
	.cin(\p1|Add12~61 ),
	.combout(\p1|Add12~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add12~62 .lut_mask = 16'hF00F;
defparam \p1|Add12~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N22
cycloneive_lcell_comb \p1|diff_pos_y~3 (
// Equation(s):
// \p1|diff_pos_y~3_combout  = (\p1|diff_pos_y [31] & \p1|Add12~62_combout )

	.dataa(gnd),
	.datab(\p1|diff_pos_y [31]),
	.datac(gnd),
	.datad(\p1|Add12~62_combout ),
	.cin(gnd),
	.combout(\p1|diff_pos_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_y~3 .lut_mask = 16'hCC00;
defparam \p1|diff_pos_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N25
dffeas \p1|diff_pos_y[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|diff_pos_y[31]~0_combout ),
	.asdata(\p1|diff_pos_y~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\p1|state.eval6~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[31] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N18
cycloneive_lcell_comb \p1|diff_pos_y[15]~2 (
// Equation(s):
// \p1|diff_pos_y[15]~2_combout  = (\p1|state.eval6~q  & (\p1|diff_pos_y [31])) # (!\p1|state.eval6~q  & ((\p1|state.eval5~q )))

	.dataa(\p1|diff_pos_y [31]),
	.datab(gnd),
	.datac(\p1|state.eval6~q ),
	.datad(\p1|state.eval5~q ),
	.cin(gnd),
	.combout(\p1|diff_pos_y[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|diff_pos_y[15]~2 .lut_mask = 16'hAFA0;
defparam \p1|diff_pos_y[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N3
dffeas \p1|diff_pos_y[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|Selector755~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|diff_pos_y[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|diff_pos_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|diff_pos_y[1] .is_wysiwyg = "true";
defparam \p1|diff_pos_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N2
cycloneive_lcell_comb \p1|Add14~2 (
// Equation(s):
// \p1|Add14~2_combout  = (\p1|diff_pos_y [1] & (\p1|Add14~1  & VCC)) # (!\p1|diff_pos_y [1] & (!\p1|Add14~1 ))
// \p1|Add14~3  = CARRY((!\p1|diff_pos_y [1] & !\p1|Add14~1 ))

	.dataa(\p1|diff_pos_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~1 ),
	.combout(\p1|Add14~2_combout ),
	.cout(\p1|Add14~3 ));
// synopsys translate_off
defparam \p1|Add14~2 .lut_mask = 16'hA505;
defparam \p1|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N2
cycloneive_lcell_comb \p1|sum[1]~34 (
// Equation(s):
// \p1|sum[1]~34_combout  = (\p1|Add13~2_combout  & ((\p1|Add14~2_combout  & (\p1|sum[0]~33  & VCC)) # (!\p1|Add14~2_combout  & (!\p1|sum[0]~33 )))) # (!\p1|Add13~2_combout  & ((\p1|Add14~2_combout  & (!\p1|sum[0]~33 )) # (!\p1|Add14~2_combout  & 
// ((\p1|sum[0]~33 ) # (GND)))))
// \p1|sum[1]~35  = CARRY((\p1|Add13~2_combout  & (!\p1|Add14~2_combout  & !\p1|sum[0]~33 )) # (!\p1|Add13~2_combout  & ((!\p1|sum[0]~33 ) # (!\p1|Add14~2_combout ))))

	.dataa(\p1|Add13~2_combout ),
	.datab(\p1|Add14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[0]~33 ),
	.combout(\p1|sum[1]~34_combout ),
	.cout(\p1|sum[1]~35 ));
// synopsys translate_off
defparam \p1|sum[1]~34 .lut_mask = 16'h9617;
defparam \p1|sum[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N3
dffeas \p1|sum[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[1] .is_wysiwyg = "true";
defparam \p1|sum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N4
cycloneive_lcell_comb \p1|Add13~4 (
// Equation(s):
// \p1|Add13~4_combout  = ((\p1|diff_pos_x [2] $ (\p1|sum [2] $ (!\p1|Add13~3 )))) # (GND)
// \p1|Add13~5  = CARRY((\p1|diff_pos_x [2] & ((\p1|sum [2]) # (!\p1|Add13~3 ))) # (!\p1|diff_pos_x [2] & (\p1|sum [2] & !\p1|Add13~3 )))

	.dataa(\p1|diff_pos_x [2]),
	.datab(\p1|sum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~3 ),
	.combout(\p1|Add13~4_combout ),
	.cout(\p1|Add13~5 ));
// synopsys translate_off
defparam \p1|Add13~4 .lut_mask = 16'h698E;
defparam \p1|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N4
cycloneive_lcell_comb \p1|Add14~4 (
// Equation(s):
// \p1|Add14~4_combout  = (\p1|diff_pos_y [2] & ((GND) # (!\p1|Add14~3 ))) # (!\p1|diff_pos_y [2] & (\p1|Add14~3  $ (GND)))
// \p1|Add14~5  = CARRY((\p1|diff_pos_y [2]) # (!\p1|Add14~3 ))

	.dataa(\p1|diff_pos_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~3 ),
	.combout(\p1|Add14~4_combout ),
	.cout(\p1|Add14~5 ));
// synopsys translate_off
defparam \p1|Add14~4 .lut_mask = 16'h5AAF;
defparam \p1|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N4
cycloneive_lcell_comb \p1|sum[2]~36 (
// Equation(s):
// \p1|sum[2]~36_combout  = ((\p1|Add13~4_combout  $ (\p1|Add14~4_combout  $ (!\p1|sum[1]~35 )))) # (GND)
// \p1|sum[2]~37  = CARRY((\p1|Add13~4_combout  & ((\p1|Add14~4_combout ) # (!\p1|sum[1]~35 ))) # (!\p1|Add13~4_combout  & (\p1|Add14~4_combout  & !\p1|sum[1]~35 )))

	.dataa(\p1|Add13~4_combout ),
	.datab(\p1|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[1]~35 ),
	.combout(\p1|sum[2]~36_combout ),
	.cout(\p1|sum[2]~37 ));
// synopsys translate_off
defparam \p1|sum[2]~36 .lut_mask = 16'h698E;
defparam \p1|sum[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N5
dffeas \p1|sum[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[2] .is_wysiwyg = "true";
defparam \p1|sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N28
cycloneive_lcell_comb \p1|state.exit~3 (
// Equation(s):
// \p1|state.exit~3_combout  = (\p1|state.exit~q ) # ((\p1|LessThan0~10_combout  & ((\p1|state.posA7~q ) # (\p1|state.posB5~q ))))

	.dataa(\p1|state.posA7~q ),
	.datab(\p1|state.posB5~q ),
	.datac(\p1|LessThan0~10_combout ),
	.datad(\p1|state.exit~q ),
	.cin(gnd),
	.combout(\p1|state.exit~3_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.exit~3 .lut_mask = 16'hFFE0;
defparam \p1|state.exit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N12
cycloneive_lcell_comb \p1|state.exit~2 (
// Equation(s):
// \p1|state.exit~2_combout  = (\p1|state.exit~3_combout ) # ((\p1|state.eval0~q  & \p1|Equal0~10_combout ))

	.dataa(gnd),
	.datab(\p1|state.eval0~q ),
	.datac(\p1|Equal0~10_combout ),
	.datad(\p1|state.exit~3_combout ),
	.cin(gnd),
	.combout(\p1|state.exit~2_combout ),
	.cout());
// synopsys translate_off
defparam \p1|state.exit~2 .lut_mask = 16'hFFC0;
defparam \p1|state.exit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N13
dffeas \p1|state.exit (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|state.exit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|state.exit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1|state.exit .is_wysiwyg = "true";
defparam \p1|state.exit .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N11
dffeas \p1|evalResult[2] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|sum [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[2] .is_wysiwyg = "true";
defparam \p1|evalResult[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N10
cycloneive_lcell_comb \displays_in[0][2] (
// Equation(s):
// \displays_in[0][2]~combout  = (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\p1|evalResult [2])) # (!\SW[1]~input_o  & ((\displays_in[0][2]~combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\p1|evalResult [2]),
	.datad(\displays_in[0][2]~combout ),
	.cin(gnd),
	.combout(\displays_in[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][2] .lut_mask = 16'h3120;
defparam \displays_in[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N13
dffeas \p1|evalResult[1] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|sum [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[1] .is_wysiwyg = "true";
defparam \p1|evalResult[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N12
cycloneive_lcell_comb \displays_in[0][1] (
// Equation(s):
// \displays_in[0][1]~combout  = (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\p1|evalResult [1])) # (!\SW[1]~input_o  & ((\displays_in[0][1]~combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\p1|evalResult [1]),
	.datad(\displays_in[0][1]~combout ),
	.cin(gnd),
	.combout(\displays_in[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][1] .lut_mask = 16'h3120;
defparam \displays_in[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N6
cycloneive_lcell_comb \p1|Add13~6 (
// Equation(s):
// \p1|Add13~6_combout  = (\p1|diff_pos_x [3] & ((\p1|sum [3] & (\p1|Add13~5  & VCC)) # (!\p1|sum [3] & (!\p1|Add13~5 )))) # (!\p1|diff_pos_x [3] & ((\p1|sum [3] & (!\p1|Add13~5 )) # (!\p1|sum [3] & ((\p1|Add13~5 ) # (GND)))))
// \p1|Add13~7  = CARRY((\p1|diff_pos_x [3] & (!\p1|sum [3] & !\p1|Add13~5 )) # (!\p1|diff_pos_x [3] & ((!\p1|Add13~5 ) # (!\p1|sum [3]))))

	.dataa(\p1|diff_pos_x [3]),
	.datab(\p1|sum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~5 ),
	.combout(\p1|Add13~6_combout ),
	.cout(\p1|Add13~7 ));
// synopsys translate_off
defparam \p1|Add13~6 .lut_mask = 16'h9617;
defparam \p1|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N6
cycloneive_lcell_comb \p1|Add14~6 (
// Equation(s):
// \p1|Add14~6_combout  = (\p1|diff_pos_y [3] & (\p1|Add14~5  & VCC)) # (!\p1|diff_pos_y [3] & (!\p1|Add14~5 ))
// \p1|Add14~7  = CARRY((!\p1|diff_pos_y [3] & !\p1|Add14~5 ))

	.dataa(\p1|diff_pos_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~5 ),
	.combout(\p1|Add14~6_combout ),
	.cout(\p1|Add14~7 ));
// synopsys translate_off
defparam \p1|Add14~6 .lut_mask = 16'hA505;
defparam \p1|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N6
cycloneive_lcell_comb \p1|sum[3]~38 (
// Equation(s):
// \p1|sum[3]~38_combout  = (\p1|Add13~6_combout  & ((\p1|Add14~6_combout  & (\p1|sum[2]~37  & VCC)) # (!\p1|Add14~6_combout  & (!\p1|sum[2]~37 )))) # (!\p1|Add13~6_combout  & ((\p1|Add14~6_combout  & (!\p1|sum[2]~37 )) # (!\p1|Add14~6_combout  & 
// ((\p1|sum[2]~37 ) # (GND)))))
// \p1|sum[3]~39  = CARRY((\p1|Add13~6_combout  & (!\p1|Add14~6_combout  & !\p1|sum[2]~37 )) # (!\p1|Add13~6_combout  & ((!\p1|sum[2]~37 ) # (!\p1|Add14~6_combout ))))

	.dataa(\p1|Add13~6_combout ),
	.datab(\p1|Add14~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[2]~37 ),
	.combout(\p1|sum[3]~38_combout ),
	.cout(\p1|sum[3]~39 ));
// synopsys translate_off
defparam \p1|sum[3]~38 .lut_mask = 16'h9617;
defparam \p1|sum[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N7
dffeas \p1|sum[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[3] .is_wysiwyg = "true";
defparam \p1|sum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N7
dffeas \p1|evalResult[3] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|sum [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[3] .is_wysiwyg = "true";
defparam \p1|evalResult[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N6
cycloneive_lcell_comb \displays_in[0][3] (
// Equation(s):
// \displays_in[0][3]~combout  = (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\p1|evalResult [3])) # (!\SW[1]~input_o  & ((\displays_in[0][3]~combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\p1|evalResult [3]),
	.datad(\displays_in[0][3]~combout ),
	.cin(gnd),
	.combout(\displays_in[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][3] .lut_mask = 16'h3120;
defparam \displays_in[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N21
dffeas \p1|evalResult[0] (
	.clk(\clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p1|sum [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[0] .is_wysiwyg = "true";
defparam \p1|evalResult[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N20
cycloneive_lcell_comb \displays_in[0][0]~0 (
// Equation(s):
// \displays_in[0][0]~0_combout  = (\SW[0]~input_o  & (\clock~q )) # (!\SW[0]~input_o  & ((\p1|evalResult [0])))

	.dataa(gnd),
	.datab(\clock~q ),
	.datac(\p1|evalResult [0]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\displays_in[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][0]~0 .lut_mask = 16'hCCF0;
defparam \displays_in[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N18
cycloneive_lcell_comb \displays_in[0][0]~1 (
// Equation(s):
// \displays_in[0][0]~1_combout  = (\SW[0]~input_o ) # (\SW[1]~input_o )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\displays_in[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][0]~1 .lut_mask = 16'hFFCC;
defparam \displays_in[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N28
cycloneive_lcell_comb \displays_in[0][0] (
// Equation(s):
// \displays_in[0][0]~combout  = (\displays_in[0][0]~1_combout  & ((\displays_in[0][0]~0_combout ))) # (!\displays_in[0][0]~1_combout  & (\displays_in[0][0]~combout ))

	.dataa(gnd),
	.datab(\displays_in[0][0]~combout ),
	.datac(\displays_in[0][0]~0_combout ),
	.datad(\displays_in[0][0]~1_combout ),
	.cin(gnd),
	.combout(\displays_in[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[0][0] .lut_mask = 16'hF0CC;
defparam \displays_in[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N26
cycloneive_lcell_comb \display0|WideOr6~0 (
// Equation(s):
// \display0|WideOr6~0_combout  = (\displays_in[0][2]~combout  & (!\displays_in[0][1]~combout  & (\displays_in[0][3]~combout  $ (!\displays_in[0][0]~combout )))) # (!\displays_in[0][2]~combout  & (\displays_in[0][0]~combout  & (\displays_in[0][1]~combout  $ 
// (!\displays_in[0][3]~combout ))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr6~0 .lut_mask = 16'h6102;
defparam \display0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N10
cycloneive_lcell_comb \display0|WideOr5~0 (
// Equation(s):
// \display0|WideOr5~0_combout  = (\displays_in[0][1]~combout  & ((\displays_in[0][0]~combout  & ((\displays_in[0][3]~combout ))) # (!\displays_in[0][0]~combout  & (\displays_in[0][2]~combout )))) # (!\displays_in[0][1]~combout  & (\displays_in[0][2]~combout 
//  & (\displays_in[0][3]~combout  $ (\displays_in[0][0]~combout ))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \display0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \display0|WideOr4~0 (
// Equation(s):
// \display0|WideOr4~0_combout  = (\displays_in[0][2]~combout  & (\displays_in[0][3]~combout  & ((\displays_in[0][1]~combout ) # (!\displays_in[0][0]~combout )))) # (!\displays_in[0][2]~combout  & (\displays_in[0][1]~combout  & (!\displays_in[0][3]~combout  
// & !\displays_in[0][0]~combout )))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \display0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \display0|WideOr3~0 (
// Equation(s):
// \display0|WideOr3~0_combout  = (\displays_in[0][1]~combout  & ((\displays_in[0][2]~combout  & ((\displays_in[0][0]~combout ))) # (!\displays_in[0][2]~combout  & (\displays_in[0][3]~combout  & !\displays_in[0][0]~combout )))) # (!\displays_in[0][1]~combout 
//  & (!\displays_in[0][3]~combout  & (\displays_in[0][2]~combout  $ (\displays_in[0][0]~combout ))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr3~0 .lut_mask = 16'h8942;
defparam \display0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \display0|WideOr2~0 (
// Equation(s):
// \display0|WideOr2~0_combout  = (\displays_in[0][1]~combout  & (((!\displays_in[0][3]~combout  & \displays_in[0][0]~combout )))) # (!\displays_in[0][1]~combout  & ((\displays_in[0][2]~combout  & (!\displays_in[0][3]~combout )) # 
// (!\displays_in[0][2]~combout  & ((\displays_in[0][0]~combout )))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr2~0 .lut_mask = 16'h1F02;
defparam \display0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N8
cycloneive_lcell_comb \display0|WideOr1~0 (
// Equation(s):
// \display0|WideOr1~0_combout  = (\displays_in[0][2]~combout  & (\displays_in[0][0]~combout  & (\displays_in[0][1]~combout  $ (\displays_in[0][3]~combout )))) # (!\displays_in[0][2]~combout  & (!\displays_in[0][3]~combout  & ((\displays_in[0][1]~combout ) # 
// (\displays_in[0][0]~combout ))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr1~0 .lut_mask = 16'h2D04;
defparam \display0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N24
cycloneive_lcell_comb \display0|WideOr0~0 (
// Equation(s):
// \display0|WideOr0~0_combout  = (\displays_in[0][0]~combout  & ((\displays_in[0][3]~combout ) # (\displays_in[0][2]~combout  $ (\displays_in[0][1]~combout )))) # (!\displays_in[0][0]~combout  & ((\displays_in[0][1]~combout ) # (\displays_in[0][2]~combout  
// $ (\displays_in[0][3]~combout ))))

	.dataa(\displays_in[0][2]~combout ),
	.datab(\displays_in[0][1]~combout ),
	.datac(\displays_in[0][3]~combout ),
	.datad(\displays_in[0][0]~combout ),
	.cin(gnd),
	.combout(\display0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \display0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N8
cycloneive_lcell_comb \p1|Add14~8 (
// Equation(s):
// \p1|Add14~8_combout  = (\p1|diff_pos_y [4] & ((GND) # (!\p1|Add14~7 ))) # (!\p1|diff_pos_y [4] & (\p1|Add14~7  $ (GND)))
// \p1|Add14~9  = CARRY((\p1|diff_pos_y [4]) # (!\p1|Add14~7 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~7 ),
	.combout(\p1|Add14~8_combout ),
	.cout(\p1|Add14~9 ));
// synopsys translate_off
defparam \p1|Add14~8 .lut_mask = 16'h3CCF;
defparam \p1|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N8
cycloneive_lcell_comb \p1|Add13~8 (
// Equation(s):
// \p1|Add13~8_combout  = ((\p1|sum [4] $ (\p1|diff_pos_x [4] $ (!\p1|Add13~7 )))) # (GND)
// \p1|Add13~9  = CARRY((\p1|sum [4] & ((\p1|diff_pos_x [4]) # (!\p1|Add13~7 ))) # (!\p1|sum [4] & (\p1|diff_pos_x [4] & !\p1|Add13~7 )))

	.dataa(\p1|sum [4]),
	.datab(\p1|diff_pos_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~7 ),
	.combout(\p1|Add13~8_combout ),
	.cout(\p1|Add13~9 ));
// synopsys translate_off
defparam \p1|Add13~8 .lut_mask = 16'h698E;
defparam \p1|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N8
cycloneive_lcell_comb \p1|sum[4]~40 (
// Equation(s):
// \p1|sum[4]~40_combout  = ((\p1|Add14~8_combout  $ (\p1|Add13~8_combout  $ (!\p1|sum[3]~39 )))) # (GND)
// \p1|sum[4]~41  = CARRY((\p1|Add14~8_combout  & ((\p1|Add13~8_combout ) # (!\p1|sum[3]~39 ))) # (!\p1|Add14~8_combout  & (\p1|Add13~8_combout  & !\p1|sum[3]~39 )))

	.dataa(\p1|Add14~8_combout ),
	.datab(\p1|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[3]~39 ),
	.combout(\p1|sum[4]~40_combout ),
	.cout(\p1|sum[4]~41 ));
// synopsys translate_off
defparam \p1|sum[4]~40 .lut_mask = 16'h698E;
defparam \p1|sum[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N9
dffeas \p1|sum[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[4] .is_wysiwyg = "true";
defparam \p1|sum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N6
cycloneive_lcell_comb \p1|evalResult[4]~feeder (
// Equation(s):
// \p1|evalResult[4]~feeder_combout  = \p1|sum [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[4]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N7
dffeas \p1|evalResult[4] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[4] .is_wysiwyg = "true";
defparam \p1|evalResult[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N22
cycloneive_lcell_comb \displays_in[1][0]~2 (
// Equation(s):
// \displays_in[1][0]~2_combout  = (!\SW[0]~input_o  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\displays_in[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[1][0]~2 .lut_mask = 16'h0F00;
defparam \displays_in[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \displays_in[1][0]~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\displays_in[1][0]~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\displays_in[1][0]~2clkctrl_outclk ));
// synopsys translate_off
defparam \displays_in[1][0]~2clkctrl .clock_type = "global clock";
defparam \displays_in[1][0]~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \displays_in[1][0] (
// Equation(s):
// \displays_in[1][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [4]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[1][0]~combout ))

	.dataa(\displays_in[1][0]~combout ),
	.datab(gnd),
	.datac(\p1|evalResult [4]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[1][0] .lut_mask = 16'hF0AA;
defparam \displays_in[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N10
cycloneive_lcell_comb \p1|Add14~10 (
// Equation(s):
// \p1|Add14~10_combout  = (\p1|diff_pos_y [5] & (\p1|Add14~9  & VCC)) # (!\p1|diff_pos_y [5] & (!\p1|Add14~9 ))
// \p1|Add14~11  = CARRY((!\p1|diff_pos_y [5] & !\p1|Add14~9 ))

	.dataa(\p1|diff_pos_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~9 ),
	.combout(\p1|Add14~10_combout ),
	.cout(\p1|Add14~11 ));
// synopsys translate_off
defparam \p1|Add14~10 .lut_mask = 16'hA505;
defparam \p1|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N12
cycloneive_lcell_comb \p1|Add14~12 (
// Equation(s):
// \p1|Add14~12_combout  = (\p1|diff_pos_y [6] & ((GND) # (!\p1|Add14~11 ))) # (!\p1|diff_pos_y [6] & (\p1|Add14~11  $ (GND)))
// \p1|Add14~13  = CARRY((\p1|diff_pos_y [6]) # (!\p1|Add14~11 ))

	.dataa(\p1|diff_pos_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~11 ),
	.combout(\p1|Add14~12_combout ),
	.cout(\p1|Add14~13 ));
// synopsys translate_off
defparam \p1|Add14~12 .lut_mask = 16'h5AAF;
defparam \p1|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N14
cycloneive_lcell_comb \p1|Add14~14 (
// Equation(s):
// \p1|Add14~14_combout  = (\p1|diff_pos_y [7] & (\p1|Add14~13  & VCC)) # (!\p1|diff_pos_y [7] & (!\p1|Add14~13 ))
// \p1|Add14~15  = CARRY((!\p1|diff_pos_y [7] & !\p1|Add14~13 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~13 ),
	.combout(\p1|Add14~14_combout ),
	.cout(\p1|Add14~15 ));
// synopsys translate_off
defparam \p1|Add14~14 .lut_mask = 16'hC303;
defparam \p1|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N10
cycloneive_lcell_comb \p1|Add13~10 (
// Equation(s):
// \p1|Add13~10_combout  = (\p1|sum [5] & ((\p1|diff_pos_x [5] & (\p1|Add13~9  & VCC)) # (!\p1|diff_pos_x [5] & (!\p1|Add13~9 )))) # (!\p1|sum [5] & ((\p1|diff_pos_x [5] & (!\p1|Add13~9 )) # (!\p1|diff_pos_x [5] & ((\p1|Add13~9 ) # (GND)))))
// \p1|Add13~11  = CARRY((\p1|sum [5] & (!\p1|diff_pos_x [5] & !\p1|Add13~9 )) # (!\p1|sum [5] & ((!\p1|Add13~9 ) # (!\p1|diff_pos_x [5]))))

	.dataa(\p1|sum [5]),
	.datab(\p1|diff_pos_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~9 ),
	.combout(\p1|Add13~10_combout ),
	.cout(\p1|Add13~11 ));
// synopsys translate_off
defparam \p1|Add13~10 .lut_mask = 16'h9617;
defparam \p1|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N10
cycloneive_lcell_comb \p1|sum[5]~42 (
// Equation(s):
// \p1|sum[5]~42_combout  = (\p1|Add14~10_combout  & ((\p1|Add13~10_combout  & (\p1|sum[4]~41  & VCC)) # (!\p1|Add13~10_combout  & (!\p1|sum[4]~41 )))) # (!\p1|Add14~10_combout  & ((\p1|Add13~10_combout  & (!\p1|sum[4]~41 )) # (!\p1|Add13~10_combout  & 
// ((\p1|sum[4]~41 ) # (GND)))))
// \p1|sum[5]~43  = CARRY((\p1|Add14~10_combout  & (!\p1|Add13~10_combout  & !\p1|sum[4]~41 )) # (!\p1|Add14~10_combout  & ((!\p1|sum[4]~41 ) # (!\p1|Add13~10_combout ))))

	.dataa(\p1|Add14~10_combout ),
	.datab(\p1|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[4]~41 ),
	.combout(\p1|sum[5]~42_combout ),
	.cout(\p1|sum[5]~43 ));
// synopsys translate_off
defparam \p1|sum[5]~42 .lut_mask = 16'h9617;
defparam \p1|sum[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N11
dffeas \p1|sum[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[5] .is_wysiwyg = "true";
defparam \p1|sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N12
cycloneive_lcell_comb \p1|Add13~12 (
// Equation(s):
// \p1|Add13~12_combout  = ((\p1|diff_pos_x [6] $ (\p1|sum [6] $ (!\p1|Add13~11 )))) # (GND)
// \p1|Add13~13  = CARRY((\p1|diff_pos_x [6] & ((\p1|sum [6]) # (!\p1|Add13~11 ))) # (!\p1|diff_pos_x [6] & (\p1|sum [6] & !\p1|Add13~11 )))

	.dataa(\p1|diff_pos_x [6]),
	.datab(\p1|sum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~11 ),
	.combout(\p1|Add13~12_combout ),
	.cout(\p1|Add13~13 ));
// synopsys translate_off
defparam \p1|Add13~12 .lut_mask = 16'h698E;
defparam \p1|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N12
cycloneive_lcell_comb \p1|sum[6]~44 (
// Equation(s):
// \p1|sum[6]~44_combout  = ((\p1|Add14~12_combout  $ (\p1|Add13~12_combout  $ (!\p1|sum[5]~43 )))) # (GND)
// \p1|sum[6]~45  = CARRY((\p1|Add14~12_combout  & ((\p1|Add13~12_combout ) # (!\p1|sum[5]~43 ))) # (!\p1|Add14~12_combout  & (\p1|Add13~12_combout  & !\p1|sum[5]~43 )))

	.dataa(\p1|Add14~12_combout ),
	.datab(\p1|Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[5]~43 ),
	.combout(\p1|sum[6]~44_combout ),
	.cout(\p1|sum[6]~45 ));
// synopsys translate_off
defparam \p1|sum[6]~44 .lut_mask = 16'h698E;
defparam \p1|sum[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N13
dffeas \p1|sum[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[6] .is_wysiwyg = "true";
defparam \p1|sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N14
cycloneive_lcell_comb \p1|Add13~14 (
// Equation(s):
// \p1|Add13~14_combout  = (\p1|sum [7] & ((\p1|diff_pos_x [7] & (\p1|Add13~13  & VCC)) # (!\p1|diff_pos_x [7] & (!\p1|Add13~13 )))) # (!\p1|sum [7] & ((\p1|diff_pos_x [7] & (!\p1|Add13~13 )) # (!\p1|diff_pos_x [7] & ((\p1|Add13~13 ) # (GND)))))
// \p1|Add13~15  = CARRY((\p1|sum [7] & (!\p1|diff_pos_x [7] & !\p1|Add13~13 )) # (!\p1|sum [7] & ((!\p1|Add13~13 ) # (!\p1|diff_pos_x [7]))))

	.dataa(\p1|sum [7]),
	.datab(\p1|diff_pos_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~13 ),
	.combout(\p1|Add13~14_combout ),
	.cout(\p1|Add13~15 ));
// synopsys translate_off
defparam \p1|Add13~14 .lut_mask = 16'h9617;
defparam \p1|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N14
cycloneive_lcell_comb \p1|sum[7]~46 (
// Equation(s):
// \p1|sum[7]~46_combout  = (\p1|Add14~14_combout  & ((\p1|Add13~14_combout  & (\p1|sum[6]~45  & VCC)) # (!\p1|Add13~14_combout  & (!\p1|sum[6]~45 )))) # (!\p1|Add14~14_combout  & ((\p1|Add13~14_combout  & (!\p1|sum[6]~45 )) # (!\p1|Add13~14_combout  & 
// ((\p1|sum[6]~45 ) # (GND)))))
// \p1|sum[7]~47  = CARRY((\p1|Add14~14_combout  & (!\p1|Add13~14_combout  & !\p1|sum[6]~45 )) # (!\p1|Add14~14_combout  & ((!\p1|sum[6]~45 ) # (!\p1|Add13~14_combout ))))

	.dataa(\p1|Add14~14_combout ),
	.datab(\p1|Add13~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[6]~45 ),
	.combout(\p1|sum[7]~46_combout ),
	.cout(\p1|sum[7]~47 ));
// synopsys translate_off
defparam \p1|sum[7]~46 .lut_mask = 16'h9617;
defparam \p1|sum[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N15
dffeas \p1|sum[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[7] .is_wysiwyg = "true";
defparam \p1|sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N28
cycloneive_lcell_comb \p1|evalResult[7]~feeder (
// Equation(s):
// \p1|evalResult[7]~feeder_combout  = \p1|sum [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [7]),
	.cin(gnd),
	.combout(\p1|evalResult[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[7]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N29
dffeas \p1|evalResult[7] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[7] .is_wysiwyg = "true";
defparam \p1|evalResult[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N4
cycloneive_lcell_comb \displays_in[1][3] (
// Equation(s):
// \displays_in[1][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [7])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[1][3]~combout )))

	.dataa(\p1|evalResult [7]),
	.datab(gnd),
	.datac(\displays_in[1][3]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[1][3] .lut_mask = 16'hAAF0;
defparam \displays_in[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N10
cycloneive_lcell_comb \p1|evalResult[6]~feeder (
// Equation(s):
// \p1|evalResult[6]~feeder_combout  = \p1|sum [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [6]),
	.cin(gnd),
	.combout(\p1|evalResult[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[6]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N11
dffeas \p1|evalResult[6] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[6] .is_wysiwyg = "true";
defparam \p1|evalResult[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N14
cycloneive_lcell_comb \displays_in[1][2] (
// Equation(s):
// \displays_in[1][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [6]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[1][2]~combout ))

	.dataa(gnd),
	.datab(\displays_in[1][2]~combout ),
	.datac(\p1|evalResult [6]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[1][2] .lut_mask = 16'hF0CC;
defparam \displays_in[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \p1|evalResult[5]~feeder (
// Equation(s):
// \p1|evalResult[5]~feeder_combout  = \p1|sum [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[5]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N17
dffeas \p1|evalResult[5] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[5] .is_wysiwyg = "true";
defparam \p1|evalResult[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N8
cycloneive_lcell_comb \displays_in[1][1] (
// Equation(s):
// \displays_in[1][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [5])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[1][1]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [5]),
	.datac(\displays_in[1][1]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[1][1] .lut_mask = 16'hCCF0;
defparam \displays_in[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N24
cycloneive_lcell_comb \display1|WideOr6~0 (
// Equation(s):
// \display1|WideOr6~0_combout  = (\displays_in[1][3]~combout  & (\displays_in[1][0]~combout  & (\displays_in[1][2]~combout  $ (\displays_in[1][1]~combout )))) # (!\displays_in[1][3]~combout  & (!\displays_in[1][1]~combout  & (\displays_in[1][0]~combout  $ 
// (\displays_in[1][2]~combout ))))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr6~0 .lut_mask = 16'h0892;
defparam \display1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \display1|WideOr5~0 (
// Equation(s):
// \display1|WideOr5~0_combout  = (\displays_in[1][3]~combout  & ((\displays_in[1][0]~combout  & ((\displays_in[1][1]~combout ))) # (!\displays_in[1][0]~combout  & (\displays_in[1][2]~combout )))) # (!\displays_in[1][3]~combout  & (\displays_in[1][2]~combout 
//  & (\displays_in[1][0]~combout  $ (\displays_in[1][1]~combout ))))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr5~0 .lut_mask = 16'hD860;
defparam \display1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N0
cycloneive_lcell_comb \display1|WideOr4~0 (
// Equation(s):
// \display1|WideOr4~0_combout  = (\displays_in[1][3]~combout  & (\displays_in[1][2]~combout  & ((\displays_in[1][1]~combout ) # (!\displays_in[1][0]~combout )))) # (!\displays_in[1][3]~combout  & (!\displays_in[1][0]~combout  & (!\displays_in[1][2]~combout  
// & \displays_in[1][1]~combout )))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr4~0 .lut_mask = 16'hC140;
defparam \display1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N30
cycloneive_lcell_comb \display1|WideOr3~0 (
// Equation(s):
// \display1|WideOr3~0_combout  = (\displays_in[1][1]~combout  & ((\displays_in[1][0]~combout  & ((\displays_in[1][2]~combout ))) # (!\displays_in[1][0]~combout  & (\displays_in[1][3]~combout  & !\displays_in[1][2]~combout )))) # (!\displays_in[1][1]~combout 
//  & (!\displays_in[1][3]~combout  & (\displays_in[1][0]~combout  $ (\displays_in[1][2]~combout ))))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr3~0 .lut_mask = 16'hA412;
defparam \display1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N20
cycloneive_lcell_comb \display1|WideOr2~0 (
// Equation(s):
// \display1|WideOr2~0_combout  = (\displays_in[1][1]~combout  & (\displays_in[1][0]~combout  & (!\displays_in[1][3]~combout ))) # (!\displays_in[1][1]~combout  & ((\displays_in[1][2]~combout  & ((!\displays_in[1][3]~combout ))) # 
// (!\displays_in[1][2]~combout  & (\displays_in[1][0]~combout ))))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr2~0 .lut_mask = 16'h223A;
defparam \display1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N18
cycloneive_lcell_comb \display1|WideOr1~0 (
// Equation(s):
// \display1|WideOr1~0_combout  = (\displays_in[1][0]~combout  & (\displays_in[1][3]~combout  $ (((\displays_in[1][1]~combout ) # (!\displays_in[1][2]~combout ))))) # (!\displays_in[1][0]~combout  & (!\displays_in[1][3]~combout  & 
// (!\displays_in[1][2]~combout  & \displays_in[1][1]~combout )))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr1~0 .lut_mask = 16'h2382;
defparam \display1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \display1|WideOr0~0 (
// Equation(s):
// \display1|WideOr0~0_combout  = (\displays_in[1][0]~combout  & ((\displays_in[1][3]~combout ) # (\displays_in[1][2]~combout  $ (\displays_in[1][1]~combout )))) # (!\displays_in[1][0]~combout  & ((\displays_in[1][1]~combout ) # (\displays_in[1][3]~combout  
// $ (\displays_in[1][2]~combout ))))

	.dataa(\displays_in[1][0]~combout ),
	.datab(\displays_in[1][3]~combout ),
	.datac(\displays_in[1][2]~combout ),
	.datad(\displays_in[1][1]~combout ),
	.cin(gnd),
	.combout(\display1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \display1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N16
cycloneive_lcell_comb \p1|Add14~16 (
// Equation(s):
// \p1|Add14~16_combout  = (\p1|diff_pos_y [8] & ((GND) # (!\p1|Add14~15 ))) # (!\p1|diff_pos_y [8] & (\p1|Add14~15  $ (GND)))
// \p1|Add14~17  = CARRY((\p1|diff_pos_y [8]) # (!\p1|Add14~15 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~15 ),
	.combout(\p1|Add14~16_combout ),
	.cout(\p1|Add14~17 ));
// synopsys translate_off
defparam \p1|Add14~16 .lut_mask = 16'h3CCF;
defparam \p1|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N16
cycloneive_lcell_comb \p1|Add13~16 (
// Equation(s):
// \p1|Add13~16_combout  = ((\p1|sum [8] $ (\p1|diff_pos_x [8] $ (!\p1|Add13~15 )))) # (GND)
// \p1|Add13~17  = CARRY((\p1|sum [8] & ((\p1|diff_pos_x [8]) # (!\p1|Add13~15 ))) # (!\p1|sum [8] & (\p1|diff_pos_x [8] & !\p1|Add13~15 )))

	.dataa(\p1|sum [8]),
	.datab(\p1|diff_pos_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~15 ),
	.combout(\p1|Add13~16_combout ),
	.cout(\p1|Add13~17 ));
// synopsys translate_off
defparam \p1|Add13~16 .lut_mask = 16'h698E;
defparam \p1|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N16
cycloneive_lcell_comb \p1|sum[8]~48 (
// Equation(s):
// \p1|sum[8]~48_combout  = ((\p1|Add14~16_combout  $ (\p1|Add13~16_combout  $ (!\p1|sum[7]~47 )))) # (GND)
// \p1|sum[8]~49  = CARRY((\p1|Add14~16_combout  & ((\p1|Add13~16_combout ) # (!\p1|sum[7]~47 ))) # (!\p1|Add14~16_combout  & (\p1|Add13~16_combout  & !\p1|sum[7]~47 )))

	.dataa(\p1|Add14~16_combout ),
	.datab(\p1|Add13~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[7]~47 ),
	.combout(\p1|sum[8]~48_combout ),
	.cout(\p1|sum[8]~49 ));
// synopsys translate_off
defparam \p1|sum[8]~48 .lut_mask = 16'h698E;
defparam \p1|sum[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N17
dffeas \p1|sum[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[8] .is_wysiwyg = "true";
defparam \p1|sum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N18
cycloneive_lcell_comb \p1|Add13~18 (
// Equation(s):
// \p1|Add13~18_combout  = (\p1|diff_pos_x [9] & ((\p1|sum [9] & (\p1|Add13~17  & VCC)) # (!\p1|sum [9] & (!\p1|Add13~17 )))) # (!\p1|diff_pos_x [9] & ((\p1|sum [9] & (!\p1|Add13~17 )) # (!\p1|sum [9] & ((\p1|Add13~17 ) # (GND)))))
// \p1|Add13~19  = CARRY((\p1|diff_pos_x [9] & (!\p1|sum [9] & !\p1|Add13~17 )) # (!\p1|diff_pos_x [9] & ((!\p1|Add13~17 ) # (!\p1|sum [9]))))

	.dataa(\p1|diff_pos_x [9]),
	.datab(\p1|sum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~17 ),
	.combout(\p1|Add13~18_combout ),
	.cout(\p1|Add13~19 ));
// synopsys translate_off
defparam \p1|Add13~18 .lut_mask = 16'h9617;
defparam \p1|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N18
cycloneive_lcell_comb \p1|Add14~18 (
// Equation(s):
// \p1|Add14~18_combout  = (\p1|diff_pos_y [9] & (\p1|Add14~17  & VCC)) # (!\p1|diff_pos_y [9] & (!\p1|Add14~17 ))
// \p1|Add14~19  = CARRY((!\p1|diff_pos_y [9] & !\p1|Add14~17 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~17 ),
	.combout(\p1|Add14~18_combout ),
	.cout(\p1|Add14~19 ));
// synopsys translate_off
defparam \p1|Add14~18 .lut_mask = 16'hC303;
defparam \p1|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N18
cycloneive_lcell_comb \p1|sum[9]~50 (
// Equation(s):
// \p1|sum[9]~50_combout  = (\p1|Add13~18_combout  & ((\p1|Add14~18_combout  & (\p1|sum[8]~49  & VCC)) # (!\p1|Add14~18_combout  & (!\p1|sum[8]~49 )))) # (!\p1|Add13~18_combout  & ((\p1|Add14~18_combout  & (!\p1|sum[8]~49 )) # (!\p1|Add14~18_combout  & 
// ((\p1|sum[8]~49 ) # (GND)))))
// \p1|sum[9]~51  = CARRY((\p1|Add13~18_combout  & (!\p1|Add14~18_combout  & !\p1|sum[8]~49 )) # (!\p1|Add13~18_combout  & ((!\p1|sum[8]~49 ) # (!\p1|Add14~18_combout ))))

	.dataa(\p1|Add13~18_combout ),
	.datab(\p1|Add14~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[8]~49 ),
	.combout(\p1|sum[9]~50_combout ),
	.cout(\p1|sum[9]~51 ));
// synopsys translate_off
defparam \p1|sum[9]~50 .lut_mask = 16'h9617;
defparam \p1|sum[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N19
dffeas \p1|sum[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[9] .is_wysiwyg = "true";
defparam \p1|sum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N14
cycloneive_lcell_comb \p1|evalResult[9]~feeder (
// Equation(s):
// \p1|evalResult[9]~feeder_combout  = \p1|sum [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[9]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N15
dffeas \p1|evalResult[9] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[9] .is_wysiwyg = "true";
defparam \p1|evalResult[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N22
cycloneive_lcell_comb \displays_in[2][1] (
// Equation(s):
// \displays_in[2][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [9])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[2][1]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [9]),
	.datac(\displays_in[2][1]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[2][1] .lut_mask = 16'hCCF0;
defparam \displays_in[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N20
cycloneive_lcell_comb \p1|Add14~20 (
// Equation(s):
// \p1|Add14~20_combout  = (\p1|diff_pos_y [10] & ((GND) # (!\p1|Add14~19 ))) # (!\p1|diff_pos_y [10] & (\p1|Add14~19  $ (GND)))
// \p1|Add14~21  = CARRY((\p1|diff_pos_y [10]) # (!\p1|Add14~19 ))

	.dataa(\p1|diff_pos_y [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~19 ),
	.combout(\p1|Add14~20_combout ),
	.cout(\p1|Add14~21 ));
// synopsys translate_off
defparam \p1|Add14~20 .lut_mask = 16'h5AAF;
defparam \p1|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N22
cycloneive_lcell_comb \p1|Add14~22 (
// Equation(s):
// \p1|Add14~22_combout  = (\p1|diff_pos_y [11] & (\p1|Add14~21  & VCC)) # (!\p1|diff_pos_y [11] & (!\p1|Add14~21 ))
// \p1|Add14~23  = CARRY((!\p1|diff_pos_y [11] & !\p1|Add14~21 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~21 ),
	.combout(\p1|Add14~22_combout ),
	.cout(\p1|Add14~23 ));
// synopsys translate_off
defparam \p1|Add14~22 .lut_mask = 16'hC303;
defparam \p1|Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N20
cycloneive_lcell_comb \p1|Add13~20 (
// Equation(s):
// \p1|Add13~20_combout  = ((\p1|diff_pos_x [10] $ (\p1|sum [10] $ (!\p1|Add13~19 )))) # (GND)
// \p1|Add13~21  = CARRY((\p1|diff_pos_x [10] & ((\p1|sum [10]) # (!\p1|Add13~19 ))) # (!\p1|diff_pos_x [10] & (\p1|sum [10] & !\p1|Add13~19 )))

	.dataa(\p1|diff_pos_x [10]),
	.datab(\p1|sum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~19 ),
	.combout(\p1|Add13~20_combout ),
	.cout(\p1|Add13~21 ));
// synopsys translate_off
defparam \p1|Add13~20 .lut_mask = 16'h698E;
defparam \p1|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N20
cycloneive_lcell_comb \p1|sum[10]~52 (
// Equation(s):
// \p1|sum[10]~52_combout  = ((\p1|Add13~20_combout  $ (\p1|Add14~20_combout  $ (!\p1|sum[9]~51 )))) # (GND)
// \p1|sum[10]~53  = CARRY((\p1|Add13~20_combout  & ((\p1|Add14~20_combout ) # (!\p1|sum[9]~51 ))) # (!\p1|Add13~20_combout  & (\p1|Add14~20_combout  & !\p1|sum[9]~51 )))

	.dataa(\p1|Add13~20_combout ),
	.datab(\p1|Add14~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[9]~51 ),
	.combout(\p1|sum[10]~52_combout ),
	.cout(\p1|sum[10]~53 ));
// synopsys translate_off
defparam \p1|sum[10]~52 .lut_mask = 16'h698E;
defparam \p1|sum[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N21
dffeas \p1|sum[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[10] .is_wysiwyg = "true";
defparam \p1|sum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N22
cycloneive_lcell_comb \p1|Add13~22 (
// Equation(s):
// \p1|Add13~22_combout  = (\p1|diff_pos_x [11] & ((\p1|sum [11] & (\p1|Add13~21  & VCC)) # (!\p1|sum [11] & (!\p1|Add13~21 )))) # (!\p1|diff_pos_x [11] & ((\p1|sum [11] & (!\p1|Add13~21 )) # (!\p1|sum [11] & ((\p1|Add13~21 ) # (GND)))))
// \p1|Add13~23  = CARRY((\p1|diff_pos_x [11] & (!\p1|sum [11] & !\p1|Add13~21 )) # (!\p1|diff_pos_x [11] & ((!\p1|Add13~21 ) # (!\p1|sum [11]))))

	.dataa(\p1|diff_pos_x [11]),
	.datab(\p1|sum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~21 ),
	.combout(\p1|Add13~22_combout ),
	.cout(\p1|Add13~23 ));
// synopsys translate_off
defparam \p1|Add13~22 .lut_mask = 16'h9617;
defparam \p1|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N22
cycloneive_lcell_comb \p1|sum[11]~54 (
// Equation(s):
// \p1|sum[11]~54_combout  = (\p1|Add14~22_combout  & ((\p1|Add13~22_combout  & (\p1|sum[10]~53  & VCC)) # (!\p1|Add13~22_combout  & (!\p1|sum[10]~53 )))) # (!\p1|Add14~22_combout  & ((\p1|Add13~22_combout  & (!\p1|sum[10]~53 )) # (!\p1|Add13~22_combout  & 
// ((\p1|sum[10]~53 ) # (GND)))))
// \p1|sum[11]~55  = CARRY((\p1|Add14~22_combout  & (!\p1|Add13~22_combout  & !\p1|sum[10]~53 )) # (!\p1|Add14~22_combout  & ((!\p1|sum[10]~53 ) # (!\p1|Add13~22_combout ))))

	.dataa(\p1|Add14~22_combout ),
	.datab(\p1|Add13~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[10]~53 ),
	.combout(\p1|sum[11]~54_combout ),
	.cout(\p1|sum[11]~55 ));
// synopsys translate_off
defparam \p1|sum[11]~54 .lut_mask = 16'h9617;
defparam \p1|sum[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N23
dffeas \p1|sum[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[11] .is_wysiwyg = "true";
defparam \p1|sum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N6
cycloneive_lcell_comb \p1|evalResult[11]~feeder (
// Equation(s):
// \p1|evalResult[11]~feeder_combout  = \p1|sum [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [11]),
	.cin(gnd),
	.combout(\p1|evalResult[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[11]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N7
dffeas \p1|evalResult[11] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[11] .is_wysiwyg = "true";
defparam \p1|evalResult[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N30
cycloneive_lcell_comb \displays_in[2][3] (
// Equation(s):
// \displays_in[2][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [11])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[2][3]~combout )))

	.dataa(\p1|evalResult [11]),
	.datab(gnd),
	.datac(\displays_in[2][3]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[2][3] .lut_mask = 16'hAAF0;
defparam \displays_in[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N28
cycloneive_lcell_comb \p1|evalResult[10]~feeder (
// Equation(s):
// \p1|evalResult[10]~feeder_combout  = \p1|sum [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[10]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N29
dffeas \p1|evalResult[10] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[10] .is_wysiwyg = "true";
defparam \p1|evalResult[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N8
cycloneive_lcell_comb \displays_in[2][2] (
// Equation(s):
// \displays_in[2][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [10])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[2][2]~combout )))

	.dataa(\p1|evalResult [10]),
	.datab(gnd),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[2][2] .lut_mask = 16'hAAF0;
defparam \displays_in[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N12
cycloneive_lcell_comb \p1|evalResult[8]~feeder (
// Equation(s):
// \p1|evalResult[8]~feeder_combout  = \p1|sum [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [8]),
	.cin(gnd),
	.combout(\p1|evalResult[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[8]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y18_N13
dffeas \p1|evalResult[8] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[8] .is_wysiwyg = "true";
defparam \p1|evalResult[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y18_N4
cycloneive_lcell_comb \displays_in[2][0] (
// Equation(s):
// \displays_in[2][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [8])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[2][0]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [8]),
	.datac(\displays_in[2][0]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[2][0] .lut_mask = 16'hCCF0;
defparam \displays_in[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneive_lcell_comb \display2|WideOr6~0 (
// Equation(s):
// \display2|WideOr6~0_combout  = (\displays_in[2][3]~combout  & (\displays_in[2][0]~combout  & (\displays_in[2][1]~combout  $ (\displays_in[2][2]~combout )))) # (!\displays_in[2][3]~combout  & (!\displays_in[2][1]~combout  & (\displays_in[2][2]~combout  $ 
// (\displays_in[2][0]~combout ))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr6~0 .lut_mask = 16'h4910;
defparam \display2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N30
cycloneive_lcell_comb \display2|WideOr5~0 (
// Equation(s):
// \display2|WideOr5~0_combout  = (\displays_in[2][1]~combout  & ((\displays_in[2][0]~combout  & (\displays_in[2][3]~combout )) # (!\displays_in[2][0]~combout  & ((\displays_in[2][2]~combout ))))) # (!\displays_in[2][1]~combout  & (\displays_in[2][2]~combout 
//  & (\displays_in[2][3]~combout  $ (\displays_in[2][0]~combout ))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \display2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N0
cycloneive_lcell_comb \display2|WideOr4~0 (
// Equation(s):
// \display2|WideOr4~0_combout  = (\displays_in[2][3]~combout  & (\displays_in[2][2]~combout  & ((\displays_in[2][1]~combout ) # (!\displays_in[2][0]~combout )))) # (!\displays_in[2][3]~combout  & (\displays_in[2][1]~combout  & (!\displays_in[2][2]~combout  
// & !\displays_in[2][0]~combout )))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \display2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \display2|WideOr3~0 (
// Equation(s):
// \display2|WideOr3~0_combout  = (\displays_in[2][1]~combout  & ((\displays_in[2][2]~combout  & ((\displays_in[2][0]~combout ))) # (!\displays_in[2][2]~combout  & (\displays_in[2][3]~combout  & !\displays_in[2][0]~combout )))) # (!\displays_in[2][1]~combout 
//  & (!\displays_in[2][3]~combout  & (\displays_in[2][2]~combout  $ (\displays_in[2][0]~combout ))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr3~0 .lut_mask = 16'hA118;
defparam \display2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N4
cycloneive_lcell_comb \display2|WideOr2~0 (
// Equation(s):
// \display2|WideOr2~0_combout  = (\displays_in[2][1]~combout  & (!\displays_in[2][3]~combout  & ((\displays_in[2][0]~combout )))) # (!\displays_in[2][1]~combout  & ((\displays_in[2][2]~combout  & (!\displays_in[2][3]~combout )) # 
// (!\displays_in[2][2]~combout  & ((\displays_in[2][0]~combout )))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr2~0 .lut_mask = 16'h3710;
defparam \display2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N22
cycloneive_lcell_comb \display2|WideOr1~0 (
// Equation(s):
// \display2|WideOr1~0_combout  = (\displays_in[2][1]~combout  & (!\displays_in[2][3]~combout  & ((\displays_in[2][0]~combout ) # (!\displays_in[2][2]~combout )))) # (!\displays_in[2][1]~combout  & (\displays_in[2][0]~combout  & (\displays_in[2][3]~combout  
// $ (!\displays_in[2][2]~combout ))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr1~0 .lut_mask = 16'h6302;
defparam \display2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N12
cycloneive_lcell_comb \display2|WideOr0~0 (
// Equation(s):
// \display2|WideOr0~0_combout  = (\displays_in[2][0]~combout  & ((\displays_in[2][3]~combout ) # (\displays_in[2][1]~combout  $ (\displays_in[2][2]~combout )))) # (!\displays_in[2][0]~combout  & ((\displays_in[2][1]~combout ) # (\displays_in[2][3]~combout  
// $ (\displays_in[2][2]~combout ))))

	.dataa(\displays_in[2][1]~combout ),
	.datab(\displays_in[2][3]~combout ),
	.datac(\displays_in[2][2]~combout ),
	.datad(\displays_in[2][0]~combout ),
	.cin(gnd),
	.combout(\display2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \display2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N24
cycloneive_lcell_comb \p1|Add14~24 (
// Equation(s):
// \p1|Add14~24_combout  = (\p1|diff_pos_y [12] & ((GND) # (!\p1|Add14~23 ))) # (!\p1|diff_pos_y [12] & (\p1|Add14~23  $ (GND)))
// \p1|Add14~25  = CARRY((\p1|diff_pos_y [12]) # (!\p1|Add14~23 ))

	.dataa(\p1|diff_pos_y [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~23 ),
	.combout(\p1|Add14~24_combout ),
	.cout(\p1|Add14~25 ));
// synopsys translate_off
defparam \p1|Add14~24 .lut_mask = 16'h5AAF;
defparam \p1|Add14~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N26
cycloneive_lcell_comb \p1|Add14~26 (
// Equation(s):
// \p1|Add14~26_combout  = (\p1|diff_pos_y [13] & (\p1|Add14~25  & VCC)) # (!\p1|diff_pos_y [13] & (!\p1|Add14~25 ))
// \p1|Add14~27  = CARRY((!\p1|diff_pos_y [13] & !\p1|Add14~25 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~25 ),
	.combout(\p1|Add14~26_combout ),
	.cout(\p1|Add14~27 ));
// synopsys translate_off
defparam \p1|Add14~26 .lut_mask = 16'hC303;
defparam \p1|Add14~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N24
cycloneive_lcell_comb \p1|Add13~24 (
// Equation(s):
// \p1|Add13~24_combout  = ((\p1|diff_pos_x [12] $ (\p1|sum [12] $ (!\p1|Add13~23 )))) # (GND)
// \p1|Add13~25  = CARRY((\p1|diff_pos_x [12] & ((\p1|sum [12]) # (!\p1|Add13~23 ))) # (!\p1|diff_pos_x [12] & (\p1|sum [12] & !\p1|Add13~23 )))

	.dataa(\p1|diff_pos_x [12]),
	.datab(\p1|sum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~23 ),
	.combout(\p1|Add13~24_combout ),
	.cout(\p1|Add13~25 ));
// synopsys translate_off
defparam \p1|Add13~24 .lut_mask = 16'h698E;
defparam \p1|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N24
cycloneive_lcell_comb \p1|sum[12]~56 (
// Equation(s):
// \p1|sum[12]~56_combout  = ((\p1|Add13~24_combout  $ (\p1|Add14~24_combout  $ (!\p1|sum[11]~55 )))) # (GND)
// \p1|sum[12]~57  = CARRY((\p1|Add13~24_combout  & ((\p1|Add14~24_combout ) # (!\p1|sum[11]~55 ))) # (!\p1|Add13~24_combout  & (\p1|Add14~24_combout  & !\p1|sum[11]~55 )))

	.dataa(\p1|Add13~24_combout ),
	.datab(\p1|Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[11]~55 ),
	.combout(\p1|sum[12]~56_combout ),
	.cout(\p1|sum[12]~57 ));
// synopsys translate_off
defparam \p1|sum[12]~56 .lut_mask = 16'h698E;
defparam \p1|sum[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N25
dffeas \p1|sum[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[12] .is_wysiwyg = "true";
defparam \p1|sum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N26
cycloneive_lcell_comb \p1|Add13~26 (
// Equation(s):
// \p1|Add13~26_combout  = (\p1|sum [13] & ((\p1|diff_pos_x [13] & (\p1|Add13~25  & VCC)) # (!\p1|diff_pos_x [13] & (!\p1|Add13~25 )))) # (!\p1|sum [13] & ((\p1|diff_pos_x [13] & (!\p1|Add13~25 )) # (!\p1|diff_pos_x [13] & ((\p1|Add13~25 ) # (GND)))))
// \p1|Add13~27  = CARRY((\p1|sum [13] & (!\p1|diff_pos_x [13] & !\p1|Add13~25 )) # (!\p1|sum [13] & ((!\p1|Add13~25 ) # (!\p1|diff_pos_x [13]))))

	.dataa(\p1|sum [13]),
	.datab(\p1|diff_pos_x [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~25 ),
	.combout(\p1|Add13~26_combout ),
	.cout(\p1|Add13~27 ));
// synopsys translate_off
defparam \p1|Add13~26 .lut_mask = 16'h9617;
defparam \p1|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N26
cycloneive_lcell_comb \p1|sum[13]~58 (
// Equation(s):
// \p1|sum[13]~58_combout  = (\p1|Add14~26_combout  & ((\p1|Add13~26_combout  & (\p1|sum[12]~57  & VCC)) # (!\p1|Add13~26_combout  & (!\p1|sum[12]~57 )))) # (!\p1|Add14~26_combout  & ((\p1|Add13~26_combout  & (!\p1|sum[12]~57 )) # (!\p1|Add13~26_combout  & 
// ((\p1|sum[12]~57 ) # (GND)))))
// \p1|sum[13]~59  = CARRY((\p1|Add14~26_combout  & (!\p1|Add13~26_combout  & !\p1|sum[12]~57 )) # (!\p1|Add14~26_combout  & ((!\p1|sum[12]~57 ) # (!\p1|Add13~26_combout ))))

	.dataa(\p1|Add14~26_combout ),
	.datab(\p1|Add13~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[12]~57 ),
	.combout(\p1|sum[13]~58_combout ),
	.cout(\p1|sum[13]~59 ));
// synopsys translate_off
defparam \p1|sum[13]~58 .lut_mask = 16'h9617;
defparam \p1|sum[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N27
dffeas \p1|sum[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[13] .is_wysiwyg = "true";
defparam \p1|sum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N28
cycloneive_lcell_comb \p1|Add13~28 (
// Equation(s):
// \p1|Add13~28_combout  = ((\p1|sum [14] $ (\p1|diff_pos_x [14] $ (!\p1|Add13~27 )))) # (GND)
// \p1|Add13~29  = CARRY((\p1|sum [14] & ((\p1|diff_pos_x [14]) # (!\p1|Add13~27 ))) # (!\p1|sum [14] & (\p1|diff_pos_x [14] & !\p1|Add13~27 )))

	.dataa(\p1|sum [14]),
	.datab(\p1|diff_pos_x [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~27 ),
	.combout(\p1|Add13~28_combout ),
	.cout(\p1|Add13~29 ));
// synopsys translate_off
defparam \p1|Add13~28 .lut_mask = 16'h698E;
defparam \p1|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N28
cycloneive_lcell_comb \p1|Add14~28 (
// Equation(s):
// \p1|Add14~28_combout  = (\p1|diff_pos_y [14] & ((GND) # (!\p1|Add14~27 ))) # (!\p1|diff_pos_y [14] & (\p1|Add14~27  $ (GND)))
// \p1|Add14~29  = CARRY((\p1|diff_pos_y [14]) # (!\p1|Add14~27 ))

	.dataa(\p1|diff_pos_y [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~27 ),
	.combout(\p1|Add14~28_combout ),
	.cout(\p1|Add14~29 ));
// synopsys translate_off
defparam \p1|Add14~28 .lut_mask = 16'h5AAF;
defparam \p1|Add14~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N28
cycloneive_lcell_comb \p1|sum[14]~60 (
// Equation(s):
// \p1|sum[14]~60_combout  = ((\p1|Add13~28_combout  $ (\p1|Add14~28_combout  $ (!\p1|sum[13]~59 )))) # (GND)
// \p1|sum[14]~61  = CARRY((\p1|Add13~28_combout  & ((\p1|Add14~28_combout ) # (!\p1|sum[13]~59 ))) # (!\p1|Add13~28_combout  & (\p1|Add14~28_combout  & !\p1|sum[13]~59 )))

	.dataa(\p1|Add13~28_combout ),
	.datab(\p1|Add14~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[13]~59 ),
	.combout(\p1|sum[14]~60_combout ),
	.cout(\p1|sum[14]~61 ));
// synopsys translate_off
defparam \p1|sum[14]~60 .lut_mask = 16'h698E;
defparam \p1|sum[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N29
dffeas \p1|sum[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[14] .is_wysiwyg = "true";
defparam \p1|sum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N18
cycloneive_lcell_comb \p1|evalResult[14]~feeder (
// Equation(s):
// \p1|evalResult[14]~feeder_combout  = \p1|sum [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [14]),
	.cin(gnd),
	.combout(\p1|evalResult[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[14]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N19
dffeas \p1|evalResult[14] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[14] .is_wysiwyg = "true";
defparam \p1|evalResult[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N30
cycloneive_lcell_comb \displays_in[3][2] (
// Equation(s):
// \displays_in[3][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [14])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[3][2]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [14]),
	.datac(\displays_in[3][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[3][2] .lut_mask = 16'hCCF0;
defparam \displays_in[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N28
cycloneive_lcell_comb \p1|evalResult[13]~feeder (
// Equation(s):
// \p1|evalResult[13]~feeder_combout  = \p1|sum [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [13]),
	.cin(gnd),
	.combout(\p1|evalResult[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[13]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N29
dffeas \p1|evalResult[13] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[13] .is_wysiwyg = "true";
defparam \p1|evalResult[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N16
cycloneive_lcell_comb \displays_in[3][1] (
// Equation(s):
// \displays_in[3][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [13]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[3][1]~combout ))

	.dataa(gnd),
	.datab(\displays_in[3][1]~combout ),
	.datac(\p1|evalResult [13]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[3][1] .lut_mask = 16'hF0CC;
defparam \displays_in[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N30
cycloneive_lcell_comb \p1|Add13~30 (
// Equation(s):
// \p1|Add13~30_combout  = (\p1|diff_pos_x [15] & ((\p1|sum [15] & (\p1|Add13~29  & VCC)) # (!\p1|sum [15] & (!\p1|Add13~29 )))) # (!\p1|diff_pos_x [15] & ((\p1|sum [15] & (!\p1|Add13~29 )) # (!\p1|sum [15] & ((\p1|Add13~29 ) # (GND)))))
// \p1|Add13~31  = CARRY((\p1|diff_pos_x [15] & (!\p1|sum [15] & !\p1|Add13~29 )) # (!\p1|diff_pos_x [15] & ((!\p1|Add13~29 ) # (!\p1|sum [15]))))

	.dataa(\p1|diff_pos_x [15]),
	.datab(\p1|sum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~29 ),
	.combout(\p1|Add13~30_combout ),
	.cout(\p1|Add13~31 ));
// synopsys translate_off
defparam \p1|Add13~30 .lut_mask = 16'h9617;
defparam \p1|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N30
cycloneive_lcell_comb \p1|Add14~30 (
// Equation(s):
// \p1|Add14~30_combout  = (\p1|diff_pos_y [15] & (\p1|Add14~29  & VCC)) # (!\p1|diff_pos_y [15] & (!\p1|Add14~29 ))
// \p1|Add14~31  = CARRY((!\p1|diff_pos_y [15] & !\p1|Add14~29 ))

	.dataa(\p1|diff_pos_y [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~29 ),
	.combout(\p1|Add14~30_combout ),
	.cout(\p1|Add14~31 ));
// synopsys translate_off
defparam \p1|Add14~30 .lut_mask = 16'hA505;
defparam \p1|Add14~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N30
cycloneive_lcell_comb \p1|sum[15]~62 (
// Equation(s):
// \p1|sum[15]~62_combout  = (\p1|Add13~30_combout  & ((\p1|Add14~30_combout  & (\p1|sum[14]~61  & VCC)) # (!\p1|Add14~30_combout  & (!\p1|sum[14]~61 )))) # (!\p1|Add13~30_combout  & ((\p1|Add14~30_combout  & (!\p1|sum[14]~61 )) # (!\p1|Add14~30_combout  & 
// ((\p1|sum[14]~61 ) # (GND)))))
// \p1|sum[15]~63  = CARRY((\p1|Add13~30_combout  & (!\p1|Add14~30_combout  & !\p1|sum[14]~61 )) # (!\p1|Add13~30_combout  & ((!\p1|sum[14]~61 ) # (!\p1|Add14~30_combout ))))

	.dataa(\p1|Add13~30_combout ),
	.datab(\p1|Add14~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[14]~61 ),
	.combout(\p1|sum[15]~62_combout ),
	.cout(\p1|sum[15]~63 ));
// synopsys translate_off
defparam \p1|sum[15]~62 .lut_mask = 16'h9617;
defparam \p1|sum[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y15_N31
dffeas \p1|sum[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[15] .is_wysiwyg = "true";
defparam \p1|sum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N0
cycloneive_lcell_comb \p1|evalResult[15]~feeder (
// Equation(s):
// \p1|evalResult[15]~feeder_combout  = \p1|sum [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [15]),
	.cin(gnd),
	.combout(\p1|evalResult[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[15]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N1
dffeas \p1|evalResult[15] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[15] .is_wysiwyg = "true";
defparam \p1|evalResult[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N8
cycloneive_lcell_comb \displays_in[3][3] (
// Equation(s):
// \displays_in[3][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [15])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[3][3]~combout )))

	.dataa(\p1|evalResult [15]),
	.datab(gnd),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[3][3] .lut_mask = 16'hAAF0;
defparam \displays_in[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N2
cycloneive_lcell_comb \p1|evalResult[12]~feeder (
// Equation(s):
// \p1|evalResult[12]~feeder_combout  = \p1|sum [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[12]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N3
dffeas \p1|evalResult[12] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[12] .is_wysiwyg = "true";
defparam \p1|evalResult[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N26
cycloneive_lcell_comb \displays_in[3][0] (
// Equation(s):
// \displays_in[3][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [12]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[3][0]~combout ))

	.dataa(\displays_in[3][0]~combout ),
	.datab(gnd),
	.datac(\p1|evalResult [12]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[3][0] .lut_mask = 16'hF0AA;
defparam \displays_in[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N20
cycloneive_lcell_comb \display3|WideOr6~0 (
// Equation(s):
// \display3|WideOr6~0_combout  = (\displays_in[3][2]~combout  & (!\displays_in[3][1]~combout  & (\displays_in[3][3]~combout  $ (!\displays_in[3][0]~combout )))) # (!\displays_in[3][2]~combout  & (\displays_in[3][0]~combout  & (\displays_in[3][1]~combout  $ 
// (!\displays_in[3][3]~combout ))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr6~0 .lut_mask = 16'h6102;
defparam \display3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N14
cycloneive_lcell_comb \display3|WideOr5~0 (
// Equation(s):
// \display3|WideOr5~0_combout  = (\displays_in[3][1]~combout  & ((\displays_in[3][0]~combout  & ((\displays_in[3][3]~combout ))) # (!\displays_in[3][0]~combout  & (\displays_in[3][2]~combout )))) # (!\displays_in[3][1]~combout  & (\displays_in[3][2]~combout 
//  & (\displays_in[3][3]~combout  $ (\displays_in[3][0]~combout ))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \display3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N12
cycloneive_lcell_comb \display3|WideOr4~0 (
// Equation(s):
// \display3|WideOr4~0_combout  = (\displays_in[3][2]~combout  & (\displays_in[3][3]~combout  & ((\displays_in[3][1]~combout ) # (!\displays_in[3][0]~combout )))) # (!\displays_in[3][2]~combout  & (\displays_in[3][1]~combout  & (!\displays_in[3][3]~combout  
// & !\displays_in[3][0]~combout )))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr4~0 .lut_mask = 16'h80A4;
defparam \display3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N22
cycloneive_lcell_comb \display3|WideOr3~0 (
// Equation(s):
// \display3|WideOr3~0_combout  = (\displays_in[3][1]~combout  & ((\displays_in[3][2]~combout  & ((\displays_in[3][0]~combout ))) # (!\displays_in[3][2]~combout  & (\displays_in[3][3]~combout  & !\displays_in[3][0]~combout )))) # (!\displays_in[3][1]~combout 
//  & (!\displays_in[3][3]~combout  & (\displays_in[3][2]~combout  $ (\displays_in[3][0]~combout ))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr3~0 .lut_mask = 16'h8942;
defparam \display3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N4
cycloneive_lcell_comb \display3|WideOr2~0 (
// Equation(s):
// \display3|WideOr2~0_combout  = (\displays_in[3][1]~combout  & (((!\displays_in[3][3]~combout  & \displays_in[3][0]~combout )))) # (!\displays_in[3][1]~combout  & ((\displays_in[3][2]~combout  & (!\displays_in[3][3]~combout )) # 
// (!\displays_in[3][2]~combout  & ((\displays_in[3][0]~combout )))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr2~0 .lut_mask = 16'h1F02;
defparam \display3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N6
cycloneive_lcell_comb \display3|WideOr1~0 (
// Equation(s):
// \display3|WideOr1~0_combout  = (\displays_in[3][2]~combout  & (\displays_in[3][0]~combout  & (\displays_in[3][1]~combout  $ (\displays_in[3][3]~combout )))) # (!\displays_in[3][2]~combout  & (!\displays_in[3][3]~combout  & ((\displays_in[3][1]~combout ) # 
// (\displays_in[3][0]~combout ))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr1~0 .lut_mask = 16'h2D04;
defparam \display3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N24
cycloneive_lcell_comb \display3|WideOr0~0 (
// Equation(s):
// \display3|WideOr0~0_combout  = (\displays_in[3][0]~combout  & ((\displays_in[3][3]~combout ) # (\displays_in[3][2]~combout  $ (\displays_in[3][1]~combout )))) # (!\displays_in[3][0]~combout  & ((\displays_in[3][1]~combout ) # (\displays_in[3][2]~combout  
// $ (\displays_in[3][3]~combout ))))

	.dataa(\displays_in[3][2]~combout ),
	.datab(\displays_in[3][1]~combout ),
	.datac(\displays_in[3][3]~combout ),
	.datad(\displays_in[3][0]~combout ),
	.cin(gnd),
	.combout(\display3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \display3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \p1|Add14~32 (
// Equation(s):
// \p1|Add14~32_combout  = (\p1|diff_pos_y [16] & ((GND) # (!\p1|Add14~31 ))) # (!\p1|diff_pos_y [16] & (\p1|Add14~31  $ (GND)))
// \p1|Add14~33  = CARRY((\p1|diff_pos_y [16]) # (!\p1|Add14~31 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~31 ),
	.combout(\p1|Add14~32_combout ),
	.cout(\p1|Add14~33 ));
// synopsys translate_off
defparam \p1|Add14~32 .lut_mask = 16'h3CCF;
defparam \p1|Add14~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N0
cycloneive_lcell_comb \p1|Add13~32 (
// Equation(s):
// \p1|Add13~32_combout  = ((\p1|sum [16] $ (\p1|diff_pos_x [16] $ (!\p1|Add13~31 )))) # (GND)
// \p1|Add13~33  = CARRY((\p1|sum [16] & ((\p1|diff_pos_x [16]) # (!\p1|Add13~31 ))) # (!\p1|sum [16] & (\p1|diff_pos_x [16] & !\p1|Add13~31 )))

	.dataa(\p1|sum [16]),
	.datab(\p1|diff_pos_x [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~31 ),
	.combout(\p1|Add13~32_combout ),
	.cout(\p1|Add13~33 ));
// synopsys translate_off
defparam \p1|Add13~32 .lut_mask = 16'h698E;
defparam \p1|Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \p1|sum[16]~64 (
// Equation(s):
// \p1|sum[16]~64_combout  = ((\p1|Add14~32_combout  $ (\p1|Add13~32_combout  $ (!\p1|sum[15]~63 )))) # (GND)
// \p1|sum[16]~65  = CARRY((\p1|Add14~32_combout  & ((\p1|Add13~32_combout ) # (!\p1|sum[15]~63 ))) # (!\p1|Add14~32_combout  & (\p1|Add13~32_combout  & !\p1|sum[15]~63 )))

	.dataa(\p1|Add14~32_combout ),
	.datab(\p1|Add13~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[15]~63 ),
	.combout(\p1|sum[16]~64_combout ),
	.cout(\p1|sum[16]~65 ));
// synopsys translate_off
defparam \p1|sum[16]~64 .lut_mask = 16'h698E;
defparam \p1|sum[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N1
dffeas \p1|sum[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[16] .is_wysiwyg = "true";
defparam \p1|sum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N6
cycloneive_lcell_comb \p1|evalResult[16]~feeder (
// Equation(s):
// \p1|evalResult[16]~feeder_combout  = \p1|sum [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[16]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N7
dffeas \p1|evalResult[16] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[16] .is_wysiwyg = "true";
defparam \p1|evalResult[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N22
cycloneive_lcell_comb \displays_in[4][0] (
// Equation(s):
// \displays_in[4][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [16])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[4][0]~combout )))

	.dataa(\p1|evalResult [16]),
	.datab(gnd),
	.datac(\displays_in[1][0]~2clkctrl_outclk ),
	.datad(\displays_in[4][0]~combout ),
	.cin(gnd),
	.combout(\displays_in[4][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[4][0] .lut_mask = 16'hAFA0;
defparam \displays_in[4][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N2
cycloneive_lcell_comb \p1|Add13~34 (
// Equation(s):
// \p1|Add13~34_combout  = (\p1|sum [17] & ((\p1|diff_pos_x [17] & (\p1|Add13~33  & VCC)) # (!\p1|diff_pos_x [17] & (!\p1|Add13~33 )))) # (!\p1|sum [17] & ((\p1|diff_pos_x [17] & (!\p1|Add13~33 )) # (!\p1|diff_pos_x [17] & ((\p1|Add13~33 ) # (GND)))))
// \p1|Add13~35  = CARRY((\p1|sum [17] & (!\p1|diff_pos_x [17] & !\p1|Add13~33 )) # (!\p1|sum [17] & ((!\p1|Add13~33 ) # (!\p1|diff_pos_x [17]))))

	.dataa(\p1|sum [17]),
	.datab(\p1|diff_pos_x [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~33 ),
	.combout(\p1|Add13~34_combout ),
	.cout(\p1|Add13~35 ));
// synopsys translate_off
defparam \p1|Add13~34 .lut_mask = 16'h9617;
defparam \p1|Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \p1|Add14~34 (
// Equation(s):
// \p1|Add14~34_combout  = (\p1|diff_pos_y [17] & (\p1|Add14~33  & VCC)) # (!\p1|diff_pos_y [17] & (!\p1|Add14~33 ))
// \p1|Add14~35  = CARRY((!\p1|diff_pos_y [17] & !\p1|Add14~33 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~33 ),
	.combout(\p1|Add14~34_combout ),
	.cout(\p1|Add14~35 ));
// synopsys translate_off
defparam \p1|Add14~34 .lut_mask = 16'hC303;
defparam \p1|Add14~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \p1|sum[17]~66 (
// Equation(s):
// \p1|sum[17]~66_combout  = (\p1|Add13~34_combout  & ((\p1|Add14~34_combout  & (\p1|sum[16]~65  & VCC)) # (!\p1|Add14~34_combout  & (!\p1|sum[16]~65 )))) # (!\p1|Add13~34_combout  & ((\p1|Add14~34_combout  & (!\p1|sum[16]~65 )) # (!\p1|Add14~34_combout  & 
// ((\p1|sum[16]~65 ) # (GND)))))
// \p1|sum[17]~67  = CARRY((\p1|Add13~34_combout  & (!\p1|Add14~34_combout  & !\p1|sum[16]~65 )) # (!\p1|Add13~34_combout  & ((!\p1|sum[16]~65 ) # (!\p1|Add14~34_combout ))))

	.dataa(\p1|Add13~34_combout ),
	.datab(\p1|Add14~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[16]~65 ),
	.combout(\p1|sum[17]~66_combout ),
	.cout(\p1|sum[17]~67 ));
// synopsys translate_off
defparam \p1|sum[17]~66 .lut_mask = 16'h9617;
defparam \p1|sum[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N3
dffeas \p1|sum[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[17] .is_wysiwyg = "true";
defparam \p1|sum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N4
cycloneive_lcell_comb \p1|Add13~36 (
// Equation(s):
// \p1|Add13~36_combout  = ((\p1|diff_pos_x [18] $ (\p1|sum [18] $ (!\p1|Add13~35 )))) # (GND)
// \p1|Add13~37  = CARRY((\p1|diff_pos_x [18] & ((\p1|sum [18]) # (!\p1|Add13~35 ))) # (!\p1|diff_pos_x [18] & (\p1|sum [18] & !\p1|Add13~35 )))

	.dataa(\p1|diff_pos_x [18]),
	.datab(\p1|sum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~35 ),
	.combout(\p1|Add13~36_combout ),
	.cout(\p1|Add13~37 ));
// synopsys translate_off
defparam \p1|Add13~36 .lut_mask = 16'h698E;
defparam \p1|Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \p1|Add14~36 (
// Equation(s):
// \p1|Add14~36_combout  = (\p1|diff_pos_y [18] & ((GND) # (!\p1|Add14~35 ))) # (!\p1|diff_pos_y [18] & (\p1|Add14~35  $ (GND)))
// \p1|Add14~37  = CARRY((\p1|diff_pos_y [18]) # (!\p1|Add14~35 ))

	.dataa(\p1|diff_pos_y [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~35 ),
	.combout(\p1|Add14~36_combout ),
	.cout(\p1|Add14~37 ));
// synopsys translate_off
defparam \p1|Add14~36 .lut_mask = 16'h5AAF;
defparam \p1|Add14~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \p1|sum[18]~68 (
// Equation(s):
// \p1|sum[18]~68_combout  = ((\p1|Add13~36_combout  $ (\p1|Add14~36_combout  $ (!\p1|sum[17]~67 )))) # (GND)
// \p1|sum[18]~69  = CARRY((\p1|Add13~36_combout  & ((\p1|Add14~36_combout ) # (!\p1|sum[17]~67 ))) # (!\p1|Add13~36_combout  & (\p1|Add14~36_combout  & !\p1|sum[17]~67 )))

	.dataa(\p1|Add13~36_combout ),
	.datab(\p1|Add14~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[17]~67 ),
	.combout(\p1|sum[18]~68_combout ),
	.cout(\p1|sum[18]~69 ));
// synopsys translate_off
defparam \p1|sum[18]~68 .lut_mask = 16'h698E;
defparam \p1|sum[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \p1|sum[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[18] .is_wysiwyg = "true";
defparam \p1|sum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N18
cycloneive_lcell_comb \p1|evalResult[18]~feeder (
// Equation(s):
// \p1|evalResult[18]~feeder_combout  = \p1|sum [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [18]),
	.cin(gnd),
	.combout(\p1|evalResult[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[18]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N19
dffeas \p1|evalResult[18] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[18] .is_wysiwyg = "true";
defparam \p1|evalResult[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N26
cycloneive_lcell_comb \displays_in[4][2] (
// Equation(s):
// \displays_in[4][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [18])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[4][2]~combout )))

	.dataa(\p1|evalResult [18]),
	.datab(gnd),
	.datac(\displays_in[4][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[4][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[4][2] .lut_mask = 16'hAAF0;
defparam \displays_in[4][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N6
cycloneive_lcell_comb \p1|Add13~38 (
// Equation(s):
// \p1|Add13~38_combout  = (\p1|diff_pos_x [19] & ((\p1|sum [19] & (\p1|Add13~37  & VCC)) # (!\p1|sum [19] & (!\p1|Add13~37 )))) # (!\p1|diff_pos_x [19] & ((\p1|sum [19] & (!\p1|Add13~37 )) # (!\p1|sum [19] & ((\p1|Add13~37 ) # (GND)))))
// \p1|Add13~39  = CARRY((\p1|diff_pos_x [19] & (!\p1|sum [19] & !\p1|Add13~37 )) # (!\p1|diff_pos_x [19] & ((!\p1|Add13~37 ) # (!\p1|sum [19]))))

	.dataa(\p1|diff_pos_x [19]),
	.datab(\p1|sum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~37 ),
	.combout(\p1|Add13~38_combout ),
	.cout(\p1|Add13~39 ));
// synopsys translate_off
defparam \p1|Add13~38 .lut_mask = 16'h9617;
defparam \p1|Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \p1|Add14~38 (
// Equation(s):
// \p1|Add14~38_combout  = (\p1|diff_pos_y [19] & (\p1|Add14~37  & VCC)) # (!\p1|diff_pos_y [19] & (!\p1|Add14~37 ))
// \p1|Add14~39  = CARRY((!\p1|diff_pos_y [19] & !\p1|Add14~37 ))

	.dataa(\p1|diff_pos_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~37 ),
	.combout(\p1|Add14~38_combout ),
	.cout(\p1|Add14~39 ));
// synopsys translate_off
defparam \p1|Add14~38 .lut_mask = 16'hA505;
defparam \p1|Add14~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \p1|sum[19]~70 (
// Equation(s):
// \p1|sum[19]~70_combout  = (\p1|Add13~38_combout  & ((\p1|Add14~38_combout  & (\p1|sum[18]~69  & VCC)) # (!\p1|Add14~38_combout  & (!\p1|sum[18]~69 )))) # (!\p1|Add13~38_combout  & ((\p1|Add14~38_combout  & (!\p1|sum[18]~69 )) # (!\p1|Add14~38_combout  & 
// ((\p1|sum[18]~69 ) # (GND)))))
// \p1|sum[19]~71  = CARRY((\p1|Add13~38_combout  & (!\p1|Add14~38_combout  & !\p1|sum[18]~69 )) # (!\p1|Add13~38_combout  & ((!\p1|sum[18]~69 ) # (!\p1|Add14~38_combout ))))

	.dataa(\p1|Add13~38_combout ),
	.datab(\p1|Add14~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[18]~69 ),
	.combout(\p1|sum[19]~70_combout ),
	.cout(\p1|sum[19]~71 ));
// synopsys translate_off
defparam \p1|sum[19]~70 .lut_mask = 16'h9617;
defparam \p1|sum[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N7
dffeas \p1|sum[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[19] .is_wysiwyg = "true";
defparam \p1|sum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N28
cycloneive_lcell_comb \p1|evalResult[19]~feeder (
// Equation(s):
// \p1|evalResult[19]~feeder_combout  = \p1|sum [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [19]),
	.cin(gnd),
	.combout(\p1|evalResult[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[19]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \p1|evalResult[19] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[19] .is_wysiwyg = "true";
defparam \p1|evalResult[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N4
cycloneive_lcell_comb \displays_in[4][3] (
// Equation(s):
// \displays_in[4][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [19]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[4][3]~combout ))

	.dataa(gnd),
	.datab(\displays_in[4][3]~combout ),
	.datac(\p1|evalResult [19]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[4][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[4][3] .lut_mask = 16'hF0CC;
defparam \displays_in[4][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N24
cycloneive_lcell_comb \p1|evalResult[17]~feeder (
// Equation(s):
// \p1|evalResult[17]~feeder_combout  = \p1|sum [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[17]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N25
dffeas \p1|evalResult[17] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[17] .is_wysiwyg = "true";
defparam \p1|evalResult[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N16
cycloneive_lcell_comb \displays_in[4][1] (
// Equation(s):
// \displays_in[4][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [17]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[4][1]~combout ))

	.dataa(gnd),
	.datab(\displays_in[4][1]~combout ),
	.datac(\displays_in[1][0]~2clkctrl_outclk ),
	.datad(\p1|evalResult [17]),
	.cin(gnd),
	.combout(\displays_in[4][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[4][1] .lut_mask = 16'hFC0C;
defparam \displays_in[4][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N8
cycloneive_lcell_comb \display4|WideOr6~0 (
// Equation(s):
// \display4|WideOr6~0_combout  = (\displays_in[4][2]~combout  & (!\displays_in[4][1]~combout  & (\displays_in[4][0]~combout  $ (!\displays_in[4][3]~combout )))) # (!\displays_in[4][2]~combout  & (\displays_in[4][0]~combout  & (\displays_in[4][3]~combout  $ 
// (!\displays_in[4][1]~combout ))))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr6~0 .lut_mask = 16'h2086;
defparam \display4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N2
cycloneive_lcell_comb \display4|WideOr5~0 (
// Equation(s):
// \display4|WideOr5~0_combout  = (\displays_in[4][3]~combout  & ((\displays_in[4][0]~combout  & ((\displays_in[4][1]~combout ))) # (!\displays_in[4][0]~combout  & (\displays_in[4][2]~combout )))) # (!\displays_in[4][3]~combout  & (\displays_in[4][2]~combout 
//  & (\displays_in[4][0]~combout  $ (\displays_in[4][1]~combout ))))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr5~0 .lut_mask = 16'hE448;
defparam \display4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N20
cycloneive_lcell_comb \display4|WideOr4~0 (
// Equation(s):
// \display4|WideOr4~0_combout  = (\displays_in[4][2]~combout  & (\displays_in[4][3]~combout  & ((\displays_in[4][1]~combout ) # (!\displays_in[4][0]~combout )))) # (!\displays_in[4][2]~combout  & (!\displays_in[4][0]~combout  & (!\displays_in[4][3]~combout  
// & \displays_in[4][1]~combout )))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr4~0 .lut_mask = 16'hC140;
defparam \display4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N14
cycloneive_lcell_comb \display4|WideOr3~0 (
// Equation(s):
// \display4|WideOr3~0_combout  = (\displays_in[4][1]~combout  & ((\displays_in[4][0]~combout  & (\displays_in[4][2]~combout )) # (!\displays_in[4][0]~combout  & (!\displays_in[4][2]~combout  & \displays_in[4][3]~combout )))) # (!\displays_in[4][1]~combout  
// & (!\displays_in[4][3]~combout  & (\displays_in[4][0]~combout  $ (\displays_in[4][2]~combout ))))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr3~0 .lut_mask = 16'h9806;
defparam \display4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N0
cycloneive_lcell_comb \display4|WideOr2~0 (
// Equation(s):
// \display4|WideOr2~0_combout  = (\displays_in[4][1]~combout  & (\displays_in[4][0]~combout  & ((!\displays_in[4][3]~combout )))) # (!\displays_in[4][1]~combout  & ((\displays_in[4][2]~combout  & ((!\displays_in[4][3]~combout ))) # 
// (!\displays_in[4][2]~combout  & (\displays_in[4][0]~combout ))))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \display4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N30
cycloneive_lcell_comb \display4|WideOr1~0 (
// Equation(s):
// \display4|WideOr1~0_combout  = (\displays_in[4][0]~combout  & (\displays_in[4][3]~combout  $ (((\displays_in[4][1]~combout ) # (!\displays_in[4][2]~combout ))))) # (!\displays_in[4][0]~combout  & (!\displays_in[4][2]~combout  & 
// (!\displays_in[4][3]~combout  & \displays_in[4][1]~combout )))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr1~0 .lut_mask = 16'h0B82;
defparam \display4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N12
cycloneive_lcell_comb \display4|WideOr0~0 (
// Equation(s):
// \display4|WideOr0~0_combout  = (\displays_in[4][0]~combout  & ((\displays_in[4][3]~combout ) # (\displays_in[4][2]~combout  $ (\displays_in[4][1]~combout )))) # (!\displays_in[4][0]~combout  & ((\displays_in[4][1]~combout ) # (\displays_in[4][2]~combout  
// $ (\displays_in[4][3]~combout ))))

	.dataa(\displays_in[4][0]~combout ),
	.datab(\displays_in[4][2]~combout ),
	.datac(\displays_in[4][3]~combout ),
	.datad(\displays_in[4][1]~combout ),
	.cin(gnd),
	.combout(\display4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \display4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \p1|Add14~40 (
// Equation(s):
// \p1|Add14~40_combout  = (\p1|diff_pos_y [20] & ((GND) # (!\p1|Add14~39 ))) # (!\p1|diff_pos_y [20] & (\p1|Add14~39  $ (GND)))
// \p1|Add14~41  = CARRY((\p1|diff_pos_y [20]) # (!\p1|Add14~39 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~39 ),
	.combout(\p1|Add14~40_combout ),
	.cout(\p1|Add14~41 ));
// synopsys translate_off
defparam \p1|Add14~40 .lut_mask = 16'h3CCF;
defparam \p1|Add14~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \p1|Add14~42 (
// Equation(s):
// \p1|Add14~42_combout  = (\p1|diff_pos_y [21] & (\p1|Add14~41  & VCC)) # (!\p1|diff_pos_y [21] & (!\p1|Add14~41 ))
// \p1|Add14~43  = CARRY((!\p1|diff_pos_y [21] & !\p1|Add14~41 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~41 ),
	.combout(\p1|Add14~42_combout ),
	.cout(\p1|Add14~43 ));
// synopsys translate_off
defparam \p1|Add14~42 .lut_mask = 16'hC303;
defparam \p1|Add14~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \p1|Add14~44 (
// Equation(s):
// \p1|Add14~44_combout  = (\p1|diff_pos_y [22] & ((GND) # (!\p1|Add14~43 ))) # (!\p1|diff_pos_y [22] & (\p1|Add14~43  $ (GND)))
// \p1|Add14~45  = CARRY((\p1|diff_pos_y [22]) # (!\p1|Add14~43 ))

	.dataa(\p1|diff_pos_y [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~43 ),
	.combout(\p1|Add14~44_combout ),
	.cout(\p1|Add14~45 ));
// synopsys translate_off
defparam \p1|Add14~44 .lut_mask = 16'h5AAF;
defparam \p1|Add14~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N8
cycloneive_lcell_comb \p1|Add13~40 (
// Equation(s):
// \p1|Add13~40_combout  = ((\p1|sum [20] $ (\p1|diff_pos_x [20] $ (!\p1|Add13~39 )))) # (GND)
// \p1|Add13~41  = CARRY((\p1|sum [20] & ((\p1|diff_pos_x [20]) # (!\p1|Add13~39 ))) # (!\p1|sum [20] & (\p1|diff_pos_x [20] & !\p1|Add13~39 )))

	.dataa(\p1|sum [20]),
	.datab(\p1|diff_pos_x [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~39 ),
	.combout(\p1|Add13~40_combout ),
	.cout(\p1|Add13~41 ));
// synopsys translate_off
defparam \p1|Add13~40 .lut_mask = 16'h698E;
defparam \p1|Add13~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \p1|sum[20]~72 (
// Equation(s):
// \p1|sum[20]~72_combout  = ((\p1|Add14~40_combout  $ (\p1|Add13~40_combout  $ (!\p1|sum[19]~71 )))) # (GND)
// \p1|sum[20]~73  = CARRY((\p1|Add14~40_combout  & ((\p1|Add13~40_combout ) # (!\p1|sum[19]~71 ))) # (!\p1|Add14~40_combout  & (\p1|Add13~40_combout  & !\p1|sum[19]~71 )))

	.dataa(\p1|Add14~40_combout ),
	.datab(\p1|Add13~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[19]~71 ),
	.combout(\p1|sum[20]~72_combout ),
	.cout(\p1|sum[20]~73 ));
// synopsys translate_off
defparam \p1|sum[20]~72 .lut_mask = 16'h698E;
defparam \p1|sum[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N9
dffeas \p1|sum[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[20] .is_wysiwyg = "true";
defparam \p1|sum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N10
cycloneive_lcell_comb \p1|Add13~42 (
// Equation(s):
// \p1|Add13~42_combout  = (\p1|sum [21] & ((\p1|diff_pos_x [21] & (\p1|Add13~41  & VCC)) # (!\p1|diff_pos_x [21] & (!\p1|Add13~41 )))) # (!\p1|sum [21] & ((\p1|diff_pos_x [21] & (!\p1|Add13~41 )) # (!\p1|diff_pos_x [21] & ((\p1|Add13~41 ) # (GND)))))
// \p1|Add13~43  = CARRY((\p1|sum [21] & (!\p1|diff_pos_x [21] & !\p1|Add13~41 )) # (!\p1|sum [21] & ((!\p1|Add13~41 ) # (!\p1|diff_pos_x [21]))))

	.dataa(\p1|sum [21]),
	.datab(\p1|diff_pos_x [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~41 ),
	.combout(\p1|Add13~42_combout ),
	.cout(\p1|Add13~43 ));
// synopsys translate_off
defparam \p1|Add13~42 .lut_mask = 16'h9617;
defparam \p1|Add13~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \p1|sum[21]~74 (
// Equation(s):
// \p1|sum[21]~74_combout  = (\p1|Add14~42_combout  & ((\p1|Add13~42_combout  & (\p1|sum[20]~73  & VCC)) # (!\p1|Add13~42_combout  & (!\p1|sum[20]~73 )))) # (!\p1|Add14~42_combout  & ((\p1|Add13~42_combout  & (!\p1|sum[20]~73 )) # (!\p1|Add13~42_combout  & 
// ((\p1|sum[20]~73 ) # (GND)))))
// \p1|sum[21]~75  = CARRY((\p1|Add14~42_combout  & (!\p1|Add13~42_combout  & !\p1|sum[20]~73 )) # (!\p1|Add14~42_combout  & ((!\p1|sum[20]~73 ) # (!\p1|Add13~42_combout ))))

	.dataa(\p1|Add14~42_combout ),
	.datab(\p1|Add13~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[20]~73 ),
	.combout(\p1|sum[21]~74_combout ),
	.cout(\p1|sum[21]~75 ));
// synopsys translate_off
defparam \p1|sum[21]~74 .lut_mask = 16'h9617;
defparam \p1|sum[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N11
dffeas \p1|sum[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[21] .is_wysiwyg = "true";
defparam \p1|sum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N12
cycloneive_lcell_comb \p1|Add13~44 (
// Equation(s):
// \p1|Add13~44_combout  = ((\p1|sum [22] $ (\p1|diff_pos_x [22] $ (!\p1|Add13~43 )))) # (GND)
// \p1|Add13~45  = CARRY((\p1|sum [22] & ((\p1|diff_pos_x [22]) # (!\p1|Add13~43 ))) # (!\p1|sum [22] & (\p1|diff_pos_x [22] & !\p1|Add13~43 )))

	.dataa(\p1|sum [22]),
	.datab(\p1|diff_pos_x [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~43 ),
	.combout(\p1|Add13~44_combout ),
	.cout(\p1|Add13~45 ));
// synopsys translate_off
defparam \p1|Add13~44 .lut_mask = 16'h698E;
defparam \p1|Add13~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \p1|sum[22]~76 (
// Equation(s):
// \p1|sum[22]~76_combout  = ((\p1|Add14~44_combout  $ (\p1|Add13~44_combout  $ (!\p1|sum[21]~75 )))) # (GND)
// \p1|sum[22]~77  = CARRY((\p1|Add14~44_combout  & ((\p1|Add13~44_combout ) # (!\p1|sum[21]~75 ))) # (!\p1|Add14~44_combout  & (\p1|Add13~44_combout  & !\p1|sum[21]~75 )))

	.dataa(\p1|Add14~44_combout ),
	.datab(\p1|Add13~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[21]~75 ),
	.combout(\p1|sum[22]~76_combout ),
	.cout(\p1|sum[22]~77 ));
// synopsys translate_off
defparam \p1|sum[22]~76 .lut_mask = 16'h698E;
defparam \p1|sum[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N13
dffeas \p1|sum[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[22] .is_wysiwyg = "true";
defparam \p1|sum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N2
cycloneive_lcell_comb \p1|evalResult[22]~feeder (
// Equation(s):
// \p1|evalResult[22]~feeder_combout  = \p1|sum [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [22]),
	.cin(gnd),
	.combout(\p1|evalResult[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[22]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y3_N3
dffeas \p1|evalResult[22] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[22] .is_wysiwyg = "true";
defparam \p1|evalResult[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N30
cycloneive_lcell_comb \displays_in[5][2] (
// Equation(s):
// \displays_in[5][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [22])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[5][2]~combout )))

	.dataa(\p1|evalResult [22]),
	.datab(gnd),
	.datac(\displays_in[5][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[5][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[5][2] .lut_mask = 16'hAAF0;
defparam \displays_in[5][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \p1|Add14~46 (
// Equation(s):
// \p1|Add14~46_combout  = (\p1|diff_pos_y [23] & (\p1|Add14~45  & VCC)) # (!\p1|diff_pos_y [23] & (!\p1|Add14~45 ))
// \p1|Add14~47  = CARRY((!\p1|diff_pos_y [23] & !\p1|Add14~45 ))

	.dataa(\p1|diff_pos_y [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~45 ),
	.combout(\p1|Add14~46_combout ),
	.cout(\p1|Add14~47 ));
// synopsys translate_off
defparam \p1|Add14~46 .lut_mask = 16'hA505;
defparam \p1|Add14~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N14
cycloneive_lcell_comb \p1|Add13~46 (
// Equation(s):
// \p1|Add13~46_combout  = (\p1|sum [23] & ((\p1|diff_pos_x [23] & (\p1|Add13~45  & VCC)) # (!\p1|diff_pos_x [23] & (!\p1|Add13~45 )))) # (!\p1|sum [23] & ((\p1|diff_pos_x [23] & (!\p1|Add13~45 )) # (!\p1|diff_pos_x [23] & ((\p1|Add13~45 ) # (GND)))))
// \p1|Add13~47  = CARRY((\p1|sum [23] & (!\p1|diff_pos_x [23] & !\p1|Add13~45 )) # (!\p1|sum [23] & ((!\p1|Add13~45 ) # (!\p1|diff_pos_x [23]))))

	.dataa(\p1|sum [23]),
	.datab(\p1|diff_pos_x [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~45 ),
	.combout(\p1|Add13~46_combout ),
	.cout(\p1|Add13~47 ));
// synopsys translate_off
defparam \p1|Add13~46 .lut_mask = 16'h9617;
defparam \p1|Add13~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \p1|sum[23]~78 (
// Equation(s):
// \p1|sum[23]~78_combout  = (\p1|Add14~46_combout  & ((\p1|Add13~46_combout  & (\p1|sum[22]~77  & VCC)) # (!\p1|Add13~46_combout  & (!\p1|sum[22]~77 )))) # (!\p1|Add14~46_combout  & ((\p1|Add13~46_combout  & (!\p1|sum[22]~77 )) # (!\p1|Add13~46_combout  & 
// ((\p1|sum[22]~77 ) # (GND)))))
// \p1|sum[23]~79  = CARRY((\p1|Add14~46_combout  & (!\p1|Add13~46_combout  & !\p1|sum[22]~77 )) # (!\p1|Add14~46_combout  & ((!\p1|sum[22]~77 ) # (!\p1|Add13~46_combout ))))

	.dataa(\p1|Add14~46_combout ),
	.datab(\p1|Add13~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[22]~77 ),
	.combout(\p1|sum[23]~78_combout ),
	.cout(\p1|sum[23]~79 ));
// synopsys translate_off
defparam \p1|sum[23]~78 .lut_mask = 16'h9617;
defparam \p1|sum[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N15
dffeas \p1|sum[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[23] .is_wysiwyg = "true";
defparam \p1|sum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N28
cycloneive_lcell_comb \p1|evalResult[23]~feeder (
// Equation(s):
// \p1|evalResult[23]~feeder_combout  = \p1|sum [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [23]),
	.cin(gnd),
	.combout(\p1|evalResult[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[23]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y3_N29
dffeas \p1|evalResult[23] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[23] .is_wysiwyg = "true";
defparam \p1|evalResult[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N8
cycloneive_lcell_comb \displays_in[5][3] (
// Equation(s):
// \displays_in[5][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [23])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[5][3]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [23]),
	.datac(\displays_in[5][3]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[5][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[5][3] .lut_mask = 16'hCCF0;
defparam \displays_in[5][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N18
cycloneive_lcell_comb \p1|evalResult[20]~feeder (
// Equation(s):
// \p1|evalResult[20]~feeder_combout  = \p1|sum [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [20]),
	.cin(gnd),
	.combout(\p1|evalResult[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[20]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y3_N19
dffeas \p1|evalResult[20] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[20] .is_wysiwyg = "true";
defparam \p1|evalResult[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N14
cycloneive_lcell_comb \displays_in[5][0] (
// Equation(s):
// \displays_in[5][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [20])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[5][0]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [20]),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[5][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[5][0] .lut_mask = 16'hCCF0;
defparam \displays_in[5][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N0
cycloneive_lcell_comb \p1|evalResult[21]~feeder (
// Equation(s):
// \p1|evalResult[21]~feeder_combout  = \p1|sum [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [21]),
	.cin(gnd),
	.combout(\p1|evalResult[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[21]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y3_N1
dffeas \p1|evalResult[21] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[21] .is_wysiwyg = "true";
defparam \p1|evalResult[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N24
cycloneive_lcell_comb \displays_in[5][1] (
// Equation(s):
// \displays_in[5][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [21]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[5][1]~combout ))

	.dataa(gnd),
	.datab(\displays_in[5][1]~combout ),
	.datac(\p1|evalResult [21]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[5][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[5][1] .lut_mask = 16'hF0CC;
defparam \displays_in[5][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N16
cycloneive_lcell_comb \display5|WideOr6~0 (
// Equation(s):
// \display5|WideOr6~0_combout  = (\displays_in[5][2]~combout  & (!\displays_in[5][1]~combout  & (\displays_in[5][3]~combout  $ (!\displays_in[5][0]~combout )))) # (!\displays_in[5][2]~combout  & (\displays_in[5][0]~combout  & (\displays_in[5][3]~combout  $ 
// (!\displays_in[5][1]~combout ))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr6~0 .lut_mask = 16'h4092;
defparam \display5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N6
cycloneive_lcell_comb \display5|WideOr5~0 (
// Equation(s):
// \display5|WideOr5~0_combout  = (\displays_in[5][3]~combout  & ((\displays_in[5][0]~combout  & ((\displays_in[5][1]~combout ))) # (!\displays_in[5][0]~combout  & (\displays_in[5][2]~combout )))) # (!\displays_in[5][3]~combout  & (\displays_in[5][2]~combout 
//  & (\displays_in[5][0]~combout  $ (\displays_in[5][1]~combout ))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr5~0 .lut_mask = 16'hCA28;
defparam \display5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N4
cycloneive_lcell_comb \display5|WideOr4~0 (
// Equation(s):
// \display5|WideOr4~0_combout  = (\displays_in[5][2]~combout  & (\displays_in[5][3]~combout  & ((\displays_in[5][1]~combout ) # (!\displays_in[5][0]~combout )))) # (!\displays_in[5][2]~combout  & (!\displays_in[5][3]~combout  & (!\displays_in[5][0]~combout  
// & \displays_in[5][1]~combout )))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr4~0 .lut_mask = 16'h8908;
defparam \display5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N22
cycloneive_lcell_comb \display5|WideOr3~0 (
// Equation(s):
// \display5|WideOr3~0_combout  = (\displays_in[5][1]~combout  & ((\displays_in[5][2]~combout  & ((\displays_in[5][0]~combout ))) # (!\displays_in[5][2]~combout  & (\displays_in[5][3]~combout  & !\displays_in[5][0]~combout )))) # (!\displays_in[5][1]~combout 
//  & (!\displays_in[5][3]~combout  & (\displays_in[5][2]~combout  $ (\displays_in[5][0]~combout ))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr3~0 .lut_mask = 16'hA412;
defparam \display5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N12
cycloneive_lcell_comb \display5|WideOr2~0 (
// Equation(s):
// \display5|WideOr2~0_combout  = (\displays_in[5][1]~combout  & (((!\displays_in[5][3]~combout  & \displays_in[5][0]~combout )))) # (!\displays_in[5][1]~combout  & ((\displays_in[5][2]~combout  & (!\displays_in[5][3]~combout )) # 
// (!\displays_in[5][2]~combout  & ((\displays_in[5][0]~combout )))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr2~0 .lut_mask = 16'h3072;
defparam \display5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N10
cycloneive_lcell_comb \display5|WideOr1~0 (
// Equation(s):
// \display5|WideOr1~0_combout  = (\displays_in[5][2]~combout  & (\displays_in[5][0]~combout  & (\displays_in[5][3]~combout  $ (\displays_in[5][1]~combout )))) # (!\displays_in[5][2]~combout  & (!\displays_in[5][3]~combout  & ((\displays_in[5][0]~combout ) # 
// (\displays_in[5][1]~combout ))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr1~0 .lut_mask = 16'h3190;
defparam \display5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N20
cycloneive_lcell_comb \display5|WideOr0~0 (
// Equation(s):
// \display5|WideOr0~0_combout  = (\displays_in[5][0]~combout  & ((\displays_in[5][3]~combout ) # (\displays_in[5][2]~combout  $ (\displays_in[5][1]~combout )))) # (!\displays_in[5][0]~combout  & ((\displays_in[5][1]~combout ) # (\displays_in[5][2]~combout  
// $ (\displays_in[5][3]~combout ))))

	.dataa(\displays_in[5][2]~combout ),
	.datab(\displays_in[5][3]~combout ),
	.datac(\displays_in[5][0]~combout ),
	.datad(\displays_in[5][1]~combout ),
	.cin(gnd),
	.combout(\display5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \display5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \p1|Add14~48 (
// Equation(s):
// \p1|Add14~48_combout  = (\p1|diff_pos_y [24] & ((GND) # (!\p1|Add14~47 ))) # (!\p1|diff_pos_y [24] & (\p1|Add14~47  $ (GND)))
// \p1|Add14~49  = CARRY((\p1|diff_pos_y [24]) # (!\p1|Add14~47 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~47 ),
	.combout(\p1|Add14~48_combout ),
	.cout(\p1|Add14~49 ));
// synopsys translate_off
defparam \p1|Add14~48 .lut_mask = 16'h3CCF;
defparam \p1|Add14~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N16
cycloneive_lcell_comb \p1|Add13~48 (
// Equation(s):
// \p1|Add13~48_combout  = ((\p1|sum [24] $ (\p1|diff_pos_x [24] $ (!\p1|Add13~47 )))) # (GND)
// \p1|Add13~49  = CARRY((\p1|sum [24] & ((\p1|diff_pos_x [24]) # (!\p1|Add13~47 ))) # (!\p1|sum [24] & (\p1|diff_pos_x [24] & !\p1|Add13~47 )))

	.dataa(\p1|sum [24]),
	.datab(\p1|diff_pos_x [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~47 ),
	.combout(\p1|Add13~48_combout ),
	.cout(\p1|Add13~49 ));
// synopsys translate_off
defparam \p1|Add13~48 .lut_mask = 16'h698E;
defparam \p1|Add13~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \p1|sum[24]~80 (
// Equation(s):
// \p1|sum[24]~80_combout  = ((\p1|Add14~48_combout  $ (\p1|Add13~48_combout  $ (!\p1|sum[23]~79 )))) # (GND)
// \p1|sum[24]~81  = CARRY((\p1|Add14~48_combout  & ((\p1|Add13~48_combout ) # (!\p1|sum[23]~79 ))) # (!\p1|Add14~48_combout  & (\p1|Add13~48_combout  & !\p1|sum[23]~79 )))

	.dataa(\p1|Add14~48_combout ),
	.datab(\p1|Add13~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[23]~79 ),
	.combout(\p1|sum[24]~80_combout ),
	.cout(\p1|sum[24]~81 ));
// synopsys translate_off
defparam \p1|sum[24]~80 .lut_mask = 16'h698E;
defparam \p1|sum[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N17
dffeas \p1|sum[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[24] .is_wysiwyg = "true";
defparam \p1|sum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N22
cycloneive_lcell_comb \p1|evalResult[24]~feeder (
// Equation(s):
// \p1|evalResult[24]~feeder_combout  = \p1|sum [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [24]),
	.cin(gnd),
	.combout(\p1|evalResult[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[24]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N23
dffeas \p1|evalResult[24] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[24] .is_wysiwyg = "true";
defparam \p1|evalResult[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N26
cycloneive_lcell_comb \displays_in[6][0] (
// Equation(s):
// \displays_in[6][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [24])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[6][0]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [24]),
	.datac(\displays_in[6][0]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[6][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[6][0] .lut_mask = 16'hCCF0;
defparam \displays_in[6][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \p1|Add14~50 (
// Equation(s):
// \p1|Add14~50_combout  = (\p1|diff_pos_y [25] & (\p1|Add14~49  & VCC)) # (!\p1|diff_pos_y [25] & (!\p1|Add14~49 ))
// \p1|Add14~51  = CARRY((!\p1|diff_pos_y [25] & !\p1|Add14~49 ))

	.dataa(\p1|diff_pos_y [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~49 ),
	.combout(\p1|Add14~50_combout ),
	.cout(\p1|Add14~51 ));
// synopsys translate_off
defparam \p1|Add14~50 .lut_mask = 16'hA505;
defparam \p1|Add14~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N18
cycloneive_lcell_comb \p1|Add13~50 (
// Equation(s):
// \p1|Add13~50_combout  = (\p1|sum [25] & ((\p1|diff_pos_x [25] & (\p1|Add13~49  & VCC)) # (!\p1|diff_pos_x [25] & (!\p1|Add13~49 )))) # (!\p1|sum [25] & ((\p1|diff_pos_x [25] & (!\p1|Add13~49 )) # (!\p1|diff_pos_x [25] & ((\p1|Add13~49 ) # (GND)))))
// \p1|Add13~51  = CARRY((\p1|sum [25] & (!\p1|diff_pos_x [25] & !\p1|Add13~49 )) # (!\p1|sum [25] & ((!\p1|Add13~49 ) # (!\p1|diff_pos_x [25]))))

	.dataa(\p1|sum [25]),
	.datab(\p1|diff_pos_x [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~49 ),
	.combout(\p1|Add13~50_combout ),
	.cout(\p1|Add13~51 ));
// synopsys translate_off
defparam \p1|Add13~50 .lut_mask = 16'h9617;
defparam \p1|Add13~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \p1|sum[25]~82 (
// Equation(s):
// \p1|sum[25]~82_combout  = (\p1|Add14~50_combout  & ((\p1|Add13~50_combout  & (\p1|sum[24]~81  & VCC)) # (!\p1|Add13~50_combout  & (!\p1|sum[24]~81 )))) # (!\p1|Add14~50_combout  & ((\p1|Add13~50_combout  & (!\p1|sum[24]~81 )) # (!\p1|Add13~50_combout  & 
// ((\p1|sum[24]~81 ) # (GND)))))
// \p1|sum[25]~83  = CARRY((\p1|Add14~50_combout  & (!\p1|Add13~50_combout  & !\p1|sum[24]~81 )) # (!\p1|Add14~50_combout  & ((!\p1|sum[24]~81 ) # (!\p1|Add13~50_combout ))))

	.dataa(\p1|Add14~50_combout ),
	.datab(\p1|Add13~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[24]~81 ),
	.combout(\p1|sum[25]~82_combout ),
	.cout(\p1|sum[25]~83 ));
// synopsys translate_off
defparam \p1|sum[25]~82 .lut_mask = 16'h9617;
defparam \p1|sum[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N19
dffeas \p1|sum[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[25] .is_wysiwyg = "true";
defparam \p1|sum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N4
cycloneive_lcell_comb \p1|evalResult[25]~feeder (
// Equation(s):
// \p1|evalResult[25]~feeder_combout  = \p1|sum [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [25]),
	.cin(gnd),
	.combout(\p1|evalResult[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[25]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N5
dffeas \p1|evalResult[25] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[25] .is_wysiwyg = "true";
defparam \p1|evalResult[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N20
cycloneive_lcell_comb \displays_in[6][1] (
// Equation(s):
// \displays_in[6][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [25]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[6][1]~combout ))

	.dataa(gnd),
	.datab(\displays_in[6][1]~combout ),
	.datac(\p1|evalResult [25]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[6][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[6][1] .lut_mask = 16'hF0CC;
defparam \displays_in[6][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N20
cycloneive_lcell_comb \p1|Add13~52 (
// Equation(s):
// \p1|Add13~52_combout  = ((\p1|diff_pos_x [26] $ (\p1|sum [26] $ (!\p1|Add13~51 )))) # (GND)
// \p1|Add13~53  = CARRY((\p1|diff_pos_x [26] & ((\p1|sum [26]) # (!\p1|Add13~51 ))) # (!\p1|diff_pos_x [26] & (\p1|sum [26] & !\p1|Add13~51 )))

	.dataa(\p1|diff_pos_x [26]),
	.datab(\p1|sum [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~51 ),
	.combout(\p1|Add13~52_combout ),
	.cout(\p1|Add13~53 ));
// synopsys translate_off
defparam \p1|Add13~52 .lut_mask = 16'h698E;
defparam \p1|Add13~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \p1|Add14~52 (
// Equation(s):
// \p1|Add14~52_combout  = (\p1|diff_pos_y [26] & ((GND) # (!\p1|Add14~51 ))) # (!\p1|diff_pos_y [26] & (\p1|Add14~51  $ (GND)))
// \p1|Add14~53  = CARRY((\p1|diff_pos_y [26]) # (!\p1|Add14~51 ))

	.dataa(\p1|diff_pos_y [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~51 ),
	.combout(\p1|Add14~52_combout ),
	.cout(\p1|Add14~53 ));
// synopsys translate_off
defparam \p1|Add14~52 .lut_mask = 16'h5AAF;
defparam \p1|Add14~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \p1|sum[26]~84 (
// Equation(s):
// \p1|sum[26]~84_combout  = ((\p1|Add13~52_combout  $ (\p1|Add14~52_combout  $ (!\p1|sum[25]~83 )))) # (GND)
// \p1|sum[26]~85  = CARRY((\p1|Add13~52_combout  & ((\p1|Add14~52_combout ) # (!\p1|sum[25]~83 ))) # (!\p1|Add13~52_combout  & (\p1|Add14~52_combout  & !\p1|sum[25]~83 )))

	.dataa(\p1|Add13~52_combout ),
	.datab(\p1|Add14~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[25]~83 ),
	.combout(\p1|sum[26]~84_combout ),
	.cout(\p1|sum[26]~85 ));
// synopsys translate_off
defparam \p1|sum[26]~84 .lut_mask = 16'h698E;
defparam \p1|sum[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N21
dffeas \p1|sum[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[26] .is_wysiwyg = "true";
defparam \p1|sum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N22
cycloneive_lcell_comb \p1|Add13~54 (
// Equation(s):
// \p1|Add13~54_combout  = (\p1|diff_pos_x [27] & ((\p1|sum [27] & (\p1|Add13~53  & VCC)) # (!\p1|sum [27] & (!\p1|Add13~53 )))) # (!\p1|diff_pos_x [27] & ((\p1|sum [27] & (!\p1|Add13~53 )) # (!\p1|sum [27] & ((\p1|Add13~53 ) # (GND)))))
// \p1|Add13~55  = CARRY((\p1|diff_pos_x [27] & (!\p1|sum [27] & !\p1|Add13~53 )) # (!\p1|diff_pos_x [27] & ((!\p1|Add13~53 ) # (!\p1|sum [27]))))

	.dataa(\p1|diff_pos_x [27]),
	.datab(\p1|sum [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~53 ),
	.combout(\p1|Add13~54_combout ),
	.cout(\p1|Add13~55 ));
// synopsys translate_off
defparam \p1|Add13~54 .lut_mask = 16'h9617;
defparam \p1|Add13~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \p1|Add14~54 (
// Equation(s):
// \p1|Add14~54_combout  = (\p1|diff_pos_y [27] & (\p1|Add14~53  & VCC)) # (!\p1|diff_pos_y [27] & (!\p1|Add14~53 ))
// \p1|Add14~55  = CARRY((!\p1|diff_pos_y [27] & !\p1|Add14~53 ))

	.dataa(\p1|diff_pos_y [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~53 ),
	.combout(\p1|Add14~54_combout ),
	.cout(\p1|Add14~55 ));
// synopsys translate_off
defparam \p1|Add14~54 .lut_mask = 16'hA505;
defparam \p1|Add14~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \p1|sum[27]~86 (
// Equation(s):
// \p1|sum[27]~86_combout  = (\p1|Add13~54_combout  & ((\p1|Add14~54_combout  & (\p1|sum[26]~85  & VCC)) # (!\p1|Add14~54_combout  & (!\p1|sum[26]~85 )))) # (!\p1|Add13~54_combout  & ((\p1|Add14~54_combout  & (!\p1|sum[26]~85 )) # (!\p1|Add14~54_combout  & 
// ((\p1|sum[26]~85 ) # (GND)))))
// \p1|sum[27]~87  = CARRY((\p1|Add13~54_combout  & (!\p1|Add14~54_combout  & !\p1|sum[26]~85 )) # (!\p1|Add13~54_combout  & ((!\p1|sum[26]~85 ) # (!\p1|Add14~54_combout ))))

	.dataa(\p1|Add13~54_combout ),
	.datab(\p1|Add14~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[26]~85 ),
	.combout(\p1|sum[27]~86_combout ),
	.cout(\p1|sum[27]~87 ));
// synopsys translate_off
defparam \p1|sum[27]~86 .lut_mask = 16'h9617;
defparam \p1|sum[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N23
dffeas \p1|sum[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[27] .is_wysiwyg = "true";
defparam \p1|sum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N28
cycloneive_lcell_comb \p1|evalResult[27]~feeder (
// Equation(s):
// \p1|evalResult[27]~feeder_combout  = \p1|sum [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [27]),
	.cin(gnd),
	.combout(\p1|evalResult[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[27]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N29
dffeas \p1|evalResult[27] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[27] .is_wysiwyg = "true";
defparam \p1|evalResult[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N8
cycloneive_lcell_comb \displays_in[6][3] (
// Equation(s):
// \displays_in[6][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [27])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[6][3]~combout )))

	.dataa(\p1|evalResult [27]),
	.datab(gnd),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[6][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[6][3] .lut_mask = 16'hAAF0;
defparam \displays_in[6][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N30
cycloneive_lcell_comb \p1|evalResult[26]~feeder (
// Equation(s):
// \p1|evalResult[26]~feeder_combout  = \p1|sum [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[26]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N31
dffeas \p1|evalResult[26] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[26] .is_wysiwyg = "true";
defparam \p1|evalResult[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N14
cycloneive_lcell_comb \displays_in[6][2] (
// Equation(s):
// \displays_in[6][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [26])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[6][2]~combout )))

	.dataa(\p1|evalResult [26]),
	.datab(gnd),
	.datac(\displays_in[6][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[6][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[6][2] .lut_mask = 16'hAAF0;
defparam \displays_in[6][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N0
cycloneive_lcell_comb \display6|WideOr6~0 (
// Equation(s):
// \display6|WideOr6~0_combout  = (\displays_in[6][3]~combout  & (\displays_in[6][0]~combout  & (\displays_in[6][1]~combout  $ (\displays_in[6][2]~combout )))) # (!\displays_in[6][3]~combout  & (!\displays_in[6][1]~combout  & (\displays_in[6][0]~combout  $ 
// (\displays_in[6][2]~combout ))))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr6~0 .lut_mask = 16'h2182;
defparam \display6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N6
cycloneive_lcell_comb \display6|WideOr5~0 (
// Equation(s):
// \display6|WideOr5~0_combout  = (\displays_in[6][1]~combout  & ((\displays_in[6][0]~combout  & (\displays_in[6][3]~combout )) # (!\displays_in[6][0]~combout  & ((\displays_in[6][2]~combout ))))) # (!\displays_in[6][1]~combout  & (\displays_in[6][2]~combout 
//  & (\displays_in[6][0]~combout  $ (\displays_in[6][3]~combout ))))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr5~0 .lut_mask = 16'hD680;
defparam \display6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N24
cycloneive_lcell_comb \display6|WideOr4~0 (
// Equation(s):
// \display6|WideOr4~0_combout  = (\displays_in[6][3]~combout  & (\displays_in[6][2]~combout  & ((\displays_in[6][1]~combout ) # (!\displays_in[6][0]~combout )))) # (!\displays_in[6][3]~combout  & (!\displays_in[6][0]~combout  & (\displays_in[6][1]~combout  
// & !\displays_in[6][2]~combout )))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr4~0 .lut_mask = 16'hD004;
defparam \display6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N10
cycloneive_lcell_comb \display6|WideOr3~0 (
// Equation(s):
// \display6|WideOr3~0_combout  = (\displays_in[6][1]~combout  & ((\displays_in[6][0]~combout  & ((\displays_in[6][2]~combout ))) # (!\displays_in[6][0]~combout  & (\displays_in[6][3]~combout  & !\displays_in[6][2]~combout )))) # (!\displays_in[6][1]~combout 
//  & (!\displays_in[6][3]~combout  & (\displays_in[6][0]~combout  $ (\displays_in[6][2]~combout ))))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr3~0 .lut_mask = 16'h8942;
defparam \display6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N12
cycloneive_lcell_comb \display6|WideOr2~0 (
// Equation(s):
// \display6|WideOr2~0_combout  = (\displays_in[6][1]~combout  & (\displays_in[6][0]~combout  & (!\displays_in[6][3]~combout ))) # (!\displays_in[6][1]~combout  & ((\displays_in[6][2]~combout  & ((!\displays_in[6][3]~combout ))) # 
// (!\displays_in[6][2]~combout  & (\displays_in[6][0]~combout ))))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \display6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N18
cycloneive_lcell_comb \display6|WideOr1~0 (
// Equation(s):
// \display6|WideOr1~0_combout  = (\displays_in[6][0]~combout  & (\displays_in[6][3]~combout  $ (((\displays_in[6][1]~combout ) # (!\displays_in[6][2]~combout ))))) # (!\displays_in[6][0]~combout  & (\displays_in[6][1]~combout  & (!\displays_in[6][3]~combout 
//  & !\displays_in[6][2]~combout )))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr1~0 .lut_mask = 16'h280E;
defparam \display6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N16
cycloneive_lcell_comb \display6|WideOr0~0 (
// Equation(s):
// \display6|WideOr0~0_combout  = (\displays_in[6][0]~combout  & ((\displays_in[6][3]~combout ) # (\displays_in[6][1]~combout  $ (\displays_in[6][2]~combout )))) # (!\displays_in[6][0]~combout  & ((\displays_in[6][1]~combout ) # (\displays_in[6][3]~combout  
// $ (\displays_in[6][2]~combout ))))

	.dataa(\displays_in[6][0]~combout ),
	.datab(\displays_in[6][1]~combout ),
	.datac(\displays_in[6][3]~combout ),
	.datad(\displays_in[6][2]~combout ),
	.cin(gnd),
	.combout(\display6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \display6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \p1|Add14~56 (
// Equation(s):
// \p1|Add14~56_combout  = (\p1|diff_pos_y [28] & ((GND) # (!\p1|Add14~55 ))) # (!\p1|diff_pos_y [28] & (\p1|Add14~55  $ (GND)))
// \p1|Add14~57  = CARRY((\p1|diff_pos_y [28]) # (!\p1|Add14~55 ))

	.dataa(\p1|diff_pos_y [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~55 ),
	.combout(\p1|Add14~56_combout ),
	.cout(\p1|Add14~57 ));
// synopsys translate_off
defparam \p1|Add14~56 .lut_mask = 16'h5AAF;
defparam \p1|Add14~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \p1|Add14~58 (
// Equation(s):
// \p1|Add14~58_combout  = (\p1|diff_pos_y [29] & (\p1|Add14~57  & VCC)) # (!\p1|diff_pos_y [29] & (!\p1|Add14~57 ))
// \p1|Add14~59  = CARRY((!\p1|diff_pos_y [29] & !\p1|Add14~57 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~57 ),
	.combout(\p1|Add14~58_combout ),
	.cout(\p1|Add14~59 ));
// synopsys translate_off
defparam \p1|Add14~58 .lut_mask = 16'hC303;
defparam \p1|Add14~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \p1|Add14~60 (
// Equation(s):
// \p1|Add14~60_combout  = (\p1|diff_pos_y [30] & ((GND) # (!\p1|Add14~59 ))) # (!\p1|diff_pos_y [30] & (\p1|Add14~59  $ (GND)))
// \p1|Add14~61  = CARRY((\p1|diff_pos_y [30]) # (!\p1|Add14~59 ))

	.dataa(gnd),
	.datab(\p1|diff_pos_y [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add14~59 ),
	.combout(\p1|Add14~60_combout ),
	.cout(\p1|Add14~61 ));
// synopsys translate_off
defparam \p1|Add14~60 .lut_mask = 16'h3CCF;
defparam \p1|Add14~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N24
cycloneive_lcell_comb \p1|Add13~56 (
// Equation(s):
// \p1|Add13~56_combout  = ((\p1|sum [28] $ (\p1|diff_pos_x [28] $ (!\p1|Add13~55 )))) # (GND)
// \p1|Add13~57  = CARRY((\p1|sum [28] & ((\p1|diff_pos_x [28]) # (!\p1|Add13~55 ))) # (!\p1|sum [28] & (\p1|diff_pos_x [28] & !\p1|Add13~55 )))

	.dataa(\p1|sum [28]),
	.datab(\p1|diff_pos_x [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~55 ),
	.combout(\p1|Add13~56_combout ),
	.cout(\p1|Add13~57 ));
// synopsys translate_off
defparam \p1|Add13~56 .lut_mask = 16'h698E;
defparam \p1|Add13~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \p1|sum[28]~88 (
// Equation(s):
// \p1|sum[28]~88_combout  = ((\p1|Add13~56_combout  $ (\p1|Add14~56_combout  $ (!\p1|sum[27]~87 )))) # (GND)
// \p1|sum[28]~89  = CARRY((\p1|Add13~56_combout  & ((\p1|Add14~56_combout ) # (!\p1|sum[27]~87 ))) # (!\p1|Add13~56_combout  & (\p1|Add14~56_combout  & !\p1|sum[27]~87 )))

	.dataa(\p1|Add13~56_combout ),
	.datab(\p1|Add14~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[27]~87 ),
	.combout(\p1|sum[28]~88_combout ),
	.cout(\p1|sum[28]~89 ));
// synopsys translate_off
defparam \p1|sum[28]~88 .lut_mask = 16'h698E;
defparam \p1|sum[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N25
dffeas \p1|sum[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[28] .is_wysiwyg = "true";
defparam \p1|sum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N26
cycloneive_lcell_comb \p1|Add13~58 (
// Equation(s):
// \p1|Add13~58_combout  = (\p1|sum [29] & ((\p1|diff_pos_x [29] & (\p1|Add13~57  & VCC)) # (!\p1|diff_pos_x [29] & (!\p1|Add13~57 )))) # (!\p1|sum [29] & ((\p1|diff_pos_x [29] & (!\p1|Add13~57 )) # (!\p1|diff_pos_x [29] & ((\p1|Add13~57 ) # (GND)))))
// \p1|Add13~59  = CARRY((\p1|sum [29] & (!\p1|diff_pos_x [29] & !\p1|Add13~57 )) # (!\p1|sum [29] & ((!\p1|Add13~57 ) # (!\p1|diff_pos_x [29]))))

	.dataa(\p1|sum [29]),
	.datab(\p1|diff_pos_x [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~57 ),
	.combout(\p1|Add13~58_combout ),
	.cout(\p1|Add13~59 ));
// synopsys translate_off
defparam \p1|Add13~58 .lut_mask = 16'h9617;
defparam \p1|Add13~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \p1|sum[29]~90 (
// Equation(s):
// \p1|sum[29]~90_combout  = (\p1|Add14~58_combout  & ((\p1|Add13~58_combout  & (\p1|sum[28]~89  & VCC)) # (!\p1|Add13~58_combout  & (!\p1|sum[28]~89 )))) # (!\p1|Add14~58_combout  & ((\p1|Add13~58_combout  & (!\p1|sum[28]~89 )) # (!\p1|Add13~58_combout  & 
// ((\p1|sum[28]~89 ) # (GND)))))
// \p1|sum[29]~91  = CARRY((\p1|Add14~58_combout  & (!\p1|Add13~58_combout  & !\p1|sum[28]~89 )) # (!\p1|Add14~58_combout  & ((!\p1|sum[28]~89 ) # (!\p1|Add13~58_combout ))))

	.dataa(\p1|Add14~58_combout ),
	.datab(\p1|Add13~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[28]~89 ),
	.combout(\p1|sum[29]~90_combout ),
	.cout(\p1|sum[29]~91 ));
// synopsys translate_off
defparam \p1|sum[29]~90 .lut_mask = 16'h9617;
defparam \p1|sum[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N27
dffeas \p1|sum[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[29] .is_wysiwyg = "true";
defparam \p1|sum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N28
cycloneive_lcell_comb \p1|Add13~60 (
// Equation(s):
// \p1|Add13~60_combout  = ((\p1|diff_pos_x [30] $ (\p1|sum [30] $ (!\p1|Add13~59 )))) # (GND)
// \p1|Add13~61  = CARRY((\p1|diff_pos_x [30] & ((\p1|sum [30]) # (!\p1|Add13~59 ))) # (!\p1|diff_pos_x [30] & (\p1|sum [30] & !\p1|Add13~59 )))

	.dataa(\p1|diff_pos_x [30]),
	.datab(\p1|sum [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|Add13~59 ),
	.combout(\p1|Add13~60_combout ),
	.cout(\p1|Add13~61 ));
// synopsys translate_off
defparam \p1|Add13~60 .lut_mask = 16'h698E;
defparam \p1|Add13~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \p1|sum[30]~92 (
// Equation(s):
// \p1|sum[30]~92_combout  = ((\p1|Add14~60_combout  $ (\p1|Add13~60_combout  $ (!\p1|sum[29]~91 )))) # (GND)
// \p1|sum[30]~93  = CARRY((\p1|Add14~60_combout  & ((\p1|Add13~60_combout ) # (!\p1|sum[29]~91 ))) # (!\p1|Add14~60_combout  & (\p1|Add13~60_combout  & !\p1|sum[29]~91 )))

	.dataa(\p1|Add14~60_combout ),
	.datab(\p1|Add13~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p1|sum[29]~91 ),
	.combout(\p1|sum[30]~92_combout ),
	.cout(\p1|sum[30]~93 ));
// synopsys translate_off
defparam \p1|sum[30]~92 .lut_mask = 16'h698E;
defparam \p1|sum[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N29
dffeas \p1|sum[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[30] .is_wysiwyg = "true";
defparam \p1|sum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N30
cycloneive_lcell_comb \p1|evalResult[30]~feeder (
// Equation(s):
// \p1|evalResult[30]~feeder_combout  = \p1|sum [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [30]),
	.cin(gnd),
	.combout(\p1|evalResult[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[30]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N31
dffeas \p1|evalResult[30] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[30] .is_wysiwyg = "true";
defparam \p1|evalResult[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N22
cycloneive_lcell_comb \displays_in[7][2] (
// Equation(s):
// \displays_in[7][2]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [30])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[7][2]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [30]),
	.datac(\displays_in[7][2]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[7][2]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[7][2] .lut_mask = 16'hCCF0;
defparam \displays_in[7][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N30
cycloneive_lcell_comb \p1|Add13~62 (
// Equation(s):
// \p1|Add13~62_combout  = \p1|sum [31] $ (\p1|diff_pos_x [31] $ (\p1|Add13~61 ))

	.dataa(\p1|sum [31]),
	.datab(\p1|diff_pos_x [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\p1|Add13~61 ),
	.combout(\p1|Add13~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add13~62 .lut_mask = 16'h9696;
defparam \p1|Add13~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N30
cycloneive_lcell_comb \p1|Add14~62 (
// Equation(s):
// \p1|Add14~62_combout  = \p1|Add14~61  $ (!\p1|diff_pos_y [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|diff_pos_y [31]),
	.cin(\p1|Add14~61 ),
	.combout(\p1|Add14~62_combout ),
	.cout());
// synopsys translate_off
defparam \p1|Add14~62 .lut_mask = 16'hF00F;
defparam \p1|Add14~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \p1|sum[31]~94 (
// Equation(s):
// \p1|sum[31]~94_combout  = \p1|Add13~62_combout  $ (\p1|sum[30]~93  $ (\p1|Add14~62_combout ))

	.dataa(\p1|Add13~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|Add14~62_combout ),
	.cin(\p1|sum[30]~93 ),
	.combout(\p1|sum[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \p1|sum[31]~94 .lut_mask = 16'hA55A;
defparam \p1|sum[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y14_N31
dffeas \p1|sum[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|sum[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.eval7~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|sum[31] .is_wysiwyg = "true";
defparam \p1|sum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N16
cycloneive_lcell_comb \p1|evalResult[31]~feeder (
// Equation(s):
// \p1|evalResult[31]~feeder_combout  = \p1|sum [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\p1|sum [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p1|evalResult[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[31]~feeder .lut_mask = 16'hF0F0;
defparam \p1|evalResult[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N17
dffeas \p1|evalResult[31] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[31] .is_wysiwyg = "true";
defparam \p1|evalResult[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N4
cycloneive_lcell_comb \displays_in[7][3] (
// Equation(s):
// \displays_in[7][3]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [31]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[7][3]~combout ))

	.dataa(gnd),
	.datab(\displays_in[7][3]~combout ),
	.datac(\p1|evalResult [31]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[7][3]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[7][3] .lut_mask = 16'hF0CC;
defparam \displays_in[7][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N6
cycloneive_lcell_comb \p1|evalResult[28]~feeder (
// Equation(s):
// \p1|evalResult[28]~feeder_combout  = \p1|sum [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [28]),
	.cin(gnd),
	.combout(\p1|evalResult[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[28]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N7
dffeas \p1|evalResult[28] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[28] .is_wysiwyg = "true";
defparam \p1|evalResult[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N14
cycloneive_lcell_comb \displays_in[7][0] (
// Equation(s):
// \displays_in[7][0]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\p1|evalResult [28])) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\displays_in[7][0]~combout )))

	.dataa(gnd),
	.datab(\p1|evalResult [28]),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[7][0]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[7][0] .lut_mask = 16'hCCF0;
defparam \displays_in[7][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N28
cycloneive_lcell_comb \p1|evalResult[29]~feeder (
// Equation(s):
// \p1|evalResult[29]~feeder_combout  = \p1|sum [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p1|sum [29]),
	.cin(gnd),
	.combout(\p1|evalResult[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p1|evalResult[29]~feeder .lut_mask = 16'hFF00;
defparam \p1|evalResult[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N29
dffeas \p1|evalResult[29] (
	.clk(\clock~clkctrl_outclk ),
	.d(\p1|evalResult[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|state.exit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1|evalResult [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p1|evalResult[29] .is_wysiwyg = "true";
defparam \p1|evalResult[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N12
cycloneive_lcell_comb \displays_in[7][1] (
// Equation(s):
// \displays_in[7][1]~combout  = (GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & ((\p1|evalResult [29]))) # (!GLOBAL(\displays_in[1][0]~2clkctrl_outclk ) & (\displays_in[7][1]~combout ))

	.dataa(\displays_in[7][1]~combout ),
	.datab(gnd),
	.datac(\p1|evalResult [29]),
	.datad(\displays_in[1][0]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\displays_in[7][1]~combout ),
	.cout());
// synopsys translate_off
defparam \displays_in[7][1] .lut_mask = 16'hF0AA;
defparam \displays_in[7][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N24
cycloneive_lcell_comb \display7|WideOr6~0 (
// Equation(s):
// \display7|WideOr6~0_combout  = (\displays_in[7][2]~combout  & (!\displays_in[7][1]~combout  & (\displays_in[7][3]~combout  $ (!\displays_in[7][0]~combout )))) # (!\displays_in[7][2]~combout  & (\displays_in[7][0]~combout  & (\displays_in[7][3]~combout  $ 
// (!\displays_in[7][1]~combout ))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr6~0 .lut_mask = 16'h4092;
defparam \display7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N2
cycloneive_lcell_comb \display7|WideOr5~0 (
// Equation(s):
// \display7|WideOr5~0_combout  = (\displays_in[7][3]~combout  & ((\displays_in[7][0]~combout  & ((\displays_in[7][1]~combout ))) # (!\displays_in[7][0]~combout  & (\displays_in[7][2]~combout )))) # (!\displays_in[7][3]~combout  & (\displays_in[7][2]~combout 
//  & (\displays_in[7][0]~combout  $ (\displays_in[7][1]~combout ))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr5~0 .lut_mask = 16'hCA28;
defparam \display7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N20
cycloneive_lcell_comb \display7|WideOr4~0 (
// Equation(s):
// \display7|WideOr4~0_combout  = (\displays_in[7][2]~combout  & (\displays_in[7][3]~combout  & ((\displays_in[7][1]~combout ) # (!\displays_in[7][0]~combout )))) # (!\displays_in[7][2]~combout  & (!\displays_in[7][3]~combout  & (!\displays_in[7][0]~combout  
// & \displays_in[7][1]~combout )))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr4~0 .lut_mask = 16'h8908;
defparam \display7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N26
cycloneive_lcell_comb \display7|WideOr3~0 (
// Equation(s):
// \display7|WideOr3~0_combout  = (\displays_in[7][1]~combout  & ((\displays_in[7][2]~combout  & ((\displays_in[7][0]~combout ))) # (!\displays_in[7][2]~combout  & (\displays_in[7][3]~combout  & !\displays_in[7][0]~combout )))) # (!\displays_in[7][1]~combout 
//  & (!\displays_in[7][3]~combout  & (\displays_in[7][2]~combout  $ (\displays_in[7][0]~combout ))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr3~0 .lut_mask = 16'hA412;
defparam \display7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N0
cycloneive_lcell_comb \display7|WideOr2~0 (
// Equation(s):
// \display7|WideOr2~0_combout  = (\displays_in[7][1]~combout  & (((!\displays_in[7][3]~combout  & \displays_in[7][0]~combout )))) # (!\displays_in[7][1]~combout  & ((\displays_in[7][2]~combout  & (!\displays_in[7][3]~combout )) # 
// (!\displays_in[7][2]~combout  & ((\displays_in[7][0]~combout )))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr2~0 .lut_mask = 16'h3072;
defparam \display7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N10
cycloneive_lcell_comb \display7|WideOr1~0 (
// Equation(s):
// \display7|WideOr1~0_combout  = (\displays_in[7][2]~combout  & (\displays_in[7][0]~combout  & (\displays_in[7][3]~combout  $ (\displays_in[7][1]~combout )))) # (!\displays_in[7][2]~combout  & (!\displays_in[7][3]~combout  & ((\displays_in[7][0]~combout ) # 
// (\displays_in[7][1]~combout ))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr1~0 .lut_mask = 16'h3190;
defparam \display7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N8
cycloneive_lcell_comb \display7|WideOr0~0 (
// Equation(s):
// \display7|WideOr0~0_combout  = (\displays_in[7][0]~combout  & ((\displays_in[7][3]~combout ) # (\displays_in[7][2]~combout  $ (\displays_in[7][1]~combout )))) # (!\displays_in[7][0]~combout  & ((\displays_in[7][1]~combout ) # (\displays_in[7][2]~combout  
// $ (\displays_in[7][3]~combout ))))

	.dataa(\displays_in[7][2]~combout ),
	.datab(\displays_in[7][3]~combout ),
	.datac(\displays_in[7][0]~combout ),
	.datad(\displays_in[7][1]~combout ),
	.cin(gnd),
	.combout(\display7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \display7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \SD_WP_N~input (
	.i(SD_WP_N),
	.ibar(gnd),
	.o(\SD_WP_N~input_o ));
// synopsys translate_off
defparam \SD_WP_N~input .bus_hold = "false";
defparam \SD_WP_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \ENET0_INT_N~input (
	.i(ENET0_INT_N),
	.ibar(gnd),
	.o(\ENET0_INT_N~input_o ));
// synopsys translate_off
defparam \ENET0_INT_N~input .bus_hold = "false";
defparam \ENET0_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \ENET0_LINK100~input (
	.i(ENET0_LINK100),
	.ibar(gnd),
	.o(\ENET0_LINK100~input_o ));
// synopsys translate_off
defparam \ENET0_LINK100~input .bus_hold = "false";
defparam \ENET0_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \ENET0_RX_CLK~input (
	.i(ENET0_RX_CLK),
	.ibar(gnd),
	.o(\ENET0_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CLK~input .bus_hold = "false";
defparam \ENET0_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ENET0_RX_COL~input (
	.i(ENET0_RX_COL),
	.ibar(gnd),
	.o(\ENET0_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET0_RX_COL~input .bus_hold = "false";
defparam \ENET0_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \ENET0_RX_CRS~input (
	.i(ENET0_RX_CRS),
	.ibar(gnd),
	.o(\ENET0_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CRS~input .bus_hold = "false";
defparam \ENET0_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[0]~input (
	.i(ENET0_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ENET0_RX_DATA[1]~input (
	.i(ENET0_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ENET0_RX_DATA[2]~input (
	.i(ENET0_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[3]~input (
	.i(ENET0_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DV~input (
	.i(ENET0_RX_DV),
	.ibar(gnd),
	.o(\ENET0_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DV~input .bus_hold = "false";
defparam \ENET0_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ENET0_RX_ER~input (
	.i(ENET0_RX_ER),
	.ibar(gnd),
	.o(\ENET0_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET0_RX_ER~input .bus_hold = "false";
defparam \ENET0_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \ENET0_TX_CLK~input (
	.i(ENET0_TX_CLK),
	.ibar(gnd),
	.o(\ENET0_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_TX_CLK~input .bus_hold = "false";
defparam \ENET0_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \ENETCLK_25~input (
	.i(ENETCLK_25),
	.ibar(gnd),
	.o(\ENETCLK_25~input_o ));
// synopsys translate_off
defparam \ENETCLK_25~input .bus_hold = "false";
defparam \ENETCLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \ENET1_INT_N~input (
	.i(ENET1_INT_N),
	.ibar(gnd),
	.o(\ENET1_INT_N~input_o ));
// synopsys translate_off
defparam \ENET1_INT_N~input .bus_hold = "false";
defparam \ENET1_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \ENET1_LINK100~input (
	.i(ENET1_LINK100),
	.ibar(gnd),
	.o(\ENET1_LINK100~input_o ));
// synopsys translate_off
defparam \ENET1_LINK100~input .bus_hold = "false";
defparam \ENET1_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N8
cycloneive_io_ibuf \ENET1_RX_CLK~input (
	.i(ENET1_RX_CLK),
	.ibar(gnd),
	.o(\ENET1_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CLK~input .bus_hold = "false";
defparam \ENET1_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \ENET1_RX_COL~input (
	.i(ENET1_RX_COL),
	.ibar(gnd),
	.o(\ENET1_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET1_RX_COL~input .bus_hold = "false";
defparam \ENET1_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \ENET1_RX_CRS~input (
	.i(ENET1_RX_CRS),
	.ibar(gnd),
	.o(\ENET1_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CRS~input .bus_hold = "false";
defparam \ENET1_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DATA[0]~input (
	.i(ENET1_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DATA[1]~input (
	.i(ENET1_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[2]~input (
	.i(ENET1_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET1_RX_DATA[3]~input (
	.i(ENET1_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DV~input (
	.i(ENET1_RX_DV),
	.ibar(gnd),
	.o(\ENET1_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DV~input .bus_hold = "false";
defparam \ENET1_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \ENET1_RX_ER~input (
	.i(ENET1_RX_ER),
	.ibar(gnd),
	.o(\ENET1_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET1_RX_ER~input .bus_hold = "false";
defparam \ENET1_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \ENET1_TX_CLK~input (
	.i(ENET1_TX_CLK),
	.ibar(gnd),
	.o(\ENET1_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_TX_CLK~input .bus_hold = "false";
defparam \ENET1_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \OTG_DREQ[0]~input (
	.i(OTG_DREQ[0]),
	.ibar(gnd),
	.o(\OTG_DREQ[0]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[0]~input .bus_hold = "false";
defparam \OTG_DREQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \OTG_DREQ[1]~input (
	.i(OTG_DREQ[1]),
	.ibar(gnd),
	.o(\OTG_DREQ[1]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[1]~input .bus_hold = "false";
defparam \OTG_DREQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \OTG_INT[0]~input (
	.i(OTG_INT[0]),
	.ibar(gnd),
	.o(\OTG_INT[0]~input_o ));
// synopsys translate_off
defparam \OTG_INT[0]~input .bus_hold = "false";
defparam \OTG_INT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT[1]~input (
	.i(OTG_INT[1]),
	.ibar(gnd),
	.o(\OTG_INT[1]~input_o ));
// synopsys translate_off
defparam \OTG_INT[1]~input .bus_hold = "false";
defparam \OTG_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \FL_RY~input (
	.i(FL_RY),
	.ibar(gnd),
	.o(\FL_RY~input_o ));
// synopsys translate_off
defparam \FL_RY~input .bus_hold = "false";
defparam \FL_RY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \hsmcCLKIN_N1~input (
	.i(hsmcCLKIN_N1),
	.ibar(gnd),
	.o(\hsmcCLKIN_N1~input_o ));
// synopsys translate_off
defparam \hsmcCLKIN_N1~input .bus_hold = "false";
defparam \hsmcCLKIN_N1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \hsmcCLKIN_N2~input (
	.i(hsmcCLKIN_N2),
	.ibar(gnd),
	.o(\hsmcCLKIN_N2~input_o ));
// synopsys translate_off
defparam \hsmcCLKIN_N2~input .bus_hold = "false";
defparam \hsmcCLKIN_N2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \hsmcCLKIN_P1~input (
	.i(hsmcCLKIN_P1),
	.ibar(gnd),
	.o(\hsmcCLKIN_P1~input_o ));
// synopsys translate_off
defparam \hsmcCLKIN_P1~input .bus_hold = "false";
defparam \hsmcCLKIN_P1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \hsmcCLKIN_P2~input (
	.i(hsmcCLKIN_P2),
	.ibar(gnd),
	.o(\hsmcCLKIN_P2~input_o ));
// synopsys translate_off
defparam \hsmcCLKIN_P2~input .bus_hold = "false";
defparam \hsmcCLKIN_P2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \hsmcCLKIN0~input (
	.i(hsmcCLKIN0),
	.ibar(gnd),
	.o(\hsmcCLKIN0~input_o ));
// synopsys translate_off
defparam \hsmcCLKIN0~input .bus_hold = "false";
defparam \hsmcCLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \EX_IO[0]~input (
	.i(EX_IO[0]),
	.ibar(gnd),
	.o(\EX_IO[0]~input_o ));
// synopsys translate_off
defparam \EX_IO[0]~input .bus_hold = "false";
defparam \EX_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \EX_IO[1]~input (
	.i(EX_IO[1]),
	.ibar(gnd),
	.o(\EX_IO[1]~input_o ));
// synopsys translate_off
defparam \EX_IO[1]~input .bus_hold = "false";
defparam \EX_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \EX_IO[2]~input (
	.i(EX_IO[2]),
	.ibar(gnd),
	.o(\EX_IO[2]~input_o ));
// synopsys translate_off
defparam \EX_IO[2]~input .bus_hold = "false";
defparam \EX_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \EX_IO[3]~input (
	.i(EX_IO[3]),
	.ibar(gnd),
	.o(\EX_IO[3]~input_o ));
// synopsys translate_off
defparam \EX_IO[3]~input .bus_hold = "false";
defparam \EX_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \EX_IO[4]~input (
	.i(EX_IO[4]),
	.ibar(gnd),
	.o(\EX_IO[4]~input_o ));
// synopsys translate_off
defparam \EX_IO[4]~input .bus_hold = "false";
defparam \EX_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \EX_IO[5]~input (
	.i(EX_IO[5]),
	.ibar(gnd),
	.o(\EX_IO[5]~input_o ));
// synopsys translate_off
defparam \EX_IO[5]~input .bus_hold = "false";
defparam \EX_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \EX_IO[6]~input (
	.i(EX_IO[6]),
	.ibar(gnd),
	.o(\EX_IO[6]~input_o ));
// synopsys translate_off
defparam \EX_IO[6]~input .bus_hold = "false";
defparam \EX_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \EEP_I2C_SDAT~input (
	.i(EEP_I2C_SDAT),
	.ibar(gnd),
	.o(\EEP_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \EEP_I2C_SDAT~input .bus_hold = "false";
defparam \EEP_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ENET0_MDIO~input (
	.i(ENET0_MDIO),
	.ibar(gnd),
	.o(\ENET0_MDIO~input_o ));
// synopsys translate_off
defparam \ENET0_MDIO~input .bus_hold = "false";
defparam \ENET0_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET1_MDIO~input (
	.i(ENET1_MDIO),
	.ibar(gnd),
	.o(\ENET1_MDIO~input_o ));
// synopsys translate_off
defparam \ENET1_MDIO~input .bus_hold = "false";
defparam \ENET1_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N22
cycloneive_io_ibuf \OTG_FSPEED~input (
	.i(OTG_FSPEED),
	.ibar(gnd),
	.o(\OTG_FSPEED~input_o ));
// synopsys translate_off
defparam \OTG_FSPEED~input .bus_hold = "false";
defparam \OTG_FSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \OTG_LSPEED~input (
	.i(OTG_LSPEED),
	.ibar(gnd),
	.o(\OTG_LSPEED~input_o ));
// synopsys translate_off
defparam \OTG_LSPEED~input .bus_hold = "false";
defparam \OTG_LSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \gpioGPIO[0]~input (
	.i(gpioGPIO[0]),
	.ibar(gnd),
	.o(\gpioGPIO[0]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[0]~input .bus_hold = "false";
defparam \gpioGPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \gpioGPIO[1]~input (
	.i(gpioGPIO[1]),
	.ibar(gnd),
	.o(\gpioGPIO[1]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[1]~input .bus_hold = "false";
defparam \gpioGPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \gpioGPIO[2]~input (
	.i(gpioGPIO[2]),
	.ibar(gnd),
	.o(\gpioGPIO[2]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[2]~input .bus_hold = "false";
defparam \gpioGPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \gpioGPIO[3]~input (
	.i(gpioGPIO[3]),
	.ibar(gnd),
	.o(\gpioGPIO[3]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[3]~input .bus_hold = "false";
defparam \gpioGPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \gpioGPIO[4]~input (
	.i(gpioGPIO[4]),
	.ibar(gnd),
	.o(\gpioGPIO[4]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[4]~input .bus_hold = "false";
defparam \gpioGPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \gpioGPIO[5]~input (
	.i(gpioGPIO[5]),
	.ibar(gnd),
	.o(\gpioGPIO[5]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[5]~input .bus_hold = "false";
defparam \gpioGPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \gpioGPIO[6]~input (
	.i(gpioGPIO[6]),
	.ibar(gnd),
	.o(\gpioGPIO[6]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[6]~input .bus_hold = "false";
defparam \gpioGPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \gpioGPIO[7]~input (
	.i(gpioGPIO[7]),
	.ibar(gnd),
	.o(\gpioGPIO[7]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[7]~input .bus_hold = "false";
defparam \gpioGPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \gpioGPIO[8]~input (
	.i(gpioGPIO[8]),
	.ibar(gnd),
	.o(\gpioGPIO[8]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[8]~input .bus_hold = "false";
defparam \gpioGPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \gpioGPIO[9]~input (
	.i(gpioGPIO[9]),
	.ibar(gnd),
	.o(\gpioGPIO[9]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[9]~input .bus_hold = "false";
defparam \gpioGPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \gpioGPIO[10]~input (
	.i(gpioGPIO[10]),
	.ibar(gnd),
	.o(\gpioGPIO[10]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[10]~input .bus_hold = "false";
defparam \gpioGPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \gpioGPIO[11]~input (
	.i(gpioGPIO[11]),
	.ibar(gnd),
	.o(\gpioGPIO[11]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[11]~input .bus_hold = "false";
defparam \gpioGPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \gpioGPIO[12]~input (
	.i(gpioGPIO[12]),
	.ibar(gnd),
	.o(\gpioGPIO[12]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[12]~input .bus_hold = "false";
defparam \gpioGPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \gpioGPIO[13]~input (
	.i(gpioGPIO[13]),
	.ibar(gnd),
	.o(\gpioGPIO[13]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[13]~input .bus_hold = "false";
defparam \gpioGPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \gpioGPIO[14]~input (
	.i(gpioGPIO[14]),
	.ibar(gnd),
	.o(\gpioGPIO[14]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[14]~input .bus_hold = "false";
defparam \gpioGPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \gpioGPIO[15]~input (
	.i(gpioGPIO[15]),
	.ibar(gnd),
	.o(\gpioGPIO[15]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[15]~input .bus_hold = "false";
defparam \gpioGPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \gpioGPIO[16]~input (
	.i(gpioGPIO[16]),
	.ibar(gnd),
	.o(\gpioGPIO[16]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[16]~input .bus_hold = "false";
defparam \gpioGPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \gpioGPIO[17]~input (
	.i(gpioGPIO[17]),
	.ibar(gnd),
	.o(\gpioGPIO[17]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[17]~input .bus_hold = "false";
defparam \gpioGPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \gpioGPIO[18]~input (
	.i(gpioGPIO[18]),
	.ibar(gnd),
	.o(\gpioGPIO[18]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[18]~input .bus_hold = "false";
defparam \gpioGPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \gpioGPIO[19]~input (
	.i(gpioGPIO[19]),
	.ibar(gnd),
	.o(\gpioGPIO[19]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[19]~input .bus_hold = "false";
defparam \gpioGPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \gpioGPIO[20]~input (
	.i(gpioGPIO[20]),
	.ibar(gnd),
	.o(\gpioGPIO[20]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[20]~input .bus_hold = "false";
defparam \gpioGPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \gpioGPIO[21]~input (
	.i(gpioGPIO[21]),
	.ibar(gnd),
	.o(\gpioGPIO[21]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[21]~input .bus_hold = "false";
defparam \gpioGPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \gpioGPIO[22]~input (
	.i(gpioGPIO[22]),
	.ibar(gnd),
	.o(\gpioGPIO[22]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[22]~input .bus_hold = "false";
defparam \gpioGPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \gpioGPIO[23]~input (
	.i(gpioGPIO[23]),
	.ibar(gnd),
	.o(\gpioGPIO[23]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[23]~input .bus_hold = "false";
defparam \gpioGPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \gpioGPIO[24]~input (
	.i(gpioGPIO[24]),
	.ibar(gnd),
	.o(\gpioGPIO[24]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[24]~input .bus_hold = "false";
defparam \gpioGPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \gpioGPIO[25]~input (
	.i(gpioGPIO[25]),
	.ibar(gnd),
	.o(\gpioGPIO[25]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[25]~input .bus_hold = "false";
defparam \gpioGPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \gpioGPIO[26]~input (
	.i(gpioGPIO[26]),
	.ibar(gnd),
	.o(\gpioGPIO[26]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[26]~input .bus_hold = "false";
defparam \gpioGPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \gpioGPIO[27]~input (
	.i(gpioGPIO[27]),
	.ibar(gnd),
	.o(\gpioGPIO[27]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[27]~input .bus_hold = "false";
defparam \gpioGPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \gpioGPIO[28]~input (
	.i(gpioGPIO[28]),
	.ibar(gnd),
	.o(\gpioGPIO[28]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[28]~input .bus_hold = "false";
defparam \gpioGPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \gpioGPIO[29]~input (
	.i(gpioGPIO[29]),
	.ibar(gnd),
	.o(\gpioGPIO[29]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[29]~input .bus_hold = "false";
defparam \gpioGPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \gpioGPIO[30]~input (
	.i(gpioGPIO[30]),
	.ibar(gnd),
	.o(\gpioGPIO[30]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[30]~input .bus_hold = "false";
defparam \gpioGPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \gpioGPIO[31]~input (
	.i(gpioGPIO[31]),
	.ibar(gnd),
	.o(\gpioGPIO[31]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[31]~input .bus_hold = "false";
defparam \gpioGPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \gpioGPIO[32]~input (
	.i(gpioGPIO[32]),
	.ibar(gnd),
	.o(\gpioGPIO[32]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[32]~input .bus_hold = "false";
defparam \gpioGPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \gpioGPIO[33]~input (
	.i(gpioGPIO[33]),
	.ibar(gnd),
	.o(\gpioGPIO[33]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[33]~input .bus_hold = "false";
defparam \gpioGPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \gpioGPIO[34]~input (
	.i(gpioGPIO[34]),
	.ibar(gnd),
	.o(\gpioGPIO[34]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[34]~input .bus_hold = "false";
defparam \gpioGPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \gpioGPIO[35]~input (
	.i(gpioGPIO[35]),
	.ibar(gnd),
	.o(\gpioGPIO[35]~input_o ));
// synopsys translate_off
defparam \gpioGPIO[35]~input .bus_hold = "false";
defparam \gpioGPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \hsmcD[0]~input (
	.i(hsmcD[0]),
	.ibar(gnd),
	.o(\hsmcD[0]~input_o ));
// synopsys translate_off
defparam \hsmcD[0]~input .bus_hold = "false";
defparam \hsmcD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \hsmcD[1]~input (
	.i(hsmcD[1]),
	.ibar(gnd),
	.o(\hsmcD[1]~input_o ));
// synopsys translate_off
defparam \hsmcD[1]~input .bus_hold = "false";
defparam \hsmcD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \hsmcD[2]~input (
	.i(hsmcD[2]),
	.ibar(gnd),
	.o(\hsmcD[2]~input_o ));
// synopsys translate_off
defparam \hsmcD[2]~input .bus_hold = "false";
defparam \hsmcD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \hsmcD[3]~input (
	.i(hsmcD[3]),
	.ibar(gnd),
	.o(\hsmcD[3]~input_o ));
// synopsys translate_off
defparam \hsmcD[3]~input .bus_hold = "false";
defparam \hsmcD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \hsmcRX_D_N[0]~input (
	.i(hsmcRX_D_N[0]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[0]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[0]~input .bus_hold = "false";
defparam \hsmcRX_D_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \hsmcRX_D_N[1]~input (
	.i(hsmcRX_D_N[1]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[1]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[1]~input .bus_hold = "false";
defparam \hsmcRX_D_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N22
cycloneive_io_ibuf \hsmcRX_D_N[2]~input (
	.i(hsmcRX_D_N[2]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[2]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[2]~input .bus_hold = "false";
defparam \hsmcRX_D_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \hsmcRX_D_N[3]~input (
	.i(hsmcRX_D_N[3]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[3]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[3]~input .bus_hold = "false";
defparam \hsmcRX_D_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \hsmcRX_D_N[4]~input (
	.i(hsmcRX_D_N[4]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[4]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[4]~input .bus_hold = "false";
defparam \hsmcRX_D_N[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N22
cycloneive_io_ibuf \hsmcRX_D_N[5]~input (
	.i(hsmcRX_D_N[5]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[5]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[5]~input .bus_hold = "false";
defparam \hsmcRX_D_N[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \hsmcRX_D_N[6]~input (
	.i(hsmcRX_D_N[6]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[6]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[6]~input .bus_hold = "false";
defparam \hsmcRX_D_N[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \hsmcRX_D_N[7]~input (
	.i(hsmcRX_D_N[7]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[7]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[7]~input .bus_hold = "false";
defparam \hsmcRX_D_N[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \hsmcRX_D_N[8]~input (
	.i(hsmcRX_D_N[8]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[8]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[8]~input .bus_hold = "false";
defparam \hsmcRX_D_N[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \hsmcRX_D_N[9]~input (
	.i(hsmcRX_D_N[9]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[9]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[9]~input .bus_hold = "false";
defparam \hsmcRX_D_N[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \hsmcRX_D_N[10]~input (
	.i(hsmcRX_D_N[10]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[10]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[10]~input .bus_hold = "false";
defparam \hsmcRX_D_N[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \hsmcRX_D_N[11]~input (
	.i(hsmcRX_D_N[11]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[11]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[11]~input .bus_hold = "false";
defparam \hsmcRX_D_N[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \hsmcRX_D_N[12]~input (
	.i(hsmcRX_D_N[12]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[12]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[12]~input .bus_hold = "false";
defparam \hsmcRX_D_N[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \hsmcRX_D_N[13]~input (
	.i(hsmcRX_D_N[13]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[13]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[13]~input .bus_hold = "false";
defparam \hsmcRX_D_N[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \hsmcRX_D_N[14]~input (
	.i(hsmcRX_D_N[14]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[14]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[14]~input .bus_hold = "false";
defparam \hsmcRX_D_N[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \hsmcRX_D_N[15]~input (
	.i(hsmcRX_D_N[15]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[15]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[15]~input .bus_hold = "false";
defparam \hsmcRX_D_N[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \hsmcRX_D_N[16]~input (
	.i(hsmcRX_D_N[16]),
	.ibar(gnd),
	.o(\hsmcRX_D_N[16]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_N[16]~input .bus_hold = "false";
defparam \hsmcRX_D_N[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \hsmcRX_D_P[0]~input (
	.i(hsmcRX_D_P[0]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[0]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[0]~input .bus_hold = "false";
defparam \hsmcRX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \hsmcRX_D_P[1]~input (
	.i(hsmcRX_D_P[1]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[1]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[1]~input .bus_hold = "false";
defparam \hsmcRX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \hsmcRX_D_P[2]~input (
	.i(hsmcRX_D_P[2]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[2]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[2]~input .bus_hold = "false";
defparam \hsmcRX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \hsmcRX_D_P[3]~input (
	.i(hsmcRX_D_P[3]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[3]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[3]~input .bus_hold = "false";
defparam \hsmcRX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \hsmcRX_D_P[4]~input (
	.i(hsmcRX_D_P[4]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[4]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[4]~input .bus_hold = "false";
defparam \hsmcRX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \hsmcRX_D_P[5]~input (
	.i(hsmcRX_D_P[5]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[5]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[5]~input .bus_hold = "false";
defparam \hsmcRX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \hsmcRX_D_P[6]~input (
	.i(hsmcRX_D_P[6]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[6]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[6]~input .bus_hold = "false";
defparam \hsmcRX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \hsmcRX_D_P[7]~input (
	.i(hsmcRX_D_P[7]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[7]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[7]~input .bus_hold = "false";
defparam \hsmcRX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \hsmcRX_D_P[8]~input (
	.i(hsmcRX_D_P[8]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[8]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[8]~input .bus_hold = "false";
defparam \hsmcRX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \hsmcRX_D_P[9]~input (
	.i(hsmcRX_D_P[9]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[9]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[9]~input .bus_hold = "false";
defparam \hsmcRX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \hsmcRX_D_P[10]~input (
	.i(hsmcRX_D_P[10]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[10]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[10]~input .bus_hold = "false";
defparam \hsmcRX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \hsmcRX_D_P[11]~input (
	.i(hsmcRX_D_P[11]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[11]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[11]~input .bus_hold = "false";
defparam \hsmcRX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \hsmcRX_D_P[12]~input (
	.i(hsmcRX_D_P[12]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[12]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[12]~input .bus_hold = "false";
defparam \hsmcRX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \hsmcRX_D_P[13]~input (
	.i(hsmcRX_D_P[13]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[13]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[13]~input .bus_hold = "false";
defparam \hsmcRX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \hsmcRX_D_P[14]~input (
	.i(hsmcRX_D_P[14]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[14]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[14]~input .bus_hold = "false";
defparam \hsmcRX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \hsmcRX_D_P[15]~input (
	.i(hsmcRX_D_P[15]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[15]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[15]~input .bus_hold = "false";
defparam \hsmcRX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \hsmcRX_D_P[16]~input (
	.i(hsmcRX_D_P[16]),
	.ibar(gnd),
	.o(\hsmcRX_D_P[16]~input_o ));
// synopsys translate_off
defparam \hsmcRX_D_P[16]~input .bus_hold = "false";
defparam \hsmcRX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \hsmcTX_D_N[0]~input (
	.i(hsmcTX_D_N[0]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[0]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[0]~input .bus_hold = "false";
defparam \hsmcTX_D_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \hsmcTX_D_N[1]~input (
	.i(hsmcTX_D_N[1]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[1]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[1]~input .bus_hold = "false";
defparam \hsmcTX_D_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \hsmcTX_D_N[2]~input (
	.i(hsmcTX_D_N[2]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[2]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[2]~input .bus_hold = "false";
defparam \hsmcTX_D_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \hsmcTX_D_N[3]~input (
	.i(hsmcTX_D_N[3]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[3]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[3]~input .bus_hold = "false";
defparam \hsmcTX_D_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \hsmcTX_D_N[4]~input (
	.i(hsmcTX_D_N[4]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[4]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[4]~input .bus_hold = "false";
defparam \hsmcTX_D_N[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \hsmcTX_D_N[5]~input (
	.i(hsmcTX_D_N[5]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[5]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[5]~input .bus_hold = "false";
defparam \hsmcTX_D_N[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N8
cycloneive_io_ibuf \hsmcTX_D_N[6]~input (
	.i(hsmcTX_D_N[6]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[6]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[6]~input .bus_hold = "false";
defparam \hsmcTX_D_N[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N22
cycloneive_io_ibuf \hsmcTX_D_N[7]~input (
	.i(hsmcTX_D_N[7]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[7]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[7]~input .bus_hold = "false";
defparam \hsmcTX_D_N[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \hsmcTX_D_N[8]~input (
	.i(hsmcTX_D_N[8]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[8]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[8]~input .bus_hold = "false";
defparam \hsmcTX_D_N[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y43_N8
cycloneive_io_ibuf \hsmcTX_D_N[9]~input (
	.i(hsmcTX_D_N[9]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[9]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[9]~input .bus_hold = "false";
defparam \hsmcTX_D_N[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \hsmcTX_D_N[10]~input (
	.i(hsmcTX_D_N[10]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[10]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[10]~input .bus_hold = "false";
defparam \hsmcTX_D_N[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \hsmcTX_D_N[11]~input (
	.i(hsmcTX_D_N[11]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[11]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[11]~input .bus_hold = "false";
defparam \hsmcTX_D_N[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \hsmcTX_D_N[12]~input (
	.i(hsmcTX_D_N[12]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[12]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[12]~input .bus_hold = "false";
defparam \hsmcTX_D_N[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \hsmcTX_D_N[13]~input (
	.i(hsmcTX_D_N[13]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[13]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[13]~input .bus_hold = "false";
defparam \hsmcTX_D_N[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \hsmcTX_D_N[14]~input (
	.i(hsmcTX_D_N[14]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[14]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[14]~input .bus_hold = "false";
defparam \hsmcTX_D_N[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \hsmcTX_D_N[15]~input (
	.i(hsmcTX_D_N[15]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[15]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[15]~input .bus_hold = "false";
defparam \hsmcTX_D_N[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \hsmcTX_D_N[16]~input (
	.i(hsmcTX_D_N[16]),
	.ibar(gnd),
	.o(\hsmcTX_D_N[16]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_N[16]~input .bus_hold = "false";
defparam \hsmcTX_D_N[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \hsmcTX_D_P[0]~input (
	.i(hsmcTX_D_P[0]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[0]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[0]~input .bus_hold = "false";
defparam \hsmcTX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \hsmcTX_D_P[1]~input (
	.i(hsmcTX_D_P[1]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[1]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[1]~input .bus_hold = "false";
defparam \hsmcTX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \hsmcTX_D_P[2]~input (
	.i(hsmcTX_D_P[2]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[2]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[2]~input .bus_hold = "false";
defparam \hsmcTX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N1
cycloneive_io_ibuf \hsmcTX_D_P[3]~input (
	.i(hsmcTX_D_P[3]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[3]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[3]~input .bus_hold = "false";
defparam \hsmcTX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \hsmcTX_D_P[4]~input (
	.i(hsmcTX_D_P[4]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[4]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[4]~input .bus_hold = "false";
defparam \hsmcTX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \hsmcTX_D_P[5]~input (
	.i(hsmcTX_D_P[5]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[5]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[5]~input .bus_hold = "false";
defparam \hsmcTX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \hsmcTX_D_P[6]~input (
	.i(hsmcTX_D_P[6]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[6]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[6]~input .bus_hold = "false";
defparam \hsmcTX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \hsmcTX_D_P[7]~input (
	.i(hsmcTX_D_P[7]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[7]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[7]~input .bus_hold = "false";
defparam \hsmcTX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N1
cycloneive_io_ibuf \hsmcTX_D_P[8]~input (
	.i(hsmcTX_D_P[8]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[8]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[8]~input .bus_hold = "false";
defparam \hsmcTX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \hsmcTX_D_P[9]~input (
	.i(hsmcTX_D_P[9]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[9]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[9]~input .bus_hold = "false";
defparam \hsmcTX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \hsmcTX_D_P[10]~input (
	.i(hsmcTX_D_P[10]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[10]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[10]~input .bus_hold = "false";
defparam \hsmcTX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \hsmcTX_D_P[11]~input (
	.i(hsmcTX_D_P[11]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[11]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[11]~input .bus_hold = "false";
defparam \hsmcTX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \hsmcTX_D_P[12]~input (
	.i(hsmcTX_D_P[12]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[12]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[12]~input .bus_hold = "false";
defparam \hsmcTX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \hsmcTX_D_P[13]~input (
	.i(hsmcTX_D_P[13]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[13]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[13]~input .bus_hold = "false";
defparam \hsmcTX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \hsmcTX_D_P[14]~input (
	.i(hsmcTX_D_P[14]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[14]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[14]~input .bus_hold = "false";
defparam \hsmcTX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \hsmcTX_D_P[15]~input (
	.i(hsmcTX_D_P[15]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[15]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[15]~input .bus_hold = "false";
defparam \hsmcTX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \hsmcTX_D_P[16]~input (
	.i(hsmcTX_D_P[16]),
	.ibar(gnd),
	.o(\hsmcTX_D_P[16]~input_o ));
// synopsys translate_off
defparam \hsmcTX_D_P[16]~input .bus_hold = "false";
defparam \hsmcTX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

assign SMA_CLKOUT = \SMA_CLKOUT~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LCD_BLON = \LCD_BLON~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign UART_CTS = \UART_CTS~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

assign SD_CLK = \SD_CLK~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign AUD_DACDAT = \AUD_DACDAT~output_o ;

assign AUD_XCK = \AUD_XCK~output_o ;

assign EEP_I2C_SCLK = \EEP_I2C_SCLK~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign ENET0_GTX_CLK = \ENET0_GTX_CLK~output_o ;

assign ENET0_MDC = \ENET0_MDC~output_o ;

assign ENET0_RST_N = \ENET0_RST_N~output_o ;

assign ENET0_TX_DATA[0] = \ENET0_TX_DATA[0]~output_o ;

assign ENET0_TX_DATA[1] = \ENET0_TX_DATA[1]~output_o ;

assign ENET0_TX_DATA[2] = \ENET0_TX_DATA[2]~output_o ;

assign ENET0_TX_DATA[3] = \ENET0_TX_DATA[3]~output_o ;

assign ENET0_TX_EN = \ENET0_TX_EN~output_o ;

assign ENET0_TX_ER = \ENET0_TX_ER~output_o ;

assign ENET1_GTX_CLK = \ENET1_GTX_CLK~output_o ;

assign ENET1_MDC = \ENET1_MDC~output_o ;

assign ENET1_RST_N = \ENET1_RST_N~output_o ;

assign ENET1_TX_DATA[0] = \ENET1_TX_DATA[0]~output_o ;

assign ENET1_TX_DATA[1] = \ENET1_TX_DATA[1]~output_o ;

assign ENET1_TX_DATA[2] = \ENET1_TX_DATA[2]~output_o ;

assign ENET1_TX_DATA[3] = \ENET1_TX_DATA[3]~output_o ;

assign ENET1_TX_EN = \ENET1_TX_EN~output_o ;

assign ENET1_TX_ER = \ENET1_TX_ER~output_o ;

assign TD_RESET_N = \TD_RESET_N~output_o ;

assign OTG_ADDR[0] = \OTG_ADDR[0]~output_o ;

assign OTG_ADDR[1] = \OTG_ADDR[1]~output_o ;

assign OTG_CS_N = \OTG_CS_N~output_o ;

assign OTG_DACK_N[0] = \OTG_DACK_N[0]~output_o ;

assign OTG_DACK_N[1] = \OTG_DACK_N[1]~output_o ;

assign OTG_RD_N = \OTG_RD_N~output_o ;

assign OTG_RST_N = \OTG_RST_N~output_o ;

assign OTG_WE_N = \OTG_WE_N~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_DQM[2] = \DRAM_DQM[2]~output_o ;

assign DRAM_DQM[3] = \DRAM_DQM[3]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign FL_ADDR[0] = \FL_ADDR[0]~output_o ;

assign FL_ADDR[1] = \FL_ADDR[1]~output_o ;

assign FL_ADDR[2] = \FL_ADDR[2]~output_o ;

assign FL_ADDR[3] = \FL_ADDR[3]~output_o ;

assign FL_ADDR[4] = \FL_ADDR[4]~output_o ;

assign FL_ADDR[5] = \FL_ADDR[5]~output_o ;

assign FL_ADDR[6] = \FL_ADDR[6]~output_o ;

assign FL_ADDR[7] = \FL_ADDR[7]~output_o ;

assign FL_ADDR[8] = \FL_ADDR[8]~output_o ;

assign FL_ADDR[9] = \FL_ADDR[9]~output_o ;

assign FL_ADDR[10] = \FL_ADDR[10]~output_o ;

assign FL_ADDR[11] = \FL_ADDR[11]~output_o ;

assign FL_ADDR[12] = \FL_ADDR[12]~output_o ;

assign FL_ADDR[13] = \FL_ADDR[13]~output_o ;

assign FL_ADDR[14] = \FL_ADDR[14]~output_o ;

assign FL_ADDR[15] = \FL_ADDR[15]~output_o ;

assign FL_ADDR[16] = \FL_ADDR[16]~output_o ;

assign FL_ADDR[17] = \FL_ADDR[17]~output_o ;

assign FL_ADDR[18] = \FL_ADDR[18]~output_o ;

assign FL_ADDR[19] = \FL_ADDR[19]~output_o ;

assign FL_ADDR[20] = \FL_ADDR[20]~output_o ;

assign FL_ADDR[21] = \FL_ADDR[21]~output_o ;

assign FL_ADDR[22] = \FL_ADDR[22]~output_o ;

assign FL_CE_N = \FL_CE_N~output_o ;

assign FL_OE_N = \FL_OE_N~output_o ;

assign FL_RST_N = \FL_RST_N~output_o ;

assign FL_WE_N = \FL_WE_N~output_o ;

assign FL_WP_N = \FL_WP_N~output_o ;

assign hsmcCLKOUT_N1 = \hsmcCLKOUT_N1~output_o ;

assign hsmcCLKOUT_N2 = \hsmcCLKOUT_N2~output_o ;

assign hsmcCLKOUT_P1 = \hsmcCLKOUT_P1~output_o ;

assign hsmcCLKOUT_P2 = \hsmcCLKOUT_P2~output_o ;

assign hsmcCLKOUT0 = \hsmcCLKOUT0~output_o ;

assign EX_IO[0] = \EX_IO[0]~output_o ;

assign EX_IO[1] = \EX_IO[1]~output_o ;

assign EX_IO[2] = \EX_IO[2]~output_o ;

assign EX_IO[3] = \EX_IO[3]~output_o ;

assign EX_IO[4] = \EX_IO[4]~output_o ;

assign EX_IO[5] = \EX_IO[5]~output_o ;

assign EX_IO[6] = \EX_IO[6]~output_o ;

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign PS2_CLK = \PS2_CLK~output_o ;

assign PS2_CLK2 = \PS2_CLK2~output_o ;

assign PS2_DAT = \PS2_DAT~output_o ;

assign PS2_DAT2 = \PS2_DAT2~output_o ;

assign SD_CMD = \SD_CMD~output_o ;

assign SD_DAT[0] = \SD_DAT[0]~output_o ;

assign SD_DAT[1] = \SD_DAT[1]~output_o ;

assign SD_DAT[2] = \SD_DAT[2]~output_o ;

assign SD_DAT[3] = \SD_DAT[3]~output_o ;

assign AUD_ADCLRCK = \AUD_ADCLRCK~output_o ;

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign EEP_I2C_SDAT = \EEP_I2C_SDAT~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign ENET0_MDIO = \ENET0_MDIO~output_o ;

assign ENET1_MDIO = \ENET1_MDIO~output_o ;

assign OTG_DATA[0] = \OTG_DATA[0]~output_o ;

assign OTG_DATA[1] = \OTG_DATA[1]~output_o ;

assign OTG_DATA[2] = \OTG_DATA[2]~output_o ;

assign OTG_DATA[3] = \OTG_DATA[3]~output_o ;

assign OTG_DATA[4] = \OTG_DATA[4]~output_o ;

assign OTG_DATA[5] = \OTG_DATA[5]~output_o ;

assign OTG_DATA[6] = \OTG_DATA[6]~output_o ;

assign OTG_DATA[7] = \OTG_DATA[7]~output_o ;

assign OTG_DATA[8] = \OTG_DATA[8]~output_o ;

assign OTG_DATA[9] = \OTG_DATA[9]~output_o ;

assign OTG_DATA[10] = \OTG_DATA[10]~output_o ;

assign OTG_DATA[11] = \OTG_DATA[11]~output_o ;

assign OTG_DATA[12] = \OTG_DATA[12]~output_o ;

assign OTG_DATA[13] = \OTG_DATA[13]~output_o ;

assign OTG_DATA[14] = \OTG_DATA[14]~output_o ;

assign OTG_DATA[15] = \OTG_DATA[15]~output_o ;

assign OTG_FSPEED = \OTG_FSPEED~output_o ;

assign OTG_LSPEED = \OTG_LSPEED~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign DRAM_DQ[16] = \DRAM_DQ[16]~output_o ;

assign DRAM_DQ[17] = \DRAM_DQ[17]~output_o ;

assign DRAM_DQ[18] = \DRAM_DQ[18]~output_o ;

assign DRAM_DQ[19] = \DRAM_DQ[19]~output_o ;

assign DRAM_DQ[20] = \DRAM_DQ[20]~output_o ;

assign DRAM_DQ[21] = \DRAM_DQ[21]~output_o ;

assign DRAM_DQ[22] = \DRAM_DQ[22]~output_o ;

assign DRAM_DQ[23] = \DRAM_DQ[23]~output_o ;

assign DRAM_DQ[24] = \DRAM_DQ[24]~output_o ;

assign DRAM_DQ[25] = \DRAM_DQ[25]~output_o ;

assign DRAM_DQ[26] = \DRAM_DQ[26]~output_o ;

assign DRAM_DQ[27] = \DRAM_DQ[27]~output_o ;

assign DRAM_DQ[28] = \DRAM_DQ[28]~output_o ;

assign DRAM_DQ[29] = \DRAM_DQ[29]~output_o ;

assign DRAM_DQ[30] = \DRAM_DQ[30]~output_o ;

assign DRAM_DQ[31] = \DRAM_DQ[31]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign FL_DQ[0] = \FL_DQ[0]~output_o ;

assign FL_DQ[1] = \FL_DQ[1]~output_o ;

assign FL_DQ[2] = \FL_DQ[2]~output_o ;

assign FL_DQ[3] = \FL_DQ[3]~output_o ;

assign FL_DQ[4] = \FL_DQ[4]~output_o ;

assign FL_DQ[5] = \FL_DQ[5]~output_o ;

assign FL_DQ[6] = \FL_DQ[6]~output_o ;

assign FL_DQ[7] = \FL_DQ[7]~output_o ;

assign gpioGPIO[0] = \gpioGPIO[0]~output_o ;

assign gpioGPIO[1] = \gpioGPIO[1]~output_o ;

assign gpioGPIO[2] = \gpioGPIO[2]~output_o ;

assign gpioGPIO[3] = \gpioGPIO[3]~output_o ;

assign gpioGPIO[4] = \gpioGPIO[4]~output_o ;

assign gpioGPIO[5] = \gpioGPIO[5]~output_o ;

assign gpioGPIO[6] = \gpioGPIO[6]~output_o ;

assign gpioGPIO[7] = \gpioGPIO[7]~output_o ;

assign gpioGPIO[8] = \gpioGPIO[8]~output_o ;

assign gpioGPIO[9] = \gpioGPIO[9]~output_o ;

assign gpioGPIO[10] = \gpioGPIO[10]~output_o ;

assign gpioGPIO[11] = \gpioGPIO[11]~output_o ;

assign gpioGPIO[12] = \gpioGPIO[12]~output_o ;

assign gpioGPIO[13] = \gpioGPIO[13]~output_o ;

assign gpioGPIO[14] = \gpioGPIO[14]~output_o ;

assign gpioGPIO[15] = \gpioGPIO[15]~output_o ;

assign gpioGPIO[16] = \gpioGPIO[16]~output_o ;

assign gpioGPIO[17] = \gpioGPIO[17]~output_o ;

assign gpioGPIO[18] = \gpioGPIO[18]~output_o ;

assign gpioGPIO[19] = \gpioGPIO[19]~output_o ;

assign gpioGPIO[20] = \gpioGPIO[20]~output_o ;

assign gpioGPIO[21] = \gpioGPIO[21]~output_o ;

assign gpioGPIO[22] = \gpioGPIO[22]~output_o ;

assign gpioGPIO[23] = \gpioGPIO[23]~output_o ;

assign gpioGPIO[24] = \gpioGPIO[24]~output_o ;

assign gpioGPIO[25] = \gpioGPIO[25]~output_o ;

assign gpioGPIO[26] = \gpioGPIO[26]~output_o ;

assign gpioGPIO[27] = \gpioGPIO[27]~output_o ;

assign gpioGPIO[28] = \gpioGPIO[28]~output_o ;

assign gpioGPIO[29] = \gpioGPIO[29]~output_o ;

assign gpioGPIO[30] = \gpioGPIO[30]~output_o ;

assign gpioGPIO[31] = \gpioGPIO[31]~output_o ;

assign gpioGPIO[32] = \gpioGPIO[32]~output_o ;

assign gpioGPIO[33] = \gpioGPIO[33]~output_o ;

assign gpioGPIO[34] = \gpioGPIO[34]~output_o ;

assign gpioGPIO[35] = \gpioGPIO[35]~output_o ;

assign hsmcD[0] = \hsmcD[0]~output_o ;

assign hsmcD[1] = \hsmcD[1]~output_o ;

assign hsmcD[2] = \hsmcD[2]~output_o ;

assign hsmcD[3] = \hsmcD[3]~output_o ;

assign hsmcRX_D_N[0] = \hsmcRX_D_N[0]~output_o ;

assign hsmcRX_D_N[1] = \hsmcRX_D_N[1]~output_o ;

assign hsmcRX_D_N[2] = \hsmcRX_D_N[2]~output_o ;

assign hsmcRX_D_N[3] = \hsmcRX_D_N[3]~output_o ;

assign hsmcRX_D_N[4] = \hsmcRX_D_N[4]~output_o ;

assign hsmcRX_D_N[5] = \hsmcRX_D_N[5]~output_o ;

assign hsmcRX_D_N[6] = \hsmcRX_D_N[6]~output_o ;

assign hsmcRX_D_N[7] = \hsmcRX_D_N[7]~output_o ;

assign hsmcRX_D_N[8] = \hsmcRX_D_N[8]~output_o ;

assign hsmcRX_D_N[9] = \hsmcRX_D_N[9]~output_o ;

assign hsmcRX_D_N[10] = \hsmcRX_D_N[10]~output_o ;

assign hsmcRX_D_N[11] = \hsmcRX_D_N[11]~output_o ;

assign hsmcRX_D_N[12] = \hsmcRX_D_N[12]~output_o ;

assign hsmcRX_D_N[13] = \hsmcRX_D_N[13]~output_o ;

assign hsmcRX_D_N[14] = \hsmcRX_D_N[14]~output_o ;

assign hsmcRX_D_N[15] = \hsmcRX_D_N[15]~output_o ;

assign hsmcRX_D_N[16] = \hsmcRX_D_N[16]~output_o ;

assign hsmcRX_D_P[0] = \hsmcRX_D_P[0]~output_o ;

assign hsmcRX_D_P[1] = \hsmcRX_D_P[1]~output_o ;

assign hsmcRX_D_P[2] = \hsmcRX_D_P[2]~output_o ;

assign hsmcRX_D_P[3] = \hsmcRX_D_P[3]~output_o ;

assign hsmcRX_D_P[4] = \hsmcRX_D_P[4]~output_o ;

assign hsmcRX_D_P[5] = \hsmcRX_D_P[5]~output_o ;

assign hsmcRX_D_P[6] = \hsmcRX_D_P[6]~output_o ;

assign hsmcRX_D_P[7] = \hsmcRX_D_P[7]~output_o ;

assign hsmcRX_D_P[8] = \hsmcRX_D_P[8]~output_o ;

assign hsmcRX_D_P[9] = \hsmcRX_D_P[9]~output_o ;

assign hsmcRX_D_P[10] = \hsmcRX_D_P[10]~output_o ;

assign hsmcRX_D_P[11] = \hsmcRX_D_P[11]~output_o ;

assign hsmcRX_D_P[12] = \hsmcRX_D_P[12]~output_o ;

assign hsmcRX_D_P[13] = \hsmcRX_D_P[13]~output_o ;

assign hsmcRX_D_P[14] = \hsmcRX_D_P[14]~output_o ;

assign hsmcRX_D_P[15] = \hsmcRX_D_P[15]~output_o ;

assign hsmcRX_D_P[16] = \hsmcRX_D_P[16]~output_o ;

assign hsmcTX_D_N[0] = \hsmcTX_D_N[0]~output_o ;

assign hsmcTX_D_N[1] = \hsmcTX_D_N[1]~output_o ;

assign hsmcTX_D_N[2] = \hsmcTX_D_N[2]~output_o ;

assign hsmcTX_D_N[3] = \hsmcTX_D_N[3]~output_o ;

assign hsmcTX_D_N[4] = \hsmcTX_D_N[4]~output_o ;

assign hsmcTX_D_N[5] = \hsmcTX_D_N[5]~output_o ;

assign hsmcTX_D_N[6] = \hsmcTX_D_N[6]~output_o ;

assign hsmcTX_D_N[7] = \hsmcTX_D_N[7]~output_o ;

assign hsmcTX_D_N[8] = \hsmcTX_D_N[8]~output_o ;

assign hsmcTX_D_N[9] = \hsmcTX_D_N[9]~output_o ;

assign hsmcTX_D_N[10] = \hsmcTX_D_N[10]~output_o ;

assign hsmcTX_D_N[11] = \hsmcTX_D_N[11]~output_o ;

assign hsmcTX_D_N[12] = \hsmcTX_D_N[12]~output_o ;

assign hsmcTX_D_N[13] = \hsmcTX_D_N[13]~output_o ;

assign hsmcTX_D_N[14] = \hsmcTX_D_N[14]~output_o ;

assign hsmcTX_D_N[15] = \hsmcTX_D_N[15]~output_o ;

assign hsmcTX_D_N[16] = \hsmcTX_D_N[16]~output_o ;

assign hsmcTX_D_P[0] = \hsmcTX_D_P[0]~output_o ;

assign hsmcTX_D_P[1] = \hsmcTX_D_P[1]~output_o ;

assign hsmcTX_D_P[2] = \hsmcTX_D_P[2]~output_o ;

assign hsmcTX_D_P[3] = \hsmcTX_D_P[3]~output_o ;

assign hsmcTX_D_P[4] = \hsmcTX_D_P[4]~output_o ;

assign hsmcTX_D_P[5] = \hsmcTX_D_P[5]~output_o ;

assign hsmcTX_D_P[6] = \hsmcTX_D_P[6]~output_o ;

assign hsmcTX_D_P[7] = \hsmcTX_D_P[7]~output_o ;

assign hsmcTX_D_P[8] = \hsmcTX_D_P[8]~output_o ;

assign hsmcTX_D_P[9] = \hsmcTX_D_P[9]~output_o ;

assign hsmcTX_D_P[10] = \hsmcTX_D_P[10]~output_o ;

assign hsmcTX_D_P[11] = \hsmcTX_D_P[11]~output_o ;

assign hsmcTX_D_P[12] = \hsmcTX_D_P[12]~output_o ;

assign hsmcTX_D_P[13] = \hsmcTX_D_P[13]~output_o ;

assign hsmcTX_D_P[14] = \hsmcTX_D_P[14]~output_o ;

assign hsmcTX_D_P[15] = \hsmcTX_D_P[15]~output_o ;

assign hsmcTX_D_P[16] = \hsmcTX_D_P[16]~output_o ;

endmodule
