

================================================================
== Synthesis Summary Report of 'AES_Encrypt'
================================================================
+ General Information: 
    * Date:           Fri Sep 13 04:05:11 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_aes
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ AES_Encrypt                                              |     -|  0.71|      173|  1.730e+03|         -|      174|     -|        no|  1 (1%)|   -|  415 (~0%)|  1436 (6%)|    -|
    | + AES_Encrypt_Pipeline_VITIS_LOOP_75_1                    |     -|  3.07|       18|    180.000|         -|       18|     -|        no|       -|   -|   75 (~0%)|  176 (~0%)|    -|
    |  o VITIS_LOOP_75_1                                        |    II|  7.30|       16|    160.000|         4|        4|     4|       yes|       -|   -|          -|          -|    -|
    | + AES_Encrypt_Pipeline_VITIS_LOOP_90_1                    |     -|  1.89|       81|    810.000|         -|       81|     -|        no|       -|   -|  128 (~0%)|   298 (1%)|    -|
    |  o VITIS_LOOP_90_1                                        |    II|  7.30|       79|    790.000|         9|        8|     9|       yes|       -|   -|          -|          -|    -|
    | + AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2    |     -|  0.71|       18|    180.000|         -|       18|     -|        no|       -|   -|   13 (~0%)|  144 (~0%)|    -|
    |  o VITIS_LOOP_17_1_VITIS_LOOP_18_2                        |     -|  7.30|       16|    160.000|         1|        1|    16|       yes|       -|   -|          -|          -|    -|
    | + AES_Encrypt_Pipeline_VITIS_LOOP_75_11                   |     -|  3.07|       18|    180.000|         -|       18|     -|        no|       -|   -|   75 (~0%)|  176 (~0%)|    -|
    |  o VITIS_LOOP_75_1                                        |    II|  7.30|       16|    160.000|         4|        4|     4|       yes|       -|   -|          -|          -|    -|
    | + AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |     -|  0.71|       18|    180.000|         -|       18|     -|        no|       -|   -|   18 (~0%)|  168 (~0%)|    -|
    |  o VITIS_LOOP_101_2_VITIS_LOOP_102_3                      |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|       -|   -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| input_r_address0  | out       | 4        |
| input_r_address1  | out       | 4        |
| input_r_d0        | out       | 8        |
| input_r_d1        | out       | 8        |
| input_r_q0        | in        | 8        |
| input_r_q1        | in        | 8        |
| key_address0      | out       | 2        |
| key_address1      | out       | 2        |
| key_d0            | out       | 32       |
| key_d1            | out       | 32       |
| key_q0            | in        | 32       |
| key_q1            | in        | 32       |
| output_r_address0 | out       | 4        |
| output_r_d0       | out       | 8        |
+-------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| input    | unused    | ap_uint<8>*  |
| output   | out       | ap_uint<8>*  |
| key      | unused    | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_we0       | port    |          |
| input    | input_r_d0        | port    |          |
| input    | input_r_q0        | port    |          |
| input    | input_r_address1  | port    | offset   |
| input    | input_r_ce1       | port    |          |
| input    | input_r_we1       | port    |          |
| input    | input_r_d1        | port    |          |
| input    | input_r_q1        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
| key      | key_address0      | port    | offset   |
| key      | key_ce0           | port    |          |
| key      | key_we0           | port    |          |
| key      | key_d0            | port    |          |
| key      | key_q0            | port    |          |
| key      | key_address1      | port    | offset   |
| key      | key_ce1           | port    |          |
| key      | key_we1           | port    |          |
| key      | key_d1            | port    |          |
| key      | key_q1            | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + AES_Encrypt                                             | 0   |        |             |     |        |         |
|  + AES_Encrypt_Pipeline_VITIS_LOOP_75_1                   | 0   |        |             |     |        |         |
|    add_ln75_fu_120_p2                                     | -   |        | add_ln75    | add | fabric | 0       |
|  + AES_Encrypt_Pipeline_VITIS_LOOP_90_1                   | 0   |        |             |     |        |         |
|    add_ln90_fu_417_p2                                     | -   |        | add_ln90    | add | fabric | 0       |
|  + AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2   | 0   |        |             |     |        |         |
|    add_ln17_1_fu_92_p2                                    | -   |        | add_ln17_1  | add | fabric | 0       |
|    add_ln17_fu_104_p2                                     | -   |        | add_ln17    | add | fabric | 0       |
|    add_ln19_fu_148_p2                                     | -   |        | add_ln19    | add | fabric | 0       |
|    add_ln18_fu_159_p2                                     | -   |        | add_ln18    | add | fabric | 0       |
|  + AES_Encrypt_Pipeline_VITIS_LOOP_75_11                  | 0   |        |             |     |        |         |
|    add_ln75_fu_124_p2                                     | -   |        | add_ln75    | add | fabric | 0       |
|  + AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 | 0   |        |             |     |        |         |
|    add_ln101_1_fu_111_p2                                  | -   |        | add_ln101_1 | add | fabric | 0       |
|    add_ln101_fu_123_p2                                    | -   |        | add_ln101   | add | fabric | 0       |
|    add_ln103_1_fu_179_p2                                  | -   |        | add_ln103_1 | add | fabric | 0       |
|    add_ln103_fu_194_p2                                    | -   |        | add_ln103   | add | fabric | 0       |
|    add_ln102_fu_200_p2                                    | -   |        | add_ln102   | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + AES_Encrypt | 1    | 0    |        |          |         |      |         |
|   state_U     | -    | -    |        | state    | ram_t2p | auto | 1       |
|   w_U         | 2    | -    |        | w        | rom_np  | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

