// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_104 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_316_p2;
reg   [0:0] icmp_ln86_reg_1269;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_2041_fu_322_p2;
reg   [0:0] icmp_ln86_2041_reg_1275;
wire   [0:0] icmp_ln86_2042_fu_328_p2;
reg   [0:0] icmp_ln86_2042_reg_1280;
wire   [0:0] icmp_ln86_2043_fu_334_p2;
reg   [0:0] icmp_ln86_2043_reg_1286;
wire   [0:0] icmp_ln86_2044_fu_340_p2;
reg   [0:0] icmp_ln86_2044_reg_1292;
reg   [0:0] icmp_ln86_2044_reg_1292_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2045_fu_346_p2;
reg   [0:0] icmp_ln86_2045_reg_1298;
reg   [0:0] icmp_ln86_2045_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2045_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2045_reg_1298_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2046_fu_352_p2;
reg   [0:0] icmp_ln86_2046_reg_1304;
wire   [0:0] icmp_ln86_2047_fu_358_p2;
reg   [0:0] icmp_ln86_2047_reg_1310;
reg   [0:0] icmp_ln86_2047_reg_1310_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2048_fu_364_p2;
reg   [0:0] icmp_ln86_2048_reg_1316;
reg   [0:0] icmp_ln86_2048_reg_1316_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2049_fu_370_p2;
reg   [0:0] icmp_ln86_2049_reg_1322;
reg   [0:0] icmp_ln86_2049_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2049_reg_1322_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2050_fu_376_p2;
reg   [0:0] icmp_ln86_2050_reg_1328;
reg   [0:0] icmp_ln86_2050_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2050_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2050_reg_1328_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2051_fu_382_p2;
reg   [0:0] icmp_ln86_2051_reg_1334;
reg   [0:0] icmp_ln86_2051_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2051_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2051_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2052_fu_388_p2;
reg   [0:0] icmp_ln86_2052_reg_1340;
reg   [0:0] icmp_ln86_2052_reg_1340_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2052_reg_1340_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2052_reg_1340_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2052_reg_1340_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2053_fu_394_p2;
reg   [0:0] icmp_ln86_2053_reg_1346;
reg   [0:0] icmp_ln86_2053_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2053_reg_1346_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2053_reg_1346_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2053_reg_1346_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2053_reg_1346_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2054_fu_400_p2;
reg   [0:0] icmp_ln86_2054_reg_1352;
wire   [0:0] icmp_ln86_2055_fu_406_p2;
reg   [0:0] icmp_ln86_2055_reg_1357;
wire   [0:0] icmp_ln86_2056_fu_412_p2;
reg   [0:0] icmp_ln86_2056_reg_1362;
reg   [0:0] icmp_ln86_2056_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2057_fu_418_p2;
reg   [0:0] icmp_ln86_2057_reg_1367;
reg   [0:0] icmp_ln86_2057_reg_1367_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2058_fu_424_p2;
reg   [0:0] icmp_ln86_2058_reg_1372;
reg   [0:0] icmp_ln86_2058_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2059_fu_430_p2;
reg   [0:0] icmp_ln86_2059_reg_1377;
reg   [0:0] icmp_ln86_2059_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2059_reg_1377_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2060_fu_436_p2;
reg   [0:0] icmp_ln86_2060_reg_1382;
reg   [0:0] icmp_ln86_2060_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2060_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2061_fu_442_p2;
reg   [0:0] icmp_ln86_2061_reg_1387;
reg   [0:0] icmp_ln86_2061_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2061_reg_1387_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2062_fu_448_p2;
reg   [0:0] icmp_ln86_2062_reg_1392;
reg   [0:0] icmp_ln86_2062_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2062_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2062_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2063_fu_454_p2;
reg   [0:0] icmp_ln86_2063_reg_1397;
reg   [0:0] icmp_ln86_2063_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2063_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2063_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2064_fu_460_p2;
reg   [0:0] icmp_ln86_2064_reg_1402;
reg   [0:0] icmp_ln86_2064_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2064_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2064_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2065_fu_466_p2;
reg   [0:0] icmp_ln86_2065_reg_1407;
reg   [0:0] icmp_ln86_2065_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2065_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2065_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2065_reg_1407_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2066_fu_472_p2;
reg   [0:0] icmp_ln86_2066_reg_1412;
reg   [0:0] icmp_ln86_2066_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2066_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2066_reg_1412_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2066_reg_1412_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2067_fu_478_p2;
reg   [0:0] icmp_ln86_2067_reg_1417;
reg   [0:0] icmp_ln86_2067_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2067_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2067_reg_1417_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2067_reg_1417_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2068_fu_484_p2;
reg   [0:0] icmp_ln86_2068_reg_1422;
reg   [0:0] icmp_ln86_2068_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2068_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2068_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2068_reg_1422_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2068_reg_1422_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_490_p2;
reg   [0:0] xor_ln104_reg_1427;
wire   [0:0] and_ln102_fu_496_p2;
reg   [0:0] and_ln102_reg_1433;
wire   [0:0] and_ln104_fu_507_p2;
reg   [0:0] and_ln104_reg_1440;
wire   [0:0] and_ln102_2302_fu_512_p2;
reg   [0:0] and_ln102_2302_reg_1446;
reg   [0:0] and_ln102_2302_reg_1446_pp0_iter2_reg;
reg   [0:0] and_ln102_2302_reg_1446_pp0_iter3_reg;
wire   [0:0] and_ln102_2303_fu_526_p2;
reg   [0:0] and_ln102_2303_reg_1453;
wire   [0:0] and_ln104_373_fu_535_p2;
reg   [0:0] and_ln104_373_reg_1458;
wire   [0:0] and_ln102_2306_fu_540_p2;
reg   [0:0] and_ln102_2306_reg_1463;
reg   [0:0] and_ln102_2306_reg_1463_pp0_iter2_reg;
reg   [0:0] and_ln102_2306_reg_1463_pp0_iter3_reg;
reg   [0:0] and_ln102_2306_reg_1463_pp0_iter4_reg;
reg   [0:0] and_ln102_2306_reg_1463_pp0_iter5_reg;
reg   [0:0] and_ln102_2306_reg_1463_pp0_iter6_reg;
wire   [0:0] and_ln102_2308_fu_561_p2;
reg   [0:0] and_ln102_2308_reg_1470;
wire   [0:0] or_ln117_1807_fu_600_p2;
reg   [0:0] or_ln117_1807_reg_1476;
wire   [1:0] select_ln117_1983_fu_606_p3;
reg   [1:0] select_ln117_1983_reg_1482;
wire   [0:0] or_ln117_1809_fu_614_p2;
reg   [0:0] or_ln117_1809_reg_1487;
wire   [0:0] or_ln117_1813_fu_620_p2;
reg   [0:0] or_ln117_1813_reg_1494;
reg   [0:0] or_ln117_1813_reg_1494_pp0_iter2_reg;
wire   [0:0] or_ln117_1821_fu_625_p2;
reg   [0:0] or_ln117_1821_reg_1502;
reg   [0:0] or_ln117_1821_reg_1502_pp0_iter2_reg;
reg   [0:0] or_ln117_1821_reg_1502_pp0_iter3_reg;
wire   [0:0] and_ln102_2304_fu_630_p2;
reg   [0:0] and_ln102_2304_reg_1511;
wire   [0:0] and_ln104_374_fu_639_p2;
reg   [0:0] and_ln104_374_reg_1517;
reg   [0:0] and_ln104_374_reg_1517_pp0_iter3_reg;
wire   [0:0] and_ln102_2309_fu_654_p2;
reg   [0:0] and_ln102_2309_reg_1523;
wire   [3:0] select_ln117_1990_fu_756_p3;
reg   [3:0] select_ln117_1990_reg_1528;
wire   [0:0] or_ln117_1815_fu_763_p2;
reg   [0:0] or_ln117_1815_reg_1533;
wire   [0:0] and_ln102_2305_fu_768_p2;
reg   [0:0] and_ln102_2305_reg_1539;
wire   [0:0] and_ln102_2311_fu_781_p2;
reg   [0:0] and_ln102_2311_reg_1545;
wire   [0:0] or_ln117_1819_fu_855_p2;
reg   [0:0] or_ln117_1819_reg_1551;
wire   [4:0] select_ln117_1996_fu_873_p3;
reg   [4:0] select_ln117_1996_reg_1556;
wire   [0:0] and_ln104_375_fu_886_p2;
reg   [0:0] and_ln104_375_reg_1561;
wire   [0:0] and_ln102_2312_fu_901_p2;
reg   [0:0] and_ln102_2312_reg_1566;
wire   [0:0] or_ln117_1825_fu_980_p2;
reg   [0:0] or_ln117_1825_reg_1571;
wire   [4:0] select_ln117_2002_fu_992_p3;
reg   [4:0] select_ln117_2002_reg_1576;
wire   [0:0] or_ln117_1827_fu_1000_p2;
reg   [0:0] or_ln117_1827_reg_1581;
wire   [0:0] or_ln117_1829_fu_1006_p2;
reg   [0:0] or_ln117_1829_reg_1587;
reg   [0:0] or_ln117_1829_reg_1587_pp0_iter5_reg;
reg   [0:0] or_ln117_1829_reg_1587_pp0_iter6_reg;
wire   [0:0] or_ln117_1831_fu_1082_p2;
reg   [0:0] or_ln117_1831_reg_1595;
wire   [4:0] select_ln117_2008_fu_1095_p3;
reg   [4:0] select_ln117_2008_reg_1600;
wire   [11:0] tmp_fu_1130_p63;
reg   [11:0] tmp_reg_1605;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_968_fu_502_p2;
wire   [0:0] xor_ln104_969_fu_516_p2;
wire   [0:0] xor_ln104_970_fu_530_p2;
wire   [0:0] and_ln104_372_fu_521_p2;
wire   [0:0] xor_ln104_973_fu_545_p2;
wire   [0:0] and_ln104_376_fu_550_p2;
wire   [0:0] and_ln102_2307_fu_556_p2;
wire   [0:0] and_ln102_2314_fu_566_p2;
wire   [0:0] xor_ln117_fu_576_p2;
wire   [0:0] and_ln102_2315_fu_571_p2;
wire   [1:0] zext_ln117_fu_582_p1;
wire   [0:0] or_ln117_fu_586_p2;
wire   [1:0] select_ln117_fu_592_p3;
wire   [0:0] xor_ln104_971_fu_634_p2;
wire   [0:0] xor_ln104_974_fu_644_p2;
wire   [0:0] and_ln102_2316_fu_659_p2;
wire   [0:0] xor_ln104_975_fu_649_p2;
wire   [0:0] and_ln102_2319_fu_673_p2;
wire   [0:0] and_ln102_2317_fu_664_p2;
wire   [2:0] zext_ln117_211_fu_683_p1;
wire   [0:0] or_ln117_1808_fu_686_p2;
wire   [2:0] select_ln117_1984_fu_691_p3;
wire   [0:0] and_ln102_2318_fu_669_p2;
wire   [2:0] select_ln117_1985_fu_698_p3;
wire   [0:0] or_ln117_1810_fu_706_p2;
wire   [2:0] select_ln117_1986_fu_711_p3;
wire   [2:0] select_ln117_1987_fu_722_p3;
wire   [0:0] or_ln117_1811_fu_718_p2;
wire   [0:0] and_ln102_2320_fu_678_p2;
wire   [3:0] zext_ln117_212_fu_730_p1;
wire   [0:0] or_ln117_1812_fu_734_p2;
wire   [3:0] select_ln117_1988_fu_740_p3;
wire   [3:0] select_ln117_1989_fu_748_p3;
wire   [0:0] xor_ln104_976_fu_772_p2;
wire   [0:0] and_ln102_2322_fu_790_p2;
wire   [0:0] and_ln102_2310_fu_777_p2;
wire   [0:0] and_ln102_2321_fu_786_p2;
wire   [0:0] or_ln117_1814_fu_805_p2;
wire   [0:0] and_ln102_2323_fu_795_p2;
wire   [3:0] select_ln117_1991_fu_810_p3;
wire   [0:0] or_ln117_1816_fu_817_p2;
wire   [3:0] select_ln117_1992_fu_822_p3;
wire   [0:0] or_ln117_1817_fu_829_p2;
wire   [0:0] and_ln102_2324_fu_800_p2;
wire   [3:0] select_ln117_1993_fu_833_p3;
wire   [0:0] or_ln117_1818_fu_841_p2;
wire   [3:0] select_ln117_1994_fu_847_p3;
wire   [3:0] select_ln117_1995_fu_861_p3;
wire   [4:0] zext_ln117_213_fu_869_p1;
wire   [0:0] xor_ln104_972_fu_881_p2;
wire   [0:0] xor_ln104_977_fu_891_p2;
wire   [0:0] and_ln102_2325_fu_906_p2;
wire   [0:0] xor_ln104_978_fu_896_p2;
wire   [0:0] and_ln102_2328_fu_920_p2;
wire   [0:0] and_ln102_2326_fu_911_p2;
wire   [0:0] or_ln117_1820_fu_930_p2;
wire   [0:0] and_ln102_2327_fu_916_p2;
wire   [4:0] select_ln117_1997_fu_935_p3;
wire   [0:0] or_ln117_1822_fu_942_p2;
wire   [4:0] select_ln117_1998_fu_947_p3;
wire   [0:0] or_ln117_1823_fu_954_p2;
wire   [0:0] and_ln102_2329_fu_925_p2;
wire   [4:0] select_ln117_1999_fu_958_p3;
wire   [0:0] or_ln117_1824_fu_966_p2;
wire   [4:0] select_ln117_2000_fu_972_p3;
wire   [4:0] select_ln117_2001_fu_984_p3;
wire   [0:0] xor_ln104_979_fu_1010_p2;
wire   [0:0] and_ln102_2331_fu_1023_p2;
wire   [0:0] and_ln102_2313_fu_1015_p2;
wire   [0:0] and_ln102_2330_fu_1019_p2;
wire   [0:0] or_ln117_1826_fu_1038_p2;
wire   [0:0] and_ln102_2332_fu_1028_p2;
wire   [4:0] select_ln117_2003_fu_1043_p3;
wire   [0:0] or_ln117_1828_fu_1050_p2;
wire   [4:0] select_ln117_2004_fu_1055_p3;
wire   [0:0] and_ln102_2333_fu_1033_p2;
wire   [4:0] select_ln117_2005_fu_1062_p3;
wire   [0:0] or_ln117_1830_fu_1070_p2;
wire   [4:0] select_ln117_2006_fu_1075_p3;
wire   [4:0] select_ln117_2007_fu_1087_p3;
wire   [0:0] xor_ln104_980_fu_1103_p2;
wire   [0:0] and_ln102_2334_fu_1108_p2;
wire   [0:0] and_ln102_2335_fu_1113_p2;
wire   [0:0] or_ln117_1832_fu_1118_p2;
wire   [11:0] tmp_fu_1130_p61;
wire   [4:0] tmp_fu_1130_p62;
wire   [0:0] or_ln117_1833_fu_1258_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] tmp_fu_1130_p1;
wire   [4:0] tmp_fu_1130_p3;
wire   [4:0] tmp_fu_1130_p5;
wire   [4:0] tmp_fu_1130_p7;
wire   [4:0] tmp_fu_1130_p9;
wire   [4:0] tmp_fu_1130_p11;
wire   [4:0] tmp_fu_1130_p13;
wire   [4:0] tmp_fu_1130_p15;
wire   [4:0] tmp_fu_1130_p17;
wire   [4:0] tmp_fu_1130_p19;
wire   [4:0] tmp_fu_1130_p21;
wire   [4:0] tmp_fu_1130_p23;
wire   [4:0] tmp_fu_1130_p25;
wire   [4:0] tmp_fu_1130_p27;
wire   [4:0] tmp_fu_1130_p29;
wire   [4:0] tmp_fu_1130_p31;
wire  signed [4:0] tmp_fu_1130_p33;
wire  signed [4:0] tmp_fu_1130_p35;
wire  signed [4:0] tmp_fu_1130_p37;
wire  signed [4:0] tmp_fu_1130_p39;
wire  signed [4:0] tmp_fu_1130_p41;
wire  signed [4:0] tmp_fu_1130_p43;
wire  signed [4:0] tmp_fu_1130_p45;
wire  signed [4:0] tmp_fu_1130_p47;
wire  signed [4:0] tmp_fu_1130_p49;
wire  signed [4:0] tmp_fu_1130_p51;
wire  signed [4:0] tmp_fu_1130_p53;
wire  signed [4:0] tmp_fu_1130_p55;
wire  signed [4:0] tmp_fu_1130_p57;
wire  signed [4:0] tmp_fu_1130_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_12_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x3_U1543(
    .din0(12'd53),
    .din1(12'd3387),
    .din2(12'd0),
    .din3(12'd3997),
    .din4(12'd150),
    .din5(12'd4016),
    .din6(12'd485),
    .din7(12'd3915),
    .din8(12'd1778),
    .din9(12'd221),
    .din10(12'd3905),
    .din11(12'd34),
    .din12(12'd4090),
    .din13(12'd4030),
    .din14(12'd4031),
    .din15(12'd4),
    .din16(12'd31),
    .din17(12'd122),
    .din18(12'd4056),
    .din19(12'd42),
    .din20(12'd3009),
    .din21(12'd196),
    .din22(12'd80),
    .din23(12'd650),
    .din24(12'd3356),
    .din25(12'd36),
    .din26(12'd1441),
    .din27(12'd575),
    .din28(12'd743),
    .din29(12'd3910),
    .def(tmp_fu_1130_p61),
    .sel(tmp_fu_1130_p62),
    .dout(tmp_fu_1130_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2302_reg_1446 <= and_ln102_2302_fu_512_p2;
        and_ln102_2302_reg_1446_pp0_iter2_reg <= and_ln102_2302_reg_1446;
        and_ln102_2302_reg_1446_pp0_iter3_reg <= and_ln102_2302_reg_1446_pp0_iter2_reg;
        and_ln102_2303_reg_1453 <= and_ln102_2303_fu_526_p2;
        and_ln102_2304_reg_1511 <= and_ln102_2304_fu_630_p2;
        and_ln102_2305_reg_1539 <= and_ln102_2305_fu_768_p2;
        and_ln102_2306_reg_1463 <= and_ln102_2306_fu_540_p2;
        and_ln102_2306_reg_1463_pp0_iter2_reg <= and_ln102_2306_reg_1463;
        and_ln102_2306_reg_1463_pp0_iter3_reg <= and_ln102_2306_reg_1463_pp0_iter2_reg;
        and_ln102_2306_reg_1463_pp0_iter4_reg <= and_ln102_2306_reg_1463_pp0_iter3_reg;
        and_ln102_2306_reg_1463_pp0_iter5_reg <= and_ln102_2306_reg_1463_pp0_iter4_reg;
        and_ln102_2306_reg_1463_pp0_iter6_reg <= and_ln102_2306_reg_1463_pp0_iter5_reg;
        and_ln102_2308_reg_1470 <= and_ln102_2308_fu_561_p2;
        and_ln102_2309_reg_1523 <= and_ln102_2309_fu_654_p2;
        and_ln102_2311_reg_1545 <= and_ln102_2311_fu_781_p2;
        and_ln102_2312_reg_1566 <= and_ln102_2312_fu_901_p2;
        and_ln102_reg_1433 <= and_ln102_fu_496_p2;
        and_ln104_373_reg_1458 <= and_ln104_373_fu_535_p2;
        and_ln104_374_reg_1517 <= and_ln104_374_fu_639_p2;
        and_ln104_374_reg_1517_pp0_iter3_reg <= and_ln104_374_reg_1517;
        and_ln104_375_reg_1561 <= and_ln104_375_fu_886_p2;
        and_ln104_reg_1440 <= and_ln104_fu_507_p2;
        icmp_ln86_2041_reg_1275 <= icmp_ln86_2041_fu_322_p2;
        icmp_ln86_2042_reg_1280 <= icmp_ln86_2042_fu_328_p2;
        icmp_ln86_2043_reg_1286 <= icmp_ln86_2043_fu_334_p2;
        icmp_ln86_2044_reg_1292 <= icmp_ln86_2044_fu_340_p2;
        icmp_ln86_2044_reg_1292_pp0_iter1_reg <= icmp_ln86_2044_reg_1292;
        icmp_ln86_2045_reg_1298 <= icmp_ln86_2045_fu_346_p2;
        icmp_ln86_2045_reg_1298_pp0_iter1_reg <= icmp_ln86_2045_reg_1298;
        icmp_ln86_2045_reg_1298_pp0_iter2_reg <= icmp_ln86_2045_reg_1298_pp0_iter1_reg;
        icmp_ln86_2045_reg_1298_pp0_iter3_reg <= icmp_ln86_2045_reg_1298_pp0_iter2_reg;
        icmp_ln86_2046_reg_1304 <= icmp_ln86_2046_fu_352_p2;
        icmp_ln86_2047_reg_1310 <= icmp_ln86_2047_fu_358_p2;
        icmp_ln86_2047_reg_1310_pp0_iter1_reg <= icmp_ln86_2047_reg_1310;
        icmp_ln86_2048_reg_1316 <= icmp_ln86_2048_fu_364_p2;
        icmp_ln86_2048_reg_1316_pp0_iter1_reg <= icmp_ln86_2048_reg_1316;
        icmp_ln86_2049_reg_1322 <= icmp_ln86_2049_fu_370_p2;
        icmp_ln86_2049_reg_1322_pp0_iter1_reg <= icmp_ln86_2049_reg_1322;
        icmp_ln86_2049_reg_1322_pp0_iter2_reg <= icmp_ln86_2049_reg_1322_pp0_iter1_reg;
        icmp_ln86_2050_reg_1328 <= icmp_ln86_2050_fu_376_p2;
        icmp_ln86_2050_reg_1328_pp0_iter1_reg <= icmp_ln86_2050_reg_1328;
        icmp_ln86_2050_reg_1328_pp0_iter2_reg <= icmp_ln86_2050_reg_1328_pp0_iter1_reg;
        icmp_ln86_2050_reg_1328_pp0_iter3_reg <= icmp_ln86_2050_reg_1328_pp0_iter2_reg;
        icmp_ln86_2051_reg_1334 <= icmp_ln86_2051_fu_382_p2;
        icmp_ln86_2051_reg_1334_pp0_iter1_reg <= icmp_ln86_2051_reg_1334;
        icmp_ln86_2051_reg_1334_pp0_iter2_reg <= icmp_ln86_2051_reg_1334_pp0_iter1_reg;
        icmp_ln86_2051_reg_1334_pp0_iter3_reg <= icmp_ln86_2051_reg_1334_pp0_iter2_reg;
        icmp_ln86_2052_reg_1340 <= icmp_ln86_2052_fu_388_p2;
        icmp_ln86_2052_reg_1340_pp0_iter1_reg <= icmp_ln86_2052_reg_1340;
        icmp_ln86_2052_reg_1340_pp0_iter2_reg <= icmp_ln86_2052_reg_1340_pp0_iter1_reg;
        icmp_ln86_2052_reg_1340_pp0_iter3_reg <= icmp_ln86_2052_reg_1340_pp0_iter2_reg;
        icmp_ln86_2052_reg_1340_pp0_iter4_reg <= icmp_ln86_2052_reg_1340_pp0_iter3_reg;
        icmp_ln86_2053_reg_1346 <= icmp_ln86_2053_fu_394_p2;
        icmp_ln86_2053_reg_1346_pp0_iter1_reg <= icmp_ln86_2053_reg_1346;
        icmp_ln86_2053_reg_1346_pp0_iter2_reg <= icmp_ln86_2053_reg_1346_pp0_iter1_reg;
        icmp_ln86_2053_reg_1346_pp0_iter3_reg <= icmp_ln86_2053_reg_1346_pp0_iter2_reg;
        icmp_ln86_2053_reg_1346_pp0_iter4_reg <= icmp_ln86_2053_reg_1346_pp0_iter3_reg;
        icmp_ln86_2053_reg_1346_pp0_iter5_reg <= icmp_ln86_2053_reg_1346_pp0_iter4_reg;
        icmp_ln86_2054_reg_1352 <= icmp_ln86_2054_fu_400_p2;
        icmp_ln86_2055_reg_1357 <= icmp_ln86_2055_fu_406_p2;
        icmp_ln86_2056_reg_1362 <= icmp_ln86_2056_fu_412_p2;
        icmp_ln86_2056_reg_1362_pp0_iter1_reg <= icmp_ln86_2056_reg_1362;
        icmp_ln86_2057_reg_1367 <= icmp_ln86_2057_fu_418_p2;
        icmp_ln86_2057_reg_1367_pp0_iter1_reg <= icmp_ln86_2057_reg_1367;
        icmp_ln86_2058_reg_1372 <= icmp_ln86_2058_fu_424_p2;
        icmp_ln86_2058_reg_1372_pp0_iter1_reg <= icmp_ln86_2058_reg_1372;
        icmp_ln86_2059_reg_1377 <= icmp_ln86_2059_fu_430_p2;
        icmp_ln86_2059_reg_1377_pp0_iter1_reg <= icmp_ln86_2059_reg_1377;
        icmp_ln86_2059_reg_1377_pp0_iter2_reg <= icmp_ln86_2059_reg_1377_pp0_iter1_reg;
        icmp_ln86_2060_reg_1382 <= icmp_ln86_2060_fu_436_p2;
        icmp_ln86_2060_reg_1382_pp0_iter1_reg <= icmp_ln86_2060_reg_1382;
        icmp_ln86_2060_reg_1382_pp0_iter2_reg <= icmp_ln86_2060_reg_1382_pp0_iter1_reg;
        icmp_ln86_2061_reg_1387 <= icmp_ln86_2061_fu_442_p2;
        icmp_ln86_2061_reg_1387_pp0_iter1_reg <= icmp_ln86_2061_reg_1387;
        icmp_ln86_2061_reg_1387_pp0_iter2_reg <= icmp_ln86_2061_reg_1387_pp0_iter1_reg;
        icmp_ln86_2062_reg_1392 <= icmp_ln86_2062_fu_448_p2;
        icmp_ln86_2062_reg_1392_pp0_iter1_reg <= icmp_ln86_2062_reg_1392;
        icmp_ln86_2062_reg_1392_pp0_iter2_reg <= icmp_ln86_2062_reg_1392_pp0_iter1_reg;
        icmp_ln86_2062_reg_1392_pp0_iter3_reg <= icmp_ln86_2062_reg_1392_pp0_iter2_reg;
        icmp_ln86_2063_reg_1397 <= icmp_ln86_2063_fu_454_p2;
        icmp_ln86_2063_reg_1397_pp0_iter1_reg <= icmp_ln86_2063_reg_1397;
        icmp_ln86_2063_reg_1397_pp0_iter2_reg <= icmp_ln86_2063_reg_1397_pp0_iter1_reg;
        icmp_ln86_2063_reg_1397_pp0_iter3_reg <= icmp_ln86_2063_reg_1397_pp0_iter2_reg;
        icmp_ln86_2064_reg_1402 <= icmp_ln86_2064_fu_460_p2;
        icmp_ln86_2064_reg_1402_pp0_iter1_reg <= icmp_ln86_2064_reg_1402;
        icmp_ln86_2064_reg_1402_pp0_iter2_reg <= icmp_ln86_2064_reg_1402_pp0_iter1_reg;
        icmp_ln86_2064_reg_1402_pp0_iter3_reg <= icmp_ln86_2064_reg_1402_pp0_iter2_reg;
        icmp_ln86_2065_reg_1407 <= icmp_ln86_2065_fu_466_p2;
        icmp_ln86_2065_reg_1407_pp0_iter1_reg <= icmp_ln86_2065_reg_1407;
        icmp_ln86_2065_reg_1407_pp0_iter2_reg <= icmp_ln86_2065_reg_1407_pp0_iter1_reg;
        icmp_ln86_2065_reg_1407_pp0_iter3_reg <= icmp_ln86_2065_reg_1407_pp0_iter2_reg;
        icmp_ln86_2065_reg_1407_pp0_iter4_reg <= icmp_ln86_2065_reg_1407_pp0_iter3_reg;
        icmp_ln86_2066_reg_1412 <= icmp_ln86_2066_fu_472_p2;
        icmp_ln86_2066_reg_1412_pp0_iter1_reg <= icmp_ln86_2066_reg_1412;
        icmp_ln86_2066_reg_1412_pp0_iter2_reg <= icmp_ln86_2066_reg_1412_pp0_iter1_reg;
        icmp_ln86_2066_reg_1412_pp0_iter3_reg <= icmp_ln86_2066_reg_1412_pp0_iter2_reg;
        icmp_ln86_2066_reg_1412_pp0_iter4_reg <= icmp_ln86_2066_reg_1412_pp0_iter3_reg;
        icmp_ln86_2067_reg_1417 <= icmp_ln86_2067_fu_478_p2;
        icmp_ln86_2067_reg_1417_pp0_iter1_reg <= icmp_ln86_2067_reg_1417;
        icmp_ln86_2067_reg_1417_pp0_iter2_reg <= icmp_ln86_2067_reg_1417_pp0_iter1_reg;
        icmp_ln86_2067_reg_1417_pp0_iter3_reg <= icmp_ln86_2067_reg_1417_pp0_iter2_reg;
        icmp_ln86_2067_reg_1417_pp0_iter4_reg <= icmp_ln86_2067_reg_1417_pp0_iter3_reg;
        icmp_ln86_2068_reg_1422 <= icmp_ln86_2068_fu_484_p2;
        icmp_ln86_2068_reg_1422_pp0_iter1_reg <= icmp_ln86_2068_reg_1422;
        icmp_ln86_2068_reg_1422_pp0_iter2_reg <= icmp_ln86_2068_reg_1422_pp0_iter1_reg;
        icmp_ln86_2068_reg_1422_pp0_iter3_reg <= icmp_ln86_2068_reg_1422_pp0_iter2_reg;
        icmp_ln86_2068_reg_1422_pp0_iter4_reg <= icmp_ln86_2068_reg_1422_pp0_iter3_reg;
        icmp_ln86_2068_reg_1422_pp0_iter5_reg <= icmp_ln86_2068_reg_1422_pp0_iter4_reg;
        icmp_ln86_reg_1269 <= icmp_ln86_fu_316_p2;
        or_ln117_1807_reg_1476 <= or_ln117_1807_fu_600_p2;
        or_ln117_1809_reg_1487 <= or_ln117_1809_fu_614_p2;
        or_ln117_1813_reg_1494 <= or_ln117_1813_fu_620_p2;
        or_ln117_1813_reg_1494_pp0_iter2_reg <= or_ln117_1813_reg_1494;
        or_ln117_1815_reg_1533 <= or_ln117_1815_fu_763_p2;
        or_ln117_1819_reg_1551 <= or_ln117_1819_fu_855_p2;
        or_ln117_1821_reg_1502 <= or_ln117_1821_fu_625_p2;
        or_ln117_1821_reg_1502_pp0_iter2_reg <= or_ln117_1821_reg_1502;
        or_ln117_1821_reg_1502_pp0_iter3_reg <= or_ln117_1821_reg_1502_pp0_iter2_reg;
        or_ln117_1825_reg_1571 <= or_ln117_1825_fu_980_p2;
        or_ln117_1827_reg_1581 <= or_ln117_1827_fu_1000_p2;
        or_ln117_1829_reg_1587 <= or_ln117_1829_fu_1006_p2;
        or_ln117_1829_reg_1587_pp0_iter5_reg <= or_ln117_1829_reg_1587;
        or_ln117_1829_reg_1587_pp0_iter6_reg <= or_ln117_1829_reg_1587_pp0_iter5_reg;
        or_ln117_1831_reg_1595 <= or_ln117_1831_fu_1082_p2;
        select_ln117_1983_reg_1482 <= select_ln117_1983_fu_606_p3;
        select_ln117_1990_reg_1528 <= select_ln117_1990_fu_756_p3;
        select_ln117_1996_reg_1556 <= select_ln117_1996_fu_873_p3;
        select_ln117_2002_reg_1576 <= select_ln117_2002_fu_992_p3;
        select_ln117_2008_reg_1600 <= select_ln117_2008_fu_1095_p3;
        tmp_reg_1605 <= tmp_fu_1130_p63;
        xor_ln104_reg_1427 <= xor_ln104_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_2302_fu_512_p2 = (xor_ln104_reg_1427 & icmp_ln86_2042_reg_1280);

assign and_ln102_2303_fu_526_p2 = (icmp_ln86_2043_reg_1286 & and_ln102_reg_1433);

assign and_ln102_2304_fu_630_p2 = (icmp_ln86_2044_reg_1292_pp0_iter1_reg & and_ln104_reg_1440);

assign and_ln102_2305_fu_768_p2 = (icmp_ln86_2045_reg_1298_pp0_iter2_reg & and_ln102_2302_reg_1446_pp0_iter2_reg);

assign and_ln102_2306_fu_540_p2 = (icmp_ln86_2046_reg_1304 & and_ln104_372_fu_521_p2);

assign and_ln102_2307_fu_556_p2 = (icmp_ln86_2047_reg_1310 & and_ln102_2303_fu_526_p2);

assign and_ln102_2308_fu_561_p2 = (icmp_ln86_2048_reg_1316 & and_ln104_373_fu_535_p2);

assign and_ln102_2309_fu_654_p2 = (icmp_ln86_2049_reg_1322_pp0_iter1_reg & and_ln102_2304_fu_630_p2);

assign and_ln102_2310_fu_777_p2 = (icmp_ln86_2050_reg_1328_pp0_iter2_reg & and_ln104_374_reg_1517);

assign and_ln102_2311_fu_781_p2 = (icmp_ln86_2051_reg_1334_pp0_iter2_reg & and_ln102_2305_fu_768_p2);

assign and_ln102_2312_fu_901_p2 = (icmp_ln86_2052_reg_1340_pp0_iter3_reg & and_ln104_375_fu_886_p2);

assign and_ln102_2313_fu_1015_p2 = (icmp_ln86_2053_reg_1346_pp0_iter4_reg & and_ln102_2306_reg_1463_pp0_iter4_reg);

assign and_ln102_2314_fu_566_p2 = (icmp_ln86_2054_reg_1352 & and_ln104_376_fu_550_p2);

assign and_ln102_2315_fu_571_p2 = (icmp_ln86_2055_reg_1357 & and_ln102_2307_fu_556_p2);

assign and_ln102_2316_fu_659_p2 = (xor_ln104_974_fu_644_p2 & icmp_ln86_2056_reg_1362_pp0_iter1_reg);

assign and_ln102_2317_fu_664_p2 = (and_ln102_2316_fu_659_p2 & and_ln102_2303_reg_1453);

assign and_ln102_2318_fu_669_p2 = (icmp_ln86_2057_reg_1367_pp0_iter1_reg & and_ln102_2308_reg_1470);

assign and_ln102_2319_fu_673_p2 = (xor_ln104_975_fu_649_p2 & icmp_ln86_2058_reg_1372_pp0_iter1_reg);

assign and_ln102_2320_fu_678_p2 = (and_ln104_373_reg_1458 & and_ln102_2319_fu_673_p2);

assign and_ln102_2321_fu_786_p2 = (icmp_ln86_2059_reg_1377_pp0_iter2_reg & and_ln102_2309_reg_1523);

assign and_ln102_2322_fu_790_p2 = (xor_ln104_976_fu_772_p2 & icmp_ln86_2060_reg_1382_pp0_iter2_reg);

assign and_ln102_2323_fu_795_p2 = (and_ln102_2322_fu_790_p2 & and_ln102_2304_reg_1511);

assign and_ln102_2324_fu_800_p2 = (icmp_ln86_2061_reg_1387_pp0_iter2_reg & and_ln102_2310_fu_777_p2);

assign and_ln102_2325_fu_906_p2 = (xor_ln104_977_fu_891_p2 & icmp_ln86_2062_reg_1392_pp0_iter3_reg);

assign and_ln102_2326_fu_911_p2 = (and_ln104_374_reg_1517_pp0_iter3_reg & and_ln102_2325_fu_906_p2);

assign and_ln102_2327_fu_916_p2 = (icmp_ln86_2063_reg_1397_pp0_iter3_reg & and_ln102_2311_reg_1545);

assign and_ln102_2328_fu_920_p2 = (xor_ln104_978_fu_896_p2 & icmp_ln86_2064_reg_1402_pp0_iter3_reg);

assign and_ln102_2329_fu_925_p2 = (and_ln102_2328_fu_920_p2 & and_ln102_2305_reg_1539);

assign and_ln102_2330_fu_1019_p2 = (icmp_ln86_2065_reg_1407_pp0_iter4_reg & and_ln102_2312_reg_1566);

assign and_ln102_2331_fu_1023_p2 = (xor_ln104_979_fu_1010_p2 & icmp_ln86_2066_reg_1412_pp0_iter4_reg);

assign and_ln102_2332_fu_1028_p2 = (and_ln104_375_reg_1561 & and_ln102_2331_fu_1023_p2);

assign and_ln102_2333_fu_1033_p2 = (icmp_ln86_2067_reg_1417_pp0_iter4_reg & and_ln102_2313_fu_1015_p2);

assign and_ln102_2334_fu_1108_p2 = (xor_ln104_980_fu_1103_p2 & icmp_ln86_2068_reg_1422_pp0_iter5_reg);

assign and_ln102_2335_fu_1113_p2 = (and_ln102_2334_fu_1108_p2 & and_ln102_2306_reg_1463_pp0_iter5_reg);

assign and_ln102_fu_496_p2 = (icmp_ln86_fu_316_p2 & icmp_ln86_2041_fu_322_p2);

assign and_ln104_372_fu_521_p2 = (xor_ln104_reg_1427 & xor_ln104_969_fu_516_p2);

assign and_ln104_373_fu_535_p2 = (xor_ln104_970_fu_530_p2 & and_ln102_reg_1433);

assign and_ln104_374_fu_639_p2 = (xor_ln104_971_fu_634_p2 & and_ln104_reg_1440);

assign and_ln104_375_fu_886_p2 = (xor_ln104_972_fu_881_p2 & and_ln102_2302_reg_1446_pp0_iter3_reg);

assign and_ln104_376_fu_550_p2 = (xor_ln104_973_fu_545_p2 & and_ln104_372_fu_521_p2);

assign and_ln104_fu_507_p2 = (xor_ln104_968_fu_502_p2 & icmp_ln86_reg_1269);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1833_fu_1258_p2[0:0] == 1'b1) ? tmp_reg_1605 : 12'd0);

assign icmp_ln86_2041_fu_322_p2 = (($signed(p_read10_int_reg) < $signed(18'd260926)) ? 1'b1 : 1'b0);

assign icmp_ln86_2042_fu_328_p2 = (($signed(p_read12_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_2043_fu_334_p2 = (($signed(p_read9_int_reg) < $signed(18'd260914)) ? 1'b1 : 1'b0);

assign icmp_ln86_2044_fu_340_p2 = (($signed(p_read12_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_2045_fu_346_p2 = (($signed(p_read2_int_reg) < $signed(18'd258334)) ? 1'b1 : 1'b0);

assign icmp_ln86_2046_fu_352_p2 = (($signed(p_read4_int_reg) < $signed(18'd739)) ? 1'b1 : 1'b0);

assign icmp_ln86_2047_fu_358_p2 = (($signed(p_read4_int_reg) < $signed(18'd244)) ? 1'b1 : 1'b0);

assign icmp_ln86_2048_fu_364_p2 = (($signed(p_read11_int_reg) < $signed(18'd2076)) ? 1'b1 : 1'b0);

assign icmp_ln86_2049_fu_370_p2 = (($signed(p_read1_int_reg) < $signed(18'd261844)) ? 1'b1 : 1'b0);

assign icmp_ln86_2050_fu_376_p2 = (($signed(p_read1_int_reg) < $signed(18'd701)) ? 1'b1 : 1'b0);

assign icmp_ln86_2051_fu_382_p2 = (($signed(p_read2_int_reg) < $signed(18'd258328)) ? 1'b1 : 1'b0);

assign icmp_ln86_2052_fu_388_p2 = (($signed(p_read1_int_reg) < $signed(18'd1976)) ? 1'b1 : 1'b0);

assign icmp_ln86_2053_fu_394_p2 = (($signed(p_read1_int_reg) < $signed(18'd2130)) ? 1'b1 : 1'b0);

assign icmp_ln86_2054_fu_400_p2 = (($signed(p_read1_int_reg) < $signed(18'd2074)) ? 1'b1 : 1'b0);

assign icmp_ln86_2055_fu_406_p2 = (($signed(p_read7_int_reg) < $signed(18'd260914)) ? 1'b1 : 1'b0);

assign icmp_ln86_2056_fu_412_p2 = (($signed(p_read5_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_2057_fu_418_p2 = (($signed(p_read8_int_reg) < $signed(18'd260753)) ? 1'b1 : 1'b0);

assign icmp_ln86_2058_fu_424_p2 = (($signed(p_read10_int_reg) < $signed(18'd260842)) ? 1'b1 : 1'b0);

assign icmp_ln86_2059_fu_430_p2 = (($signed(p_read2_int_reg) < $signed(18'd656)) ? 1'b1 : 1'b0);

assign icmp_ln86_2060_fu_436_p2 = (($signed(p_read3_int_reg) < $signed(18'd261825)) ? 1'b1 : 1'b0);

assign icmp_ln86_2061_fu_442_p2 = (($signed(p_read2_int_reg) < $signed(18'd261448)) ? 1'b1 : 1'b0);

assign icmp_ln86_2062_fu_448_p2 = (($signed(p_read2_int_reg) < $signed(18'd261479)) ? 1'b1 : 1'b0);

assign icmp_ln86_2063_fu_454_p2 = (($signed(p_read1_int_reg) < $signed(18'd2715)) ? 1'b1 : 1'b0);

assign icmp_ln86_2064_fu_460_p2 = (($signed(p_read6_int_reg) < $signed(18'd1639)) ? 1'b1 : 1'b0);

assign icmp_ln86_2065_fu_466_p2 = (($signed(p_read2_int_reg) < $signed(18'd259568)) ? 1'b1 : 1'b0);

assign icmp_ln86_2066_fu_472_p2 = (($signed(p_read10_int_reg) < $signed(18'd260507)) ? 1'b1 : 1'b0);

assign icmp_ln86_2067_fu_478_p2 = (($signed(p_read6_int_reg) < $signed(18'd1679)) ? 1'b1 : 1'b0);

assign icmp_ln86_2068_fu_484_p2 = (($signed(p_read9_int_reg) < $signed(18'd260193)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_316_p2 = (($signed(p_read1_int_reg) < $signed(18'd1974)) ? 1'b1 : 1'b0);

assign or_ln117_1807_fu_600_p2 = (and_ln104_376_fu_550_p2 | and_ln102_2307_fu_556_p2);

assign or_ln117_1808_fu_686_p2 = (or_ln117_1807_reg_1476 | and_ln102_2317_fu_664_p2);

assign or_ln117_1809_fu_614_p2 = (and_ln104_376_fu_550_p2 | and_ln102_2303_fu_526_p2);

assign or_ln117_1810_fu_706_p2 = (or_ln117_1809_reg_1487 | and_ln102_2318_fu_669_p2);

assign or_ln117_1811_fu_718_p2 = (or_ln117_1809_reg_1487 | and_ln102_2308_reg_1470);

assign or_ln117_1812_fu_734_p2 = (or_ln117_1811_fu_718_p2 | and_ln102_2320_fu_678_p2);

assign or_ln117_1813_fu_620_p2 = (and_ln104_376_fu_550_p2 | and_ln102_reg_1433);

assign or_ln117_1814_fu_805_p2 = (or_ln117_1813_reg_1494_pp0_iter2_reg | and_ln102_2321_fu_786_p2);

assign or_ln117_1815_fu_763_p2 = (or_ln117_1813_reg_1494 | and_ln102_2309_fu_654_p2);

assign or_ln117_1816_fu_817_p2 = (or_ln117_1815_reg_1533 | and_ln102_2323_fu_795_p2);

assign or_ln117_1817_fu_829_p2 = (or_ln117_1813_reg_1494_pp0_iter2_reg | and_ln102_2304_reg_1511);

assign or_ln117_1818_fu_841_p2 = (or_ln117_1817_fu_829_p2 | and_ln102_2324_fu_800_p2);

assign or_ln117_1819_fu_855_p2 = (or_ln117_1817_fu_829_p2 | and_ln102_2310_fu_777_p2);

assign or_ln117_1820_fu_930_p2 = (or_ln117_1819_reg_1551 | and_ln102_2326_fu_911_p2);

assign or_ln117_1821_fu_625_p2 = (icmp_ln86_reg_1269 | and_ln104_376_fu_550_p2);

assign or_ln117_1822_fu_942_p2 = (or_ln117_1821_reg_1502_pp0_iter3_reg | and_ln102_2327_fu_916_p2);

assign or_ln117_1823_fu_954_p2 = (or_ln117_1821_reg_1502_pp0_iter3_reg | and_ln102_2311_reg_1545);

assign or_ln117_1824_fu_966_p2 = (or_ln117_1823_fu_954_p2 | and_ln102_2329_fu_925_p2);

assign or_ln117_1825_fu_980_p2 = (or_ln117_1821_reg_1502_pp0_iter3_reg | and_ln102_2305_reg_1539);

assign or_ln117_1826_fu_1038_p2 = (or_ln117_1825_reg_1571 | and_ln102_2330_fu_1019_p2);

assign or_ln117_1827_fu_1000_p2 = (or_ln117_1825_fu_980_p2 | and_ln102_2312_fu_901_p2);

assign or_ln117_1828_fu_1050_p2 = (or_ln117_1827_reg_1581 | and_ln102_2332_fu_1028_p2);

assign or_ln117_1829_fu_1006_p2 = (or_ln117_1821_reg_1502_pp0_iter3_reg | and_ln102_2302_reg_1446_pp0_iter3_reg);

assign or_ln117_1830_fu_1070_p2 = (or_ln117_1829_reg_1587 | and_ln102_2333_fu_1033_p2);

assign or_ln117_1831_fu_1082_p2 = (or_ln117_1829_reg_1587 | and_ln102_2313_fu_1015_p2);

assign or_ln117_1832_fu_1118_p2 = (or_ln117_1831_reg_1595 | and_ln102_2335_fu_1113_p2);

assign or_ln117_1833_fu_1258_p2 = (or_ln117_1829_reg_1587_pp0_iter6_reg | and_ln102_2306_reg_1463_pp0_iter6_reg);

assign or_ln117_fu_586_p2 = (and_ln104_376_fu_550_p2 | and_ln102_2315_fu_571_p2);

assign select_ln117_1983_fu_606_p3 = ((or_ln117_fu_586_p2[0:0] == 1'b1) ? select_ln117_fu_592_p3 : 2'd3);

assign select_ln117_1984_fu_691_p3 = ((or_ln117_1807_reg_1476[0:0] == 1'b1) ? zext_ln117_211_fu_683_p1 : 3'd4);

assign select_ln117_1985_fu_698_p3 = ((or_ln117_1808_fu_686_p2[0:0] == 1'b1) ? select_ln117_1984_fu_691_p3 : 3'd5);

assign select_ln117_1986_fu_711_p3 = ((or_ln117_1809_reg_1487[0:0] == 1'b1) ? select_ln117_1985_fu_698_p3 : 3'd6);

assign select_ln117_1987_fu_722_p3 = ((or_ln117_1810_fu_706_p2[0:0] == 1'b1) ? select_ln117_1986_fu_711_p3 : 3'd7);

assign select_ln117_1988_fu_740_p3 = ((or_ln117_1811_fu_718_p2[0:0] == 1'b1) ? zext_ln117_212_fu_730_p1 : 4'd8);

assign select_ln117_1989_fu_748_p3 = ((or_ln117_1812_fu_734_p2[0:0] == 1'b1) ? select_ln117_1988_fu_740_p3 : 4'd9);

assign select_ln117_1990_fu_756_p3 = ((or_ln117_1813_reg_1494[0:0] == 1'b1) ? select_ln117_1989_fu_748_p3 : 4'd10);

assign select_ln117_1991_fu_810_p3 = ((or_ln117_1814_fu_805_p2[0:0] == 1'b1) ? select_ln117_1990_reg_1528 : 4'd11);

assign select_ln117_1992_fu_822_p3 = ((or_ln117_1815_reg_1533[0:0] == 1'b1) ? select_ln117_1991_fu_810_p3 : 4'd12);

assign select_ln117_1993_fu_833_p3 = ((or_ln117_1816_fu_817_p2[0:0] == 1'b1) ? select_ln117_1992_fu_822_p3 : 4'd13);

assign select_ln117_1994_fu_847_p3 = ((or_ln117_1817_fu_829_p2[0:0] == 1'b1) ? select_ln117_1993_fu_833_p3 : 4'd14);

assign select_ln117_1995_fu_861_p3 = ((or_ln117_1818_fu_841_p2[0:0] == 1'b1) ? select_ln117_1994_fu_847_p3 : 4'd15);

assign select_ln117_1996_fu_873_p3 = ((or_ln117_1819_fu_855_p2[0:0] == 1'b1) ? zext_ln117_213_fu_869_p1 : 5'd16);

assign select_ln117_1997_fu_935_p3 = ((or_ln117_1820_fu_930_p2[0:0] == 1'b1) ? select_ln117_1996_reg_1556 : 5'd17);

assign select_ln117_1998_fu_947_p3 = ((or_ln117_1821_reg_1502_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1997_fu_935_p3 : 5'd18);

assign select_ln117_1999_fu_958_p3 = ((or_ln117_1822_fu_942_p2[0:0] == 1'b1) ? select_ln117_1998_fu_947_p3 : 5'd19);

assign select_ln117_2000_fu_972_p3 = ((or_ln117_1823_fu_954_p2[0:0] == 1'b1) ? select_ln117_1999_fu_958_p3 : 5'd20);

assign select_ln117_2001_fu_984_p3 = ((or_ln117_1824_fu_966_p2[0:0] == 1'b1) ? select_ln117_2000_fu_972_p3 : 5'd21);

assign select_ln117_2002_fu_992_p3 = ((or_ln117_1825_fu_980_p2[0:0] == 1'b1) ? select_ln117_2001_fu_984_p3 : 5'd22);

assign select_ln117_2003_fu_1043_p3 = ((or_ln117_1826_fu_1038_p2[0:0] == 1'b1) ? select_ln117_2002_reg_1576 : 5'd23);

assign select_ln117_2004_fu_1055_p3 = ((or_ln117_1827_reg_1581[0:0] == 1'b1) ? select_ln117_2003_fu_1043_p3 : 5'd24);

assign select_ln117_2005_fu_1062_p3 = ((or_ln117_1828_fu_1050_p2[0:0] == 1'b1) ? select_ln117_2004_fu_1055_p3 : 5'd25);

assign select_ln117_2006_fu_1075_p3 = ((or_ln117_1829_reg_1587[0:0] == 1'b1) ? select_ln117_2005_fu_1062_p3 : 5'd26);

assign select_ln117_2007_fu_1087_p3 = ((or_ln117_1830_fu_1070_p2[0:0] == 1'b1) ? select_ln117_2006_fu_1075_p3 : 5'd27);

assign select_ln117_2008_fu_1095_p3 = ((or_ln117_1831_fu_1082_p2[0:0] == 1'b1) ? select_ln117_2007_fu_1087_p3 : 5'd28);

assign select_ln117_fu_592_p3 = ((and_ln104_376_fu_550_p2[0:0] == 1'b1) ? zext_ln117_fu_582_p1 : 2'd2);

assign tmp_fu_1130_p61 = 'bx;

assign tmp_fu_1130_p62 = ((or_ln117_1832_fu_1118_p2[0:0] == 1'b1) ? select_ln117_2008_reg_1600 : 5'd29);

assign xor_ln104_968_fu_502_p2 = (icmp_ln86_2041_reg_1275 ^ 1'd1);

assign xor_ln104_969_fu_516_p2 = (icmp_ln86_2042_reg_1280 ^ 1'd1);

assign xor_ln104_970_fu_530_p2 = (icmp_ln86_2043_reg_1286 ^ 1'd1);

assign xor_ln104_971_fu_634_p2 = (icmp_ln86_2044_reg_1292_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_972_fu_881_p2 = (icmp_ln86_2045_reg_1298_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_973_fu_545_p2 = (icmp_ln86_2046_reg_1304 ^ 1'd1);

assign xor_ln104_974_fu_644_p2 = (icmp_ln86_2047_reg_1310_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_975_fu_649_p2 = (icmp_ln86_2048_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_976_fu_772_p2 = (icmp_ln86_2049_reg_1322_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_977_fu_891_p2 = (icmp_ln86_2050_reg_1328_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_978_fu_896_p2 = (icmp_ln86_2051_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_979_fu_1010_p2 = (icmp_ln86_2052_reg_1340_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_980_fu_1103_p2 = (icmp_ln86_2053_reg_1346_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_490_p2 = (icmp_ln86_fu_316_p2 ^ 1'd1);

assign xor_ln117_fu_576_p2 = (1'd1 ^ and_ln102_2314_fu_566_p2);

assign zext_ln117_211_fu_683_p1 = select_ln117_1983_reg_1482;

assign zext_ln117_212_fu_730_p1 = select_ln117_1987_fu_722_p3;

assign zext_ln117_213_fu_869_p1 = select_ln117_1995_fu_861_p3;

assign zext_ln117_fu_582_p1 = xor_ln117_fu_576_p2;

endmodule //conifer_jettag_accelerator_decision_function_104
