1. Generate_Verilog.py
2. Generate_DDR_xin.py
3. Generate_TB.py
4. Run_sim.py


5. Synthesis --> Run_syn_sim.py --> ptpx --> power + cycles sim
