# system info Chenillard_sys on 2024.01.16.17:22:47
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1705422150
#
#
# Files generated for Chenillard_sys on 2024.01.16.17:22:47
files:
filepath,kind,attributes,module,is_top
simulation/Chenillard_sys.vhd,VHDL,,Chenillard_sys,true
simulation/submodules/Chenillard_sys_Button.vhd,VHDL,,Chenillard_sys_Button,false
simulation/submodules/Chenillard_sys_LEDs.vhd,VHDL,,Chenillard_sys_LEDs,false
simulation/submodules/Chenillard_sys_jtag_uart_0.vhd,VHDL,,Chenillard_sys_jtag_uart_0,false
simulation/submodules/Chenillard_sys_nios2_gen2_0.v,VERILOG,,Chenillard_sys_nios2_gen2_0,false
simulation/submodules/Chenillard_sys_onchip_memory2_0.vhd,VHDL,,Chenillard_sys_onchip_memory2_0,false
simulation/submodules/Chenillard_sys_mm_interconnect_0.v,VERILOG,,Chenillard_sys_mm_interconnect_0,false
simulation/submodules/Chenillard_sys_irq_mapper.sv,SYSTEM_VERILOG,,Chenillard_sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu.sdc,SDC,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu.v,VERILOG,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/Chenillard_sys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Chenillard_sys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_router,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_router_001,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_router_002,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_router_003,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,Chenillard_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Chenillard_sys.Button,Chenillard_sys_Button
Chenillard_sys.LEDs,Chenillard_sys_LEDs
Chenillard_sys.jtag_uart_0,Chenillard_sys_jtag_uart_0
Chenillard_sys.nios2_gen2_0,Chenillard_sys_nios2_gen2_0
Chenillard_sys.nios2_gen2_0.cpu,Chenillard_sys_nios2_gen2_0_cpu
Chenillard_sys.onchip_memory2_0,Chenillard_sys_onchip_memory2_0
Chenillard_sys.mm_interconnect_0,Chenillard_sys_mm_interconnect_0
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Chenillard_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Chenillard_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Chenillard_sys.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
Chenillard_sys.mm_interconnect_0.Button_s1_translator,altera_merlin_slave_translator
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Chenillard_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Chenillard_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Chenillard_sys.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
Chenillard_sys.mm_interconnect_0.Button_s1_agent,altera_merlin_slave_agent
Chenillard_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Chenillard_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Chenillard_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Chenillard_sys.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Chenillard_sys.mm_interconnect_0.Button_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Chenillard_sys.mm_interconnect_0.router,Chenillard_sys_mm_interconnect_0_router
Chenillard_sys.mm_interconnect_0.router_001,Chenillard_sys_mm_interconnect_0_router_001
Chenillard_sys.mm_interconnect_0.router_002,Chenillard_sys_mm_interconnect_0_router_002
Chenillard_sys.mm_interconnect_0.router_005,Chenillard_sys_mm_interconnect_0_router_002
Chenillard_sys.mm_interconnect_0.router_006,Chenillard_sys_mm_interconnect_0_router_002
Chenillard_sys.mm_interconnect_0.router_003,Chenillard_sys_mm_interconnect_0_router_003
Chenillard_sys.mm_interconnect_0.router_004,Chenillard_sys_mm_interconnect_0_router_003
Chenillard_sys.mm_interconnect_0.cmd_demux,Chenillard_sys_mm_interconnect_0_cmd_demux
Chenillard_sys.mm_interconnect_0.cmd_demux_001,Chenillard_sys_mm_interconnect_0_cmd_demux_001
Chenillard_sys.mm_interconnect_0.rsp_demux_001,Chenillard_sys_mm_interconnect_0_cmd_demux_001
Chenillard_sys.mm_interconnect_0.rsp_demux_002,Chenillard_sys_mm_interconnect_0_cmd_demux_001
Chenillard_sys.mm_interconnect_0.cmd_mux,Chenillard_sys_mm_interconnect_0_cmd_mux
Chenillard_sys.mm_interconnect_0.cmd_mux_003,Chenillard_sys_mm_interconnect_0_cmd_mux
Chenillard_sys.mm_interconnect_0.cmd_mux_004,Chenillard_sys_mm_interconnect_0_cmd_mux
Chenillard_sys.mm_interconnect_0.cmd_mux_001,Chenillard_sys_mm_interconnect_0_cmd_mux_001
Chenillard_sys.mm_interconnect_0.cmd_mux_002,Chenillard_sys_mm_interconnect_0_cmd_mux_001
Chenillard_sys.mm_interconnect_0.rsp_demux,Chenillard_sys_mm_interconnect_0_rsp_demux
Chenillard_sys.mm_interconnect_0.rsp_demux_003,Chenillard_sys_mm_interconnect_0_rsp_demux
Chenillard_sys.mm_interconnect_0.rsp_demux_004,Chenillard_sys_mm_interconnect_0_rsp_demux
Chenillard_sys.mm_interconnect_0.rsp_mux,Chenillard_sys_mm_interconnect_0_rsp_mux
Chenillard_sys.mm_interconnect_0.rsp_mux_001,Chenillard_sys_mm_interconnect_0_rsp_mux_001
Chenillard_sys.mm_interconnect_0.avalon_st_adapter,Chenillard_sys_mm_interconnect_0_avalon_st_adapter
Chenillard_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_001,Chenillard_sys_mm_interconnect_0_avalon_st_adapter
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_002,Chenillard_sys_mm_interconnect_0_avalon_st_adapter
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_003,Chenillard_sys_mm_interconnect_0_avalon_st_adapter
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_004,Chenillard_sys_mm_interconnect_0_avalon_st_adapter
Chenillard_sys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Chenillard_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Chenillard_sys.irq_mapper,Chenillard_sys_irq_mapper
Chenillard_sys.rst_controller,altera_reset_controller
