library ieee;
use ieee.std_logic_1164.all;

entity Multiplexer14 is
  port(Inp1, Inp2 : in std_logic_vector(13 downto 0);
        Sel : in bit;
        Outp : out std_logic_vector(13 downto 0));
  end Multiplexer14;
  
  
architecture behav of Multiplexer14 is
  begin
    process(Inp1, Inp2, Sel)
      begin
       if (Sel = '0') then
         Outp <= Inp1;
       elsif (Sel = '1') then
         Outp <= Inp2;
       else
         null;
       end if;
 end process;
end behav;
