Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: First_Layer_Neuron.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "First_Layer_Neuron.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "First_Layer_Neuron"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : First_Layer_Neuron
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Register_src.vhd" into library work
Parsing entity <Register_src>.
Parsing architecture <Behavioral> of entity <register_src>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Register_File.vhd" into library work
Parsing entity <Register_File>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Multiplier.vhd" into library work
Parsing entity <Multiplier>.
Parsing architecture <Behavioral> of entity <multiplier>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Buffer.vhd" into library work
Parsing entity <BufferIO>.
Parsing architecture <Behavioral> of entity <bufferio>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Address_Counter.vhd" into library work
Parsing entity <Address_Counter>.
Parsing architecture <Behavioral> of entity <address_counter>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\Accumulator.vhd" into library work
Parsing entity <Accumulator>.
Parsing architecture <Behavioral> of entity <accumulator>.
Parsing VHDL file "C:\Users\User\Documents\ISE_Project\MLP\First_Layer_Neuron.vhd" into library work
Parsing entity <First_Layer_Neuron>.
Parsing architecture <Behavioral> of entity <first_layer_neuron>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <First_Layer_Neuron> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\User\Documents\ISE_Project\MLP\First_Layer_Neuron.vhd" Line 53: Using initial value "00000000" for zeroreg since it is never assigned

Elaborating entity <Register_File> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Address_Counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Register_src> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Multiplier> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BufferIO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Accumulator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <First_Layer_Neuron>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\First_Layer_Neuron.vhd".
    Summary:
	no macro.
Unit <First_Layer_Neuron> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Register_File.vhd".
        File_Width = 8
    Found 8-bit register for signal <MyFile<1>>.
    Found 8-bit register for signal <MyFile<2>>.
    Found 8-bit register for signal <MyFile<3>>.
    Found 8-bit register for signal <MyFile<0>>.
    Found 8-bit 4-to-1 multiplexer for signal <AddRead[1]_MyFile[3][7]_wide_mux_0_OUT> created at line 35.
    Found 1-bit tristate buffer for signal <OUTPUT<7>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<6>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<5>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<4>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<3>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<2>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<1>> created at line 35
    Found 1-bit tristate buffer for signal <OUTPUT<0>> created at line 35
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Register_File> synthesized.

Synthesizing Unit <Address_Counter>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Address_Counter.vhd".
        Address_Width = 2
    Found 3-bit register for signal <Counter>.
    Found 3-bit adder for signal <Counter[2]_GND_14_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Address_Counter> synthesized.

Synthesizing Unit <Register_src>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Register_src.vhd".
        SRC_Width = 8
    Found 8-bit register for signal <OUTPUT_Inst>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Register_src> synthesized.

Synthesizing Unit <Multiplier>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Multiplier.vhd".
        Mul_Size_IN = 8
        Mul_Size_OUT = 8
    Found 8x8-bit multiplier for signal <MUL_Res> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Adder.vhd".
        ADD_Size_IN = 8
        ADD_Size_OUT = 8
    Found 8-bit adder for signal <OUTPUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <BufferIO>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Buffer.vhd".
        BUFF_Size = 8
    Found 1-bit tristate buffer for signal <OUTPUT<7>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<6>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<5>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<4>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<3>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<2>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<1>> created at line 25
    Found 1-bit tristate buffer for signal <OUTPUT<0>> created at line 25
    Summary:
	inferred   8 Tristate(s).
Unit <BufferIO> synthesized.

Synthesizing Unit <Accumulator>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\Accumulator.vhd".
        ACC_Width = 8
    Found 8-bit register for signal <ACC_Reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Accumulator> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "C:\Users\User\Documents\ISE_Project\MLP\MUX.vhd".
        MUX_Width = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 12
 3-bit register                                        : 1
 8-bit register                                        : 11
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Address_Counter>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Address_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <First_Layer_Neuron>.
	Multiplier <Multiplier/Mmult_MUL_Res> in block <First_Layer_Neuron> and adder/subtractor <Adder/Madd_OUTPUT> in block <First_Layer_Neuron> are combined into a MAC<Multiplier/Maddsub_MUL_Res>.
Unit <First_Layer_Neuron> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 8x8-to-8-bit MAC                                      : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit BufferIO: 8 internal tristates are replaced by logic (pull-up yes): OUTPUT<0>, OUTPUT<1>, OUTPUT<2>, OUTPUT<3>, OUTPUT<4>, OUTPUT<5>, OUTPUT<6>, OUTPUT<7>.
WARNING:Xst:2042 - Unit Register_File: 8 internal tristates are replaced by logic (pull-up yes): OUTPUT<0>, OUTPUT<1>, OUTPUT<2>, OUTPUT<3>, OUTPUT<4>, OUTPUT<5>, OUTPUT<6>, OUTPUT<7>.

Optimizing unit <First_Layer_Neuron> ...

Optimizing unit <Register_File> ...

Optimizing unit <Register_src> ...

Optimizing unit <Accumulator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block First_Layer_Neuron, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : First_Layer_Neuron.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 57
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 13
#      LUT3                        : 1
#      LUT5                        : 24
#      LUT6                        : 16
#      VCC                         : 1
# FlipFlops/Latches                : 91
#      FDCE                        : 88
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 94
#      IBUF                        : 85
#      OBUF                        : 9
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  11440     0%  
 Number of Slice LUTs:                   55  out of   5720     0%  
    Number used as Logic:                55  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      38  out of    129    29%  
   Number with an unused LUT:            74  out of    129    57%  
   Number of fully used LUT-FF pairs:    17  out of    129    13%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          95
 Number of bonded IOBs:                  95  out of    102    93%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.793ns (Maximum Frequency: 128.320MHz)
   Minimum input arrival time before clock: 5.041ns
   Maximum output required time after clock: 6.264ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 7.793ns (frequency: 128.320MHz)
  Total number of paths / destination ports: 806 / 27
-------------------------------------------------------------------------
Delay:               7.793ns (Levels of Logic = 2)
  Source:            Reg2/OUTPUT_Inst_7 (FF)
  Destination:       ACC/ACC_Reg_7 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: Reg2/OUTPUT_Inst_7 to ACC/ACC_Reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.525   1.038  Reg2/OUTPUT_Inst_7 (Reg2/OUTPUT_Inst_7)
     DSP48A1:A7->P7        1   5.220   0.682  Multiplier/Maddsub_MUL_Res (ADD_OUT<7>)
     LUT5:I4->O            1   0.254   0.000  ACC/Mmux_ACC_Reg[7]_GND_28_o_mux_2_OUT81 (ACC/ACC_Reg[7]_GND_28_o_mux_2_OUT<7>)
     FDCE:D                    0.074          ACC/ACC_Reg_7
    ----------------------------------------
    Total                      7.793ns (6.073ns logic, 1.720ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 340 / 270
-------------------------------------------------------------------------
Offset:              5.041ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       AddrCounter/Counter_0 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to AddrCounter/Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            90   1.328   2.239  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            3   0.250   0.765  AddrCounter/_n00161 (AddrCounter/_n0016)
     FDRE:R                    0.459          AddrCounter/Counter_0
    ----------------------------------------
    Total                      5.041ns (2.037ns logic, 3.004ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Offset:              6.264ns (Levels of Logic = 2)
  Source:            ACC/ACC_Reg_7 (FF)
  Destination:       OUTPUT<6> (PAD)
  Source Clock:      Clock rising

  Data Path: ACC/ACC_Reg_7 to OUTPUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            48   0.525   1.896  ACC/ACC_Reg_7 (ACC/ACC_Reg_7)
     LUT2:I0->O            1   0.250   0.681  Multiplexer/Mmux_OUTPUT71 (OUTPUT_6_OBUF)
     OBUF:I->O                 2.912          OUTPUT_6_OBUF (OUTPUT<6>)
    ----------------------------------------
    Total                      6.264ns (3.687ns logic, 2.577ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    7.793|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.06 secs
 
--> 

Total memory usage is 4487392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

