<stg><name>xFSobelFilter3x3</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="4">
<condition id="149">
<or_exp><and_exp><literal name="tmp_2_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="151">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="2">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="6">
<condition id="124">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="6" to="7">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="7" to="8">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="8" to="9">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="12">
<condition id="155">
<or_exp><and_exp><literal name="tmp_12_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="9" to="10">
<condition id="158">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="6">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="5">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_grady_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_gradx_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %buf_0_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %buf_1_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %buf_2_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %p_src_mat_rows_read_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_mat_rows_read)

]]></Node>
<StgValue><ssdm name="p_src_mat_rows_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %p_src_mat_cols_read_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_mat_cols_read)

]]></Node>
<StgValue><ssdm name="p_src_mat_cols_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %tmp_1 = trunc i32 %p_src_mat_rows_read_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %tmp_2 = trunc i32 %p_src_mat_cols_read_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecMemCore([640 x i8]* %buf_0_V, [640 x i8]* %buf_1_V, [640 x i8]* %buf_2_V, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:13  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %p_1_i_i = phi i13 [ 0, %entry ], [ %col_V, %1 ]

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="13">
<![CDATA[
:1  %tmp_1_cast_i_i = zext i13 %p_1_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_1_cast_i_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_2_i_i = icmp ult i16 %tmp_1_cast_i_i, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %col_V = add i13 %p_1_i_i, 1

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_2_i_i, label %1, label %.preheader.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="13">
<![CDATA[
:0  %tmp_1_i_i = zext i13 %p_1_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 640, i32 640, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %buf_0_V_addr = getelementptr [640 x i8]* %buf_0_V, i32 0, i32 %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:6  store i8 0, i8* %buf_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %buf_1_V_addr = getelementptr [640 x i8]* %buf_1_V, i32 0, i32 %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 %tmp_V, i8* %buf_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str11, i32 %tmp_4_i_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i:0  %p_5_i_i = alloca i2

]]></Node>
<StgValue><ssdm name="p_5_i_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i:1  %p_4_i_i = alloca i2

]]></Node>
<StgValue><ssdm name="p_4_i_i"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i:2  %p_3_i_i = alloca i2

]]></Node>
<StgValue><ssdm name="p_3_i_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.i.i:3  %tmp_5_cast100_i_i = zext i16 %tmp_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_5_cast100_i_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.i.i:4  %op2_assign = add i17 %tmp_5_cast100_i_i, 1

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i:5  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %p_2_i_i = phi i13 [ 2, %.preheader.preheader.i.i ], [ %p_i_i_15, %"ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i" ]

]]></Node>
<StgValue><ssdm name="p_2_i_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.i.i:1  %p_6_i_i = phi i13 [ 1, %.preheader.preheader.i.i ], [ %row_V, %"ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i" ]

]]></Node>
<StgValue><ssdm name="p_6_i_i"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="13">
<![CDATA[
.preheader.i.i:2  %tmp_6_cast_i_i = zext i13 %p_6_i_i to i17

]]></Node>
<StgValue><ssdm name="tmp_6_cast_i_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.i:3  %tmp_7_i_i = icmp ult i17 %tmp_6_cast_i_i, %op2_assign

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %tmp_7_i_i, label %_ifconv, label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2">
<![CDATA[
_ifconv:0  %p_5_i_i_load = load i2* %p_5_i_i

]]></Node>
<StgValue><ssdm name="p_5_i_i_load"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2">
<![CDATA[
_ifconv:1  %p_4_i_i_load = load i2* %p_4_i_i

]]></Node>
<StgValue><ssdm name="p_4_i_i_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2">
<![CDATA[
_ifconv:2  %p_3_i_i_load = load i2* %p_3_i_i

]]></Node>
<StgValue><ssdm name="p_3_i_i_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:3  %tmp_6_cast99_i_i = zext i13 %p_6_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_6_cast99_i_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:5  %tmp_10_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 480, i32 480, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:7  %tmp_8_i_i = icmp eq i13 %p_2_i_i, 2

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:8  %tmp_9_i_i = icmp eq i13 %p_2_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:9  %tmp_i_i = icmp eq i13 %p_2_i_i, 1

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:10  %p_i_i = select i1 %tmp_i_i, i2 -2, i2 %p_3_i_i_load

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:11  %p_1_i_i_12 = select i1 %tmp_i_i, i2 0, i2 %p_4_i_i_load

]]></Node>
<StgValue><ssdm name="p_1_i_i_12"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:12  %p_2_i_i_13 = select i1 %tmp_i_i, i2 1, i2 %p_5_i_i_load

]]></Node>
<StgValue><ssdm name="p_2_i_i_13"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %sel_tmp1 = xor i1 %tmp_8_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %sel_tmp2 = and i1 %tmp_9_i_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:15  %sel_tmp = zext i1 %sel_tmp2 to i2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %tmp = or i1 %sel_tmp2, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:17  %p_0455_3_i_i = select i1 %tmp, i2 %sel_tmp, i2 %p_i_i

]]></Node>
<StgValue><ssdm name="p_0455_3_i_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:18  %sel_tmp4 = select i1 %sel_tmp2, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:19  %p_0449_3_i_i = select i1 %tmp, i2 %sel_tmp4, i2 %p_1_i_i_12

]]></Node>
<StgValue><ssdm name="p_0449_3_i_i"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:20  %sel_tmp8 = select i1 %sel_tmp2, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:21  %p_0443_3_i_i = select i1 %tmp, i2 %sel_tmp8, i2 %p_2_i_i_13

]]></Node>
<StgValue><ssdm name="p_0443_3_i_i"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %tmp_3_i_i = icmp ult i16 %tmp_6_cast99_i_i, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="13">
<![CDATA[
_ifconv:23  %tmp_3 = trunc i13 %p_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:24  store i2 %p_0455_3_i_i, i2* %p_3_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:25  store i2 %p_0449_3_i_i, i2* %p_4_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:26  store i2 %p_0443_3_i_i, i2* %p_5_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:27  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:6  %p_0177_0_i_i_i = phi i13 [ 0, %_ifconv ], [ %col_V_1, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="p_0177_0_i_i_i"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="13">
<![CDATA[
:7  %tmp_11_cast_i_i = zext i13 %p_0177_0_i_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_11_cast_i_i"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_12_i_i = icmp ult i16 %tmp_11_cast_i_i, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %col_V_1 = add i13 %p_0177_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="col_V_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_i_i, label %4, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %tmp_3, label %branch2.i.i [
    i2 0, label %branch0.i.i
    i2 1, label %branch1.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="13">
<![CDATA[
:0  %tmp_11_i_i = zext i13 %p_0177_0_i_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_11_i_i"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %buf_0_V_addr_2 = getelementptr [640 x i8]* %buf_0_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %buf_1_V_addr_2 = getelementptr [640 x i8]* %buf_1_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %buf_2_V_addr_1 = getelementptr [640 x i8]* %buf_2_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %p_0443_3_i_i, label %branch5.i.i [
    i2 0, label %branch3.i.i
    i2 1, label %branch4.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4.i.i:0  store i8 0, i8* %buf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3.i.i:0  store i8 0, i8* %buf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="!0"/>
<literal name="p_0443_3_i_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5.i.i:0  store i8 0, i8* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="0"/>
<literal name="p_0443_3_i_i" val="!0"/>
<literal name="p_0443_3_i_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %buf_0_V_addr_1 = getelementptr [640 x i8]* %buf_0_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %buf_1_V_addr_1 = getelementptr [640 x i8]* %buf_1_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %buf_2_V_addr = getelementptr [640 x i8]* %buf_2_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1.i.i:0  store i8 %tmp_V_3, i8* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0.i.i:0  store i8 %tmp_V_3, i8* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="!0"/>
<literal name="tmp_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2.i.i:0  store i8 %tmp_V_3, i8* %buf_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
<literal name="tmp_3_i_i" val="1"/>
<literal name="tmp_3" val="!0"/>
<literal name="tmp_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_15_i_i = icmp eq i13 %p_0177_0_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_15_i_i, label %"xfPackPixels<1, 0, 0>.exit393.i.i.i", label %.preheader851.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %buf_0_V_addr_3 = getelementptr [640 x i8]* %buf_0_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="10">
<![CDATA[
:1  %buf_0_V_load = load i8* %buf_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %buf_1_V_addr_3 = getelementptr [640 x i8]* %buf_1_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="10">
<![CDATA[
:3  %buf_1_V_load = load i8* %buf_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %buf_2_V_addr_2 = getelementptr [640 x i8]* %buf_2_V, i32 0, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
:5  %buf_2_V_load = load i8* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %src_buf3_V_0_i_i = phi i8 [ 0, %_ifconv ], [ %src_buf3_0_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf3_V_0_i_i"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %src_buf2_0_V = phi i8 [ 0, %_ifconv ], [ %buf1_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf2_0_V"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %src_buf2_V_0_i_i = phi i8 [ 0, %_ifconv ], [ %src_buf2_0_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf2_V_0_i_i"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %src_buf3_0_V = phi i8 [ 0, %_ifconv ], [ %buf2_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf3_0_V"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:4  %src_buf1_0_V = phi i8 [ 0, %_ifconv ], [ %buf0_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf1_0_V"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:5  %src_buf1_V_0_i_i = phi i8 [ 0, %_ifconv ], [ %src_buf1_0_V, %"xfPackPixels<1, 0, 0>.exit393.i.i.i" ]

]]></Node>
<StgValue><ssdm name="src_buf1_V_0_i_i"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_12_i_i, label %3, label %"ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="10">
<![CDATA[
:1  %buf_0_V_load = load i8* %buf_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="10">
<![CDATA[
:3  %buf_1_V_load = load i8* %buf_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
:5  %buf_2_V_load = load i8* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:6  %buf0_V = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_0455_3_i_i)

]]></Node>
<StgValue><ssdm name="buf0_V"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:7  %buf1_V = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_0449_3_i_i)

]]></Node>
<StgValue><ssdm name="buf1_V"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:8  %buf2_V = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_0443_3_i_i)

]]></Node>
<StgValue><ssdm name="buf2_V"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %call_ret_i_i = call fastcc { i8, i8 } @"xFSobel3x3<1, 0, 0>"(i8 %src_buf1_V_0_i_i, i8 %src_buf1_0_V, i8 %buf0_V, i8 %src_buf2_V_0_i_i, i8 %buf1_V, i8 %src_buf3_V_0_i_i, i8 %src_buf3_0_V, i8 %buf2_V)

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %call_ret_i_i = call fastcc { i8, i8 } @"xFSobel3x3<1, 0, 0>"(i8 %src_buf1_V_0_i_i, i8 %src_buf1_0_V, i8 %buf0_V, i8 %src_buf2_V_0_i_i, i8 %buf1_V, i8 %src_buf3_V_0_i_i, i8 %src_buf3_0_V, i8 %buf2_V)

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="16">
<![CDATA[
:10  %GradientValuesX_0_V = extractvalue { i8, i8 } %call_ret_i_i, 0

]]></Node>
<StgValue><ssdm name="GradientValuesX_0_V"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16">
<![CDATA[
:11  %GradientValuesY_0_V = extractvalue { i8, i8 } %call_ret_i_i, 1

]]></Node>
<StgValue><ssdm name="GradientValuesY_0_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_13_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 640, i32 640, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader851.0.i.i:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_gradx_mat_V_V, i8 %GradientValuesX_0_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader851.0.i.i:1  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_grady_mat_V_V, i8 %GradientValuesY_0_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.preheader851.0.i.i:2  br label %"xfPackPixels<1, 0, 0>.exit393.i.i.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xfPackPixels<1, 0, 0>.exit393.i.i.i:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str20, i32 %tmp_13_i_i)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_12_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
xfPackPixels<1, 0, 0>.exit393.i.i.i:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:0  %GradientValuesX_0_V_2 = call fastcc i8 @"xFGradientX3x3<0, 0>"(i8 %src_buf1_V_0_i_i, i8 0, i8 %src_buf2_V_0_i_i, i8 0, i8 %src_buf3_V_0_i_i, i8 0)

]]></Node>
<StgValue><ssdm name="GradientValuesX_0_V_2"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:1  %GradientValuesY_0_V_2 = call fastcc i8 @"xFGradientY3x3<0, 0>"(i8 %src_buf1_V_0_i_i, i8 %src_buf1_0_V, i8 0, i8 %src_buf3_V_0_i_i, i8 %src_buf3_0_V, i8 0)

]]></Node>
<StgValue><ssdm name="GradientValuesY_0_V_2"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:4  %row_ind_V = add i13 %p_2_i_i, 1

]]></Node>
<StgValue><ssdm name="row_ind_V"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:5  %tmp_14_i_i = icmp eq i13 %row_ind_V, 3

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:6  %p_i_i_15 = select i1 %tmp_14_i_i, i13 0, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="p_i_i_15"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:8  %row_V = add i13 %p_6_i_i, 1

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="155" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:0  %GradientValuesX_0_V_2 = call fastcc i8 @"xFGradientX3x3<0, 0>"(i8 %src_buf1_V_0_i_i, i8 0, i8 %src_buf2_V_0_i_i, i8 0, i8 %src_buf3_V_0_i_i, i8 0)

]]></Node>
<StgValue><ssdm name="GradientValuesX_0_V_2"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:1  %GradientValuesY_0_V_2 = call fastcc i8 @"xFGradientY3x3<0, 0>"(i8 %src_buf1_V_0_i_i, i8 %src_buf1_0_V, i8 0, i8 %src_buf3_V_0_i_i, i8 %src_buf3_0_V, i8 0)

]]></Node>
<StgValue><ssdm name="GradientValuesY_0_V_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_gradx_mat_V_V, i8 %GradientValuesX_0_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_grady_mat_V_V, i8 %GradientValuesY_0_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:7  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_10_i_i)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
ProcessSobel3x3<480, 640, 0, 0, 1, 0, 0, 640>.exit.i.i:9  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
