<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="1690" Alu="320" Lut="3113" MULTALU27X18="1" Bsram="128" T_Register="5605(1690)" T_Alu="1639(320)" T_Lut="5051(3113)" T_MULTALU27X18="1(1)" T_Bsram="133(128)">
 <SubModule name="integer_division" Register="2810" Alu="1093" Lut="300" T_Register="2810(2810)" T_Alu="1093(1093)" T_Lut="300(300)"/>
 <SubModule name="uart_rx_inst" Register="44" Alu="19" Lut="33" T_Register="44(44)" T_Alu="19(19)" T_Lut="33(33)"/>
 <SubModule name="uart_tx_inst" Register="62" Alu="21" Lut="99" Bsram="1" T_Register="62(62)" T_Alu="21(21)" T_Lut="99(99)" T_Bsram="1(1)"/>
 <SubModule name="sdhd_inst" Register="429" Alu="94" Lut="696" Bsram="1" T_Register="429(429)" T_Alu="94(94)" T_Lut="696(696)" T_Bsram="1(1)"/>
 <SubModule name="sdtape_inst" Register="355" Alu="71" Lut="443" Bsram="2" T_Register="355(355)" T_Alu="71(71)" T_Lut="443(443)" T_Bsram="2(2)"/>
 <SubModule name="ws2812_inst" Register="153" Lut="267" T_Register="153(153)" T_Lut="267(267)"/>
 <SubModule name="uart_tx_inst_dbg" Register="62" Alu="21" Lut="100" Bsram="1" T_Register="62(62)" T_Alu="21(21)" T_Lut="100(100)" T_Bsram="1(1)"/>
</Module>
