

================================================================
== Vivado HLS Report for 'queue'
================================================================
* Date:           Tue Dec  1 22:55:28 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MinHeap
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.64|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_min_heapify_fu_169  |min_heapify  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    489|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     322|    536|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    416|
|Register         |        -|      -|     467|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     789|   1441|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+-------------+---------+-------+-----+-----+
    |grp_min_heapify_fu_169  |min_heapify  |        0|      0|  322|  536|
    +------------------------+-------------+---------+-------+-----+-----+
    |Total                   |             |        0|      0|  322|  536|
    +------------------------+-------------+---------+-------+-----+-----+

    * Memory: 
    +--------------------------+------------------------------+---------+------+-----+------+-------------+
    |          Memory          |            Module            | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------+---------+------+-----+------+-------------+
    |queueDataHeap_priority_U  |queue_queueDataHeap_priority  |        1|   201|   32|     1|         6432|
    |queueDataHeap_data_U      |queue_queueDataHeap_priority  |        1|   201|   32|     1|         6432|
    +--------------------------+------------------------------+---------+------+-----+------+-------------+
    |Total                     |                              |        2|   402|   64|     2|        12864|
    +--------------------------+------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_376_p2          |     +    |      0|  0|  31|          31|           2|
    |i_11_fu_351_p2          |     +    |      0|  0|  31|          31|           2|
    |n_assign_1_fu_281_p2    |     +    |      0|  0|  32|          32|           2|
    |n_assign_fu_213_p2      |     +    |      0|  0|  32|          32|           1|
    |p_neg_i_i7_fu_294_p2    |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_i_i9_fu_313_p2  |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_i_i_fu_253_p2   |     -    |      0|  0|  32|           1|          32|
    |i_9_fu_333_p3           |  Select  |      0|  0|  32|           1|          32|
    |i_fu_273_p3             |  Select  |      0|  0|  32|           1|          32|
    |tmp_fu_207_p2           |   icmp   |      0|  0|  40|          32|           8|
    |tmp_i_i1_fu_341_p2      |   icmp   |      0|  0|  40|          32|           1|
    |tmp_i_i_fu_366_p2       |   icmp   |      0|  0|  40|          32|           1|
    |tmp_s_fu_195_p2         |   icmp   |      0|  0|  40|          32|           1|
    |p_lshr_i_i_fu_243_p2    |    xor   |      0|  0|  43|          31|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 489|         290|         180|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_return_0                      |  32|          2|   32|         64|
    |ap_return_1                      |  32|          2|   32|         64|
    |grp_min_heapify_fu_169_i         |  32|          3|   32|         96|
    |grp_min_heapify_fu_169_n         |  32|          3|   32|         96|
    |i9_i_i1_reg_116                  |  32|          2|   32|         64|
    |i9_i_i_reg_126                   |  32|          2|   32|         64|
    |outData_data_2_reg_152           |  32|          3|   32|         96|
    |outData_priority_2_reg_136       |  32|          3|   32|         96|
    |queueDataHeap_data_address0      |   8|          4|    8|         32|
    |queueDataHeap_data_address1      |   8|          3|    8|         24|
    |queueDataHeap_data_d0            |  32|          3|   32|         96|
    |queueDataHeap_priority_address0  |   8|          4|    8|         32|
    |queueDataHeap_priority_address1  |   8|          4|    8|         32|
    |queueDataHeap_priority_d0        |  32|          3|   32|         96|
    |queueDataHeap_priority_d1        |  32|          3|   32|         96|
    |size                             |  32|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 416|         46|  416|       1112|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_return_0_preg                              |  32|   0|   32|          0|
    |ap_return_1_preg                              |  32|   0|   32|          0|
    |grp_min_heapify_fu_169_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i9_i_i1_reg_116                               |  32|   0|   32|          0|
    |i9_i_i_reg_126                                |  32|   0|   32|          0|
    |i_10_cast_reg_481                             |  31|   0|   32|          1|
    |i_11_cast_reg_473                             |  31|   0|   32|          1|
    |inData_data_cast_reg_406                      |   8|   0|   32|         24|
    |inData_priority_cast_reg_411                  |   9|   0|   32|         23|
    |n_assign_1_reg_459                            |  32|   0|   32|          0|
    |n_assign_reg_438                              |  32|   0|   32|          0|
    |outData_data_2_reg_152                        |  32|   0|   32|          0|
    |outData_priority_2_reg_136                    |  32|   0|   32|          0|
    |queueDataHeap_data_load_reg_454               |  32|   0|   32|          0|
    |queueDataHeap_priority_load_reg_449           |  32|   0|   32|          0|
    |size                                          |  32|   0|   32|          0|
    |size_load_reg_416                             |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 467|   0|  516|         49|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_done          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_return_0      | out |   32| ap_ctrl_hs |      queue      | return value |
|ap_return_1      | out |   32| ap_ctrl_hs |      queue      | return value |
|isPush           |  in |    1|   ap_none  |      isPush     |    scalar    |
|inData_priority  |  in |    9|   ap_none  | inData_priority |    scalar    |
|inData_data      |  in |    8|   ap_none  |   inData_data   |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

