==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecvc1dsp.c_vc1_inv_trans_8x8_c_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 30074 ; free virtual = 39466
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 30074 ; free virtual = 39466
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'vc1_inv_trans_8x8_c' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecvmnc.c_put_cursor_with_main.c'.
ERROR: [HLS 200-70] You must open a solution first
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecvmnc.c_put_cursor_with_main.c/solution1'.
