{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@80:96@HdlStmProcess", "    end else if (clk_enable == 1'b1) begin\n      counter <= counter_in - 1'b1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      ce_comb <= 1'b0;\n    end else begin\n      ce_comb <= clk_enable & counter[16];\n    end\n  end\n\n  always @(posedge clk) begin\n    if (clk_enable == 1'b1) begin\n      filter_input_stage <= filter_in;\n    end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[89, "      ce_comb <= clk_enable & counter[16];\n"]], "Add": [[89, "      ce_comb <= enable[0] & counter[16];\n"]]}}