$date
	Wed May 17 16:56:57 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tri_state_buf $end
$var wire 1 ! pad $end
$var reg 1 " data_in $end
$var reg 1 # enable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#1
z!
0#
#2
1"
#3
1!
1#
#4
0!
0"
#5
z!
0#
#6
