
Controller_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001eac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002a  00800060  00001eac  00001f40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080008a  0080008a  00001f6a  2**0
                  ALLOC
  3 .stab         00002208  00000000  00000000  00001f6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001383  00000000  00000000  00004174  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000054f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005637  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000057a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000073f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000082db  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009088  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000091e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009475  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009c43  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ea       	ldi	r30, 0xAC	; 172
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 38       	cpi	r26, 0x8A	; 138
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e8       	ldi	r26, 0x8A	; 138
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 39       	cpi	r26, 0x92	; 146
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 54 0f 	jmp	0x1ea8	; 0x1ea8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 1d 0f 	jmp	0x1e3a	; 0x1e3a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 39 0f 	jmp	0x1e72	; 0x1e72 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 1d 0f 	jmp	0x1e3a	; 0x1e3a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 39 0f 	jmp	0x1e72	; 0x1e72 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 2d 0f 	jmp	0x1e5a	; 0x1e5a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 49 0f 	jmp	0x1e92	; 0x1e92 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
uint8 Check_Pass(void);
Timer_ConfigType Timer_Config_Door = {F_CPU_1024,OVERFLOW,NORMAL,0,delay,50};
Timer_ConfigType Timer_Config_Door_Stop = {F_CPU_1024,OVERFLOW,NORMAL,0,delay,10};
Timer_ConfigType Timer_Config_Buzzer = {F_CPU_1024,OVERFLOW,NORMAL,0,delay,200};
int main(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	64 97       	sbiw	r28, 0x14	; 20
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	uint8 Trials=0;
     b5a:	1e 82       	std	Y+6, r1	; 0x06
	SREG |= (1<<7);
     b5c:	af e5       	ldi	r26, 0x5F	; 95
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	ef e5       	ldi	r30, 0x5F	; 95
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	80 68       	ori	r24, 0x80	; 128
     b68:	8c 93       	st	X, r24
	uint8 check=1;
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	8d 83       	std	Y+5, r24	; 0x05
	uint8 key;
	uint8 i=0;
     b6e:	1b 82       	std	Y+3, r1	; 0x03
	uint8 c;
	uint8 c2;
	add=0x0311;
     b70:	81 e1       	ldi	r24, 0x11	; 17
     b72:	93 e0       	ldi	r25, 0x03	; 3
     b74:	90 93 91 00 	sts	0x0091, r25
     b78:	80 93 90 00 	sts	0x0090, r24
	uint8 val;
	DcMotor_Init();
     b7c:	0e 94 e9 07 	call	0xfd2	; 0xfd2 <DcMotor_Init>
	Buzzer_Init();
     b80:	0e 94 c0 07 	call	0xf80	; 0xf80 <Buzzer_Init>
	EEPROM_init();
     b84:	0e 94 34 08 	call	0x1068	; 0x1068 <EEPROM_init>
	Uart_ConfigType Uart_Config = {Double_speed,Asynch,Disabled,bit,9600};
     b88:	ce 01       	movw	r24, r28
     b8a:	08 96       	adiw	r24, 0x08	; 8
     b8c:	99 8b       	std	Y+17, r25	; 0x11
     b8e:	88 8b       	std	Y+16, r24	; 0x10
     b90:	ee e7       	ldi	r30, 0x7E	; 126
     b92:	f0 e0       	ldi	r31, 0x00	; 0
     b94:	fb 8b       	std	Y+19, r31	; 0x13
     b96:	ea 8b       	std	Y+18, r30	; 0x12
     b98:	f8 e0       	ldi	r31, 0x08	; 8
     b9a:	fc 8b       	std	Y+20, r31	; 0x14
     b9c:	ea 89       	ldd	r30, Y+18	; 0x12
     b9e:	fb 89       	ldd	r31, Y+19	; 0x13
     ba0:	00 80       	ld	r0, Z
     ba2:	8a 89       	ldd	r24, Y+18	; 0x12
     ba4:	9b 89       	ldd	r25, Y+19	; 0x13
     ba6:	01 96       	adiw	r24, 0x01	; 1
     ba8:	9b 8b       	std	Y+19, r25	; 0x13
     baa:	8a 8b       	std	Y+18, r24	; 0x12
     bac:	e8 89       	ldd	r30, Y+16	; 0x10
     bae:	f9 89       	ldd	r31, Y+17	; 0x11
     bb0:	00 82       	st	Z, r0
     bb2:	88 89       	ldd	r24, Y+16	; 0x10
     bb4:	99 89       	ldd	r25, Y+17	; 0x11
     bb6:	01 96       	adiw	r24, 0x01	; 1
     bb8:	99 8b       	std	Y+17, r25	; 0x11
     bba:	88 8b       	std	Y+16, r24	; 0x10
     bbc:	9c 89       	ldd	r25, Y+20	; 0x14
     bbe:	91 50       	subi	r25, 0x01	; 1
     bc0:	9c 8b       	std	Y+20, r25	; 0x14
     bc2:	ec 89       	ldd	r30, Y+20	; 0x14
     bc4:	ee 23       	and	r30, r30
     bc6:	51 f7       	brne	.-44     	; 0xb9c <main+0x56>
	/* Initialize the UART driver with Baud-rate = 9600 bits/sec */
	UART_init(&Uart_Config);
     bc8:	ce 01       	movw	r24, r28
     bca:	08 96       	adiw	r24, 0x08	; 8
     bcc:	0e 94 f4 0d 	call	0x1be8	; 0x1be8 <UART_init>
	while(1){
	while(1){
	add=0x0311;
     bd0:	81 e1       	ldi	r24, 0x11	; 17
     bd2:	93 e0       	ldi	r25, 0x03	; 3
     bd4:	90 93 91 00 	sts	0x0091, r25
     bd8:	80 93 90 00 	sts	0x0090, r24
	New_Pass();
     bdc:	0e 94 a0 06 	call	0xd40	; 0xd40 <New_Pass>
	add=0x0311;
     be0:	81 e1       	ldi	r24, 0x11	; 17
     be2:	93 e0       	ldi	r25, 0x03	; 3
     be4:	90 93 91 00 	sts	0x0091, r25
     be8:	80 93 90 00 	sts	0x0090, r24
	c=Check_Pass();
     bec:	0e 94 5d 07 	call	0xeba	; 0xeba <Check_Pass>
     bf0:	8a 83       	std	Y+2, r24	; 0x02
	if(c==0){
     bf2:	8a 81       	ldd	r24, Y+2	; 0x02
     bf4:	88 23       	and	r24, r24
     bf6:	21 f4       	brne	.+8      	; 0xc00 <main+0xba>
		UART_sendByte('F');
     bf8:	86 e4       	ldi	r24, 0x46	; 70
     bfa:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
     bfe:	e8 cf       	rjmp	.-48     	; 0xbd0 <main+0x8a>
		break;}
	else{ UART_sendByte('T');}
     c00:	84 e5       	ldi	r24, 0x54	; 84
     c02:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
	add=0x0311;
     c06:	81 e1       	ldi	r24, 0x11	; 17
     c08:	93 e0       	ldi	r25, 0x03	; 3
     c0a:	90 93 91 00 	sts	0x0091, r25
     c0e:	80 93 90 00 	sts	0x0090, r24
	while(1){
    add=0x0311;
     c12:	81 e1       	ldi	r24, 0x11	; 17
     c14:	93 e0       	ldi	r25, 0x03	; 3
     c16:	90 93 91 00 	sts	0x0091, r25
     c1a:	80 93 90 00 	sts	0x0090, r24
	check=1;
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	8d 83       	std	Y+5, r24	; 0x05
	i=0;
     c22:	1b 82       	std	Y+3, r1	; 0x03
     c24:	2f c0       	rjmp	.+94     	; 0xc84 <main+0x13e>
	while(i<=3){
		key=UART_recieveByte();
     c26:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
     c2a:	8c 83       	std	Y+4, r24	; 0x04
		if(key=='N'){
     c2c:	8c 81       	ldd	r24, Y+4	; 0x04
     c2e:	8e 34       	cpi	r24, 0x4E	; 78
     c30:	71 f4       	brne	.+28     	; 0xc4e <main+0x108>
		c2=Check_Pass();
     c32:	0e 94 5d 07 	call	0xeba	; 0xeba <Check_Pass>
     c36:	89 83       	std	Y+1, r24	; 0x01
		if(c2!=0){
     c38:	89 81       	ldd	r24, Y+1	; 0x01
     c3a:	88 23       	and	r24, r24
     c3c:	21 f0       	breq	.+8      	; 0xc46 <main+0x100>
		UART_sendByte('T');
     c3e:	84 e5       	ldi	r24, 0x54	; 84
     c40:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
     c44:	22 c0       	rjmp	.+68     	; 0xc8a <main+0x144>
		break;
		}else {UART_sendByte('s');}
     c46:	83 e7       	ldi	r24, 0x73	; 115
     c48:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
     c4c:	1b c0       	rjmp	.+54     	; 0xc84 <main+0x13e>
		}else {
		EEPROM_readByte(add,&val);
     c4e:	80 91 90 00 	lds	r24, 0x0090
     c52:	90 91 91 00 	lds	r25, 0x0091
     c56:	9e 01       	movw	r18, r28
     c58:	29 5f       	subi	r18, 0xF9	; 249
     c5a:	3f 4f       	sbci	r19, 0xFF	; 255
     c5c:	b9 01       	movw	r22, r18
     c5e:	0e 94 ac 08 	call	0x1158	; 0x1158 <EEPROM_readByte>
		if(key!=val){
     c62:	9f 81       	ldd	r25, Y+7	; 0x07
     c64:	8c 81       	ldd	r24, Y+4	; 0x04
     c66:	89 17       	cp	r24, r25
     c68:	09 f0       	breq	.+2      	; 0xc6c <main+0x126>
			check=0;}
     c6a:	1d 82       	std	Y+5, r1	; 0x05
		add++;
     c6c:	80 91 90 00 	lds	r24, 0x0090
     c70:	90 91 91 00 	lds	r25, 0x0091
     c74:	02 96       	adiw	r24, 0x02	; 2
     c76:	90 93 91 00 	sts	0x0091, r25
     c7a:	80 93 90 00 	sts	0x0090, r24
		i++;}}
     c7e:	8b 81       	ldd	r24, Y+3	; 0x03
     c80:	8f 5f       	subi	r24, 0xFF	; 255
     c82:	8b 83       	std	Y+3, r24	; 0x03
	add=0x0311;
	while(1){
    add=0x0311;
	check=1;
	i=0;
	while(i<=3){
     c84:	8b 81       	ldd	r24, Y+3	; 0x03
     c86:	84 30       	cpi	r24, 0x04	; 4
     c88:	70 f2       	brcs	.-100    	; 0xc26 <main+0xe0>
		EEPROM_readByte(add,&val);
		if(key!=val){
			check=0;}
		add++;
		i++;}}
	if(key!='N'){
     c8a:	8c 81       	ldd	r24, Y+4	; 0x04
     c8c:	8e 34       	cpi	r24, 0x4E	; 78
     c8e:	09 f4       	brne	.+2      	; 0xc92 <main+0x14c>
     c90:	9f cf       	rjmp	.-194    	; 0xbd0 <main+0x8a>
	if(check==1){
     c92:	8d 81       	ldd	r24, Y+5	; 0x05
     c94:	81 30       	cpi	r24, 0x01	; 1
     c96:	31 f4       	brne	.+12     	; 0xca4 <main+0x15e>
	UART_sendByte(1);
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
	Door();
     c9e:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <Door>
     ca2:	b7 cf       	rjmp	.-146    	; 0xc12 <main+0xcc>
    }else {
	UART_sendByte(0);
     ca4:	80 e0       	ldi	r24, 0x00	; 0
     ca6:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
	Trials=UART_recieveByte();
     caa:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
     cae:	8e 83       	std	Y+6, r24	; 0x06
	if(Trials=='x'){
     cb0:	8e 81       	ldd	r24, Y+6	; 0x06
     cb2:	88 37       	cpi	r24, 0x78	; 120
     cb4:	09 f0       	breq	.+2      	; 0xcb8 <main+0x172>
     cb6:	ad cf       	rjmp	.-166    	; 0xc12 <main+0xcc>
	Buzzer_On();
     cb8:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <Buzzer_On>
	Timer_init(&Timer_Config_Buzzer);
     cbc:	87 e7       	ldi	r24, 0x77	; 119
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	0e 94 cb 0c 	call	0x1996	; 0x1996 <Timer_init>
	while(flag==1){}
     cc4:	80 91 68 00 	lds	r24, 0x0068
     cc8:	81 30       	cpi	r24, 0x01	; 1
     cca:	e1 f3       	breq	.-8      	; 0xcc4 <main+0x17e>
	flag=1;
     ccc:	81 e0       	ldi	r24, 0x01	; 1
     cce:	80 93 68 00 	sts	0x0068, r24
	Buzzer_Off();}
     cd2:	0e 94 dd 07 	call	0xfba	; 0xfba <Buzzer_Off>
     cd6:	9d cf       	rjmp	.-198    	; 0xc12 <main+0xcc>

00000cd8 <Door>:
	}}else break;}}}}

void Door(void){
     cd8:	df 93       	push	r29
     cda:	cf 93       	push	r28
     cdc:	cd b7       	in	r28, 0x3d	; 61
     cde:	de b7       	in	r29, 0x3e	; 62
	DcMotor_Rotate(CCW);
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	0e 94 04 08 	call	0x1008	; 0x1008 <DcMotor_Rotate>
	Timer_init(&Timer_Config_Door);
     ce6:	89 e6       	ldi	r24, 0x69	; 105
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	0e 94 cb 0c 	call	0x1996	; 0x1996 <Timer_init>
	while(flag==1){}
     cee:	80 91 68 00 	lds	r24, 0x0068
     cf2:	81 30       	cpi	r24, 0x01	; 1
     cf4:	e1 f3       	breq	.-8      	; 0xcee <Door+0x16>
	flag=1;
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	80 93 68 00 	sts	0x0068, r24
	DcMotor_Rotate(STOP);
     cfc:	82 e0       	ldi	r24, 0x02	; 2
     cfe:	0e 94 04 08 	call	0x1008	; 0x1008 <DcMotor_Rotate>
	Timer_init(&Timer_Config_Door_Stop);
     d02:	80 e7       	ldi	r24, 0x70	; 112
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	0e 94 cb 0c 	call	0x1996	; 0x1996 <Timer_init>
	while(flag==1){}
     d0a:	80 91 68 00 	lds	r24, 0x0068
     d0e:	81 30       	cpi	r24, 0x01	; 1
     d10:	e1 f3       	breq	.-8      	; 0xd0a <Door+0x32>
	flag=1;
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	80 93 68 00 	sts	0x0068, r24
	DcMotor_Rotate(CW);
     d18:	80 e0       	ldi	r24, 0x00	; 0
     d1a:	0e 94 04 08 	call	0x1008	; 0x1008 <DcMotor_Rotate>
	Timer_init(&Timer_Config_Door);
     d1e:	89 e6       	ldi	r24, 0x69	; 105
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	0e 94 cb 0c 	call	0x1996	; 0x1996 <Timer_init>
	while(flag==1){}
     d26:	80 91 68 00 	lds	r24, 0x0068
     d2a:	81 30       	cpi	r24, 0x01	; 1
     d2c:	e1 f3       	breq	.-8      	; 0xd26 <Door+0x4e>
	flag=1;
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	80 93 68 00 	sts	0x0068, r24
	DcMotor_Rotate(STOP);
     d34:	82 e0       	ldi	r24, 0x02	; 2
     d36:	0e 94 04 08 	call	0x1008	; 0x1008 <DcMotor_Rotate>
}
     d3a:	cf 91       	pop	r28
     d3c:	df 91       	pop	r29
     d3e:	08 95       	ret

00000d40 <New_Pass>:
void New_Pass(void){
     d40:	0f 93       	push	r16
     d42:	1f 93       	push	r17
     d44:	df 93       	push	r29
     d46:	cf 93       	push	r28
     d48:	cd b7       	in	r28, 0x3d	; 61
     d4a:	de b7       	in	r29, 0x3e	; 62
     d4c:	63 97       	sbiw	r28, 0x13	; 19
     d4e:	0f b6       	in	r0, 0x3f	; 63
     d50:	f8 94       	cli
     d52:	de bf       	out	0x3e, r29	; 62
     d54:	0f be       	out	0x3f, r0	; 63
     d56:	cd bf       	out	0x3d, r28	; 61
	uint8 pass[4]={0};
     d58:	18 8a       	std	Y+16, r1	; 0x10
     d5a:	19 8a       	std	Y+17, r1	; 0x11
     d5c:	1a 8a       	std	Y+18, r1	; 0x12
     d5e:	1b 8a       	std	Y+19, r1	; 0x13
	uint8 counter=0;
     d60:	1f 86       	std	Y+15, r1	; 0x0f
     d62:	9c c0       	rjmp	.+312    	; 0xe9c <New_Pass+0x15c>
	while(counter<=3){
	pass[counter]= UART_recieveByte();
     d64:	8f 85       	ldd	r24, Y+15	; 0x0f
     d66:	08 2f       	mov	r16, r24
     d68:	10 e0       	ldi	r17, 0x00	; 0
     d6a:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
     d6e:	28 2f       	mov	r18, r24
     d70:	ce 01       	movw	r24, r28
     d72:	40 96       	adiw	r24, 0x10	; 16
     d74:	fc 01       	movw	r30, r24
     d76:	e0 0f       	add	r30, r16
     d78:	f1 1f       	adc	r31, r17
     d7a:	20 83       	st	Z, r18
	EEPROM_writeByte(add,pass[counter]); /* Write digit in the external EEPROM */
     d7c:	80 91 90 00 	lds	r24, 0x0090
     d80:	90 91 91 00 	lds	r25, 0x0091
     d84:	ac 01       	movw	r20, r24
     d86:	8f 85       	ldd	r24, Y+15	; 0x0f
     d88:	28 2f       	mov	r18, r24
     d8a:	30 e0       	ldi	r19, 0x00	; 0
     d8c:	ce 01       	movw	r24, r28
     d8e:	40 96       	adiw	r24, 0x10	; 16
     d90:	fc 01       	movw	r30, r24
     d92:	e2 0f       	add	r30, r18
     d94:	f3 1f       	adc	r31, r19
     d96:	20 81       	ld	r18, Z
     d98:	ca 01       	movw	r24, r20
     d9a:	62 2f       	mov	r22, r18
     d9c:	0e 94 6b 08 	call	0x10d6	; 0x10d6 <EEPROM_writeByte>
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	a0 e2       	ldi	r26, 0x20	; 32
     da6:	b1 e4       	ldi	r27, 0x41	; 65
     da8:	8b 87       	std	Y+11, r24	; 0x0b
     daa:	9c 87       	std	Y+12, r25	; 0x0c
     dac:	ad 87       	std	Y+13, r26	; 0x0d
     dae:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     db0:	6b 85       	ldd	r22, Y+11	; 0x0b
     db2:	7c 85       	ldd	r23, Y+12	; 0x0c
     db4:	8d 85       	ldd	r24, Y+13	; 0x0d
     db6:	9e 85       	ldd	r25, Y+14	; 0x0e
     db8:	20 e0       	ldi	r18, 0x00	; 0
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	4a e7       	ldi	r20, 0x7A	; 122
     dbe:	53 e4       	ldi	r21, 0x43	; 67
     dc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dc4:	dc 01       	movw	r26, r24
     dc6:	cb 01       	movw	r24, r22
     dc8:	8f 83       	std	Y+7, r24	; 0x07
     dca:	98 87       	std	Y+8, r25	; 0x08
     dcc:	a9 87       	std	Y+9, r26	; 0x09
     dce:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     dd0:	6f 81       	ldd	r22, Y+7	; 0x07
     dd2:	78 85       	ldd	r23, Y+8	; 0x08
     dd4:	89 85       	ldd	r24, Y+9	; 0x09
     dd6:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd8:	20 e0       	ldi	r18, 0x00	; 0
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	40 e8       	ldi	r20, 0x80	; 128
     dde:	5f e3       	ldi	r21, 0x3F	; 63
     de0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     de4:	88 23       	and	r24, r24
     de6:	2c f4       	brge	.+10     	; 0xdf2 <New_Pass+0xb2>
		__ticks = 1;
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	9e 83       	std	Y+6, r25	; 0x06
     dee:	8d 83       	std	Y+5, r24	; 0x05
     df0:	3f c0       	rjmp	.+126    	; 0xe70 <New_Pass+0x130>
	else if (__tmp > 65535)
     df2:	6f 81       	ldd	r22, Y+7	; 0x07
     df4:	78 85       	ldd	r23, Y+8	; 0x08
     df6:	89 85       	ldd	r24, Y+9	; 0x09
     df8:	9a 85       	ldd	r25, Y+10	; 0x0a
     dfa:	20 e0       	ldi	r18, 0x00	; 0
     dfc:	3f ef       	ldi	r19, 0xFF	; 255
     dfe:	4f e7       	ldi	r20, 0x7F	; 127
     e00:	57 e4       	ldi	r21, 0x47	; 71
     e02:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e06:	18 16       	cp	r1, r24
     e08:	4c f5       	brge	.+82     	; 0xe5c <New_Pass+0x11c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e0a:	6b 85       	ldd	r22, Y+11	; 0x0b
     e0c:	7c 85       	ldd	r23, Y+12	; 0x0c
     e0e:	8d 85       	ldd	r24, Y+13	; 0x0d
     e10:	9e 85       	ldd	r25, Y+14	; 0x0e
     e12:	20 e0       	ldi	r18, 0x00	; 0
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	40 e2       	ldi	r20, 0x20	; 32
     e18:	51 e4       	ldi	r21, 0x41	; 65
     e1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e1e:	dc 01       	movw	r26, r24
     e20:	cb 01       	movw	r24, r22
     e22:	bc 01       	movw	r22, r24
     e24:	cd 01       	movw	r24, r26
     e26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e2a:	dc 01       	movw	r26, r24
     e2c:	cb 01       	movw	r24, r22
     e2e:	9e 83       	std	Y+6, r25	; 0x06
     e30:	8d 83       	std	Y+5, r24	; 0x05
     e32:	0f c0       	rjmp	.+30     	; 0xe52 <New_Pass+0x112>
     e34:	89 e1       	ldi	r24, 0x19	; 25
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	9c 83       	std	Y+4, r25	; 0x04
     e3a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e3c:	8b 81       	ldd	r24, Y+3	; 0x03
     e3e:	9c 81       	ldd	r25, Y+4	; 0x04
     e40:	01 97       	sbiw	r24, 0x01	; 1
     e42:	f1 f7       	brne	.-4      	; 0xe40 <New_Pass+0x100>
     e44:	9c 83       	std	Y+4, r25	; 0x04
     e46:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e48:	8d 81       	ldd	r24, Y+5	; 0x05
     e4a:	9e 81       	ldd	r25, Y+6	; 0x06
     e4c:	01 97       	sbiw	r24, 0x01	; 1
     e4e:	9e 83       	std	Y+6, r25	; 0x06
     e50:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e52:	8d 81       	ldd	r24, Y+5	; 0x05
     e54:	9e 81       	ldd	r25, Y+6	; 0x06
     e56:	00 97       	sbiw	r24, 0x00	; 0
     e58:	69 f7       	brne	.-38     	; 0xe34 <New_Pass+0xf4>
     e5a:	14 c0       	rjmp	.+40     	; 0xe84 <New_Pass+0x144>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e5c:	6f 81       	ldd	r22, Y+7	; 0x07
     e5e:	78 85       	ldd	r23, Y+8	; 0x08
     e60:	89 85       	ldd	r24, Y+9	; 0x09
     e62:	9a 85       	ldd	r25, Y+10	; 0x0a
     e64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e68:	dc 01       	movw	r26, r24
     e6a:	cb 01       	movw	r24, r22
     e6c:	9e 83       	std	Y+6, r25	; 0x06
     e6e:	8d 83       	std	Y+5, r24	; 0x05
     e70:	8d 81       	ldd	r24, Y+5	; 0x05
     e72:	9e 81       	ldd	r25, Y+6	; 0x06
     e74:	9a 83       	std	Y+2, r25	; 0x02
     e76:	89 83       	std	Y+1, r24	; 0x01
     e78:	89 81       	ldd	r24, Y+1	; 0x01
     e7a:	9a 81       	ldd	r25, Y+2	; 0x02
     e7c:	01 97       	sbiw	r24, 0x01	; 1
     e7e:	f1 f7       	brne	.-4      	; 0xe7c <New_Pass+0x13c>
     e80:	9a 83       	std	Y+2, r25	; 0x02
     e82:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
	counter++;
     e84:	8f 85       	ldd	r24, Y+15	; 0x0f
     e86:	8f 5f       	subi	r24, 0xFF	; 255
     e88:	8f 87       	std	Y+15, r24	; 0x0f
	add++;
     e8a:	80 91 90 00 	lds	r24, 0x0090
     e8e:	90 91 91 00 	lds	r25, 0x0091
     e92:	02 96       	adiw	r24, 0x02	; 2
     e94:	90 93 91 00 	sts	0x0091, r25
     e98:	80 93 90 00 	sts	0x0090, r24
	DcMotor_Rotate(STOP);
}
void New_Pass(void){
	uint8 pass[4]={0};
	uint8 counter=0;
	while(counter<=3){
     e9c:	8f 85       	ldd	r24, Y+15	; 0x0f
     e9e:	84 30       	cpi	r24, 0x04	; 4
     ea0:	08 f4       	brcc	.+2      	; 0xea4 <New_Pass+0x164>
     ea2:	60 cf       	rjmp	.-320    	; 0xd64 <New_Pass+0x24>
	EEPROM_writeByte(add,pass[counter]); /* Write digit in the external EEPROM */
	_delay_ms(10);
	counter++;
	add++;
	}
}
     ea4:	63 96       	adiw	r28, 0x13	; 19
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	f8 94       	cli
     eaa:	de bf       	out	0x3e, r29	; 62
     eac:	0f be       	out	0x3f, r0	; 63
     eae:	cd bf       	out	0x3d, r28	; 61
     eb0:	cf 91       	pop	r28
     eb2:	df 91       	pop	r29
     eb4:	1f 91       	pop	r17
     eb6:	0f 91       	pop	r16
     eb8:	08 95       	ret

00000eba <Check_Pass>:
uint8 Check_Pass(void){
     eba:	0f 93       	push	r16
     ebc:	1f 93       	push	r17
     ebe:	df 93       	push	r29
     ec0:	cf 93       	push	r28
     ec2:	cd b7       	in	r28, 0x3d	; 61
     ec4:	de b7       	in	r29, 0x3e	; 62
     ec6:	27 97       	sbiw	r28, 0x07	; 7
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	f8 94       	cli
     ecc:	de bf       	out	0x3e, r29	; 62
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	cd bf       	out	0x3d, r28	; 61
	uint8 pass[4]={0};
     ed2:	1b 82       	std	Y+3, r1	; 0x03
     ed4:	1c 82       	std	Y+4, r1	; 0x04
     ed6:	1d 82       	std	Y+5, r1	; 0x05
     ed8:	1e 82       	std	Y+6, r1	; 0x06
	uint8 counter=0;
     eda:	1a 82       	std	Y+2, r1	; 0x02
	uint8 check=1;
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	89 83       	std	Y+1, r24	; 0x01
	uint8 val;
	add=0x0311;
     ee0:	81 e1       	ldi	r24, 0x11	; 17
     ee2:	93 e0       	ldi	r25, 0x03	; 3
     ee4:	90 93 91 00 	sts	0x0091, r25
     ee8:	80 93 90 00 	sts	0x0090, r24
     eec:	2f c0       	rjmp	.+94     	; 0xf4c <Check_Pass+0x92>
	while(counter<=3){
	pass[counter]= UART_recieveByte();
     eee:	8a 81       	ldd	r24, Y+2	; 0x02
     ef0:	08 2f       	mov	r16, r24
     ef2:	10 e0       	ldi	r17, 0x00	; 0
     ef4:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
     ef8:	28 2f       	mov	r18, r24
     efa:	ce 01       	movw	r24, r28
     efc:	03 96       	adiw	r24, 0x03	; 3
     efe:	fc 01       	movw	r30, r24
     f00:	e0 0f       	add	r30, r16
     f02:	f1 1f       	adc	r31, r17
     f04:	20 83       	st	Z, r18
	EEPROM_readByte(add,&val);
     f06:	80 91 90 00 	lds	r24, 0x0090
     f0a:	90 91 91 00 	lds	r25, 0x0091
     f0e:	9e 01       	movw	r18, r28
     f10:	29 5f       	subi	r18, 0xF9	; 249
     f12:	3f 4f       	sbci	r19, 0xFF	; 255
     f14:	b9 01       	movw	r22, r18
     f16:	0e 94 ac 08 	call	0x1158	; 0x1158 <EEPROM_readByte>
	if(val!=pass[counter]){
     f1a:	8a 81       	ldd	r24, Y+2	; 0x02
     f1c:	28 2f       	mov	r18, r24
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	ce 01       	movw	r24, r28
     f22:	03 96       	adiw	r24, 0x03	; 3
     f24:	fc 01       	movw	r30, r24
     f26:	e2 0f       	add	r30, r18
     f28:	f3 1f       	adc	r31, r19
     f2a:	90 81       	ld	r25, Z
     f2c:	8f 81       	ldd	r24, Y+7	; 0x07
     f2e:	98 17       	cp	r25, r24
     f30:	09 f0       	breq	.+2      	; 0xf34 <Check_Pass+0x7a>
		check=0;
     f32:	19 82       	std	Y+1, r1	; 0x01
	}
	counter++;
     f34:	8a 81       	ldd	r24, Y+2	; 0x02
     f36:	8f 5f       	subi	r24, 0xFF	; 255
     f38:	8a 83       	std	Y+2, r24	; 0x02
	add++;
     f3a:	80 91 90 00 	lds	r24, 0x0090
     f3e:	90 91 91 00 	lds	r25, 0x0091
     f42:	02 96       	adiw	r24, 0x02	; 2
     f44:	90 93 91 00 	sts	0x0091, r25
     f48:	80 93 90 00 	sts	0x0090, r24
	uint8 pass[4]={0};
	uint8 counter=0;
	uint8 check=1;
	uint8 val;
	add=0x0311;
	while(counter<=3){
     f4c:	8a 81       	ldd	r24, Y+2	; 0x02
     f4e:	84 30       	cpi	r24, 0x04	; 4
     f50:	70 f2       	brcs	.-100    	; 0xeee <Check_Pass+0x34>
		check=0;
	}
	counter++;
	add++;
	}
	return check;
     f52:	89 81       	ldd	r24, Y+1	; 0x01
}
     f54:	27 96       	adiw	r28, 0x07	; 7
     f56:	0f b6       	in	r0, 0x3f	; 63
     f58:	f8 94       	cli
     f5a:	de bf       	out	0x3e, r29	; 62
     f5c:	0f be       	out	0x3f, r0	; 63
     f5e:	cd bf       	out	0x3d, r28	; 61
     f60:	cf 91       	pop	r28
     f62:	df 91       	pop	r29
     f64:	1f 91       	pop	r17
     f66:	0f 91       	pop	r16
     f68:	08 95       	ret

00000f6a <delay>:
void delay(void){
     f6a:	df 93       	push	r29
     f6c:	cf 93       	push	r28
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
	Timer_dinit();
     f72:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <Timer_dinit>
	flag=0;
     f76:	10 92 68 00 	sts	0x0068, r1
}
     f7a:	cf 91       	pop	r28
     f7c:	df 91       	pop	r29
     f7e:	08 95       	ret

00000f80 <Buzzer_Init>:
#include"gpio.h"
#include "common_macros.h"
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void Buzzer_Init(void){
     f80:	df 93       	push	r29
     f82:	cf 93       	push	r28
     f84:	cd b7       	in	r28, 0x3d	; 61
     f86:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT, BUZZER_PIN, PIN_OUTPUT);
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	60 e0       	ldi	r22, 0x00	; 0
     f8c:	41 e0       	ldi	r20, 0x01	; 1
     f8e:	0e 94 0c 09 	call	0x1218	; 0x1218 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	60 e0       	ldi	r22, 0x00	; 0
     f96:	40 e0       	ldi	r20, 0x00	; 0
     f98:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
}
     f9c:	cf 91       	pop	r28
     f9e:	df 91       	pop	r29
     fa0:	08 95       	ret

00000fa2 <Buzzer_On>:
void Buzzer_On(void){
     fa2:	df 93       	push	r29
     fa4:	cf 93       	push	r28
     fa6:	cd b7       	in	r28, 0x3d	; 61
     fa8:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_HIGH);
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	60 e0       	ldi	r22, 0x00	; 0
     fae:	41 e0       	ldi	r20, 0x01	; 1
     fb0:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
}
     fb4:	cf 91       	pop	r28
     fb6:	df 91       	pop	r29
     fb8:	08 95       	ret

00000fba <Buzzer_Off>:
void Buzzer_Off(void){
     fba:	df 93       	push	r29
     fbc:	cf 93       	push	r28
     fbe:	cd b7       	in	r28, 0x3d	; 61
     fc0:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	60 e0       	ldi	r22, 0x00	; 0
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
}
     fcc:	cf 91       	pop	r28
     fce:	df 91       	pop	r29
     fd0:	08 95       	ret

00000fd2 <DcMotor_Init>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
 /* Description :
 * Initialize the DC_MOTOR:
 * 1. Setup the MOTOR pins directions by use the GPIO driver.*/
void DcMotor_Init(void){
     fd2:	df 93       	push	r29
     fd4:	cf 93       	push	r28
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
	/*Set the 2 pins of the motor to output pins*/
	GPIO_setupPinDirection(MOTOR_PORT,MOTOR_PIN1,PIN_OUTPUT);
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	60 e0       	ldi	r22, 0x00	; 0
     fde:	41 e0       	ldi	r20, 0x01	; 1
     fe0:	0e 94 0c 09 	call	0x1218	; 0x1218 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT,MOTOR_PIN2,PIN_OUTPUT);
     fe4:	81 e0       	ldi	r24, 0x01	; 1
     fe6:	61 e0       	ldi	r22, 0x01	; 1
     fe8:	41 e0       	ldi	r20, 0x01	; 1
     fea:	0e 94 0c 09 	call	0x1218	; 0x1218 <GPIO_setupPinDirection>
	/*Initialize the output of the 2 pins with zeros*/
	GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_LOW);
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	60 e0       	ldi	r22, 0x00	; 0
     ff2:	40 e0       	ldi	r20, 0x00	; 0
     ff4:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_LOW);
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	61 e0       	ldi	r22, 0x01	; 1
     ffc:	40 e0       	ldi	r20, 0x00	; 0
     ffe:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
}
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	08 95       	ret

00001008 <DcMotor_Rotate>:
/* Description :
* Control the DC_MOTOR rotation
* Setup and starts Timer0 pwm signal by the use of pwm driver*/
void DcMotor_Rotate(DcMotor_State state){
    1008:	df 93       	push	r29
    100a:	cf 93       	push	r28
    100c:	0f 92       	push	r0
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	89 83       	std	Y+1, r24	; 0x01
	/*check the state needed of the motor (0=Motor on clockwise rotation) or
	 (1=Motor off)*/
	if(state==CCW){
    1014:	89 81       	ldd	r24, Y+1	; 0x01
    1016:	81 30       	cpi	r24, 0x01	; 1
    1018:	59 f4       	brne	.+22     	; 0x1030 <DcMotor_Rotate+0x28>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_HIGH);
    101a:	81 e0       	ldi	r24, 0x01	; 1
    101c:	60 e0       	ldi	r22, 0x00	; 0
    101e:	41 e0       	ldi	r20, 0x01	; 1
    1020:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_LOW);
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	61 e0       	ldi	r22, 0x01	; 1
    1028:	40 e0       	ldi	r20, 0x00	; 0
    102a:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
    102e:	18 c0       	rjmp	.+48     	; 0x1060 <DcMotor_Rotate+0x58>
	}
	else if(state==CW){
    1030:	89 81       	ldd	r24, Y+1	; 0x01
    1032:	88 23       	and	r24, r24
    1034:	59 f4       	brne	.+22     	; 0x104c <DcMotor_Rotate+0x44>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_LOW);
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	60 e0       	ldi	r22, 0x00	; 0
    103a:	40 e0       	ldi	r20, 0x00	; 0
    103c:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_HIGH);
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	61 e0       	ldi	r22, 0x01	; 1
    1044:	41 e0       	ldi	r20, 0x01	; 1
    1046:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
    104a:	0a c0       	rjmp	.+20     	; 0x1060 <DcMotor_Rotate+0x58>
	}
	else {
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_LOW);
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	40 e0       	ldi	r20, 0x00	; 0
    1052:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
	    GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_LOW);}
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	61 e0       	ldi	r22, 0x01	; 1
    105a:	40 e0       	ldi	r20, 0x00	; 0
    105c:	0e 94 f7 09 	call	0x13ee	; 0x13ee <GPIO_writePin>
}
    1060:	0f 90       	pop	r0
    1062:	cf 91       	pop	r28
    1064:	df 91       	pop	r29
    1066:	08 95       	ret

00001068 <EEPROM_init>:
 * Author: Mohamed Tarek
 *
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"
void EEPROM_init(void){
    1068:	df 93       	push	r29
    106a:	cf 93       	push	r28
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
    1070:	28 97       	sbiw	r28, 0x08	; 8
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	f8 94       	cli
    1076:	de bf       	out	0x3e, r29	; 62
    1078:	0f be       	out	0x3f, r0	; 63
    107a:	cd bf       	out	0x3d, r28	; 61
	Twi_ConfigType Twi_Config = {CPU_CLOCK,Bit_2,addr_1};
    107c:	ce 01       	movw	r24, r28
    107e:	01 96       	adiw	r24, 0x01	; 1
    1080:	9d 83       	std	Y+5, r25	; 0x05
    1082:	8c 83       	std	Y+4, r24	; 0x04
    1084:	e6 e8       	ldi	r30, 0x86	; 134
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	ff 83       	std	Y+7, r31	; 0x07
    108a:	ee 83       	std	Y+6, r30	; 0x06
    108c:	f3 e0       	ldi	r31, 0x03	; 3
    108e:	f8 87       	std	Y+8, r31	; 0x08
    1090:	ee 81       	ldd	r30, Y+6	; 0x06
    1092:	ff 81       	ldd	r31, Y+7	; 0x07
    1094:	00 80       	ld	r0, Z
    1096:	8e 81       	ldd	r24, Y+6	; 0x06
    1098:	9f 81       	ldd	r25, Y+7	; 0x07
    109a:	01 96       	adiw	r24, 0x01	; 1
    109c:	9f 83       	std	Y+7, r25	; 0x07
    109e:	8e 83       	std	Y+6, r24	; 0x06
    10a0:	ec 81       	ldd	r30, Y+4	; 0x04
    10a2:	fd 81       	ldd	r31, Y+5	; 0x05
    10a4:	00 82       	st	Z, r0
    10a6:	8c 81       	ldd	r24, Y+4	; 0x04
    10a8:	9d 81       	ldd	r25, Y+5	; 0x05
    10aa:	01 96       	adiw	r24, 0x01	; 1
    10ac:	9d 83       	std	Y+5, r25	; 0x05
    10ae:	8c 83       	std	Y+4, r24	; 0x04
    10b0:	98 85       	ldd	r25, Y+8	; 0x08
    10b2:	91 50       	subi	r25, 0x01	; 1
    10b4:	98 87       	std	Y+8, r25	; 0x08
    10b6:	e8 85       	ldd	r30, Y+8	; 0x08
    10b8:	ee 23       	and	r30, r30
    10ba:	51 f7       	brne	.-44     	; 0x1090 <EEPROM_init+0x28>
	TWI_init(&Twi_Config);
    10bc:	ce 01       	movw	r24, r28
    10be:	01 96       	adiw	r24, 0x01	; 1
    10c0:	0e 94 6b 0d 	call	0x1ad6	; 0x1ad6 <TWI_init>
}
    10c4:	28 96       	adiw	r28, 0x08	; 8
    10c6:	0f b6       	in	r0, 0x3f	; 63
    10c8:	f8 94       	cli
    10ca:	de bf       	out	0x3e, r29	; 62
    10cc:	0f be       	out	0x3f, r0	; 63
    10ce:	cd bf       	out	0x3d, r28	; 61
    10d0:	cf 91       	pop	r28
    10d2:	df 91       	pop	r29
    10d4:	08 95       	ret

000010d6 <EEPROM_writeByte>:
uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    10d6:	df 93       	push	r29
    10d8:	cf 93       	push	r28
    10da:	00 d0       	rcall	.+0      	; 0x10dc <EEPROM_writeByte+0x6>
    10dc:	00 d0       	rcall	.+0      	; 0x10de <EEPROM_writeByte+0x8>
    10de:	cd b7       	in	r28, 0x3d	; 61
    10e0:	de b7       	in	r29, 0x3e	; 62
    10e2:	9a 83       	std	Y+2, r25	; 0x02
    10e4:	89 83       	std	Y+1, r24	; 0x01
    10e6:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    10e8:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    10ec:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    10f0:	88 30       	cpi	r24, 0x08	; 8
    10f2:	11 f0       	breq	.+4      	; 0x10f8 <EEPROM_writeByte+0x22>
        return ERROR;
    10f4:	1c 82       	std	Y+4, r1	; 0x04
    10f6:	28 c0       	rjmp	.+80     	; 0x1148 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
    10fa:	9a 81       	ldd	r25, Y+2	; 0x02
    10fc:	80 70       	andi	r24, 0x00	; 0
    10fe:	97 70       	andi	r25, 0x07	; 7
    1100:	88 0f       	add	r24, r24
    1102:	89 2f       	mov	r24, r25
    1104:	88 1f       	adc	r24, r24
    1106:	99 0b       	sbc	r25, r25
    1108:	91 95       	neg	r25
    110a:	80 6a       	ori	r24, 0xA0	; 160
    110c:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1110:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    1114:	88 31       	cpi	r24, 0x18	; 24
    1116:	11 f0       	breq	.+4      	; 0x111c <EEPROM_writeByte+0x46>
        return ERROR; 
    1118:	1c 82       	std	Y+4, r1	; 0x04
    111a:	16 c0       	rjmp	.+44     	; 0x1148 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    111c:	89 81       	ldd	r24, Y+1	; 0x01
    111e:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1122:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    1126:	88 32       	cpi	r24, 0x28	; 40
    1128:	11 f0       	breq	.+4      	; 0x112e <EEPROM_writeByte+0x58>
        return ERROR;
    112a:	1c 82       	std	Y+4, r1	; 0x04
    112c:	0d c0       	rjmp	.+26     	; 0x1148 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1134:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    1138:	88 32       	cpi	r24, 0x28	; 40
    113a:	11 f0       	breq	.+4      	; 0x1140 <EEPROM_writeByte+0x6a>
        return ERROR;
    113c:	1c 82       	std	Y+4, r1	; 0x04
    113e:	04 c0       	rjmp	.+8      	; 0x1148 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1140:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <TWI_stop>
	
    return SUCCESS;
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	8c 83       	std	Y+4, r24	; 0x04
    1148:	8c 81       	ldd	r24, Y+4	; 0x04
}
    114a:	0f 90       	pop	r0
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	08 95       	ret

00001158 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1158:	df 93       	push	r29
    115a:	cf 93       	push	r28
    115c:	00 d0       	rcall	.+0      	; 0x115e <EEPROM_readByte+0x6>
    115e:	00 d0       	rcall	.+0      	; 0x1160 <EEPROM_readByte+0x8>
    1160:	0f 92       	push	r0
    1162:	cd b7       	in	r28, 0x3d	; 61
    1164:	de b7       	in	r29, 0x3e	; 62
    1166:	9a 83       	std	Y+2, r25	; 0x02
    1168:	89 83       	std	Y+1, r24	; 0x01
    116a:	7c 83       	std	Y+4, r23	; 0x04
    116c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    116e:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1172:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    1176:	88 30       	cpi	r24, 0x08	; 8
    1178:	11 f0       	breq	.+4      	; 0x117e <EEPROM_readByte+0x26>
        return ERROR;
    117a:	1d 82       	std	Y+5, r1	; 0x05
    117c:	44 c0       	rjmp	.+136    	; 0x1206 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    117e:	89 81       	ldd	r24, Y+1	; 0x01
    1180:	9a 81       	ldd	r25, Y+2	; 0x02
    1182:	80 70       	andi	r24, 0x00	; 0
    1184:	97 70       	andi	r25, 0x07	; 7
    1186:	88 0f       	add	r24, r24
    1188:	89 2f       	mov	r24, r25
    118a:	88 1f       	adc	r24, r24
    118c:	99 0b       	sbc	r25, r25
    118e:	91 95       	neg	r25
    1190:	80 6a       	ori	r24, 0xA0	; 160
    1192:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1196:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    119a:	88 31       	cpi	r24, 0x18	; 24
    119c:	11 f0       	breq	.+4      	; 0x11a2 <EEPROM_readByte+0x4a>
        return ERROR;
    119e:	1d 82       	std	Y+5, r1	; 0x05
    11a0:	32 c0       	rjmp	.+100    	; 0x1206 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    11a2:	89 81       	ldd	r24, Y+1	; 0x01
    11a4:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    11a8:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    11ac:	88 32       	cpi	r24, 0x28	; 40
    11ae:	11 f0       	breq	.+4      	; 0x11b4 <EEPROM_readByte+0x5c>
        return ERROR;
    11b0:	1d 82       	std	Y+5, r1	; 0x05
    11b2:	29 c0       	rjmp	.+82     	; 0x1206 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    11b4:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    11b8:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    11bc:	80 31       	cpi	r24, 0x10	; 16
    11be:	11 f0       	breq	.+4      	; 0x11c4 <EEPROM_readByte+0x6c>
        return ERROR;
    11c0:	1d 82       	std	Y+5, r1	; 0x05
    11c2:	21 c0       	rjmp	.+66     	; 0x1206 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	9a 81       	ldd	r25, Y+2	; 0x02
    11c8:	80 70       	andi	r24, 0x00	; 0
    11ca:	97 70       	andi	r25, 0x07	; 7
    11cc:	88 0f       	add	r24, r24
    11ce:	89 2f       	mov	r24, r25
    11d0:	88 1f       	adc	r24, r24
    11d2:	99 0b       	sbc	r25, r25
    11d4:	91 95       	neg	r25
    11d6:	81 6a       	ori	r24, 0xA1	; 161
    11d8:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    11dc:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    11e0:	80 34       	cpi	r24, 0x40	; 64
    11e2:	11 f0       	breq	.+4      	; 0x11e8 <EEPROM_readByte+0x90>
        return ERROR;
    11e4:	1d 82       	std	Y+5, r1	; 0x05
    11e6:	0f c0       	rjmp	.+30     	; 0x1206 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    11e8:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <TWI_readByteWithNACK>
    11ec:	eb 81       	ldd	r30, Y+3	; 0x03
    11ee:	fc 81       	ldd	r31, Y+4	; 0x04
    11f0:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    11f2:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <TWI_getStatus>
    11f6:	88 35       	cpi	r24, 0x58	; 88
    11f8:	11 f0       	breq	.+4      	; 0x11fe <EEPROM_readByte+0xa6>
        return ERROR;
    11fa:	1d 82       	std	Y+5, r1	; 0x05
    11fc:	04 c0       	rjmp	.+8      	; 0x1206 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    11fe:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <TWI_stop>

    return SUCCESS;
    1202:	81 e0       	ldi	r24, 0x01	; 1
    1204:	8d 83       	std	Y+5, r24	; 0x05
    1206:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1208:	0f 90       	pop	r0
    120a:	0f 90       	pop	r0
    120c:	0f 90       	pop	r0
    120e:	0f 90       	pop	r0
    1210:	0f 90       	pop	r0
    1212:	cf 91       	pop	r28
    1214:	df 91       	pop	r29
    1216:	08 95       	ret

00001218 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1218:	df 93       	push	r29
    121a:	cf 93       	push	r28
    121c:	00 d0       	rcall	.+0      	; 0x121e <GPIO_setupPinDirection+0x6>
    121e:	00 d0       	rcall	.+0      	; 0x1220 <GPIO_setupPinDirection+0x8>
    1220:	0f 92       	push	r0
    1222:	cd b7       	in	r28, 0x3d	; 61
    1224:	de b7       	in	r29, 0x3e	; 62
    1226:	89 83       	std	Y+1, r24	; 0x01
    1228:	6a 83       	std	Y+2, r22	; 0x02
    122a:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    122c:	8a 81       	ldd	r24, Y+2	; 0x02
    122e:	88 30       	cpi	r24, 0x08	; 8
    1230:	08 f0       	brcs	.+2      	; 0x1234 <GPIO_setupPinDirection+0x1c>
    1232:	d5 c0       	rjmp	.+426    	; 0x13de <GPIO_setupPinDirection+0x1c6>
    1234:	89 81       	ldd	r24, Y+1	; 0x01
    1236:	84 30       	cpi	r24, 0x04	; 4
    1238:	08 f0       	brcs	.+2      	; 0x123c <GPIO_setupPinDirection+0x24>
    123a:	d1 c0       	rjmp	.+418    	; 0x13de <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    123c:	89 81       	ldd	r24, Y+1	; 0x01
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	3d 83       	std	Y+5, r19	; 0x05
    1244:	2c 83       	std	Y+4, r18	; 0x04
    1246:	8c 81       	ldd	r24, Y+4	; 0x04
    1248:	9d 81       	ldd	r25, Y+5	; 0x05
    124a:	81 30       	cpi	r24, 0x01	; 1
    124c:	91 05       	cpc	r25, r1
    124e:	09 f4       	brne	.+2      	; 0x1252 <GPIO_setupPinDirection+0x3a>
    1250:	43 c0       	rjmp	.+134    	; 0x12d8 <GPIO_setupPinDirection+0xc0>
    1252:	2c 81       	ldd	r18, Y+4	; 0x04
    1254:	3d 81       	ldd	r19, Y+5	; 0x05
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	2c f4       	brge	.+10     	; 0x1266 <GPIO_setupPinDirection+0x4e>
    125c:	8c 81       	ldd	r24, Y+4	; 0x04
    125e:	9d 81       	ldd	r25, Y+5	; 0x05
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	71 f0       	breq	.+28     	; 0x1280 <GPIO_setupPinDirection+0x68>
    1264:	bc c0       	rjmp	.+376    	; 0x13de <GPIO_setupPinDirection+0x1c6>
    1266:	2c 81       	ldd	r18, Y+4	; 0x04
    1268:	3d 81       	ldd	r19, Y+5	; 0x05
    126a:	22 30       	cpi	r18, 0x02	; 2
    126c:	31 05       	cpc	r19, r1
    126e:	09 f4       	brne	.+2      	; 0x1272 <GPIO_setupPinDirection+0x5a>
    1270:	5f c0       	rjmp	.+190    	; 0x1330 <GPIO_setupPinDirection+0x118>
    1272:	8c 81       	ldd	r24, Y+4	; 0x04
    1274:	9d 81       	ldd	r25, Y+5	; 0x05
    1276:	83 30       	cpi	r24, 0x03	; 3
    1278:	91 05       	cpc	r25, r1
    127a:	09 f4       	brne	.+2      	; 0x127e <GPIO_setupPinDirection+0x66>
    127c:	85 c0       	rjmp	.+266    	; 0x1388 <GPIO_setupPinDirection+0x170>
    127e:	af c0       	rjmp	.+350    	; 0x13de <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1280:	8b 81       	ldd	r24, Y+3	; 0x03
    1282:	81 30       	cpi	r24, 0x01	; 1
    1284:	a1 f4       	brne	.+40     	; 0x12ae <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1286:	aa e3       	ldi	r26, 0x3A	; 58
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	ea e3       	ldi	r30, 0x3A	; 58
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	80 81       	ld	r24, Z
    1290:	48 2f       	mov	r20, r24
    1292:	8a 81       	ldd	r24, Y+2	; 0x02
    1294:	28 2f       	mov	r18, r24
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	81 e0       	ldi	r24, 0x01	; 1
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	02 2e       	mov	r0, r18
    129e:	02 c0       	rjmp	.+4      	; 0x12a4 <GPIO_setupPinDirection+0x8c>
    12a0:	88 0f       	add	r24, r24
    12a2:	99 1f       	adc	r25, r25
    12a4:	0a 94       	dec	r0
    12a6:	e2 f7       	brpl	.-8      	; 0x12a0 <GPIO_setupPinDirection+0x88>
    12a8:	84 2b       	or	r24, r20
    12aa:	8c 93       	st	X, r24
    12ac:	98 c0       	rjmp	.+304    	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    12ae:	aa e3       	ldi	r26, 0x3A	; 58
    12b0:	b0 e0       	ldi	r27, 0x00	; 0
    12b2:	ea e3       	ldi	r30, 0x3A	; 58
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	48 2f       	mov	r20, r24
    12ba:	8a 81       	ldd	r24, Y+2	; 0x02
    12bc:	28 2f       	mov	r18, r24
    12be:	30 e0       	ldi	r19, 0x00	; 0
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	02 2e       	mov	r0, r18
    12c6:	02 c0       	rjmp	.+4      	; 0x12cc <GPIO_setupPinDirection+0xb4>
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	0a 94       	dec	r0
    12ce:	e2 f7       	brpl	.-8      	; 0x12c8 <GPIO_setupPinDirection+0xb0>
    12d0:	80 95       	com	r24
    12d2:	84 23       	and	r24, r20
    12d4:	8c 93       	st	X, r24
    12d6:	83 c0       	rjmp	.+262    	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	81 30       	cpi	r24, 0x01	; 1
    12dc:	a1 f4       	brne	.+40     	; 0x1306 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    12de:	a7 e3       	ldi	r26, 0x37	; 55
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	e7 e3       	ldi	r30, 0x37	; 55
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	48 2f       	mov	r20, r24
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	28 2f       	mov	r18, r24
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	02 2e       	mov	r0, r18
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <GPIO_setupPinDirection+0xe4>
    12f8:	88 0f       	add	r24, r24
    12fa:	99 1f       	adc	r25, r25
    12fc:	0a 94       	dec	r0
    12fe:	e2 f7       	brpl	.-8      	; 0x12f8 <GPIO_setupPinDirection+0xe0>
    1300:	84 2b       	or	r24, r20
    1302:	8c 93       	st	X, r24
    1304:	6c c0       	rjmp	.+216    	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1306:	a7 e3       	ldi	r26, 0x37	; 55
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	e7 e3       	ldi	r30, 0x37	; 55
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	48 2f       	mov	r20, r24
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	28 2f       	mov	r18, r24
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	81 e0       	ldi	r24, 0x01	; 1
    131a:	90 e0       	ldi	r25, 0x00	; 0
    131c:	02 2e       	mov	r0, r18
    131e:	02 c0       	rjmp	.+4      	; 0x1324 <GPIO_setupPinDirection+0x10c>
    1320:	88 0f       	add	r24, r24
    1322:	99 1f       	adc	r25, r25
    1324:	0a 94       	dec	r0
    1326:	e2 f7       	brpl	.-8      	; 0x1320 <GPIO_setupPinDirection+0x108>
    1328:	80 95       	com	r24
    132a:	84 23       	and	r24, r20
    132c:	8c 93       	st	X, r24
    132e:	57 c0       	rjmp	.+174    	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1330:	8b 81       	ldd	r24, Y+3	; 0x03
    1332:	81 30       	cpi	r24, 0x01	; 1
    1334:	a1 f4       	brne	.+40     	; 0x135e <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1336:	a4 e3       	ldi	r26, 0x34	; 52
    1338:	b0 e0       	ldi	r27, 0x00	; 0
    133a:	e4 e3       	ldi	r30, 0x34	; 52
    133c:	f0 e0       	ldi	r31, 0x00	; 0
    133e:	80 81       	ld	r24, Z
    1340:	48 2f       	mov	r20, r24
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	28 2f       	mov	r18, r24
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	81 e0       	ldi	r24, 0x01	; 1
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	02 2e       	mov	r0, r18
    134e:	02 c0       	rjmp	.+4      	; 0x1354 <GPIO_setupPinDirection+0x13c>
    1350:	88 0f       	add	r24, r24
    1352:	99 1f       	adc	r25, r25
    1354:	0a 94       	dec	r0
    1356:	e2 f7       	brpl	.-8      	; 0x1350 <GPIO_setupPinDirection+0x138>
    1358:	84 2b       	or	r24, r20
    135a:	8c 93       	st	X, r24
    135c:	40 c0       	rjmp	.+128    	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    135e:	a4 e3       	ldi	r26, 0x34	; 52
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e4 e3       	ldi	r30, 0x34	; 52
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	48 2f       	mov	r20, r24
    136a:	8a 81       	ldd	r24, Y+2	; 0x02
    136c:	28 2f       	mov	r18, r24
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	81 e0       	ldi	r24, 0x01	; 1
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	02 2e       	mov	r0, r18
    1376:	02 c0       	rjmp	.+4      	; 0x137c <GPIO_setupPinDirection+0x164>
    1378:	88 0f       	add	r24, r24
    137a:	99 1f       	adc	r25, r25
    137c:	0a 94       	dec	r0
    137e:	e2 f7       	brpl	.-8      	; 0x1378 <GPIO_setupPinDirection+0x160>
    1380:	80 95       	com	r24
    1382:	84 23       	and	r24, r20
    1384:	8c 93       	st	X, r24
    1386:	2b c0       	rjmp	.+86     	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1388:	8b 81       	ldd	r24, Y+3	; 0x03
    138a:	81 30       	cpi	r24, 0x01	; 1
    138c:	a1 f4       	brne	.+40     	; 0x13b6 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    138e:	a1 e3       	ldi	r26, 0x31	; 49
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	e1 e3       	ldi	r30, 0x31	; 49
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	48 2f       	mov	r20, r24
    139a:	8a 81       	ldd	r24, Y+2	; 0x02
    139c:	28 2f       	mov	r18, r24
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	02 2e       	mov	r0, r18
    13a6:	02 c0       	rjmp	.+4      	; 0x13ac <GPIO_setupPinDirection+0x194>
    13a8:	88 0f       	add	r24, r24
    13aa:	99 1f       	adc	r25, r25
    13ac:	0a 94       	dec	r0
    13ae:	e2 f7       	brpl	.-8      	; 0x13a8 <GPIO_setupPinDirection+0x190>
    13b0:	84 2b       	or	r24, r20
    13b2:	8c 93       	st	X, r24
    13b4:	14 c0       	rjmp	.+40     	; 0x13de <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    13b6:	a1 e3       	ldi	r26, 0x31	; 49
    13b8:	b0 e0       	ldi	r27, 0x00	; 0
    13ba:	e1 e3       	ldi	r30, 0x31	; 49
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	48 2f       	mov	r20, r24
    13c2:	8a 81       	ldd	r24, Y+2	; 0x02
    13c4:	28 2f       	mov	r18, r24
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	02 2e       	mov	r0, r18
    13ce:	02 c0       	rjmp	.+4      	; 0x13d4 <GPIO_setupPinDirection+0x1bc>
    13d0:	88 0f       	add	r24, r24
    13d2:	99 1f       	adc	r25, r25
    13d4:	0a 94       	dec	r0
    13d6:	e2 f7       	brpl	.-8      	; 0x13d0 <GPIO_setupPinDirection+0x1b8>
    13d8:	80 95       	com	r24
    13da:	84 23       	and	r24, r20
    13dc:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    13de:	0f 90       	pop	r0
    13e0:	0f 90       	pop	r0
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	0f 90       	pop	r0
    13e8:	cf 91       	pop	r28
    13ea:	df 91       	pop	r29
    13ec:	08 95       	ret

000013ee <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    13ee:	df 93       	push	r29
    13f0:	cf 93       	push	r28
    13f2:	00 d0       	rcall	.+0      	; 0x13f4 <GPIO_writePin+0x6>
    13f4:	00 d0       	rcall	.+0      	; 0x13f6 <GPIO_writePin+0x8>
    13f6:	0f 92       	push	r0
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
    13fc:	89 83       	std	Y+1, r24	; 0x01
    13fe:	6a 83       	std	Y+2, r22	; 0x02
    1400:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1402:	8a 81       	ldd	r24, Y+2	; 0x02
    1404:	88 30       	cpi	r24, 0x08	; 8
    1406:	08 f0       	brcs	.+2      	; 0x140a <GPIO_writePin+0x1c>
    1408:	d5 c0       	rjmp	.+426    	; 0x15b4 <GPIO_writePin+0x1c6>
    140a:	89 81       	ldd	r24, Y+1	; 0x01
    140c:	84 30       	cpi	r24, 0x04	; 4
    140e:	08 f0       	brcs	.+2      	; 0x1412 <GPIO_writePin+0x24>
    1410:	d1 c0       	rjmp	.+418    	; 0x15b4 <GPIO_writePin+0x1c6>
			/* Do Nothing */
		}
		else
		{
			/* Setup the pin direction as required */
			switch(port_num)
    1412:	89 81       	ldd	r24, Y+1	; 0x01
    1414:	28 2f       	mov	r18, r24
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	3d 83       	std	Y+5, r19	; 0x05
    141a:	2c 83       	std	Y+4, r18	; 0x04
    141c:	8c 81       	ldd	r24, Y+4	; 0x04
    141e:	9d 81       	ldd	r25, Y+5	; 0x05
    1420:	81 30       	cpi	r24, 0x01	; 1
    1422:	91 05       	cpc	r25, r1
    1424:	09 f4       	brne	.+2      	; 0x1428 <GPIO_writePin+0x3a>
    1426:	43 c0       	rjmp	.+134    	; 0x14ae <GPIO_writePin+0xc0>
    1428:	2c 81       	ldd	r18, Y+4	; 0x04
    142a:	3d 81       	ldd	r19, Y+5	; 0x05
    142c:	22 30       	cpi	r18, 0x02	; 2
    142e:	31 05       	cpc	r19, r1
    1430:	2c f4       	brge	.+10     	; 0x143c <GPIO_writePin+0x4e>
    1432:	8c 81       	ldd	r24, Y+4	; 0x04
    1434:	9d 81       	ldd	r25, Y+5	; 0x05
    1436:	00 97       	sbiw	r24, 0x00	; 0
    1438:	71 f0       	breq	.+28     	; 0x1456 <GPIO_writePin+0x68>
    143a:	bc c0       	rjmp	.+376    	; 0x15b4 <GPIO_writePin+0x1c6>
    143c:	2c 81       	ldd	r18, Y+4	; 0x04
    143e:	3d 81       	ldd	r19, Y+5	; 0x05
    1440:	22 30       	cpi	r18, 0x02	; 2
    1442:	31 05       	cpc	r19, r1
    1444:	09 f4       	brne	.+2      	; 0x1448 <GPIO_writePin+0x5a>
    1446:	5f c0       	rjmp	.+190    	; 0x1506 <GPIO_writePin+0x118>
    1448:	8c 81       	ldd	r24, Y+4	; 0x04
    144a:	9d 81       	ldd	r25, Y+5	; 0x05
    144c:	83 30       	cpi	r24, 0x03	; 3
    144e:	91 05       	cpc	r25, r1
    1450:	09 f4       	brne	.+2      	; 0x1454 <GPIO_writePin+0x66>
    1452:	85 c0       	rjmp	.+266    	; 0x155e <GPIO_writePin+0x170>
    1454:	af c0       	rjmp	.+350    	; 0x15b4 <GPIO_writePin+0x1c6>
			{
			case PORTA_ID:
				if(value == LOGIC_HIGH)
    1456:	8b 81       	ldd	r24, Y+3	; 0x03
    1458:	81 30       	cpi	r24, 0x01	; 1
    145a:	a1 f4       	brne	.+40     	; 0x1484 <GPIO_writePin+0x96>
				{
					SET_BIT(PORTA,pin_num);
    145c:	ab e3       	ldi	r26, 0x3B	; 59
    145e:	b0 e0       	ldi	r27, 0x00	; 0
    1460:	eb e3       	ldi	r30, 0x3B	; 59
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	48 2f       	mov	r20, r24
    1468:	8a 81       	ldd	r24, Y+2	; 0x02
    146a:	28 2f       	mov	r18, r24
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	81 e0       	ldi	r24, 0x01	; 1
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	02 2e       	mov	r0, r18
    1474:	02 c0       	rjmp	.+4      	; 0x147a <GPIO_writePin+0x8c>
    1476:	88 0f       	add	r24, r24
    1478:	99 1f       	adc	r25, r25
    147a:	0a 94       	dec	r0
    147c:	e2 f7       	brpl	.-8      	; 0x1476 <GPIO_writePin+0x88>
    147e:	84 2b       	or	r24, r20
    1480:	8c 93       	st	X, r24
    1482:	98 c0       	rjmp	.+304    	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTA,pin_num);
    1484:	ab e3       	ldi	r26, 0x3B	; 59
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	eb e3       	ldi	r30, 0x3B	; 59
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	48 2f       	mov	r20, r24
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	28 2f       	mov	r18, r24
    1494:	30 e0       	ldi	r19, 0x00	; 0
    1496:	81 e0       	ldi	r24, 0x01	; 1
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	02 2e       	mov	r0, r18
    149c:	02 c0       	rjmp	.+4      	; 0x14a2 <GPIO_writePin+0xb4>
    149e:	88 0f       	add	r24, r24
    14a0:	99 1f       	adc	r25, r25
    14a2:	0a 94       	dec	r0
    14a4:	e2 f7       	brpl	.-8      	; 0x149e <GPIO_writePin+0xb0>
    14a6:	80 95       	com	r24
    14a8:	84 23       	and	r24, r20
    14aa:	8c 93       	st	X, r24
    14ac:	83 c0       	rjmp	.+262    	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				break;
			case PORTB_ID:
				if(value == LOGIC_HIGH)
    14ae:	8b 81       	ldd	r24, Y+3	; 0x03
    14b0:	81 30       	cpi	r24, 0x01	; 1
    14b2:	a1 f4       	brne	.+40     	; 0x14dc <GPIO_writePin+0xee>
				{
					SET_BIT(PORTB,pin_num);
    14b4:	a8 e3       	ldi	r26, 0x38	; 56
    14b6:	b0 e0       	ldi	r27, 0x00	; 0
    14b8:	e8 e3       	ldi	r30, 0x38	; 56
    14ba:	f0 e0       	ldi	r31, 0x00	; 0
    14bc:	80 81       	ld	r24, Z
    14be:	48 2f       	mov	r20, r24
    14c0:	8a 81       	ldd	r24, Y+2	; 0x02
    14c2:	28 2f       	mov	r18, r24
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	02 2e       	mov	r0, r18
    14cc:	02 c0       	rjmp	.+4      	; 0x14d2 <GPIO_writePin+0xe4>
    14ce:	88 0f       	add	r24, r24
    14d0:	99 1f       	adc	r25, r25
    14d2:	0a 94       	dec	r0
    14d4:	e2 f7       	brpl	.-8      	; 0x14ce <GPIO_writePin+0xe0>
    14d6:	84 2b       	or	r24, r20
    14d8:	8c 93       	st	X, r24
    14da:	6c c0       	rjmp	.+216    	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTB,pin_num);
    14dc:	a8 e3       	ldi	r26, 0x38	; 56
    14de:	b0 e0       	ldi	r27, 0x00	; 0
    14e0:	e8 e3       	ldi	r30, 0x38	; 56
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	48 2f       	mov	r20, r24
    14e8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ea:	28 2f       	mov	r18, r24
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	02 2e       	mov	r0, r18
    14f4:	02 c0       	rjmp	.+4      	; 0x14fa <GPIO_writePin+0x10c>
    14f6:	88 0f       	add	r24, r24
    14f8:	99 1f       	adc	r25, r25
    14fa:	0a 94       	dec	r0
    14fc:	e2 f7       	brpl	.-8      	; 0x14f6 <GPIO_writePin+0x108>
    14fe:	80 95       	com	r24
    1500:	84 23       	and	r24, r20
    1502:	8c 93       	st	X, r24
    1504:	57 c0       	rjmp	.+174    	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				break;
			case PORTC_ID:
				if(value == LOGIC_HIGH)
    1506:	8b 81       	ldd	r24, Y+3	; 0x03
    1508:	81 30       	cpi	r24, 0x01	; 1
    150a:	a1 f4       	brne	.+40     	; 0x1534 <GPIO_writePin+0x146>
				{
					SET_BIT(PORTC,pin_num);
    150c:	a5 e3       	ldi	r26, 0x35	; 53
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	e5 e3       	ldi	r30, 0x35	; 53
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	48 2f       	mov	r20, r24
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	28 2f       	mov	r18, r24
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	02 2e       	mov	r0, r18
    1524:	02 c0       	rjmp	.+4      	; 0x152a <GPIO_writePin+0x13c>
    1526:	88 0f       	add	r24, r24
    1528:	99 1f       	adc	r25, r25
    152a:	0a 94       	dec	r0
    152c:	e2 f7       	brpl	.-8      	; 0x1526 <GPIO_writePin+0x138>
    152e:	84 2b       	or	r24, r20
    1530:	8c 93       	st	X, r24
    1532:	40 c0       	rjmp	.+128    	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTC,pin_num);
    1534:	a5 e3       	ldi	r26, 0x35	; 53
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	e5 e3       	ldi	r30, 0x35	; 53
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	48 2f       	mov	r20, r24
    1540:	8a 81       	ldd	r24, Y+2	; 0x02
    1542:	28 2f       	mov	r18, r24
    1544:	30 e0       	ldi	r19, 0x00	; 0
    1546:	81 e0       	ldi	r24, 0x01	; 1
    1548:	90 e0       	ldi	r25, 0x00	; 0
    154a:	02 2e       	mov	r0, r18
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <GPIO_writePin+0x164>
    154e:	88 0f       	add	r24, r24
    1550:	99 1f       	adc	r25, r25
    1552:	0a 94       	dec	r0
    1554:	e2 f7       	brpl	.-8      	; 0x154e <GPIO_writePin+0x160>
    1556:	80 95       	com	r24
    1558:	84 23       	and	r24, r20
    155a:	8c 93       	st	X, r24
    155c:	2b c0       	rjmp	.+86     	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				break;
			case PORTD_ID:
				if(value == LOGIC_HIGH)
    155e:	8b 81       	ldd	r24, Y+3	; 0x03
    1560:	81 30       	cpi	r24, 0x01	; 1
    1562:	a1 f4       	brne	.+40     	; 0x158c <GPIO_writePin+0x19e>
				{
					SET_BIT(PORTD,pin_num);
    1564:	a2 e3       	ldi	r26, 0x32	; 50
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	e2 e3       	ldi	r30, 0x32	; 50
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	48 2f       	mov	r20, r24
    1570:	8a 81       	ldd	r24, Y+2	; 0x02
    1572:	28 2f       	mov	r18, r24
    1574:	30 e0       	ldi	r19, 0x00	; 0
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	02 2e       	mov	r0, r18
    157c:	02 c0       	rjmp	.+4      	; 0x1582 <GPIO_writePin+0x194>
    157e:	88 0f       	add	r24, r24
    1580:	99 1f       	adc	r25, r25
    1582:	0a 94       	dec	r0
    1584:	e2 f7       	brpl	.-8      	; 0x157e <GPIO_writePin+0x190>
    1586:	84 2b       	or	r24, r20
    1588:	8c 93       	st	X, r24
    158a:	14 c0       	rjmp	.+40     	; 0x15b4 <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTD,pin_num);
    158c:	a2 e3       	ldi	r26, 0x32	; 50
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	e2 e3       	ldi	r30, 0x32	; 50
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
    1596:	48 2f       	mov	r20, r24
    1598:	8a 81       	ldd	r24, Y+2	; 0x02
    159a:	28 2f       	mov	r18, r24
    159c:	30 e0       	ldi	r19, 0x00	; 0
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	02 2e       	mov	r0, r18
    15a4:	02 c0       	rjmp	.+4      	; 0x15aa <GPIO_writePin+0x1bc>
    15a6:	88 0f       	add	r24, r24
    15a8:	99 1f       	adc	r25, r25
    15aa:	0a 94       	dec	r0
    15ac:	e2 f7       	brpl	.-8      	; 0x15a6 <GPIO_writePin+0x1b8>
    15ae:	80 95       	com	r24
    15b0:	84 23       	and	r24, r20
    15b2:	8c 93       	st	X, r24
				}
				break;
			}
		}

}
    15b4:	0f 90       	pop	r0
    15b6:	0f 90       	pop	r0
    15b8:	0f 90       	pop	r0
    15ba:	0f 90       	pop	r0
    15bc:	0f 90       	pop	r0
    15be:	cf 91       	pop	r28
    15c0:	df 91       	pop	r29
    15c2:	08 95       	ret

000015c4 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    15c4:	df 93       	push	r29
    15c6:	cf 93       	push	r28
    15c8:	00 d0       	rcall	.+0      	; 0x15ca <GPIO_readPin+0x6>
    15ca:	00 d0       	rcall	.+0      	; 0x15cc <GPIO_readPin+0x8>
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <GPIO_readPin+0xa>
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    15d6:	8a 81       	ldd	r24, Y+2	; 0x02
    15d8:	88 30       	cpi	r24, 0x08	; 8
    15da:	08 f0       	brcs	.+2      	; 0x15de <GPIO_readPin+0x1a>
    15dc:	85 c0       	rjmp	.+266    	; 0x16e8 <GPIO_readPin+0x124>
    15de:	89 81       	ldd	r24, Y+1	; 0x01
    15e0:	84 30       	cpi	r24, 0x04	; 4
    15e2:	08 f0       	brcs	.+2      	; 0x15e6 <GPIO_readPin+0x22>
    15e4:	81 c0       	rjmp	.+258    	; 0x16e8 <GPIO_readPin+0x124>
				/* Do Nothing */
			}
			else
			{
				/* Setup the pin direction as required */
				switch(port_num)
    15e6:	89 81       	ldd	r24, Y+1	; 0x01
    15e8:	28 2f       	mov	r18, r24
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	3d 83       	std	Y+5, r19	; 0x05
    15ee:	2c 83       	std	Y+4, r18	; 0x04
    15f0:	4c 81       	ldd	r20, Y+4	; 0x04
    15f2:	5d 81       	ldd	r21, Y+5	; 0x05
    15f4:	41 30       	cpi	r20, 0x01	; 1
    15f6:	51 05       	cpc	r21, r1
    15f8:	79 f1       	breq	.+94     	; 0x1658 <GPIO_readPin+0x94>
    15fa:	8c 81       	ldd	r24, Y+4	; 0x04
    15fc:	9d 81       	ldd	r25, Y+5	; 0x05
    15fe:	82 30       	cpi	r24, 0x02	; 2
    1600:	91 05       	cpc	r25, r1
    1602:	34 f4       	brge	.+12     	; 0x1610 <GPIO_readPin+0x4c>
    1604:	2c 81       	ldd	r18, Y+4	; 0x04
    1606:	3d 81       	ldd	r19, Y+5	; 0x05
    1608:	21 15       	cp	r18, r1
    160a:	31 05       	cpc	r19, r1
    160c:	69 f0       	breq	.+26     	; 0x1628 <GPIO_readPin+0x64>
    160e:	6c c0       	rjmp	.+216    	; 0x16e8 <GPIO_readPin+0x124>
    1610:	4c 81       	ldd	r20, Y+4	; 0x04
    1612:	5d 81       	ldd	r21, Y+5	; 0x05
    1614:	42 30       	cpi	r20, 0x02	; 2
    1616:	51 05       	cpc	r21, r1
    1618:	b9 f1       	breq	.+110    	; 0x1688 <GPIO_readPin+0xc4>
    161a:	8c 81       	ldd	r24, Y+4	; 0x04
    161c:	9d 81       	ldd	r25, Y+5	; 0x05
    161e:	83 30       	cpi	r24, 0x03	; 3
    1620:	91 05       	cpc	r25, r1
    1622:	09 f4       	brne	.+2      	; 0x1626 <GPIO_readPin+0x62>
    1624:	49 c0       	rjmp	.+146    	; 0x16b8 <GPIO_readPin+0xf4>
    1626:	60 c0       	rjmp	.+192    	; 0x16e8 <GPIO_readPin+0x124>
				{
				case PORTA_ID:
					if(BIT_IS_SET(PINA,pin_num))
    1628:	e9 e3       	ldi	r30, 0x39	; 57
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	80 81       	ld	r24, Z
    162e:	28 2f       	mov	r18, r24
    1630:	30 e0       	ldi	r19, 0x00	; 0
    1632:	8a 81       	ldd	r24, Y+2	; 0x02
    1634:	88 2f       	mov	r24, r24
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	a9 01       	movw	r20, r18
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <GPIO_readPin+0x7c>
    163c:	55 95       	asr	r21
    163e:	47 95       	ror	r20
    1640:	8a 95       	dec	r24
    1642:	e2 f7       	brpl	.-8      	; 0x163c <GPIO_readPin+0x78>
    1644:	ca 01       	movw	r24, r20
    1646:	81 70       	andi	r24, 0x01	; 1
    1648:	90 70       	andi	r25, 0x00	; 0
    164a:	88 23       	and	r24, r24
    164c:	19 f0       	breq	.+6      	; 0x1654 <GPIO_readPin+0x90>
					{
						return LOGIC_HIGH;
    164e:	51 e0       	ldi	r21, 0x01	; 1
    1650:	5b 83       	std	Y+3, r21	; 0x03
    1652:	4b c0       	rjmp	.+150    	; 0x16ea <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    1654:	1b 82       	std	Y+3, r1	; 0x03
    1656:	49 c0       	rjmp	.+146    	; 0x16ea <GPIO_readPin+0x126>
					}
					break;
				case PORTB_ID:
					if(BIT_IS_SET(PINB,pin_num))
    1658:	e6 e3       	ldi	r30, 0x36	; 54
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	28 2f       	mov	r18, r24
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	8a 81       	ldd	r24, Y+2	; 0x02
    1664:	88 2f       	mov	r24, r24
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	a9 01       	movw	r20, r18
    166a:	02 c0       	rjmp	.+4      	; 0x1670 <GPIO_readPin+0xac>
    166c:	55 95       	asr	r21
    166e:	47 95       	ror	r20
    1670:	8a 95       	dec	r24
    1672:	e2 f7       	brpl	.-8      	; 0x166c <GPIO_readPin+0xa8>
    1674:	ca 01       	movw	r24, r20
    1676:	81 70       	andi	r24, 0x01	; 1
    1678:	90 70       	andi	r25, 0x00	; 0
    167a:	88 23       	and	r24, r24
    167c:	19 f0       	breq	.+6      	; 0x1684 <GPIO_readPin+0xc0>
					{
						return LOGIC_HIGH;
    167e:	51 e0       	ldi	r21, 0x01	; 1
    1680:	5b 83       	std	Y+3, r21	; 0x03
    1682:	33 c0       	rjmp	.+102    	; 0x16ea <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    1684:	1b 82       	std	Y+3, r1	; 0x03
    1686:	31 c0       	rjmp	.+98     	; 0x16ea <GPIO_readPin+0x126>
					}
					break;
				case PORTC_ID:
					if(BIT_IS_SET(PINC,pin_num))
    1688:	e3 e3       	ldi	r30, 0x33	; 51
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	80 81       	ld	r24, Z
    168e:	28 2f       	mov	r18, r24
    1690:	30 e0       	ldi	r19, 0x00	; 0
    1692:	8a 81       	ldd	r24, Y+2	; 0x02
    1694:	88 2f       	mov	r24, r24
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	a9 01       	movw	r20, r18
    169a:	02 c0       	rjmp	.+4      	; 0x16a0 <GPIO_readPin+0xdc>
    169c:	55 95       	asr	r21
    169e:	47 95       	ror	r20
    16a0:	8a 95       	dec	r24
    16a2:	e2 f7       	brpl	.-8      	; 0x169c <GPIO_readPin+0xd8>
    16a4:	ca 01       	movw	r24, r20
    16a6:	81 70       	andi	r24, 0x01	; 1
    16a8:	90 70       	andi	r25, 0x00	; 0
    16aa:	88 23       	and	r24, r24
    16ac:	19 f0       	breq	.+6      	; 0x16b4 <GPIO_readPin+0xf0>
					{
						return LOGIC_HIGH;
    16ae:	51 e0       	ldi	r21, 0x01	; 1
    16b0:	5b 83       	std	Y+3, r21	; 0x03
    16b2:	1b c0       	rjmp	.+54     	; 0x16ea <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    16b4:	1b 82       	std	Y+3, r1	; 0x03
    16b6:	19 c0       	rjmp	.+50     	; 0x16ea <GPIO_readPin+0x126>
					}
					break;
				case PORTD_ID:
					if(BIT_IS_SET(PIND,pin_num))
    16b8:	e0 e3       	ldi	r30, 0x30	; 48
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	28 2f       	mov	r18, r24
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	8a 81       	ldd	r24, Y+2	; 0x02
    16c4:	88 2f       	mov	r24, r24
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	a9 01       	movw	r20, r18
    16ca:	02 c0       	rjmp	.+4      	; 0x16d0 <GPIO_readPin+0x10c>
    16cc:	55 95       	asr	r21
    16ce:	47 95       	ror	r20
    16d0:	8a 95       	dec	r24
    16d2:	e2 f7       	brpl	.-8      	; 0x16cc <GPIO_readPin+0x108>
    16d4:	ca 01       	movw	r24, r20
    16d6:	81 70       	andi	r24, 0x01	; 1
    16d8:	90 70       	andi	r25, 0x00	; 0
    16da:	88 23       	and	r24, r24
    16dc:	19 f0       	breq	.+6      	; 0x16e4 <GPIO_readPin+0x120>
					{
						return LOGIC_HIGH;
    16de:	51 e0       	ldi	r21, 0x01	; 1
    16e0:	5b 83       	std	Y+3, r21	; 0x03
    16e2:	03 c0       	rjmp	.+6      	; 0x16ea <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    16e4:	1b 82       	std	Y+3, r1	; 0x03
    16e6:	01 c0       	rjmp	.+2      	; 0x16ea <GPIO_readPin+0x126>
    16e8:	02 c0       	rjmp	.+4      	; 0x16ee <GPIO_readPin+0x12a>
					}
					break;
				}
			}
}
    16ea:	8b 81       	ldd	r24, Y+3	; 0x03
    16ec:	8e 83       	std	Y+6, r24	; 0x06
    16ee:	8e 81       	ldd	r24, Y+6	; 0x06
    16f0:	26 96       	adiw	r28, 0x06	; 6
    16f2:	0f b6       	in	r0, 0x3f	; 63
    16f4:	f8 94       	cli
    16f6:	de bf       	out	0x3e, r29	; 62
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	cd bf       	out	0x3d, r28	; 61
    16fc:	cf 91       	pop	r28
    16fe:	df 91       	pop	r29
    1700:	08 95       	ret

00001702 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1702:	df 93       	push	r29
    1704:	cf 93       	push	r28
    1706:	00 d0       	rcall	.+0      	; 0x1708 <GPIO_setupPortDirection+0x6>
    1708:	00 d0       	rcall	.+0      	; 0x170a <GPIO_setupPortDirection+0x8>
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	89 83       	std	Y+1, r24	; 0x01
    1710:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1712:	89 81       	ldd	r24, Y+1	; 0x01
    1714:	84 30       	cpi	r24, 0x04	; 4
    1716:	90 f5       	brcc	.+100    	; 0x177c <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	28 2f       	mov	r18, r24
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	3c 83       	std	Y+4, r19	; 0x04
    1720:	2b 83       	std	Y+3, r18	; 0x03
    1722:	8b 81       	ldd	r24, Y+3	; 0x03
    1724:	9c 81       	ldd	r25, Y+4	; 0x04
    1726:	81 30       	cpi	r24, 0x01	; 1
    1728:	91 05       	cpc	r25, r1
    172a:	d1 f0       	breq	.+52     	; 0x1760 <GPIO_setupPortDirection+0x5e>
    172c:	2b 81       	ldd	r18, Y+3	; 0x03
    172e:	3c 81       	ldd	r19, Y+4	; 0x04
    1730:	22 30       	cpi	r18, 0x02	; 2
    1732:	31 05       	cpc	r19, r1
    1734:	2c f4       	brge	.+10     	; 0x1740 <GPIO_setupPortDirection+0x3e>
    1736:	8b 81       	ldd	r24, Y+3	; 0x03
    1738:	9c 81       	ldd	r25, Y+4	; 0x04
    173a:	00 97       	sbiw	r24, 0x00	; 0
    173c:	61 f0       	breq	.+24     	; 0x1756 <GPIO_setupPortDirection+0x54>
    173e:	1e c0       	rjmp	.+60     	; 0x177c <GPIO_setupPortDirection+0x7a>
    1740:	2b 81       	ldd	r18, Y+3	; 0x03
    1742:	3c 81       	ldd	r19, Y+4	; 0x04
    1744:	22 30       	cpi	r18, 0x02	; 2
    1746:	31 05       	cpc	r19, r1
    1748:	81 f0       	breq	.+32     	; 0x176a <GPIO_setupPortDirection+0x68>
    174a:	8b 81       	ldd	r24, Y+3	; 0x03
    174c:	9c 81       	ldd	r25, Y+4	; 0x04
    174e:	83 30       	cpi	r24, 0x03	; 3
    1750:	91 05       	cpc	r25, r1
    1752:	81 f0       	breq	.+32     	; 0x1774 <GPIO_setupPortDirection+0x72>
    1754:	13 c0       	rjmp	.+38     	; 0x177c <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1756:	ea e3       	ldi	r30, 0x3A	; 58
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	8a 81       	ldd	r24, Y+2	; 0x02
    175c:	80 83       	st	Z, r24
    175e:	0e c0       	rjmp	.+28     	; 0x177c <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1760:	e7 e3       	ldi	r30, 0x37	; 55
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	80 83       	st	Z, r24
    1768:	09 c0       	rjmp	.+18     	; 0x177c <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    176a:	e4 e3       	ldi	r30, 0x34	; 52
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	8a 81       	ldd	r24, Y+2	; 0x02
    1770:	80 83       	st	Z, r24
    1772:	04 c0       	rjmp	.+8      	; 0x177c <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1774:	e1 e3       	ldi	r30, 0x31	; 49
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	8a 81       	ldd	r24, Y+2	; 0x02
    177a:	80 83       	st	Z, r24
			break;
		}
	}
}
    177c:	0f 90       	pop	r0
    177e:	0f 90       	pop	r0
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	cf 91       	pop	r28
    1786:	df 91       	pop	r29
    1788:	08 95       	ret

0000178a <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    178a:	df 93       	push	r29
    178c:	cf 93       	push	r28
    178e:	00 d0       	rcall	.+0      	; 0x1790 <GPIO_writePort+0x6>
    1790:	00 d0       	rcall	.+0      	; 0x1792 <GPIO_writePort+0x8>
    1792:	cd b7       	in	r28, 0x3d	; 61
    1794:	de b7       	in	r29, 0x3e	; 62
    1796:	89 83       	std	Y+1, r24	; 0x01
    1798:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    179a:	89 81       	ldd	r24, Y+1	; 0x01
    179c:	84 30       	cpi	r24, 0x04	; 4
    179e:	90 f5       	brcc	.+100    	; 0x1804 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    17a0:	89 81       	ldd	r24, Y+1	; 0x01
    17a2:	28 2f       	mov	r18, r24
    17a4:	30 e0       	ldi	r19, 0x00	; 0
    17a6:	3c 83       	std	Y+4, r19	; 0x04
    17a8:	2b 83       	std	Y+3, r18	; 0x03
    17aa:	8b 81       	ldd	r24, Y+3	; 0x03
    17ac:	9c 81       	ldd	r25, Y+4	; 0x04
    17ae:	81 30       	cpi	r24, 0x01	; 1
    17b0:	91 05       	cpc	r25, r1
    17b2:	d1 f0       	breq	.+52     	; 0x17e8 <GPIO_writePort+0x5e>
    17b4:	2b 81       	ldd	r18, Y+3	; 0x03
    17b6:	3c 81       	ldd	r19, Y+4	; 0x04
    17b8:	22 30       	cpi	r18, 0x02	; 2
    17ba:	31 05       	cpc	r19, r1
    17bc:	2c f4       	brge	.+10     	; 0x17c8 <GPIO_writePort+0x3e>
    17be:	8b 81       	ldd	r24, Y+3	; 0x03
    17c0:	9c 81       	ldd	r25, Y+4	; 0x04
    17c2:	00 97       	sbiw	r24, 0x00	; 0
    17c4:	61 f0       	breq	.+24     	; 0x17de <GPIO_writePort+0x54>
    17c6:	1e c0       	rjmp	.+60     	; 0x1804 <GPIO_writePort+0x7a>
    17c8:	2b 81       	ldd	r18, Y+3	; 0x03
    17ca:	3c 81       	ldd	r19, Y+4	; 0x04
    17cc:	22 30       	cpi	r18, 0x02	; 2
    17ce:	31 05       	cpc	r19, r1
    17d0:	81 f0       	breq	.+32     	; 0x17f2 <GPIO_writePort+0x68>
    17d2:	8b 81       	ldd	r24, Y+3	; 0x03
    17d4:	9c 81       	ldd	r25, Y+4	; 0x04
    17d6:	83 30       	cpi	r24, 0x03	; 3
    17d8:	91 05       	cpc	r25, r1
    17da:	81 f0       	breq	.+32     	; 0x17fc <GPIO_writePort+0x72>
    17dc:	13 c0       	rjmp	.+38     	; 0x1804 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    17de:	eb e3       	ldi	r30, 0x3B	; 59
    17e0:	f0 e0       	ldi	r31, 0x00	; 0
    17e2:	8a 81       	ldd	r24, Y+2	; 0x02
    17e4:	80 83       	st	Z, r24
    17e6:	0e c0       	rjmp	.+28     	; 0x1804 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    17e8:	e8 e3       	ldi	r30, 0x38	; 56
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	8a 81       	ldd	r24, Y+2	; 0x02
    17ee:	80 83       	st	Z, r24
    17f0:	09 c0       	rjmp	.+18     	; 0x1804 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    17f2:	e5 e3       	ldi	r30, 0x35	; 53
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	8a 81       	ldd	r24, Y+2	; 0x02
    17f8:	80 83       	st	Z, r24
    17fa:	04 c0       	rjmp	.+8      	; 0x1804 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    17fc:	e2 e3       	ldi	r30, 0x32	; 50
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	8a 81       	ldd	r24, Y+2	; 0x02
    1802:	80 83       	st	Z, r24
			break;
		}
	}

}
    1804:	0f 90       	pop	r0
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	0f 90       	pop	r0
    180c:	cf 91       	pop	r28
    180e:	df 91       	pop	r29
    1810:	08 95       	ret

00001812 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1812:	df 93       	push	r29
    1814:	cf 93       	push	r28
    1816:	00 d0       	rcall	.+0      	; 0x1818 <GPIO_readPort+0x6>
    1818:	00 d0       	rcall	.+0      	; 0x181a <GPIO_readPort+0x8>
    181a:	cd b7       	in	r28, 0x3d	; 61
    181c:	de b7       	in	r29, 0x3e	; 62
    181e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value;
	if(port_num >= NUM_OF_PORTS)
    1820:	8a 81       	ldd	r24, Y+2	; 0x02
    1822:	84 30       	cpi	r24, 0x04	; 4
    1824:	90 f5       	brcc	.+100    	; 0x188a <GPIO_readPort+0x78>
				/* Do Nothing */
			}
			else
			{
				/* Setup the pin direction as required */
				switch(port_num)
    1826:	8a 81       	ldd	r24, Y+2	; 0x02
    1828:	28 2f       	mov	r18, r24
    182a:	30 e0       	ldi	r19, 0x00	; 0
    182c:	3c 83       	std	Y+4, r19	; 0x04
    182e:	2b 83       	std	Y+3, r18	; 0x03
    1830:	8b 81       	ldd	r24, Y+3	; 0x03
    1832:	9c 81       	ldd	r25, Y+4	; 0x04
    1834:	81 30       	cpi	r24, 0x01	; 1
    1836:	91 05       	cpc	r25, r1
    1838:	d1 f0       	breq	.+52     	; 0x186e <GPIO_readPort+0x5c>
    183a:	2b 81       	ldd	r18, Y+3	; 0x03
    183c:	3c 81       	ldd	r19, Y+4	; 0x04
    183e:	22 30       	cpi	r18, 0x02	; 2
    1840:	31 05       	cpc	r19, r1
    1842:	2c f4       	brge	.+10     	; 0x184e <GPIO_readPort+0x3c>
    1844:	8b 81       	ldd	r24, Y+3	; 0x03
    1846:	9c 81       	ldd	r25, Y+4	; 0x04
    1848:	00 97       	sbiw	r24, 0x00	; 0
    184a:	61 f0       	breq	.+24     	; 0x1864 <GPIO_readPort+0x52>
    184c:	1e c0       	rjmp	.+60     	; 0x188a <GPIO_readPort+0x78>
    184e:	2b 81       	ldd	r18, Y+3	; 0x03
    1850:	3c 81       	ldd	r19, Y+4	; 0x04
    1852:	22 30       	cpi	r18, 0x02	; 2
    1854:	31 05       	cpc	r19, r1
    1856:	81 f0       	breq	.+32     	; 0x1878 <GPIO_readPort+0x66>
    1858:	8b 81       	ldd	r24, Y+3	; 0x03
    185a:	9c 81       	ldd	r25, Y+4	; 0x04
    185c:	83 30       	cpi	r24, 0x03	; 3
    185e:	91 05       	cpc	r25, r1
    1860:	81 f0       	breq	.+32     	; 0x1882 <GPIO_readPort+0x70>
    1862:	13 c0       	rjmp	.+38     	; 0x188a <GPIO_readPort+0x78>
				{
				case PORTA_ID:
					value= PINA;
    1864:	e9 e3       	ldi	r30, 0x39	; 57
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	89 83       	std	Y+1, r24	; 0x01
    186c:	0e c0       	rjmp	.+28     	; 0x188a <GPIO_readPort+0x78>
					break;
				case PORTB_ID:
					value= PINB;
    186e:	e6 e3       	ldi	r30, 0x36	; 54
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	89 83       	std	Y+1, r24	; 0x01
    1876:	09 c0       	rjmp	.+18     	; 0x188a <GPIO_readPort+0x78>
					break;
				case PORTC_ID:
					value =PINC;
    1878:	e3 e3       	ldi	r30, 0x33	; 51
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	89 83       	std	Y+1, r24	; 0x01
    1880:	04 c0       	rjmp	.+8      	; 0x188a <GPIO_readPort+0x78>
					break;
				case PORTD_ID:
					value=PIND;
    1882:	e0 e3       	ldi	r30, 0x30	; 48
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	89 83       	std	Y+1, r24	; 0x01
					break;
				}
			}
	return value;
    188a:	89 81       	ldd	r24, Y+1	; 0x01

}
    188c:	0f 90       	pop	r0
    188e:	0f 90       	pop	r0
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	cf 91       	pop	r28
    1896:	df 91       	pop	r29
    1898:	08 95       	ret

0000189a <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER0_OVF_vect)
{ticks++;
    189a:	1f 92       	push	r1
    189c:	0f 92       	push	r0
    189e:	0f b6       	in	r0, 0x3f	; 63
    18a0:	0f 92       	push	r0
    18a2:	11 24       	eor	r1, r1
    18a4:	2f 93       	push	r18
    18a6:	3f 93       	push	r19
    18a8:	4f 93       	push	r20
    18aa:	5f 93       	push	r21
    18ac:	6f 93       	push	r22
    18ae:	7f 93       	push	r23
    18b0:	8f 93       	push	r24
    18b2:	9f 93       	push	r25
    18b4:	af 93       	push	r26
    18b6:	bf 93       	push	r27
    18b8:	ef 93       	push	r30
    18ba:	ff 93       	push	r31
    18bc:	df 93       	push	r29
    18be:	cf 93       	push	r28
    18c0:	cd b7       	in	r28, 0x3d	; 61
    18c2:	de b7       	in	r29, 0x3e	; 62
    18c4:	80 91 8c 00 	lds	r24, 0x008C
    18c8:	90 91 8d 00 	lds	r25, 0x008D
    18cc:	01 96       	adiw	r24, 0x01	; 1
    18ce:	90 93 8d 00 	sts	0x008D, r25
    18d2:	80 93 8c 00 	sts	0x008C, r24
if(ticks==Ticks){
    18d6:	20 91 8c 00 	lds	r18, 0x008C
    18da:	30 91 8d 00 	lds	r19, 0x008D
    18de:	80 91 8e 00 	lds	r24, 0x008E
    18e2:	90 91 8f 00 	lds	r25, 0x008F
    18e6:	28 17       	cp	r18, r24
    18e8:	39 07       	cpc	r19, r25
    18ea:	59 f4       	brne	.+22     	; 0x1902 <__vector_9+0x68>
	if(g_callBackPtr != NULL_PTR)
    18ec:	80 91 8a 00 	lds	r24, 0x008A
    18f0:	90 91 8b 00 	lds	r25, 0x008B
    18f4:	00 97       	sbiw	r24, 0x00	; 0
    18f6:	29 f0       	breq	.+10     	; 0x1902 <__vector_9+0x68>
	{
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    18f8:	e0 91 8a 00 	lds	r30, 0x008A
    18fc:	f0 91 8b 00 	lds	r31, 0x008B
    1900:	09 95       	icall
	}}
}
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	ff 91       	pop	r31
    1908:	ef 91       	pop	r30
    190a:	bf 91       	pop	r27
    190c:	af 91       	pop	r26
    190e:	9f 91       	pop	r25
    1910:	8f 91       	pop	r24
    1912:	7f 91       	pop	r23
    1914:	6f 91       	pop	r22
    1916:	5f 91       	pop	r21
    1918:	4f 91       	pop	r20
    191a:	3f 91       	pop	r19
    191c:	2f 91       	pop	r18
    191e:	0f 90       	pop	r0
    1920:	0f be       	out	0x3f, r0	; 63
    1922:	0f 90       	pop	r0
    1924:	1f 90       	pop	r1
    1926:	18 95       	reti

00001928 <__vector_19>:
ISR(TIMER0_COMP_vect){
    1928:	1f 92       	push	r1
    192a:	0f 92       	push	r0
    192c:	0f b6       	in	r0, 0x3f	; 63
    192e:	0f 92       	push	r0
    1930:	11 24       	eor	r1, r1
    1932:	2f 93       	push	r18
    1934:	3f 93       	push	r19
    1936:	4f 93       	push	r20
    1938:	5f 93       	push	r21
    193a:	6f 93       	push	r22
    193c:	7f 93       	push	r23
    193e:	8f 93       	push	r24
    1940:	9f 93       	push	r25
    1942:	af 93       	push	r26
    1944:	bf 93       	push	r27
    1946:	ef 93       	push	r30
    1948:	ff 93       	push	r31
    194a:	df 93       	push	r29
    194c:	cf 93       	push	r28
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62

	if(g_callBackPtr != NULL_PTR)
    1952:	80 91 8a 00 	lds	r24, 0x008A
    1956:	90 91 8b 00 	lds	r25, 0x008B
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	49 f0       	breq	.+18     	; 0x1970 <__vector_19+0x48>
	{
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    195e:	e0 91 8a 00 	lds	r30, 0x008A
    1962:	f0 91 8b 00 	lds	r31, 0x008B
    1966:	09 95       	icall
		Ticks=0;
    1968:	10 92 8f 00 	sts	0x008F, r1
    196c:	10 92 8e 00 	sts	0x008E, r1
	}
	}
    1970:	cf 91       	pop	r28
    1972:	df 91       	pop	r29
    1974:	ff 91       	pop	r31
    1976:	ef 91       	pop	r30
    1978:	bf 91       	pop	r27
    197a:	af 91       	pop	r26
    197c:	9f 91       	pop	r25
    197e:	8f 91       	pop	r24
    1980:	7f 91       	pop	r23
    1982:	6f 91       	pop	r22
    1984:	5f 91       	pop	r21
    1986:	4f 91       	pop	r20
    1988:	3f 91       	pop	r19
    198a:	2f 91       	pop	r18
    198c:	0f 90       	pop	r0
    198e:	0f be       	out	0x3f, r0	; 63
    1990:	0f 90       	pop	r0
    1992:	1f 90       	pop	r1
    1994:	18 95       	reti

00001996 <Timer_init>:

void Timer_init(const Timer_ConfigType * Config_Ptr){
    1996:	df 93       	push	r29
    1998:	cf 93       	push	r28
    199a:	00 d0       	rcall	.+0      	; 0x199c <Timer_init+0x6>
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
    19a0:	9a 83       	std	Y+2, r25	; 0x02
    19a2:	89 83       	std	Y+1, r24	; 0x01
	SREG |= (1<<7);
    19a4:	af e5       	ldi	r26, 0x5F	; 95
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	ef e5       	ldi	r30, 0x5F	; 95
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	80 68       	ori	r24, 0x80	; 128
    19b0:	8c 93       	st	X, r24
	Timer_setCallBack(Config_Ptr->a_ptr);
    19b2:	e9 81       	ldd	r30, Y+1	; 0x01
    19b4:	fa 81       	ldd	r31, Y+2	; 0x02
    19b6:	84 81       	ldd	r24, Z+4	; 0x04
    19b8:	95 81       	ldd	r25, Z+5	; 0x05
    19ba:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <Timer_setCallBack>
	TCNT0 = 0; // Set Timer Initial Value 0
    19be:	e2 e5       	ldi	r30, 0x52	; 82
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	10 82       	st	Z, r1
	Ticks= Config_Ptr->Ticks2;
    19c4:	e9 81       	ldd	r30, Y+1	; 0x01
    19c6:	fa 81       	ldd	r31, Y+2	; 0x02
    19c8:	86 81       	ldd	r24, Z+6	; 0x06
    19ca:	88 2f       	mov	r24, r24
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	90 93 8f 00 	sts	0x008F, r25
    19d2:	80 93 8e 00 	sts	0x008E, r24
	OCR0 = Config_Ptr->compare_value;
    19d6:	ac e5       	ldi	r26, 0x5C	; 92
    19d8:	b0 e0       	ldi	r27, 0x00	; 0
    19da:	e9 81       	ldd	r30, Y+1	; 0x01
    19dc:	fa 81       	ldd	r31, Y+2	; 0x02
    19de:	83 81       	ldd	r24, Z+3	; 0x03
    19e0:	8c 93       	st	X, r24
	TIMSK |= (1<<(Config_Ptr->mode));
    19e2:	a9 e5       	ldi	r26, 0x59	; 89
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e9 e5       	ldi	r30, 0x59	; 89
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	48 2f       	mov	r20, r24
    19ee:	e9 81       	ldd	r30, Y+1	; 0x01
    19f0:	fa 81       	ldd	r31, Y+2	; 0x02
    19f2:	81 81       	ldd	r24, Z+1	; 0x01
    19f4:	28 2f       	mov	r18, r24
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	81 e0       	ldi	r24, 0x01	; 1
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	02 c0       	rjmp	.+4      	; 0x1a02 <Timer_init+0x6c>
    19fe:	88 0f       	add	r24, r24
    1a00:	99 1f       	adc	r25, r25
    1a02:	2a 95       	dec	r18
    1a04:	e2 f7       	brpl	.-8      	; 0x19fe <Timer_init+0x68>
    1a06:	84 2b       	or	r24, r20
    1a08:	8c 93       	st	X, r24
	 * 1. Non PWM mode FOC0=1
	 * 2. CTC Mode WGM01=1 & WGM00=0
	 * 3. No need for OC0 in this example so COM00=0 & COM01=0
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<FOC0) | ((Config_Ptr->mode)<<WGM01) | ((Config_Ptr->output)<<COM00);
    1a0a:	a3 e5       	ldi	r26, 0x53	; 83
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a10:	fa 81       	ldd	r31, Y+2	; 0x02
    1a12:	81 81       	ldd	r24, Z+1	; 0x01
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	88 0f       	add	r24, r24
    1a1a:	99 1f       	adc	r25, r25
    1a1c:	88 0f       	add	r24, r24
    1a1e:	99 1f       	adc	r25, r25
    1a20:	88 0f       	add	r24, r24
    1a22:	99 1f       	adc	r25, r25
    1a24:	28 2f       	mov	r18, r24
    1a26:	20 68       	ori	r18, 0x80	; 128
    1a28:	e9 81       	ldd	r30, Y+1	; 0x01
    1a2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1a2c:	82 81       	ldd	r24, Z+2	; 0x02
    1a2e:	88 2f       	mov	r24, r24
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	82 95       	swap	r24
    1a34:	92 95       	swap	r25
    1a36:	90 7f       	andi	r25, 0xF0	; 240
    1a38:	98 27       	eor	r25, r24
    1a3a:	80 7f       	andi	r24, 0xF0	; 240
    1a3c:	98 27       	eor	r25, r24
    1a3e:	82 2b       	or	r24, r18
    1a40:	8c 93       	st	X, r24
	TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->clock);
    1a42:	a3 e5       	ldi	r26, 0x53	; 83
    1a44:	b0 e0       	ldi	r27, 0x00	; 0
    1a46:	e3 e5       	ldi	r30, 0x53	; 83
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	98 2f       	mov	r25, r24
    1a4e:	98 7f       	andi	r25, 0xF8	; 248
    1a50:	e9 81       	ldd	r30, Y+1	; 0x01
    1a52:	fa 81       	ldd	r31, Y+2	; 0x02
    1a54:	80 81       	ld	r24, Z
    1a56:	89 2b       	or	r24, r25
    1a58:	8c 93       	st	X, r24


}
    1a5a:	0f 90       	pop	r0
    1a5c:	0f 90       	pop	r0
    1a5e:	cf 91       	pop	r28
    1a60:	df 91       	pop	r29
    1a62:	08 95       	ret

00001a64 <Timer_setCallBack>:
void Timer_setCallBack(void(*a_ptr)(void))
{
    1a64:	df 93       	push	r29
    1a66:	cf 93       	push	r28
    1a68:	00 d0       	rcall	.+0      	; 0x1a6a <Timer_setCallBack+0x6>
    1a6a:	cd b7       	in	r28, 0x3d	; 61
    1a6c:	de b7       	in	r29, 0x3e	; 62
    1a6e:	9a 83       	std	Y+2, r25	; 0x02
    1a70:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1a72:	89 81       	ldd	r24, Y+1	; 0x01
    1a74:	9a 81       	ldd	r25, Y+2	; 0x02
    1a76:	90 93 8b 00 	sts	0x008B, r25
    1a7a:	80 93 8a 00 	sts	0x008A, r24
}
    1a7e:	0f 90       	pop	r0
    1a80:	0f 90       	pop	r0
    1a82:	cf 91       	pop	r28
    1a84:	df 91       	pop	r29
    1a86:	08 95       	ret

00001a88 <Timer_dinit>:
void Timer_dinit(void){
    1a88:	df 93       	push	r29
    1a8a:	cf 93       	push	r28
    1a8c:	cd b7       	in	r28, 0x3d	; 61
    1a8e:	de b7       	in	r29, 0x3e	; 62
	Ticks=0;
    1a90:	10 92 8f 00 	sts	0x008F, r1
    1a94:	10 92 8e 00 	sts	0x008E, r1
	ticks=0;
    1a98:	10 92 8d 00 	sts	0x008D, r1
    1a9c:	10 92 8c 00 	sts	0x008C, r1
	TCNT0 = 0;
    1aa0:	e2 e5       	ldi	r30, 0x52	; 82
    1aa2:	f0 e0       	ldi	r31, 0x00	; 0
    1aa4:	10 82       	st	Z, r1
	TIMSK = (TCCR0 & 0xFC);
    1aa6:	a9 e5       	ldi	r26, 0x59	; 89
    1aa8:	b0 e0       	ldi	r27, 0x00	; 0
    1aaa:	e3 e5       	ldi	r30, 0x53	; 83
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	8c 7f       	andi	r24, 0xFC	; 252
    1ab2:	8c 93       	st	X, r24
	TIFR |= (1<<TOV0);
    1ab4:	a8 e5       	ldi	r26, 0x58	; 88
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	e8 e5       	ldi	r30, 0x58	; 88
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	81 60       	ori	r24, 0x01	; 1
    1ac0:	8c 93       	st	X, r24
	SREG &= ~(1<<7);
    1ac2:	af e5       	ldi	r26, 0x5F	; 95
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	ef e5       	ldi	r30, 0x5F	; 95
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	8f 77       	andi	r24, 0x7F	; 127
    1ace:	8c 93       	st	X, r24
}
    1ad0:	cf 91       	pop	r28
    1ad2:	df 91       	pop	r29
    1ad4:	08 95       	ret

00001ad6 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const Twi_ConfigType * Config_Ptr)
{
    1ad6:	df 93       	push	r29
    1ad8:	cf 93       	push	r28
    1ada:	00 d0       	rcall	.+0      	; 0x1adc <TWI_init+0x6>
    1adc:	cd b7       	in	r28, 0x3d	; 61
    1ade:	de b7       	in	r29, 0x3e	; 62
    1ae0:	9a 83       	std	Y+2, r25	; 0x02
    1ae2:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = (Config_Ptr->Rate);
    1ae4:	a0 e2       	ldi	r26, 0x20	; 32
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	e9 81       	ldd	r30, Y+1	; 0x01
    1aea:	fa 81       	ldd	r31, Y+2	; 0x02
    1aec:	81 81       	ldd	r24, Z+1	; 0x01
    1aee:	8c 93       	st	X, r24
	TWSR = (Config_Ptr->clock);
    1af0:	a1 e2       	ldi	r26, 0x21	; 33
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	e9 81       	ldd	r30, Y+1	; 0x01
    1af6:	fa 81       	ldd	r31, Y+2	; 0x02
    1af8:	80 81       	ld	r24, Z
    1afa:	8c 93       	st	X, r24
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = (Config_Ptr->address);// my address = 0x01 :)
    1afc:	a2 e2       	ldi	r26, 0x22	; 34
    1afe:	b0 e0       	ldi	r27, 0x00	; 0
    1b00:	e9 81       	ldd	r30, Y+1	; 0x01
    1b02:	fa 81       	ldd	r31, Y+2	; 0x02
    1b04:	82 81       	ldd	r24, Z+2	; 0x02
    1b06:	8c 93       	st	X, r24

    TWCR = (1<<TWEN); /* enable TWI */
    1b08:	e6 e5       	ldi	r30, 0x56	; 86
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	84 e0       	ldi	r24, 0x04	; 4
    1b0e:	80 83       	st	Z, r24
}
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	cf 91       	pop	r28
    1b16:	df 91       	pop	r29
    1b18:	08 95       	ret

00001b1a <TWI_start>:

void TWI_start(void)
{
    1b1a:	df 93       	push	r29
    1b1c:	cf 93       	push	r28
    1b1e:	cd b7       	in	r28, 0x3d	; 61
    1b20:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1b22:	e6 e5       	ldi	r30, 0x56	; 86
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	84 ea       	ldi	r24, 0xA4	; 164
    1b28:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b2a:	e6 e5       	ldi	r30, 0x56	; 86
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	88 23       	and	r24, r24
    1b32:	dc f7       	brge	.-10     	; 0x1b2a <TWI_start+0x10>
}
    1b34:	cf 91       	pop	r28
    1b36:	df 91       	pop	r29
    1b38:	08 95       	ret

00001b3a <TWI_stop>:

void TWI_stop(void)
{
    1b3a:	df 93       	push	r29
    1b3c:	cf 93       	push	r28
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1b42:	e6 e5       	ldi	r30, 0x56	; 86
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	84 e9       	ldi	r24, 0x94	; 148
    1b48:	80 83       	st	Z, r24
}
    1b4a:	cf 91       	pop	r28
    1b4c:	df 91       	pop	r29
    1b4e:	08 95       	ret

00001b50 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1b50:	df 93       	push	r29
    1b52:	cf 93       	push	r28
    1b54:	0f 92       	push	r0
    1b56:	cd b7       	in	r28, 0x3d	; 61
    1b58:	de b7       	in	r29, 0x3e	; 62
    1b5a:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1b5c:	e3 e2       	ldi	r30, 0x23	; 35
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	89 81       	ldd	r24, Y+1	; 0x01
    1b62:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1b64:	e6 e5       	ldi	r30, 0x56	; 86
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	84 e8       	ldi	r24, 0x84	; 132
    1b6a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b6c:	e6 e5       	ldi	r30, 0x56	; 86
    1b6e:	f0 e0       	ldi	r31, 0x00	; 0
    1b70:	80 81       	ld	r24, Z
    1b72:	88 23       	and	r24, r24
    1b74:	dc f7       	brge	.-10     	; 0x1b6c <TWI_writeByte+0x1c>
}
    1b76:	0f 90       	pop	r0
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1b86:	e6 e5       	ldi	r30, 0x56	; 86
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	84 ec       	ldi	r24, 0xC4	; 196
    1b8c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b8e:	e6 e5       	ldi	r30, 0x56	; 86
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	88 23       	and	r24, r24
    1b96:	dc f7       	brge	.-10     	; 0x1b8e <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1b98:	e3 e2       	ldi	r30, 0x23	; 35
    1b9a:	f0 e0       	ldi	r31, 0x00	; 0
    1b9c:	80 81       	ld	r24, Z
}
    1b9e:	cf 91       	pop	r28
    1ba0:	df 91       	pop	r29
    1ba2:	08 95       	ret

00001ba4 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1ba4:	df 93       	push	r29
    1ba6:	cf 93       	push	r28
    1ba8:	cd b7       	in	r28, 0x3d	; 61
    1baa:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1bac:	e6 e5       	ldi	r30, 0x56	; 86
    1bae:	f0 e0       	ldi	r31, 0x00	; 0
    1bb0:	84 e8       	ldi	r24, 0x84	; 132
    1bb2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1bb4:	e6 e5       	ldi	r30, 0x56	; 86
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	80 81       	ld	r24, Z
    1bba:	88 23       	and	r24, r24
    1bbc:	dc f7       	brge	.-10     	; 0x1bb4 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1bbe:	e3 e2       	ldi	r30, 0x23	; 35
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
}
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	08 95       	ret

00001bca <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1bca:	df 93       	push	r29
    1bcc:	cf 93       	push	r28
    1bce:	0f 92       	push	r0
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1bd4:	e1 e2       	ldi	r30, 0x21	; 33
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	88 7f       	andi	r24, 0xF8	; 248
    1bdc:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1bde:	89 81       	ldd	r24, Y+1	; 0x01
}
    1be0:	0f 90       	pop	r0
    1be2:	cf 91       	pop	r28
    1be4:	df 91       	pop	r29
    1be6:	08 95       	ret

00001be8 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const Uart_ConfigType * Config_Ptr)
{
    1be8:	df 93       	push	r29
    1bea:	cf 93       	push	r28
    1bec:	00 d0       	rcall	.+0      	; 0x1bee <UART_init+0x6>
    1bee:	00 d0       	rcall	.+0      	; 0x1bf0 <UART_init+0x8>
    1bf0:	cd b7       	in	r28, 0x3d	; 61
    1bf2:	de b7       	in	r29, 0x3e	; 62
    1bf4:	9c 83       	std	Y+4, r25	; 0x04
    1bf6:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1bf8:	1a 82       	std	Y+2, r1	; 0x02
    1bfa:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = ((Config_Ptr->speed)<<U2X);
    1bfc:	ab e2       	ldi	r26, 0x2B	; 43
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	eb 81       	ldd	r30, Y+3	; 0x03
    1c02:	fc 81       	ldd	r31, Y+4	; 0x04
    1c04:	80 81       	ld	r24, Z
    1c06:	88 0f       	add	r24, r24
    1c08:	8c 93       	st	X, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1c0a:	ea e2       	ldi	r30, 0x2A	; 42
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	88 e1       	ldi	r24, 0x18	; 24
    1c10:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) | (1<<UCSZ0) | (1<<UCSZ1) | (Config_Ptr->StopBit<<USBS) |((Config_Ptr->Mode<<UMSEL)) | ((Config_Ptr->Parity)<<UPM1);
    1c12:	a0 e4       	ldi	r26, 0x40	; 64
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	eb 81       	ldd	r30, Y+3	; 0x03
    1c18:	fc 81       	ldd	r31, Y+4	; 0x04
    1c1a:	83 81       	ldd	r24, Z+3	; 0x03
    1c1c:	88 2f       	mov	r24, r24
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	88 0f       	add	r24, r24
    1c22:	99 1f       	adc	r25, r25
    1c24:	88 0f       	add	r24, r24
    1c26:	99 1f       	adc	r25, r25
    1c28:	88 0f       	add	r24, r24
    1c2a:	99 1f       	adc	r25, r25
    1c2c:	28 2f       	mov	r18, r24
    1c2e:	26 68       	ori	r18, 0x86	; 134
    1c30:	eb 81       	ldd	r30, Y+3	; 0x03
    1c32:	fc 81       	ldd	r31, Y+4	; 0x04
    1c34:	81 81       	ldd	r24, Z+1	; 0x01
    1c36:	88 2f       	mov	r24, r24
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	00 24       	eor	r0, r0
    1c3c:	96 95       	lsr	r25
    1c3e:	87 95       	ror	r24
    1c40:	07 94       	ror	r0
    1c42:	96 95       	lsr	r25
    1c44:	87 95       	ror	r24
    1c46:	07 94       	ror	r0
    1c48:	98 2f       	mov	r25, r24
    1c4a:	80 2d       	mov	r24, r0
    1c4c:	28 2b       	or	r18, r24
    1c4e:	eb 81       	ldd	r30, Y+3	; 0x03
    1c50:	fc 81       	ldd	r31, Y+4	; 0x04
    1c52:	82 81       	ldd	r24, Z+2	; 0x02
    1c54:	88 2f       	mov	r24, r24
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	88 0f       	add	r24, r24
    1c5a:	99 1f       	adc	r25, r25
    1c5c:	82 95       	swap	r24
    1c5e:	92 95       	swap	r25
    1c60:	90 7f       	andi	r25, 0xF0	; 240
    1c62:	98 27       	eor	r25, r24
    1c64:	80 7f       	andi	r24, 0xF0	; 240
    1c66:	98 27       	eor	r25, r24
    1c68:	82 2b       	or	r24, r18
    1c6a:	8c 93       	st	X, r24
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr->baud_rate) * 8UL))) - 1);
    1c6c:	eb 81       	ldd	r30, Y+3	; 0x03
    1c6e:	fc 81       	ldd	r31, Y+4	; 0x04
    1c70:	84 81       	ldd	r24, Z+4	; 0x04
    1c72:	95 81       	ldd	r25, Z+5	; 0x05
    1c74:	a6 81       	ldd	r26, Z+6	; 0x06
    1c76:	b7 81       	ldd	r27, Z+7	; 0x07
    1c78:	88 0f       	add	r24, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	aa 1f       	adc	r26, r26
    1c7e:	bb 1f       	adc	r27, r27
    1c80:	88 0f       	add	r24, r24
    1c82:	99 1f       	adc	r25, r25
    1c84:	aa 1f       	adc	r26, r26
    1c86:	bb 1f       	adc	r27, r27
    1c88:	88 0f       	add	r24, r24
    1c8a:	99 1f       	adc	r25, r25
    1c8c:	aa 1f       	adc	r26, r26
    1c8e:	bb 1f       	adc	r27, r27
    1c90:	9c 01       	movw	r18, r24
    1c92:	ad 01       	movw	r20, r26
    1c94:	80 e4       	ldi	r24, 0x40	; 64
    1c96:	92 e4       	ldi	r25, 0x42	; 66
    1c98:	af e0       	ldi	r26, 0x0F	; 15
    1c9a:	b0 e0       	ldi	r27, 0x00	; 0
    1c9c:	bc 01       	movw	r22, r24
    1c9e:	cd 01       	movw	r24, r26
    1ca0:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <__udivmodsi4>
    1ca4:	da 01       	movw	r26, r20
    1ca6:	c9 01       	movw	r24, r18
    1ca8:	01 97       	sbiw	r24, 0x01	; 1
    1caa:	9a 83       	std	Y+2, r25	; 0x02
    1cac:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    1cae:	e0 e4       	ldi	r30, 0x40	; 64
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	89 81       	ldd	r24, Y+1	; 0x01
    1cb4:	9a 81       	ldd	r25, Y+2	; 0x02
    1cb6:	89 2f       	mov	r24, r25
    1cb8:	99 27       	eor	r25, r25
    1cba:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    1cbc:	e9 e2       	ldi	r30, 0x29	; 41
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
    1cc2:	80 83       	st	Z, r24
}
    1cc4:	0f 90       	pop	r0
    1cc6:	0f 90       	pop	r0
    1cc8:	0f 90       	pop	r0
    1cca:	0f 90       	pop	r0
    1ccc:	cf 91       	pop	r28
    1cce:	df 91       	pop	r29
    1cd0:	08 95       	ret

00001cd2 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    1cd2:	df 93       	push	r29
    1cd4:	cf 93       	push	r28
    1cd6:	0f 92       	push	r0
    1cd8:	cd b7       	in	r28, 0x3d	; 61
    1cda:	de b7       	in	r29, 0x3e	; 62
    1cdc:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1cde:	eb e2       	ldi	r30, 0x2B	; 43
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	80 81       	ld	r24, Z
    1ce4:	88 2f       	mov	r24, r24
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	80 72       	andi	r24, 0x20	; 32
    1cea:	90 70       	andi	r25, 0x00	; 0
    1cec:	00 97       	sbiw	r24, 0x00	; 0
    1cee:	b9 f3       	breq	.-18     	; 0x1cde <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    1cf0:	ec e2       	ldi	r30, 0x2C	; 44
    1cf2:	f0 e0       	ldi	r31, 0x00	; 0
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1cf8:	0f 90       	pop	r0
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	08 95       	ret

00001d00 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	cd b7       	in	r28, 0x3d	; 61
    1d06:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1d08:	eb e2       	ldi	r30, 0x2B	; 43
    1d0a:	f0 e0       	ldi	r31, 0x00	; 0
    1d0c:	80 81       	ld	r24, Z
    1d0e:	88 23       	and	r24, r24
    1d10:	dc f7       	brge	.-10     	; 0x1d08 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    1d12:	ec e2       	ldi	r30, 0x2C	; 44
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	80 81       	ld	r24, Z
}
    1d18:	cf 91       	pop	r28
    1d1a:	df 91       	pop	r29
    1d1c:	08 95       	ret

00001d1e <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1d1e:	df 93       	push	r29
    1d20:	cf 93       	push	r28
    1d22:	00 d0       	rcall	.+0      	; 0x1d24 <UART_sendString+0x6>
    1d24:	0f 92       	push	r0
    1d26:	cd b7       	in	r28, 0x3d	; 61
    1d28:	de b7       	in	r29, 0x3e	; 62
    1d2a:	9b 83       	std	Y+3, r25	; 0x03
    1d2c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1d2e:	19 82       	std	Y+1, r1	; 0x01
    1d30:	0e c0       	rjmp	.+28     	; 0x1d4e <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1d32:	89 81       	ldd	r24, Y+1	; 0x01
    1d34:	28 2f       	mov	r18, r24
    1d36:	30 e0       	ldi	r19, 0x00	; 0
    1d38:	8a 81       	ldd	r24, Y+2	; 0x02
    1d3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d3c:	fc 01       	movw	r30, r24
    1d3e:	e2 0f       	add	r30, r18
    1d40:	f3 1f       	adc	r31, r19
    1d42:	80 81       	ld	r24, Z
    1d44:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <UART_sendByte>
		i++;
    1d48:	89 81       	ldd	r24, Y+1	; 0x01
    1d4a:	8f 5f       	subi	r24, 0xFF	; 255
    1d4c:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	28 2f       	mov	r18, r24
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	9b 81       	ldd	r25, Y+3	; 0x03
    1d58:	fc 01       	movw	r30, r24
    1d5a:	e2 0f       	add	r30, r18
    1d5c:	f3 1f       	adc	r31, r19
    1d5e:	80 81       	ld	r24, Z
    1d60:	88 23       	and	r24, r24
    1d62:	39 f7       	brne	.-50     	; 0x1d32 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    1d64:	0f 90       	pop	r0
    1d66:	0f 90       	pop	r0
    1d68:	0f 90       	pop	r0
    1d6a:	cf 91       	pop	r28
    1d6c:	df 91       	pop	r29
    1d6e:	08 95       	ret

00001d70 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    1d70:	0f 93       	push	r16
    1d72:	1f 93       	push	r17
    1d74:	df 93       	push	r29
    1d76:	cf 93       	push	r28
    1d78:	00 d0       	rcall	.+0      	; 0x1d7a <UART_receiveString+0xa>
    1d7a:	0f 92       	push	r0
    1d7c:	cd b7       	in	r28, 0x3d	; 61
    1d7e:	de b7       	in	r29, 0x3e	; 62
    1d80:	9b 83       	std	Y+3, r25	; 0x03
    1d82:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1d84:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    1d86:	89 81       	ldd	r24, Y+1	; 0x01
    1d88:	28 2f       	mov	r18, r24
    1d8a:	30 e0       	ldi	r19, 0x00	; 0
    1d8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d8e:	9b 81       	ldd	r25, Y+3	; 0x03
    1d90:	8c 01       	movw	r16, r24
    1d92:	02 0f       	add	r16, r18
    1d94:	13 1f       	adc	r17, r19
    1d96:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
    1d9a:	f8 01       	movw	r30, r16
    1d9c:	80 83       	st	Z, r24
    1d9e:	0f c0       	rjmp	.+30     	; 0x1dbe <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    1da0:	89 81       	ldd	r24, Y+1	; 0x01
    1da2:	8f 5f       	subi	r24, 0xFF	; 255
    1da4:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1da6:	89 81       	ldd	r24, Y+1	; 0x01
    1da8:	28 2f       	mov	r18, r24
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	8a 81       	ldd	r24, Y+2	; 0x02
    1dae:	9b 81       	ldd	r25, Y+3	; 0x03
    1db0:	8c 01       	movw	r16, r24
    1db2:	02 0f       	add	r16, r18
    1db4:	13 1f       	adc	r17, r19
    1db6:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <UART_recieveByte>
    1dba:	f8 01       	movw	r30, r16
    1dbc:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
    1dc0:	28 2f       	mov	r18, r24
    1dc2:	30 e0       	ldi	r19, 0x00	; 0
    1dc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc6:	9b 81       	ldd	r25, Y+3	; 0x03
    1dc8:	fc 01       	movw	r30, r24
    1dca:	e2 0f       	add	r30, r18
    1dcc:	f3 1f       	adc	r31, r19
    1dce:	80 81       	ld	r24, Z
    1dd0:	83 32       	cpi	r24, 0x23	; 35
    1dd2:	31 f7       	brne	.-52     	; 0x1da0 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    1dd4:	89 81       	ldd	r24, Y+1	; 0x01
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	8a 81       	ldd	r24, Y+2	; 0x02
    1ddc:	9b 81       	ldd	r25, Y+3	; 0x03
    1dde:	fc 01       	movw	r30, r24
    1de0:	e2 0f       	add	r30, r18
    1de2:	f3 1f       	adc	r31, r19
    1de4:	10 82       	st	Z, r1
}
    1de6:	0f 90       	pop	r0
    1de8:	0f 90       	pop	r0
    1dea:	0f 90       	pop	r0
    1dec:	cf 91       	pop	r28
    1dee:	df 91       	pop	r29
    1df0:	1f 91       	pop	r17
    1df2:	0f 91       	pop	r16
    1df4:	08 95       	ret

00001df6 <__udivmodsi4>:
    1df6:	a1 e2       	ldi	r26, 0x21	; 33
    1df8:	1a 2e       	mov	r1, r26
    1dfa:	aa 1b       	sub	r26, r26
    1dfc:	bb 1b       	sub	r27, r27
    1dfe:	fd 01       	movw	r30, r26
    1e00:	0d c0       	rjmp	.+26     	; 0x1e1c <__udivmodsi4_ep>

00001e02 <__udivmodsi4_loop>:
    1e02:	aa 1f       	adc	r26, r26
    1e04:	bb 1f       	adc	r27, r27
    1e06:	ee 1f       	adc	r30, r30
    1e08:	ff 1f       	adc	r31, r31
    1e0a:	a2 17       	cp	r26, r18
    1e0c:	b3 07       	cpc	r27, r19
    1e0e:	e4 07       	cpc	r30, r20
    1e10:	f5 07       	cpc	r31, r21
    1e12:	20 f0       	brcs	.+8      	; 0x1e1c <__udivmodsi4_ep>
    1e14:	a2 1b       	sub	r26, r18
    1e16:	b3 0b       	sbc	r27, r19
    1e18:	e4 0b       	sbc	r30, r20
    1e1a:	f5 0b       	sbc	r31, r21

00001e1c <__udivmodsi4_ep>:
    1e1c:	66 1f       	adc	r22, r22
    1e1e:	77 1f       	adc	r23, r23
    1e20:	88 1f       	adc	r24, r24
    1e22:	99 1f       	adc	r25, r25
    1e24:	1a 94       	dec	r1
    1e26:	69 f7       	brne	.-38     	; 0x1e02 <__udivmodsi4_loop>
    1e28:	60 95       	com	r22
    1e2a:	70 95       	com	r23
    1e2c:	80 95       	com	r24
    1e2e:	90 95       	com	r25
    1e30:	9b 01       	movw	r18, r22
    1e32:	ac 01       	movw	r20, r24
    1e34:	bd 01       	movw	r22, r26
    1e36:	cf 01       	movw	r24, r30
    1e38:	08 95       	ret

00001e3a <__prologue_saves__>:
    1e3a:	2f 92       	push	r2
    1e3c:	3f 92       	push	r3
    1e3e:	4f 92       	push	r4
    1e40:	5f 92       	push	r5
    1e42:	6f 92       	push	r6
    1e44:	7f 92       	push	r7
    1e46:	8f 92       	push	r8
    1e48:	9f 92       	push	r9
    1e4a:	af 92       	push	r10
    1e4c:	bf 92       	push	r11
    1e4e:	cf 92       	push	r12
    1e50:	df 92       	push	r13
    1e52:	ef 92       	push	r14
    1e54:	ff 92       	push	r15
    1e56:	0f 93       	push	r16
    1e58:	1f 93       	push	r17
    1e5a:	cf 93       	push	r28
    1e5c:	df 93       	push	r29
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
    1e62:	ca 1b       	sub	r28, r26
    1e64:	db 0b       	sbc	r29, r27
    1e66:	0f b6       	in	r0, 0x3f	; 63
    1e68:	f8 94       	cli
    1e6a:	de bf       	out	0x3e, r29	; 62
    1e6c:	0f be       	out	0x3f, r0	; 63
    1e6e:	cd bf       	out	0x3d, r28	; 61
    1e70:	09 94       	ijmp

00001e72 <__epilogue_restores__>:
    1e72:	2a 88       	ldd	r2, Y+18	; 0x12
    1e74:	39 88       	ldd	r3, Y+17	; 0x11
    1e76:	48 88       	ldd	r4, Y+16	; 0x10
    1e78:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e7a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e7c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e7e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e80:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e82:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e84:	b9 84       	ldd	r11, Y+9	; 0x09
    1e86:	c8 84       	ldd	r12, Y+8	; 0x08
    1e88:	df 80       	ldd	r13, Y+7	; 0x07
    1e8a:	ee 80       	ldd	r14, Y+6	; 0x06
    1e8c:	fd 80       	ldd	r15, Y+5	; 0x05
    1e8e:	0c 81       	ldd	r16, Y+4	; 0x04
    1e90:	1b 81       	ldd	r17, Y+3	; 0x03
    1e92:	aa 81       	ldd	r26, Y+2	; 0x02
    1e94:	b9 81       	ldd	r27, Y+1	; 0x01
    1e96:	ce 0f       	add	r28, r30
    1e98:	d1 1d       	adc	r29, r1
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	de bf       	out	0x3e, r29	; 62
    1ea0:	0f be       	out	0x3f, r0	; 63
    1ea2:	cd bf       	out	0x3d, r28	; 61
    1ea4:	ed 01       	movw	r28, r26
    1ea6:	08 95       	ret

00001ea8 <_exit>:
    1ea8:	f8 94       	cli

00001eaa <__stop_program>:
    1eaa:	ff cf       	rjmp	.-2      	; 0x1eaa <__stop_program>
