/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jun  1 14:00:25 2015
 *                 Full Compile MD5 Checksum  2e2a4b2a1837f7e0ab5d87920e1fefea
 *                     (minus title and desc)
 *                 MD5 Checksum               0f6a6df1c9cda13f790393eb45ad8cf3
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16185
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_00_EQ_H__
#define BCHP_DS_A_00_EQ_H__

/***************************************************************************
 *DS_A_00_EQ - Downstream Equalizer Registers
 ***************************************************************************/
#define BCHP_DS_A_00_EQ_CFL_CTL                  0x04320800 /* [RW] Carrier Frequency Loop Control Register */
#define BCHP_DS_A_00_EQ_CFL_INT                  0x04320804 /* [RW] Carrier Frequency Loop Integrator Register */
#define BCHP_DS_A_00_EQ_FFE_CTL1                 0x04320808 /* [RW] FFE Control Register1 */
#define BCHP_DS_A_00_EQ_FFE_CTL2                 0x0432080c /* [RW] FFE Control Register2 */
#define BCHP_DS_A_00_EQ_DFE_CTL1                 0x04320890 /* [RW] DFE Control Register1 */
#define BCHP_DS_A_00_EQ_DFE_CTL2                 0x04320894 /* [RW] DFE Control Register1 */
#define BCHP_DS_A_00_EQ_CWC1_CTL                 0x04320928 /* [RW] CWC1 Control Register */
#define BCHP_DS_A_00_EQ_CWC1_COEFFS              0x0432092c /* [RW] CWC1 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_00_EQ_CWC1_FCW                 0x04320930 /* [RW] CWC1 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_00_EQ_CWC1_INT                 0x04320934 /* [RW] CWC1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS           0x04320938 /* [RW] CWC1 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_00_EQ_CWC2_CTL                 0x0432093c /* [RW] CWC2 Control Register */
#define BCHP_DS_A_00_EQ_CWC2_COEFFS              0x04320940 /* [RW] CWC2 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_00_EQ_CWC2_FCW                 0x04320944 /* [RW] CWC2 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_00_EQ_CWC2_INT                 0x04320948 /* [RW] CWC2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS           0x0432094c /* [RW] CWC2 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_00_EQ_CWC3_CTL                 0x04320950 /* [RW] CWC3 Control Register */
#define BCHP_DS_A_00_EQ_CWC3_COEFFS              0x04320954 /* [RW] CWC3 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_00_EQ_CWC3_FCW                 0x04320958 /* [RW] CWC3 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_00_EQ_CWC3_INT                 0x0432095c /* [RW] CWC3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS           0x04320960 /* [RW] CWC3 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_00_EQ_CWC4_CTL                 0x04320964 /* [RW] CWC4 Control Register */
#define BCHP_DS_A_00_EQ_CWC4_COEFFS              0x04320968 /* [RW] CWC4 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_00_EQ_CWC4_FCW                 0x0432096c /* [RW] CWC4 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_00_EQ_CWC4_INT                 0x04320970 /* [RW] CWC4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS           0x04320974 /* [RW] CWC4 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL               0x04320978 /* [RW] HUMAGC Control Register */
#define BCHP_DS_A_00_EQ_HUMAGC_FN                0x0432097c /* [RW] HUMAGC FN Register */
#define BCHP_DS_A_00_EQ_HUMAGC_GACC              0x04320980 /* [RW] HUMAGC Gain Accumulator Register */
#define BCHP_DS_A_00_EQ_CPL_CTL                  0x04320984 /* [RW] Carrier Phase Loop Control Register */
#define BCHP_DS_A_00_EQ_CPL_COEFFS               0x04320988 /* [RW] Carrier Phase Loop Coefficient Register */
#define BCHP_DS_A_00_EQ_CPL_THRESH               0x0432098c /* [RW] Carrier Phase Loop Threshold Register */
#define BCHP_DS_A_00_EQ_CPL_INT                  0x04320990 /* [RW] Carrier Phase Loop Integrator Register */
#define BCHP_DS_A_00_EQ_CPL_PA                   0x04320994 /* [RW] Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_A_00_EQ_SLC_CTL                  0x04320998 /* [RW] Slicer Control Register */
#define BCHP_DS_A_00_EQ_SLC_MOD                  0x0432099c /* [RW] External CMA and RCA Modulus Register */
#define BCHP_DS_A_00_EQ_SLC_THRESH_1             0x043209a0 /* [RW] Burst Noise Carrier Threshold and EQ Register */
#define BCHP_DS_A_00_EQ_SLC_THRESH_2             0x043209a4 /* [RW] Burst Noise SNR register */
#define BCHP_DS_A_00_EQ_SLC_SOFT                 0x043209a8 /* [RW] Slicer Soft Decision Register */
#define BCHP_DS_A_00_EQ_SNR_CTL1                 0x043209ac /* [RW] Slicer SNR Control 1 */
#define BCHP_DS_A_00_EQ_SNR_CTL2                 0x043209b0 /* [RW] Slicer SNR Control 2 */
#define BCHP_DS_A_00_EQ_SNR_ERR_INT              0x043209b4 /* [RW] SNR Error Integrator */
#define BCHP_DS_A_00_EQ_SNRAVG_ERR_INT           0x043209b8 /* [RW] SNRAVG Error Integrator */
#define BCHP_DS_A_00_EQ_BND_CTL                  0x043209bc /* [RW] BND Control Register */
#define BCHP_DS_A_00_EQ_BND_THRESH               0x043209c0 /* [RW] BND Threshold Register */
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL             0x043209c4 /* [RW] FFT DATA Control Register */
#define BCHP_DS_A_00_EQ_SW_SPARE1                0x043209c8 /* [RW] Reserved for software use */
#define BCHP_DS_A_00_EQ_SW_SPARE2                0x043209cc /* [RW] Reserved for software use */

/***************************************************************************
 *CFL_CTL - Carrier Frequency Loop Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CFL_CTL :: ECO_SPARE_0 [31:29] */
#define BCHP_DS_A_00_EQ_CFL_CTL_ECO_SPARE_0_MASK                   0xe0000000
#define BCHP_DS_A_00_EQ_CFL_CTL_ECO_SPARE_0_SHIFT                  29
#define BCHP_DS_A_00_EQ_CFL_CTL_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_00_EQ :: CFL_CTL :: DDFS_FRZ [28:28] */
#define BCHP_DS_A_00_EQ_CFL_CTL_DDFS_FRZ_MASK                      0x10000000
#define BCHP_DS_A_00_EQ_CFL_CTL_DDFS_FRZ_SHIFT                     28
#define BCHP_DS_A_00_EQ_CFL_CTL_DDFS_FRZ_DEFAULT                   0x00000000

/* DS_A_00_EQ :: CFL_CTL :: FCW [27:12] */
#define BCHP_DS_A_00_EQ_CFL_CTL_FCW_MASK                           0x0ffff000
#define BCHP_DS_A_00_EQ_CFL_CTL_FCW_SHIFT                          12
#define BCHP_DS_A_00_EQ_CFL_CTL_FCW_DEFAULT                        0x00000000

/* DS_A_00_EQ :: CFL_CTL :: KL [11:07] */
#define BCHP_DS_A_00_EQ_CFL_CTL_KL_MASK                            0x00000f80
#define BCHP_DS_A_00_EQ_CFL_CTL_KL_SHIFT                           7
#define BCHP_DS_A_00_EQ_CFL_CTL_KL_DEFAULT                         0x0000001f

/* DS_A_00_EQ :: CFL_CTL :: KI [06:02] */
#define BCHP_DS_A_00_EQ_CFL_CTL_KI_MASK                            0x0000007c
#define BCHP_DS_A_00_EQ_CFL_CTL_KI_SHIFT                           2
#define BCHP_DS_A_00_EQ_CFL_CTL_KI_DEFAULT                         0x0000001f

/* DS_A_00_EQ :: CFL_CTL :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_CFL_CTL_FRZ_MASK                           0x00000002
#define BCHP_DS_A_00_EQ_CFL_CTL_FRZ_SHIFT                          1
#define BCHP_DS_A_00_EQ_CFL_CTL_FRZ_DEFAULT                        0x00000001

/* DS_A_00_EQ :: CFL_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CFL_CTL_RESET_MASK                         0x00000001
#define BCHP_DS_A_00_EQ_CFL_CTL_RESET_SHIFT                        0
#define BCHP_DS_A_00_EQ_CFL_CTL_RESET_DEFAULT                      0x00000001

/***************************************************************************
 *CFL_INT - Carrier Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CFL_INT :: INT [31:00] */
#define BCHP_DS_A_00_EQ_CFL_INT_INT_MASK                           0xffffffff
#define BCHP_DS_A_00_EQ_CFL_INT_INT_SHIFT                          0
#define BCHP_DS_A_00_EQ_CFL_INT_INT_DEFAULT                        0x00000000

/***************************************************************************
 *FFE_CTL1 - FFE Control Register1
 ***************************************************************************/
/* DS_A_00_EQ :: FFE_CTL1 :: ECO_SPARE_1 [31:22] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_1_MASK                  0xffc00000
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_1_SHIFT                 22
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: FFE_CTL1 :: MAIN [21:16] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_MAIN_MASK                         0x003f0000
#define BCHP_DS_A_00_EQ_FFE_CTL1_MAIN_SHIFT                        16
#define BCHP_DS_A_00_EQ_FFE_CTL1_MAIN_DEFAULT                      0x0000001f

/* DS_A_00_EQ :: FFE_CTL1 :: LENGTH [15:10] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_LENGTH_MASK                       0x0000fc00
#define BCHP_DS_A_00_EQ_FFE_CTL1_LENGTH_SHIFT                      10
#define BCHP_DS_A_00_EQ_FFE_CTL1_LENGTH_DEFAULT                    0x00000020

/* DS_A_00_EQ :: FFE_CTL1 :: URATE [09:08] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_URATE_MASK                        0x00000300
#define BCHP_DS_A_00_EQ_FFE_CTL1_URATE_SHIFT                       8
#define BCHP_DS_A_00_EQ_FFE_CTL1_URATE_DEFAULT                     0x00000000

/* DS_A_00_EQ :: FFE_CTL1 :: SLMS [07:07] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_SLMS_MASK                         0x00000080
#define BCHP_DS_A_00_EQ_FFE_CTL1_SLMS_SHIFT                        7
#define BCHP_DS_A_00_EQ_FFE_CTL1_SLMS_DEFAULT                      0x00000000

/* DS_A_00_EQ :: FFE_CTL1 :: ECO_SPARE_0 [06:06] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_0_MASK                  0x00000040
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_0_SHIFT                 6
#define BCHP_DS_A_00_EQ_FFE_CTL1_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: FFE_CTL1 :: FRZ_PRE [05:05] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_PRE_MASK                      0x00000020
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_PRE_SHIFT                     5
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_PRE_DEFAULT                   0x00000001

/* DS_A_00_EQ :: FFE_CTL1 :: FRZ_MAIN_REAL [04:04] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_REAL_MASK                0x00000010
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_REAL_SHIFT               4
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_REAL_DEFAULT             0x00000001

/* DS_A_00_EQ :: FFE_CTL1 :: FRZ_MAIN_IMAG [03:03] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_IMAG_MASK                0x00000008
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_IMAG_SHIFT               3
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MAIN_IMAG_DEFAULT             0x00000001

/* DS_A_00_EQ :: FFE_CTL1 :: FRZ_POST [02:02] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_POST_MASK                     0x00000004
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_POST_SHIFT                    2
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_POST_DEFAULT                  0x00000001

/* DS_A_00_EQ :: FFE_CTL1 :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_MASK                          0x00000002
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_SHIFT                         1
#define BCHP_DS_A_00_EQ_FFE_CTL1_FRZ_DEFAULT                       0x00000001

/* DS_A_00_EQ :: FFE_CTL1 :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_FFE_CTL1_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_FFE_CTL1_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_FFE_CTL1_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *FFE_CTL2 - FFE Control Register2
 ***************************************************************************/
/* DS_A_00_EQ :: FFE_CTL2 :: ECO_SPARE_0 [31:30] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_ECO_SPARE_0_MASK                  0xc0000000
#define BCHP_DS_A_00_EQ_FFE_CTL2_ECO_SPARE_0_SHIFT                 30
#define BCHP_DS_A_00_EQ_FFE_CTL2_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: FFE_CTL2 :: STEP_PRE [29:25] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_PRE_MASK                     0x3e000000
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_PRE_SHIFT                    25
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_PRE_DEFAULT                  0x0000001f

/* DS_A_00_EQ :: FFE_CTL2 :: LEAK_PRE [24:20] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_PRE_MASK                     0x01f00000
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_PRE_SHIFT                    20
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_PRE_DEFAULT                  0x0000001f

/* DS_A_00_EQ :: FFE_CTL2 :: STEP_MAIN [19:15] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_MAIN_MASK                    0x000f8000
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_MAIN_SHIFT                   15
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_MAIN_DEFAULT                 0x0000001f

/* DS_A_00_EQ :: FFE_CTL2 :: LEAK_MAIN [14:10] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_MAIN_MASK                    0x00007c00
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_MAIN_SHIFT                   10
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_MAIN_DEFAULT                 0x0000001f

/* DS_A_00_EQ :: FFE_CTL2 :: STEP_POST [09:05] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_POST_MASK                    0x000003e0
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_POST_SHIFT                   5
#define BCHP_DS_A_00_EQ_FFE_CTL2_STEP_POST_DEFAULT                 0x0000001f

/* DS_A_00_EQ :: FFE_CTL2 :: LEAK_POST [04:00] */
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_POST_MASK                    0x0000001f
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_POST_SHIFT                   0
#define BCHP_DS_A_00_EQ_FFE_CTL2_LEAK_POST_DEFAULT                 0x0000001f

/***************************************************************************
 *FFE_COEFFS_%i - FFE Coefficient Register
 ***************************************************************************/
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_ARRAY_BASE                    0x04320810
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_ARRAY_START                   0
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_ARRAY_END                     31
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *FFE_COEFFS_%i - FFE Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: FFE_COEFFS_i :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_IMSB_MASK                     0xffff0000
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_IMSB_SHIFT                    16
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_IMSB_DEFAULT                  0x00000000

/* DS_A_00_EQ :: FFE_COEFFS_i :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_QMSB_MASK                     0x0000ffff
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_QMSB_SHIFT                    0
#define BCHP_DS_A_00_EQ_FFE_COEFFS_i_QMSB_DEFAULT                  0x00000000


/***************************************************************************
 *DFE_CTL1 - DFE Control Register1
 ***************************************************************************/
/* DS_A_00_EQ :: DFE_CTL1 :: ECO_SPARE_1 [31:14] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_1_MASK                  0xffffc000
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_1_SHIFT                 14
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: DFE_CTL1 :: LENGTH [13:08] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_LENGTH_MASK                       0x00003f00
#define BCHP_DS_A_00_EQ_DFE_CTL1_LENGTH_SHIFT                      8
#define BCHP_DS_A_00_EQ_DFE_CTL1_LENGTH_DEFAULT                    0x00000024

/* DS_A_00_EQ :: DFE_CTL1 :: ECO_SPARE_0 [07:05] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_0_MASK                  0x000000e0
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_0_SHIFT                 5
#define BCHP_DS_A_00_EQ_DFE_CTL1_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: DFE_CTL1 :: URATE [04:03] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_URATE_MASK                        0x00000018
#define BCHP_DS_A_00_EQ_DFE_CTL1_URATE_SHIFT                       3
#define BCHP_DS_A_00_EQ_DFE_CTL1_URATE_DEFAULT                     0x00000000

/* DS_A_00_EQ :: DFE_CTL1 :: SLMS [02:02] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_SLMS_MASK                         0x00000004
#define BCHP_DS_A_00_EQ_DFE_CTL1_SLMS_SHIFT                        2
#define BCHP_DS_A_00_EQ_DFE_CTL1_SLMS_DEFAULT                      0x00000000

/* DS_A_00_EQ :: DFE_CTL1 :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_FRZ_MASK                          0x00000002
#define BCHP_DS_A_00_EQ_DFE_CTL1_FRZ_SHIFT                         1
#define BCHP_DS_A_00_EQ_DFE_CTL1_FRZ_DEFAULT                       0x00000001

/* DS_A_00_EQ :: DFE_CTL1 :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_DFE_CTL1_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_DFE_CTL1_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_DFE_CTL1_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *DFE_CTL2 - DFE Control Register1
 ***************************************************************************/
/* DS_A_00_EQ :: DFE_CTL2 :: ECO_SPARE_1 [31:31] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_1_MASK                  0x80000000
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_1_SHIFT                 31
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: DFE_CTL2 :: FRZ_PRE [30:30] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_PRE_MASK                      0x40000000
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_PRE_SHIFT                     30
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_PRE_DEFAULT                   0x00000001

/* DS_A_00_EQ :: DFE_CTL2 :: STEP_PRE [29:25] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_PRE_MASK                     0x3e000000
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_PRE_SHIFT                    25
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_PRE_DEFAULT                  0x0000001f

/* DS_A_00_EQ :: DFE_CTL2 :: LEAK_PRE [24:20] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_PRE_MASK                     0x01f00000
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_PRE_SHIFT                    20
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_PRE_DEFAULT                  0x0000001f

/* DS_A_00_EQ :: DFE_CTL2 :: ECO_SPARE_0 [19:11] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_0_MASK                  0x000ff800
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_0_SHIFT                 11
#define BCHP_DS_A_00_EQ_DFE_CTL2_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: DFE_CTL2 :: FRZ_POST [10:10] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_POST_MASK                     0x00000400
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_POST_SHIFT                    10
#define BCHP_DS_A_00_EQ_DFE_CTL2_FRZ_POST_DEFAULT                  0x00000001

/* DS_A_00_EQ :: DFE_CTL2 :: STEP_POST [09:05] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_POST_MASK                    0x000003e0
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_POST_SHIFT                   5
#define BCHP_DS_A_00_EQ_DFE_CTL2_STEP_POST_DEFAULT                 0x0000001f

/* DS_A_00_EQ :: DFE_CTL2 :: LEAK_POST [04:00] */
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_POST_MASK                    0x0000001f
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_POST_SHIFT                   0
#define BCHP_DS_A_00_EQ_DFE_CTL2_LEAK_POST_DEFAULT                 0x0000001f

/***************************************************************************
 *DFE_COEFFS_%i - DFE Coefficient Register
 ***************************************************************************/
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_ARRAY_BASE                    0x04320898
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_ARRAY_START                   0
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_ARRAY_END                     35
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *DFE_COEFFS_%i - DFE Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: DFE_COEFFS_i :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_IMSB_MASK                     0xffff0000
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_IMSB_SHIFT                    16
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_IMSB_DEFAULT                  0x00000000

/* DS_A_00_EQ :: DFE_COEFFS_i :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_QMSB_MASK                     0x0000ffff
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_QMSB_SHIFT                    0
#define BCHP_DS_A_00_EQ_DFE_COEFFS_i_QMSB_DEFAULT                  0x00000000


/***************************************************************************
 *CWC1_CTL - CWC1 Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC1_CTL :: ECO_SPARE_2 [31:29] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_2_MASK                  0xe0000000
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_2_SHIFT                 29
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_2_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC1_CTL :: KS [28:24] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_KS_MASK                           0x1f000000
#define BCHP_DS_A_00_EQ_CWC1_CTL_KS_SHIFT                          24
#define BCHP_DS_A_00_EQ_CWC1_CTL_KS_DEFAULT                        0x0000001f

/* DS_A_00_EQ :: CWC1_CTL :: ECO_SPARE_1 [23:21] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_1_MASK                  0x00e00000
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_1_SHIFT                 21
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC1_CTL :: LEAK [20:16] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_LEAK_MASK                         0x001f0000
#define BCHP_DS_A_00_EQ_CWC1_CTL_LEAK_SHIFT                        16
#define BCHP_DS_A_00_EQ_CWC1_CTL_LEAK_DEFAULT                      0x0000001f

/* DS_A_00_EQ :: CWC1_CTL :: ECO_SPARE_0 [15:08] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_0_MASK                  0x0000ff00
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_0_SHIFT                 8
#define BCHP_DS_A_00_EQ_CWC1_CTL_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC1_CTL :: CWC_RESET [07:07] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_CWC_RESET_MASK                    0x00000080
#define BCHP_DS_A_00_EQ_CWC1_CTL_CWC_RESET_SHIFT                   7
#define BCHP_DS_A_00_EQ_CWC1_CTL_CWC_RESET_DEFAULT                 0x00000000

/* DS_A_00_EQ :: CWC1_CTL :: LF_LIMIT [06:04] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_LF_LIMIT_MASK                     0x00000070
#define BCHP_DS_A_00_EQ_CWC1_CTL_LF_LIMIT_SHIFT                    4
#define BCHP_DS_A_00_EQ_CWC1_CTL_LF_LIMIT_DEFAULT                  0x00000007

/* DS_A_00_EQ :: CWC1_CTL :: MODE [03:03] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_MODE_MASK                         0x00000008
#define BCHP_DS_A_00_EQ_CWC1_CTL_MODE_SHIFT                        3
#define BCHP_DS_A_00_EQ_CWC1_CTL_MODE_DEFAULT                      0x00000000

/* DS_A_00_EQ :: CWC1_CTL :: FRZ_EQ [02:02] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_EQ_MASK                       0x00000004
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_EQ_SHIFT                      2
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_EQ_DEFAULT                    0x00000001

/* DS_A_00_EQ :: CWC1_CTL :: FRZ_LOOP [01:01] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_LOOP_MASK                     0x00000002
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_LOOP_SHIFT                    1
#define BCHP_DS_A_00_EQ_CWC1_CTL_FRZ_LOOP_DEFAULT                  0x00000001

/* DS_A_00_EQ :: CWC1_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CWC1_CTL_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_CWC1_CTL_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC1_CTL_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *CWC1_COEFFS - CWC1 Phase/Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC1_COEFFS :: KL [31:16] */
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KL_MASK                        0xffff0000
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KL_SHIFT                       16
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KL_DEFAULT                     0x00000000

/* DS_A_00_EQ :: CWC1_COEFFS :: KI [15:00] */
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KI_MASK                        0x0000ffff
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KI_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC1_COEFFS_KI_DEFAULT                     0x00000000

/***************************************************************************
 *CWC1_FCW - CWC1 Phase/Frequency Loop Frequency Control Word Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC1_FCW :: FCW [31:03] */
#define BCHP_DS_A_00_EQ_CWC1_FCW_FCW_MASK                          0xfffffff8
#define BCHP_DS_A_00_EQ_CWC1_FCW_FCW_SHIFT                         3
#define BCHP_DS_A_00_EQ_CWC1_FCW_FCW_DEFAULT                       0x00000000

/* DS_A_00_EQ :: CWC1_FCW :: ECO_SPARE_0 [02:00] */
#define BCHP_DS_A_00_EQ_CWC1_FCW_ECO_SPARE_0_MASK                  0x00000007
#define BCHP_DS_A_00_EQ_CWC1_FCW_ECO_SPARE_0_SHIFT                 0
#define BCHP_DS_A_00_EQ_CWC1_FCW_ECO_SPARE_0_DEFAULT               0x00000000

/***************************************************************************
 *CWC1_INT - CWC1 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC1_INT :: INT [31:00] */
#define BCHP_DS_A_00_EQ_CWC1_INT_INT_MASK                          0xffffffff
#define BCHP_DS_A_00_EQ_CWC1_INT_INT_SHIFT                         0
#define BCHP_DS_A_00_EQ_CWC1_INT_INT_DEFAULT                       0x00000000

/***************************************************************************
 *CWC1_EQ_COEFFS - CWC1 EQ Real and Imaginary Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC1_EQ_COEFFS :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_IMSB_MASK                   0xffff0000
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_IMSB_SHIFT                  16
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_IMSB_DEFAULT                0x00000000

/* DS_A_00_EQ :: CWC1_EQ_COEFFS :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_QMSB_MASK                   0x0000ffff
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_QMSB_SHIFT                  0
#define BCHP_DS_A_00_EQ_CWC1_EQ_COEFFS_QMSB_DEFAULT                0x00000000

/***************************************************************************
 *CWC2_CTL - CWC2 Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC2_CTL :: ECO_SPARE_2 [31:29] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_2_MASK                  0xe0000000
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_2_SHIFT                 29
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_2_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC2_CTL :: KS [28:24] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_KS_MASK                           0x1f000000
#define BCHP_DS_A_00_EQ_CWC2_CTL_KS_SHIFT                          24
#define BCHP_DS_A_00_EQ_CWC2_CTL_KS_DEFAULT                        0x0000001f

/* DS_A_00_EQ :: CWC2_CTL :: ECO_SPARE_1 [23:21] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_1_MASK                  0x00e00000
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_1_SHIFT                 21
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC2_CTL :: LEAK [20:16] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_LEAK_MASK                         0x001f0000
#define BCHP_DS_A_00_EQ_CWC2_CTL_LEAK_SHIFT                        16
#define BCHP_DS_A_00_EQ_CWC2_CTL_LEAK_DEFAULT                      0x0000001f

/* DS_A_00_EQ :: CWC2_CTL :: ECO_SPARE_0 [15:08] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_0_MASK                  0x0000ff00
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_0_SHIFT                 8
#define BCHP_DS_A_00_EQ_CWC2_CTL_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC2_CTL :: CWC_RESET [07:07] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_CWC_RESET_MASK                    0x00000080
#define BCHP_DS_A_00_EQ_CWC2_CTL_CWC_RESET_SHIFT                   7
#define BCHP_DS_A_00_EQ_CWC2_CTL_CWC_RESET_DEFAULT                 0x00000000

/* DS_A_00_EQ :: CWC2_CTL :: LF_LIMIT [06:04] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_LF_LIMIT_MASK                     0x00000070
#define BCHP_DS_A_00_EQ_CWC2_CTL_LF_LIMIT_SHIFT                    4
#define BCHP_DS_A_00_EQ_CWC2_CTL_LF_LIMIT_DEFAULT                  0x00000007

/* DS_A_00_EQ :: CWC2_CTL :: MODE [03:03] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_MODE_MASK                         0x00000008
#define BCHP_DS_A_00_EQ_CWC2_CTL_MODE_SHIFT                        3
#define BCHP_DS_A_00_EQ_CWC2_CTL_MODE_DEFAULT                      0x00000000

/* DS_A_00_EQ :: CWC2_CTL :: FRZ_EQ [02:02] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_EQ_MASK                       0x00000004
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_EQ_SHIFT                      2
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_EQ_DEFAULT                    0x00000001

/* DS_A_00_EQ :: CWC2_CTL :: FRZ_LOOP [01:01] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_LOOP_MASK                     0x00000002
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_LOOP_SHIFT                    1
#define BCHP_DS_A_00_EQ_CWC2_CTL_FRZ_LOOP_DEFAULT                  0x00000001

/* DS_A_00_EQ :: CWC2_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CWC2_CTL_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_CWC2_CTL_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC2_CTL_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *CWC2_COEFFS - CWC2 Phase/Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC2_COEFFS :: KL [31:16] */
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KL_MASK                        0xffff0000
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KL_SHIFT                       16
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KL_DEFAULT                     0x00000000

/* DS_A_00_EQ :: CWC2_COEFFS :: KI [15:00] */
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KI_MASK                        0x0000ffff
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KI_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC2_COEFFS_KI_DEFAULT                     0x00000000

/***************************************************************************
 *CWC2_FCW - CWC2 Phase/Frequency Loop Frequency Control Word Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC2_FCW :: FCW [31:03] */
#define BCHP_DS_A_00_EQ_CWC2_FCW_FCW_MASK                          0xfffffff8
#define BCHP_DS_A_00_EQ_CWC2_FCW_FCW_SHIFT                         3
#define BCHP_DS_A_00_EQ_CWC2_FCW_FCW_DEFAULT                       0x00000000

/* DS_A_00_EQ :: CWC2_FCW :: ECO_SPARE_0 [02:00] */
#define BCHP_DS_A_00_EQ_CWC2_FCW_ECO_SPARE_0_MASK                  0x00000007
#define BCHP_DS_A_00_EQ_CWC2_FCW_ECO_SPARE_0_SHIFT                 0
#define BCHP_DS_A_00_EQ_CWC2_FCW_ECO_SPARE_0_DEFAULT               0x00000000

/***************************************************************************
 *CWC2_INT - CWC2 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC2_INT :: INT [31:00] */
#define BCHP_DS_A_00_EQ_CWC2_INT_INT_MASK                          0xffffffff
#define BCHP_DS_A_00_EQ_CWC2_INT_INT_SHIFT                         0
#define BCHP_DS_A_00_EQ_CWC2_INT_INT_DEFAULT                       0x00000000

/***************************************************************************
 *CWC2_EQ_COEFFS - CWC2 EQ Real and Imaginary Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC2_EQ_COEFFS :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_IMSB_MASK                   0xffff0000
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_IMSB_SHIFT                  16
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_IMSB_DEFAULT                0x00000000

/* DS_A_00_EQ :: CWC2_EQ_COEFFS :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_QMSB_MASK                   0x0000ffff
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_QMSB_SHIFT                  0
#define BCHP_DS_A_00_EQ_CWC2_EQ_COEFFS_QMSB_DEFAULT                0x00000000

/***************************************************************************
 *CWC3_CTL - CWC3 Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC3_CTL :: ECO_SPARE_2 [31:29] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_2_MASK                  0xe0000000
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_2_SHIFT                 29
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_2_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC3_CTL :: KS [28:24] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_KS_MASK                           0x1f000000
#define BCHP_DS_A_00_EQ_CWC3_CTL_KS_SHIFT                          24
#define BCHP_DS_A_00_EQ_CWC3_CTL_KS_DEFAULT                        0x0000001f

/* DS_A_00_EQ :: CWC3_CTL :: ECO_SPARE_1 [23:21] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_1_MASK                  0x00e00000
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_1_SHIFT                 21
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC3_CTL :: LEAK [20:16] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_LEAK_MASK                         0x001f0000
#define BCHP_DS_A_00_EQ_CWC3_CTL_LEAK_SHIFT                        16
#define BCHP_DS_A_00_EQ_CWC3_CTL_LEAK_DEFAULT                      0x0000001f

/* DS_A_00_EQ :: CWC3_CTL :: ECO_SPARE_0 [15:08] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_0_MASK                  0x0000ff00
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_0_SHIFT                 8
#define BCHP_DS_A_00_EQ_CWC3_CTL_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC3_CTL :: CWC_RESET [07:07] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_CWC_RESET_MASK                    0x00000080
#define BCHP_DS_A_00_EQ_CWC3_CTL_CWC_RESET_SHIFT                   7
#define BCHP_DS_A_00_EQ_CWC3_CTL_CWC_RESET_DEFAULT                 0x00000000

/* DS_A_00_EQ :: CWC3_CTL :: LF_LIMIT [06:04] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_LF_LIMIT_MASK                     0x00000070
#define BCHP_DS_A_00_EQ_CWC3_CTL_LF_LIMIT_SHIFT                    4
#define BCHP_DS_A_00_EQ_CWC3_CTL_LF_LIMIT_DEFAULT                  0x00000007

/* DS_A_00_EQ :: CWC3_CTL :: MODE [03:03] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_MODE_MASK                         0x00000008
#define BCHP_DS_A_00_EQ_CWC3_CTL_MODE_SHIFT                        3
#define BCHP_DS_A_00_EQ_CWC3_CTL_MODE_DEFAULT                      0x00000000

/* DS_A_00_EQ :: CWC3_CTL :: FRZ_EQ [02:02] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_EQ_MASK                       0x00000004
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_EQ_SHIFT                      2
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_EQ_DEFAULT                    0x00000001

/* DS_A_00_EQ :: CWC3_CTL :: FRZ_LOOP [01:01] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_LOOP_MASK                     0x00000002
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_LOOP_SHIFT                    1
#define BCHP_DS_A_00_EQ_CWC3_CTL_FRZ_LOOP_DEFAULT                  0x00000001

/* DS_A_00_EQ :: CWC3_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CWC3_CTL_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_CWC3_CTL_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC3_CTL_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *CWC3_COEFFS - CWC3 Phase/Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC3_COEFFS :: KL [31:16] */
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KL_MASK                        0xffff0000
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KL_SHIFT                       16
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KL_DEFAULT                     0x00000000

/* DS_A_00_EQ :: CWC3_COEFFS :: KI [15:00] */
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KI_MASK                        0x0000ffff
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KI_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC3_COEFFS_KI_DEFAULT                     0x00000000

/***************************************************************************
 *CWC3_FCW - CWC3 Phase/Frequency Loop Frequency Control Word Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC3_FCW :: FCW [31:03] */
#define BCHP_DS_A_00_EQ_CWC3_FCW_FCW_MASK                          0xfffffff8
#define BCHP_DS_A_00_EQ_CWC3_FCW_FCW_SHIFT                         3
#define BCHP_DS_A_00_EQ_CWC3_FCW_FCW_DEFAULT                       0x00000000

/* DS_A_00_EQ :: CWC3_FCW :: ECO_SPARE_0 [02:00] */
#define BCHP_DS_A_00_EQ_CWC3_FCW_ECO_SPARE_0_MASK                  0x00000007
#define BCHP_DS_A_00_EQ_CWC3_FCW_ECO_SPARE_0_SHIFT                 0
#define BCHP_DS_A_00_EQ_CWC3_FCW_ECO_SPARE_0_DEFAULT               0x00000000

/***************************************************************************
 *CWC3_INT - CWC3 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC3_INT :: INT [31:00] */
#define BCHP_DS_A_00_EQ_CWC3_INT_INT_MASK                          0xffffffff
#define BCHP_DS_A_00_EQ_CWC3_INT_INT_SHIFT                         0
#define BCHP_DS_A_00_EQ_CWC3_INT_INT_DEFAULT                       0x00000000

/***************************************************************************
 *CWC3_EQ_COEFFS - CWC3 EQ Real and Imaginary Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC3_EQ_COEFFS :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_IMSB_MASK                   0xffff0000
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_IMSB_SHIFT                  16
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_IMSB_DEFAULT                0x00000000

/* DS_A_00_EQ :: CWC3_EQ_COEFFS :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_QMSB_MASK                   0x0000ffff
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_QMSB_SHIFT                  0
#define BCHP_DS_A_00_EQ_CWC3_EQ_COEFFS_QMSB_DEFAULT                0x00000000

/***************************************************************************
 *CWC4_CTL - CWC4 Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC4_CTL :: ECO_SPARE_2 [31:29] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_2_MASK                  0xe0000000
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_2_SHIFT                 29
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_2_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC4_CTL :: KS [28:24] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_KS_MASK                           0x1f000000
#define BCHP_DS_A_00_EQ_CWC4_CTL_KS_SHIFT                          24
#define BCHP_DS_A_00_EQ_CWC4_CTL_KS_DEFAULT                        0x0000001f

/* DS_A_00_EQ :: CWC4_CTL :: ECO_SPARE_1 [23:21] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_1_MASK                  0x00e00000
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_1_SHIFT                 21
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC4_CTL :: LEAK [20:16] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_LEAK_MASK                         0x001f0000
#define BCHP_DS_A_00_EQ_CWC4_CTL_LEAK_SHIFT                        16
#define BCHP_DS_A_00_EQ_CWC4_CTL_LEAK_DEFAULT                      0x0000001f

/* DS_A_00_EQ :: CWC4_CTL :: ECO_SPARE_0 [15:08] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_0_MASK                  0x0000ff00
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_0_SHIFT                 8
#define BCHP_DS_A_00_EQ_CWC4_CTL_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: CWC4_CTL :: CWC_RESET [07:07] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_CWC_RESET_MASK                    0x00000080
#define BCHP_DS_A_00_EQ_CWC4_CTL_CWC_RESET_SHIFT                   7
#define BCHP_DS_A_00_EQ_CWC4_CTL_CWC_RESET_DEFAULT                 0x00000000

/* DS_A_00_EQ :: CWC4_CTL :: LF_LIMIT [06:04] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_LF_LIMIT_MASK                     0x00000070
#define BCHP_DS_A_00_EQ_CWC4_CTL_LF_LIMIT_SHIFT                    4
#define BCHP_DS_A_00_EQ_CWC4_CTL_LF_LIMIT_DEFAULT                  0x00000007

/* DS_A_00_EQ :: CWC4_CTL :: MODE [03:03] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_MODE_MASK                         0x00000008
#define BCHP_DS_A_00_EQ_CWC4_CTL_MODE_SHIFT                        3
#define BCHP_DS_A_00_EQ_CWC4_CTL_MODE_DEFAULT                      0x00000000

/* DS_A_00_EQ :: CWC4_CTL :: FRZ_EQ [02:02] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_EQ_MASK                       0x00000004
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_EQ_SHIFT                      2
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_EQ_DEFAULT                    0x00000001

/* DS_A_00_EQ :: CWC4_CTL :: FRZ_LOOP [01:01] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_LOOP_MASK                     0x00000002
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_LOOP_SHIFT                    1
#define BCHP_DS_A_00_EQ_CWC4_CTL_FRZ_LOOP_DEFAULT                  0x00000001

/* DS_A_00_EQ :: CWC4_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CWC4_CTL_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_CWC4_CTL_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC4_CTL_RESET_DEFAULT                     0x00000001

/***************************************************************************
 *CWC4_COEFFS - CWC4 Phase/Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC4_COEFFS :: KL [31:16] */
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KL_MASK                        0xffff0000
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KL_SHIFT                       16
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KL_DEFAULT                     0x00000000

/* DS_A_00_EQ :: CWC4_COEFFS :: KI [15:00] */
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KI_MASK                        0x0000ffff
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KI_SHIFT                       0
#define BCHP_DS_A_00_EQ_CWC4_COEFFS_KI_DEFAULT                     0x00000000

/***************************************************************************
 *CWC4_FCW - CWC4 Phase/Frequency Loop Frequency Control Word Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC4_FCW :: FCW [31:03] */
#define BCHP_DS_A_00_EQ_CWC4_FCW_FCW_MASK                          0xfffffff8
#define BCHP_DS_A_00_EQ_CWC4_FCW_FCW_SHIFT                         3
#define BCHP_DS_A_00_EQ_CWC4_FCW_FCW_DEFAULT                       0x00000000

/* DS_A_00_EQ :: CWC4_FCW :: ECO_SPARE_0 [02:00] */
#define BCHP_DS_A_00_EQ_CWC4_FCW_ECO_SPARE_0_MASK                  0x00000007
#define BCHP_DS_A_00_EQ_CWC4_FCW_ECO_SPARE_0_SHIFT                 0
#define BCHP_DS_A_00_EQ_CWC4_FCW_ECO_SPARE_0_DEFAULT               0x00000000

/***************************************************************************
 *CWC4_INT - CWC4 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC4_INT :: INT [31:00] */
#define BCHP_DS_A_00_EQ_CWC4_INT_INT_MASK                          0xffffffff
#define BCHP_DS_A_00_EQ_CWC4_INT_INT_SHIFT                         0
#define BCHP_DS_A_00_EQ_CWC4_INT_INT_DEFAULT                       0x00000000

/***************************************************************************
 *CWC4_EQ_COEFFS - CWC4 EQ Real and Imaginary Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: CWC4_EQ_COEFFS :: IMSB [31:16] */
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_IMSB_MASK                   0xffff0000
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_IMSB_SHIFT                  16
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_IMSB_DEFAULT                0x00000000

/* DS_A_00_EQ :: CWC4_EQ_COEFFS :: QMSB [15:00] */
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_QMSB_MASK                   0x0000ffff
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_QMSB_SHIFT                  0
#define BCHP_DS_A_00_EQ_CWC4_EQ_COEFFS_QMSB_DEFAULT                0x00000000

/***************************************************************************
 *HUMAGC_CTL - HUMAGC Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: HUMAGC_CTL :: GACC_OFFSET [31:24] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GACC_OFFSET_MASK                0xff000000
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GACC_OFFSET_SHIFT               24
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GACC_OFFSET_DEFAULT             0x00000040

/* DS_A_00_EQ :: HUMAGC_CTL :: ECO_SPARE_1 [23:23] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_ECO_SPARE_1_MASK                0x00800000
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_ECO_SPARE_1_SHIFT               23
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_ECO_SPARE_1_DEFAULT             0x00000000

/* DS_A_00_EQ :: HUMAGC_CTL :: HUMAGC_ENABLE [22:22] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_HUMAGC_ENABLE_MASK              0x00400000
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_HUMAGC_ENABLE_SHIFT             22
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_HUMAGC_ENABLE_DEFAULT           0x00000000

/* DS_A_00_EQ :: HUMAGC_CTL :: GA_LEAK_SEL [21:21] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_SEL_MASK                0x00200000
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_SEL_SHIFT               21
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_SEL_DEFAULT             0x00000000

/* DS_A_00_EQ :: HUMAGC_CTL :: GA_LEAK [20:16] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_MASK                    0x001f0000
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_SHIFT                   16
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_GA_LEAK_DEFAULT                 0x0000001f

/* DS_A_00_EQ :: HUMAGC_CTL :: KL [15:02] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_KL_MASK                         0x0000fffc
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_KL_SHIFT                        2
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_KL_DEFAULT                      0x00000000

/* DS_A_00_EQ :: HUMAGC_CTL :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_FRZ_MASK                        0x00000002
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_FRZ_SHIFT                       1
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_FRZ_DEFAULT                     0x00000001

/* DS_A_00_EQ :: HUMAGC_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_RESET_MASK                      0x00000001
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_RESET_SHIFT                     0
#define BCHP_DS_A_00_EQ_HUMAGC_CTL_RESET_DEFAULT                   0x00000001

/***************************************************************************
 *HUMAGC_FN - HUMAGC FN Register
 ***************************************************************************/
/* DS_A_00_EQ :: HUMAGC_FN :: ECO_SPARE_0 [31:21] */
#define BCHP_DS_A_00_EQ_HUMAGC_FN_ECO_SPARE_0_MASK                 0xffe00000
#define BCHP_DS_A_00_EQ_HUMAGC_FN_ECO_SPARE_0_SHIFT                21
#define BCHP_DS_A_00_EQ_HUMAGC_FN_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_00_EQ :: HUMAGC_FN :: FN_EXT_MOD [20:20] */
#define BCHP_DS_A_00_EQ_HUMAGC_FN_FN_EXT_MOD_MASK                  0x00100000
#define BCHP_DS_A_00_EQ_HUMAGC_FN_FN_EXT_MOD_SHIFT                 20
#define BCHP_DS_A_00_EQ_HUMAGC_FN_FN_EXT_MOD_DEFAULT               0x00000000

/* DS_A_00_EQ :: HUMAGC_FN :: AMP_ERR_SEL [19:19] */
#define BCHP_DS_A_00_EQ_HUMAGC_FN_AMP_ERR_SEL_MASK                 0x00080000
#define BCHP_DS_A_00_EQ_HUMAGC_FN_AMP_ERR_SEL_SHIFT                19
#define BCHP_DS_A_00_EQ_HUMAGC_FN_AMP_ERR_SEL_DEFAULT              0x00000000

/* DS_A_00_EQ :: HUMAGC_FN :: GAIN [18:16] */
#define BCHP_DS_A_00_EQ_HUMAGC_FN_GAIN_MASK                        0x00070000
#define BCHP_DS_A_00_EQ_HUMAGC_FN_GAIN_SHIFT                       16
#define BCHP_DS_A_00_EQ_HUMAGC_FN_GAIN_DEFAULT                     0x00000000

/* DS_A_00_EQ :: HUMAGC_FN :: MOD [15:00] */
#define BCHP_DS_A_00_EQ_HUMAGC_FN_MOD_MASK                         0x0000ffff
#define BCHP_DS_A_00_EQ_HUMAGC_FN_MOD_SHIFT                        0
#define BCHP_DS_A_00_EQ_HUMAGC_FN_MOD_DEFAULT                      0x00000000

/***************************************************************************
 *HUMAGC_GACC - HUMAGC Gain Accumulator Register
 ***************************************************************************/
/* DS_A_00_EQ :: HUMAGC_GACC :: GACC [31:06] */
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_GACC_MASK                      0xffffffc0
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_GACC_SHIFT                     6
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_GACC_DEFAULT                   0x00000000

/* DS_A_00_EQ :: HUMAGC_GACC :: ECO_SPARE_0 [05:00] */
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_ECO_SPARE_0_MASK               0x0000003f
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_ECO_SPARE_0_SHIFT              0
#define BCHP_DS_A_00_EQ_HUMAGC_GACC_ECO_SPARE_0_DEFAULT            0x00000000

/***************************************************************************
 *CPL_CTL - Carrier Phase Loop Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: CPL_CTL :: ECO_SPARE_2 [31:30] */
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_2_MASK                   0xc0000000
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_2_SHIFT                  30
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_2_DEFAULT                0x00000000

/* DS_A_00_EQ :: CPL_CTL :: PA_LEAK_SEL [29:29] */
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_SEL_MASK                   0x20000000
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_SEL_SHIFT                  29
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_SEL_DEFAULT                0x00000000

/* DS_A_00_EQ :: CPL_CTL :: PA_LEAK [28:24] */
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_MASK                       0x1f000000
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_SHIFT                      24
#define BCHP_DS_A_00_EQ_CPL_CTL_PA_LEAK_DEFAULT                    0x0000001f

/* DS_A_00_EQ :: CPL_CTL :: ECO_SPARE_1 [23:22] */
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_1_MASK                   0x00c00000
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_1_SHIFT                  22
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_1_DEFAULT                0x00000000

/* DS_A_00_EQ :: CPL_CTL :: INT_LEAK_SEL [21:21] */
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_SEL_MASK                  0x00200000
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_SEL_SHIFT                 21
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_SEL_DEFAULT               0x00000000

/* DS_A_00_EQ :: CPL_CTL :: INT_LEAK [20:16] */
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_MASK                      0x001f0000
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_SHIFT                     16
#define BCHP_DS_A_00_EQ_CPL_CTL_INT_LEAK_DEFAULT                   0x0000001f

/* DS_A_00_EQ :: CPL_CTL :: ECO_SPARE_0 [15:02] */
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_0_MASK                   0x0000fffc
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_0_SHIFT                  2
#define BCHP_DS_A_00_EQ_CPL_CTL_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_00_EQ :: CPL_CTL :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_CPL_CTL_FRZ_MASK                           0x00000002
#define BCHP_DS_A_00_EQ_CPL_CTL_FRZ_SHIFT                          1
#define BCHP_DS_A_00_EQ_CPL_CTL_FRZ_DEFAULT                        0x00000001

/* DS_A_00_EQ :: CPL_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_CPL_CTL_RESET_MASK                         0x00000001
#define BCHP_DS_A_00_EQ_CPL_CTL_RESET_SHIFT                        0
#define BCHP_DS_A_00_EQ_CPL_CTL_RESET_DEFAULT                      0x00000001

/***************************************************************************
 *CPL_COEFFS - Carrier Phase Loop Coefficient Register
 ***************************************************************************/
/* DS_A_00_EQ :: CPL_COEFFS :: KL [31:16] */
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KL_MASK                         0xffff0000
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KL_SHIFT                        16
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KL_DEFAULT                      0x00000000

/* DS_A_00_EQ :: CPL_COEFFS :: KI [15:00] */
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KI_MASK                         0x0000ffff
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KI_SHIFT                        0
#define BCHP_DS_A_00_EQ_CPL_COEFFS_KI_DEFAULT                      0x00000000

/***************************************************************************
 *CPL_THRESH - Carrier Phase Loop Threshold Register
 ***************************************************************************/
/* DS_A_00_EQ :: CPL_THRESH :: SWEEP [31:20] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_SWEEP_MASK                      0xfff00000
#define BCHP_DS_A_00_EQ_CPL_THRESH_SWEEP_SHIFT                     20
#define BCHP_DS_A_00_EQ_CPL_THRESH_SWEEP_DEFAULT                   0x00000000

/* DS_A_00_EQ :: CPL_THRESH :: ECO_SPARE_1 [19:16] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_1_MASK                0x000f0000
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_1_SHIFT               16
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_1_DEFAULT             0x00000000

/* DS_A_00_EQ :: CPL_THRESH :: THRESH [15:06] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_MASK                     0x0000ffc0
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_SHIFT                    6
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_DEFAULT                  0x00000000

/* DS_A_00_EQ :: CPL_THRESH :: ECO_SPARE_0 [05:02] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_0_MASK                0x0000003c
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_0_SHIFT               2
#define BCHP_DS_A_00_EQ_CPL_THRESH_ECO_SPARE_0_DEFAULT             0x00000000

/* DS_A_00_EQ :: CPL_THRESH :: ERR_DIAG [01:01] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_ERR_DIAG_MASK                   0x00000002
#define BCHP_DS_A_00_EQ_CPL_THRESH_ERR_DIAG_SHIFT                  1
#define BCHP_DS_A_00_EQ_CPL_THRESH_ERR_DIAG_DEFAULT                0x00000000

/* DS_A_00_EQ :: CPL_THRESH :: THRESH_EN [00:00] */
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_EN_MASK                  0x00000001
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_EN_SHIFT                 0
#define BCHP_DS_A_00_EQ_CPL_THRESH_THRESH_EN_DEFAULT               0x00000000

/***************************************************************************
 *CPL_INT - Carrier Phase Loop Integrator Register
 ***************************************************************************/
/* DS_A_00_EQ :: CPL_INT :: INT [31:02] */
#define BCHP_DS_A_00_EQ_CPL_INT_INT_MASK                           0xfffffffc
#define BCHP_DS_A_00_EQ_CPL_INT_INT_SHIFT                          2
#define BCHP_DS_A_00_EQ_CPL_INT_INT_DEFAULT                        0x00000000

/* DS_A_00_EQ :: CPL_INT :: ECO_SPARE_0 [01:00] */
#define BCHP_DS_A_00_EQ_CPL_INT_ECO_SPARE_0_MASK                   0x00000003
#define BCHP_DS_A_00_EQ_CPL_INT_ECO_SPARE_0_SHIFT                  0
#define BCHP_DS_A_00_EQ_CPL_INT_ECO_SPARE_0_DEFAULT                0x00000000

/***************************************************************************
 *CPL_PA - Carrier Phase Loop Phase Accumulator
 ***************************************************************************/
/* DS_A_00_EQ :: CPL_PA :: PA [31:06] */
#define BCHP_DS_A_00_EQ_CPL_PA_PA_MASK                             0xffffffc0
#define BCHP_DS_A_00_EQ_CPL_PA_PA_SHIFT                            6
#define BCHP_DS_A_00_EQ_CPL_PA_PA_DEFAULT                          0x00000000

/* DS_A_00_EQ :: CPL_PA :: ECO_SPARE_0 [05:00] */
#define BCHP_DS_A_00_EQ_CPL_PA_ECO_SPARE_0_MASK                    0x0000003f
#define BCHP_DS_A_00_EQ_CPL_PA_ECO_SPARE_0_SHIFT                   0
#define BCHP_DS_A_00_EQ_CPL_PA_ECO_SPARE_0_DEFAULT                 0x00000000

/***************************************************************************
 *SLC_CTL - Slicer Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: SLC_CTL :: CARRIER_AND [31:31] */
#define BCHP_DS_A_00_EQ_SLC_CTL_CARRIER_AND_MASK                   0x80000000
#define BCHP_DS_A_00_EQ_SLC_CTL_CARRIER_AND_SHIFT                  31
#define BCHP_DS_A_00_EQ_SLC_CTL_CARRIER_AND_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: EQ_AND [30:30] */
#define BCHP_DS_A_00_EQ_SLC_CTL_EQ_AND_MASK                        0x40000000
#define BCHP_DS_A_00_EQ_SLC_CTL_EQ_AND_SHIFT                       30
#define BCHP_DS_A_00_EQ_SLC_CTL_EQ_AND_DEFAULT                     0x00000000

/* DS_A_00_EQ :: SLC_CTL :: ERROR_SWITCH [29:29] */
#define BCHP_DS_A_00_EQ_SLC_CTL_ERROR_SWITCH_MASK                  0x20000000
#define BCHP_DS_A_00_EQ_SLC_CTL_ERROR_SWITCH_SHIFT                 29
#define BCHP_DS_A_00_EQ_SLC_CTL_ERROR_SWITCH_DEFAULT               0x00000000

/* DS_A_00_EQ :: SLC_CTL :: DD_ERR_CLIP [28:28] */
#define BCHP_DS_A_00_EQ_SLC_CTL_DD_ERR_CLIP_MASK                   0x10000000
#define BCHP_DS_A_00_EQ_SLC_CTL_DD_ERR_CLIP_SHIFT                  28
#define BCHP_DS_A_00_EQ_SLC_CTL_DD_ERR_CLIP_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: ECO_SPARE_0 [27:12] */
#define BCHP_DS_A_00_EQ_SLC_CTL_ECO_SPARE_0_MASK                   0x0ffff000
#define BCHP_DS_A_00_EQ_SLC_CTL_ECO_SPARE_0_SHIFT                  12
#define BCHP_DS_A_00_EQ_SLC_CTL_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: CMA_EXT_MOD [11:11] */
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_EXT_MOD_MASK                   0x00000800
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_EXT_MOD_SHIFT                  11
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_EXT_MOD_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: RCA_EXT_MOD [10:10] */
#define BCHP_DS_A_00_EQ_SLC_CTL_RCA_EXT_MOD_MASK                   0x00000400
#define BCHP_DS_A_00_EQ_SLC_CTL_RCA_EXT_MOD_SHIFT                  10
#define BCHP_DS_A_00_EQ_SLC_CTL_RCA_EXT_MOD_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: DFECMA_SOFT [09:09] */
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SOFT_MASK                   0x00000200
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SOFT_SHIFT                  9
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SOFT_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_CTL :: DFECMA_SLC_MODE [08:06] */
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SLC_MODE_MASK               0x000001c0
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SLC_MODE_SHIFT              6
#define BCHP_DS_A_00_EQ_SLC_CTL_DFECMA_SLC_MODE_DEFAULT            0x00000000

/* DS_A_00_EQ :: SLC_CTL :: CMA [05:05] */
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_MASK                           0x00000020
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_SHIFT                          5
#define BCHP_DS_A_00_EQ_SLC_CTL_CMA_DEFAULT                        0x00000000

/* DS_A_00_EQ :: SLC_CTL :: SLC_MODE [04:02] */
#define BCHP_DS_A_00_EQ_SLC_CTL_SLC_MODE_MASK                      0x0000001c
#define BCHP_DS_A_00_EQ_SLC_CTL_SLC_MODE_SHIFT                     2
#define BCHP_DS_A_00_EQ_SLC_CTL_SLC_MODE_DEFAULT                   0x00000000

/* DS_A_00_EQ :: SLC_CTL :: FRZ [01:01] */
#define BCHP_DS_A_00_EQ_SLC_CTL_FRZ_MASK                           0x00000002
#define BCHP_DS_A_00_EQ_SLC_CTL_FRZ_SHIFT                          1
#define BCHP_DS_A_00_EQ_SLC_CTL_FRZ_DEFAULT                        0x00000001

/* DS_A_00_EQ :: SLC_CTL :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_SLC_CTL_RESET_MASK                         0x00000001
#define BCHP_DS_A_00_EQ_SLC_CTL_RESET_SHIFT                        0
#define BCHP_DS_A_00_EQ_SLC_CTL_RESET_DEFAULT                      0x00000001

/***************************************************************************
 *SLC_MOD - External CMA and RCA Modulus Register
 ***************************************************************************/
/* DS_A_00_EQ :: SLC_MOD :: CMA_MOD [31:16] */
#define BCHP_DS_A_00_EQ_SLC_MOD_CMA_MOD_MASK                       0xffff0000
#define BCHP_DS_A_00_EQ_SLC_MOD_CMA_MOD_SHIFT                      16
#define BCHP_DS_A_00_EQ_SLC_MOD_CMA_MOD_DEFAULT                    0x00000000

/* DS_A_00_EQ :: SLC_MOD :: ECO_SPARE_0 [15:10] */
#define BCHP_DS_A_00_EQ_SLC_MOD_ECO_SPARE_0_MASK                   0x0000fc00
#define BCHP_DS_A_00_EQ_SLC_MOD_ECO_SPARE_0_SHIFT                  10
#define BCHP_DS_A_00_EQ_SLC_MOD_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_00_EQ :: SLC_MOD :: RCA_MOD [09:00] */
#define BCHP_DS_A_00_EQ_SLC_MOD_RCA_MOD_MASK                       0x000003ff
#define BCHP_DS_A_00_EQ_SLC_MOD_RCA_MOD_SHIFT                      0
#define BCHP_DS_A_00_EQ_SLC_MOD_RCA_MOD_DEFAULT                    0x00000000

/***************************************************************************
 *SLC_THRESH_1 - Burst Noise Carrier Threshold and EQ Register
 ***************************************************************************/
/* DS_A_00_EQ :: SLC_THRESH_1 :: CARRIER_THRESH [31:16] */
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_CARRIER_THRESH_MASK           0xffff0000
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_CARRIER_THRESH_SHIFT          16
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_CARRIER_THRESH_DEFAULT        0x00000000

/* DS_A_00_EQ :: SLC_THRESH_1 :: EQ_THRESH [15:00] */
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_EQ_THRESH_MASK                0x0000ffff
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_EQ_THRESH_SHIFT               0
#define BCHP_DS_A_00_EQ_SLC_THRESH_1_EQ_THRESH_DEFAULT             0x00000000

/***************************************************************************
 *SLC_THRESH_2 - Burst Noise SNR register
 ***************************************************************************/
/* DS_A_00_EQ :: SLC_THRESH_2 :: SNR_THRESH [31:16] */
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_SNR_THRESH_MASK               0xffff0000
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_SNR_THRESH_SHIFT              16
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_SNR_THRESH_DEFAULT            0x00000000

/* DS_A_00_EQ :: SLC_THRESH_2 :: ECO_SPARE_0 [15:00] */
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_ECO_SPARE_0_MASK              0x0000ffff
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_ECO_SPARE_0_SHIFT             0
#define BCHP_DS_A_00_EQ_SLC_THRESH_2_ECO_SPARE_0_DEFAULT           0x00000000

/***************************************************************************
 *SLC_SOFT - Slicer Soft Decision Register
 ***************************************************************************/
/* DS_A_00_EQ :: SLC_SOFT :: ISOFT [31:16] */
#define BCHP_DS_A_00_EQ_SLC_SOFT_ISOFT_MASK                        0xffff0000
#define BCHP_DS_A_00_EQ_SLC_SOFT_ISOFT_SHIFT                       16
#define BCHP_DS_A_00_EQ_SLC_SOFT_ISOFT_DEFAULT                     0x00000000

/* DS_A_00_EQ :: SLC_SOFT :: QSOFT [15:00] */
#define BCHP_DS_A_00_EQ_SLC_SOFT_QSOFT_MASK                        0x0000ffff
#define BCHP_DS_A_00_EQ_SLC_SOFT_QSOFT_SHIFT                       0
#define BCHP_DS_A_00_EQ_SLC_SOFT_QSOFT_DEFAULT                     0x00000000

/***************************************************************************
 *SNR_CTL1 - Slicer SNR Control 1
 ***************************************************************************/
/* DS_A_00_EQ :: SNR_CTL1 :: SNR_THRESH_HI [31:08] */
#define BCHP_DS_A_00_EQ_SNR_CTL1_SNR_THRESH_HI_MASK                0xffffff00
#define BCHP_DS_A_00_EQ_SNR_CTL1_SNR_THRESH_HI_SHIFT               8
#define BCHP_DS_A_00_EQ_SNR_CTL1_SNR_THRESH_HI_DEFAULT             0x00000000

/* DS_A_00_EQ :: SNR_CTL1 :: ECO_SPARE_0 [07:04] */
#define BCHP_DS_A_00_EQ_SNR_CTL1_ECO_SPARE_0_MASK                  0x000000f0
#define BCHP_DS_A_00_EQ_SNR_CTL1_ECO_SPARE_0_SHIFT                 4
#define BCHP_DS_A_00_EQ_SNR_CTL1_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_EQ :: SNR_CTL1 :: BW [03:01] */
#define BCHP_DS_A_00_EQ_SNR_CTL1_BW_MASK                           0x0000000e
#define BCHP_DS_A_00_EQ_SNR_CTL1_BW_SHIFT                          1
#define BCHP_DS_A_00_EQ_SNR_CTL1_BW_DEFAULT                        0x00000000

/* DS_A_00_EQ :: SNR_CTL1 :: RESET [00:00] */
#define BCHP_DS_A_00_EQ_SNR_CTL1_RESET_MASK                        0x00000001
#define BCHP_DS_A_00_EQ_SNR_CTL1_RESET_SHIFT                       0
#define BCHP_DS_A_00_EQ_SNR_CTL1_RESET_DEFAULT                     0x00000000

/***************************************************************************
 *SNR_CTL2 - Slicer SNR Control 2
 ***************************************************************************/
/* DS_A_00_EQ :: SNR_CTL2 :: SNR_THRESH_LOW [31:08] */
#define BCHP_DS_A_00_EQ_SNR_CTL2_SNR_THRESH_LOW_MASK               0xffffff00
#define BCHP_DS_A_00_EQ_SNR_CTL2_SNR_THRESH_LOW_SHIFT              8
#define BCHP_DS_A_00_EQ_SNR_CTL2_SNR_THRESH_LOW_DEFAULT            0x00000000

/* DS_A_00_EQ :: SNR_CTL2 :: BWAVG [07:04] */
#define BCHP_DS_A_00_EQ_SNR_CTL2_BWAVG_MASK                        0x000000f0
#define BCHP_DS_A_00_EQ_SNR_CTL2_BWAVG_SHIFT                       4
#define BCHP_DS_A_00_EQ_SNR_CTL2_BWAVG_DEFAULT                     0x00000000

/* DS_A_00_EQ :: SNR_CTL2 :: ECO_SPARE_0 [03:00] */
#define BCHP_DS_A_00_EQ_SNR_CTL2_ECO_SPARE_0_MASK                  0x0000000f
#define BCHP_DS_A_00_EQ_SNR_CTL2_ECO_SPARE_0_SHIFT                 0
#define BCHP_DS_A_00_EQ_SNR_CTL2_ECO_SPARE_0_DEFAULT               0x00000000

/***************************************************************************
 *SNR_ERR_INT - SNR Error Integrator
 ***************************************************************************/
/* DS_A_00_EQ :: SNR_ERR_INT :: ERROR_VAL [31:00] */
#define BCHP_DS_A_00_EQ_SNR_ERR_INT_ERROR_VAL_MASK                 0xffffffff
#define BCHP_DS_A_00_EQ_SNR_ERR_INT_ERROR_VAL_SHIFT                0
#define BCHP_DS_A_00_EQ_SNR_ERR_INT_ERROR_VAL_DEFAULT              0x00000000

/***************************************************************************
 *SNRAVG_ERR_INT - SNRAVG Error Integrator
 ***************************************************************************/
/* DS_A_00_EQ :: SNRAVG_ERR_INT :: ERROR_VAL [31:00] */
#define BCHP_DS_A_00_EQ_SNRAVG_ERR_INT_ERROR_VAL_MASK              0xffffffff
#define BCHP_DS_A_00_EQ_SNRAVG_ERR_INT_ERROR_VAL_SHIFT             0
#define BCHP_DS_A_00_EQ_SNRAVG_ERR_INT_ERROR_VAL_DEFAULT           0x00000000

/***************************************************************************
 *BND_CTL - BND Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: BND_CTL :: ECO_SPARE_0 [31:29] */
#define BCHP_DS_A_00_EQ_BND_CTL_ECO_SPARE_0_MASK                   0xe0000000
#define BCHP_DS_A_00_EQ_BND_CTL_ECO_SPARE_0_SHIFT                  29
#define BCHP_DS_A_00_EQ_BND_CTL_ECO_SPARE_0_DEFAULT                0x00000000

/* DS_A_00_EQ :: BND_CTL :: FEC_SOFT_SEL [28:28] */
#define BCHP_DS_A_00_EQ_BND_CTL_FEC_SOFT_SEL_MASK                  0x10000000
#define BCHP_DS_A_00_EQ_BND_CTL_FEC_SOFT_SEL_SHIFT                 28
#define BCHP_DS_A_00_EQ_BND_CTL_FEC_SOFT_SEL_DEFAULT               0x00000001

/* DS_A_00_EQ :: BND_CTL :: EN [27:27] */
#define BCHP_DS_A_00_EQ_BND_CTL_EN_MASK                            0x08000000
#define BCHP_DS_A_00_EQ_BND_CTL_EN_SHIFT                           27
#define BCHP_DS_A_00_EQ_BND_CTL_EN_DEFAULT                         0x00000000

/* DS_A_00_EQ :: BND_CTL :: BYP [26:26] */
#define BCHP_DS_A_00_EQ_BND_CTL_BYP_MASK                           0x04000000
#define BCHP_DS_A_00_EQ_BND_CTL_BYP_SHIFT                          26
#define BCHP_DS_A_00_EQ_BND_CTL_BYP_DEFAULT                        0x00000001

/* DS_A_00_EQ :: BND_CTL :: END_PAD [25:20] */
#define BCHP_DS_A_00_EQ_BND_CTL_END_PAD_MASK                       0x03f00000
#define BCHP_DS_A_00_EQ_BND_CTL_END_PAD_SHIFT                      20
#define BCHP_DS_A_00_EQ_BND_CTL_END_PAD_DEFAULT                    0x00000000

/* DS_A_00_EQ :: BND_CTL :: FRONT_PAD [19:14] */
#define BCHP_DS_A_00_EQ_BND_CTL_FRONT_PAD_MASK                     0x000fc000
#define BCHP_DS_A_00_EQ_BND_CTL_FRONT_PAD_SHIFT                    14
#define BCHP_DS_A_00_EQ_BND_CTL_FRONT_PAD_DEFAULT                  0x00000000

/* DS_A_00_EQ :: BND_CTL :: DURATION_WINDOW [13:07] */
#define BCHP_DS_A_00_EQ_BND_CTL_DURATION_WINDOW_MASK               0x00003f80
#define BCHP_DS_A_00_EQ_BND_CTL_DURATION_WINDOW_SHIFT              7
#define BCHP_DS_A_00_EQ_BND_CTL_DURATION_WINDOW_DEFAULT            0x00000000

/* DS_A_00_EQ :: BND_CTL :: GAP_WINDOW [06:00] */
#define BCHP_DS_A_00_EQ_BND_CTL_GAP_WINDOW_MASK                    0x0000007f
#define BCHP_DS_A_00_EQ_BND_CTL_GAP_WINDOW_SHIFT                   0
#define BCHP_DS_A_00_EQ_BND_CTL_GAP_WINDOW_DEFAULT                 0x00000000

/***************************************************************************
 *BND_THRESH - BND Threshold Register
 ***************************************************************************/
/* DS_A_00_EQ :: BND_THRESH :: THRESH [31:08] */
#define BCHP_DS_A_00_EQ_BND_THRESH_THRESH_MASK                     0xffffff00
#define BCHP_DS_A_00_EQ_BND_THRESH_THRESH_SHIFT                    8
#define BCHP_DS_A_00_EQ_BND_THRESH_THRESH_DEFAULT                  0x00000000

/* DS_A_00_EQ :: BND_THRESH :: ECO_SPARE_0 [07:00] */
#define BCHP_DS_A_00_EQ_BND_THRESH_ECO_SPARE_0_MASK                0x000000ff
#define BCHP_DS_A_00_EQ_BND_THRESH_ECO_SPARE_0_SHIFT               0
#define BCHP_DS_A_00_EQ_BND_THRESH_ECO_SPARE_0_DEFAULT             0x00000000

/***************************************************************************
 *FFT_DATA_CTL - FFT DATA Control Register
 ***************************************************************************/
/* DS_A_00_EQ :: FFT_DATA_CTL :: ECO_SPARE_0 [31:03] */
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_ECO_SPARE_0_MASK              0xfffffff8
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_ECO_SPARE_0_SHIFT             3
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_ECO_SPARE_0_DEFAULT           0x00000000

/* DS_A_00_EQ :: FFT_DATA_CTL :: DATA_SEL [02:00] */
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_DATA_SEL_MASK                 0x00000007
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_DATA_SEL_SHIFT                0
#define BCHP_DS_A_00_EQ_FFT_DATA_CTL_DATA_SEL_DEFAULT              0x00000000

/***************************************************************************
 *SW_SPARE1 - Reserved for software use
 ***************************************************************************/
/* DS_A_00_EQ :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_A_00_EQ_SW_SPARE1_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_00_EQ_SW_SPARE1_SPARE_SHIFT                      0
#define BCHP_DS_A_00_EQ_SW_SPARE1_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *SW_SPARE2 - Reserved for software use
 ***************************************************************************/
/* DS_A_00_EQ :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_A_00_EQ_SW_SPARE2_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_00_EQ_SW_SPARE2_SPARE_SHIFT                      0
#define BCHP_DS_A_00_EQ_SW_SPARE2_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *HIST_%i - History Register
 ***************************************************************************/
#define BCHP_DS_A_00_EQ_HIST_i_ARRAY_BASE                          0x043209d0
#define BCHP_DS_A_00_EQ_HIST_i_ARRAY_START                         0
#define BCHP_DS_A_00_EQ_HIST_i_ARRAY_END                           123
#define BCHP_DS_A_00_EQ_HIST_i_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *HIST_%i - History Register
 ***************************************************************************/
/* DS_A_00_EQ :: HIST_i :: DATA [31:00] */
#define BCHP_DS_A_00_EQ_HIST_i_DATA_MASK                           0xffffffff
#define BCHP_DS_A_00_EQ_HIST_i_DATA_SHIFT                          0
#define BCHP_DS_A_00_EQ_HIST_i_DATA_DEFAULT                        0x00000000


#endif /* #ifndef BCHP_DS_A_00_EQ_H__ */

/* End of File */
