// Seed: 3170243718
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_2
);
  reg id_3;
  initial begin
    id_3 <= 1'd0;
    id_3 <= 1;
    id_3 <= 1 << id_3;
  end
endmodule
