#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  3 17:01:59 2022
# Process ID: 12724
# Current directory: C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10164 C:\Users\Asus TUF\Desktop\matmulprojectbener\matmulproject\matmulproject.xpr
# Log file: C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/vivado.log
# Journal file: C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/matmulproject.xpr}
INFO: [Project 1-313] Project file moved from 'F:/Kuliah/Riset_FPGA/matmul project/matmulproject' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Asus TUF/Desktop/deep-learning-fpga-master/src/hdl/arch/axi/AXILiteSlave4.sv', nor could it be found using path 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXILiteSlave4.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Asus TUF/Desktop/deep-learning-fpga-master/src/hdl/arch/axi/AXISMaster.sv', nor could it be found using path 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISMaster.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Asus TUF/Desktop/deep-learning-fpga-master/src/hdl/arch/axi/AXISSlave.sv', nor could it be found using path 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISSlave.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Asus TUF/Desktop/deep-learning-fpga-master/src/hdl/common/Memory.sv', nor could it be found using path 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/common/Memory.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 857.836 ; gain = 141.477
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 466 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx2/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1817.590 ; gain = 546.121
Finished Parsing XDC File [C:/Users/Asus TUF/Desktop/matmulprojectbener/matmulproject/.Xil/Vivado-12724-LAPTOP-IEJHG1R0/dcp0/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1830.957 ; gain = 13.367
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1830.957 ; gain = 13.367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 1945.930 ; gain = 1070.512
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.473 ; gain = 9.930
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  3 17:06:56 2022...
