/Users/garrettfalast/STM/chip_headers/CMSIS/Include/core_cm4.h:1684:22:__NVIC_EnableIRQ	2
../Src/uart.c:43:5:__io_putchar	1
../Src/uart.c:48:6:dma1_stream6_init	2
../Src/uart.c:99:6:uart2_rxtx_init	1
../Src/uart.c:139:6:uart2_rx_interrupt_init	1
../Src/uart.c:185:6:uart2_read	2
../Src/uart.c:195:6:uart2_write	2
../Src/uart.c:206:13:uart_set_baudrate	1
../Src/uart.c:210:17:compute_uart_bd	1
