AL_TRUE,VAR_0
EINVAL,VAR_1
SRR,VAR_2
STRICT,VAR_3
UDMA_S2M_RD_DESC_PREF_CFG_1_FIFO_DEPTH_MASK,VAR_4
UDMA_S2M_RD_DESC_PREF_CFG_2_EN_PREF_PREDICTION,VAR_5
UDMA_S2M_RD_DESC_PREF_CFG_2_FORCE_PROMOTION,VAR_6
UDMA_S2M_RD_DESC_PREF_CFG_2_PREF_FORCE_RR,VAR_7
UDMA_S2M_RD_DESC_PREF_CFG_2_PROMOTION_TH_MASK,VAR_8
UDMA_S2M_RD_DESC_PREF_CFG_2_PROMOTION_TH_SHIFT,VAR_9
UDMA_S2M_RD_DESC_PREF_CFG_2_Q_PROMOTION,VAR_10
UDMA_S2M_RD_DESC_PREF_CFG_3_MIN_BURST_ABOVE_THR_MASK,VAR_11
UDMA_S2M_RD_DESC_PREF_CFG_3_MIN_BURST_ABOVE_THR_SHIFT,VAR_12
UDMA_S2M_RD_DESC_PREF_CFG_3_MIN_BURST_BELOW_THR_MASK,VAR_13
UDMA_S2M_RD_DESC_PREF_CFG_3_PREF_THR_MASK,VAR_14
UDMA_S2M_RD_DESC_PREF_CFG_3_PREF_THR_SHIFT,VAR_15
UDMA_S2M_RD_DESC_PREF_CFG_4_A_FULL_THR_MASK,VAR_16
al_err,FUNC_0
al_reg_read32,FUNC_1
al_reg_write32,FUNC_2
al_udma_s2m_pref_set,FUNC_3
udma,VAR_17
conf,VAR_18
reg,VAR_19
