<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Raw Interrupt Status Register - risr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_s___r_i_s_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Raw Interrupt Status Register - risr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_s.html">Component : SPI Slave Module - ALT_SPIS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register reports the status of the SPI Slave interrupts prior to masking.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">Transmit FIFO Empty Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">Transmit FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">Receive FIFO Underflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">Receive FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">Receive FIFO Full Raw Interrupt Status</a> </td></tr>
<tr>
<td align="left">[31:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Empty Raw Interrupt Status - txeir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf4b95983793d415fd81a9e8565ae7113"></a><a class="anchor" id="ALT_SPIS_RISR_TXEIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac735dfaaba145e2c39565e7916cd0a2d">ALT_SPIS_RISR_TXEIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txe_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gae2a4a60f5aa534c21e3769927aca5dc8">ALT_SPIS_RISR_TXEIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txe_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac735dfaaba145e2c39565e7916cd0a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac735dfaaba145e2c39565e7916cd0a2d">ALT_SPIS_RISR_TXEIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac735dfaaba145e2c39565e7916cd0a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a4a60f5aa534c21e3769927aca5dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gae2a4a60f5aa534c21e3769927aca5dc8">ALT_SPIS_RISR_TXEIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae2a4a60f5aa534c21e3769927aca5dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1e26986823292e41d8a7e75311694c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga7f1e26986823292e41d8a7e75311694c">ALT_SPIS_RISR_TXEIR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7f1e26986823292e41d8a7e75311694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf626ffa28516abf76794a80c5b2585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaccf626ffa28516abf76794a80c5b2585">ALT_SPIS_RISR_TXEIR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaccf626ffa28516abf76794a80c5b2585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73615c64b707c3d010ed446bc26327e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga73615c64b707c3d010ed446bc26327e6">ALT_SPIS_RISR_TXEIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga73615c64b707c3d010ed446bc26327e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa950ccc229a249d26811c682a5921ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaa950ccc229a249d26811c682a5921ed8">ALT_SPIS_RISR_TXEIR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaa950ccc229a249d26811c682a5921ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e5d711f119eb78f457b5d2ed44ccd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gad4e5d711f119eb78f457b5d2ed44ccd3">ALT_SPIS_RISR_TXEIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad4e5d711f119eb78f457b5d2ed44ccd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dca39ec16ee304c7cf43908ae524794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga4dca39ec16ee304c7cf43908ae524794">ALT_SPIS_RISR_TXEIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4dca39ec16ee304c7cf43908ae524794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8fec1da9997a80d22d24a7c5d51de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gadf8fec1da9997a80d22d24a7c5d51de1">ALT_SPIS_RISR_TXEIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gadf8fec1da9997a80d22d24a7c5d51de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f1e8822e10daa443b06f11f73a98ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac2f1e8822e10daa443b06f11f73a98ec">ALT_SPIS_RISR_TXEIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gac2f1e8822e10daa443b06f11f73a98ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Overflow Raw Interrupt Status - txoir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5f1d13646eb4897c342654a706ec7c83"></a><a class="anchor" id="ALT_SPIS_RISR_TXOIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaed901797db89bc5dba792ee8a2a1a80a">ALT_SPIS_RISR_TXOIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txo_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga7df0555a47b7e2feb6e61c47758ad286">ALT_SPIS_RISR_TXOIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txo_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaed901797db89bc5dba792ee8a2a1a80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaed901797db89bc5dba792ee8a2a1a80a">ALT_SPIS_RISR_TXOIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaed901797db89bc5dba792ee8a2a1a80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0555a47b7e2feb6e61c47758ad286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga7df0555a47b7e2feb6e61c47758ad286">ALT_SPIS_RISR_TXOIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7df0555a47b7e2feb6e61c47758ad286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63ee8758aa99ba01d6486829bcfc8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gad63ee8758aa99ba01d6486829bcfc8dc">ALT_SPIS_RISR_TXOIR_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad63ee8758aa99ba01d6486829bcfc8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21661b45a35ae902a2d608ffe81c612d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga21661b45a35ae902a2d608ffe81c612d">ALT_SPIS_RISR_TXOIR_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga21661b45a35ae902a2d608ffe81c612d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffb89d20e3c18a4b6eba73896613c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gafffb89d20e3c18a4b6eba73896613c42">ALT_SPIS_RISR_TXOIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafffb89d20e3c18a4b6eba73896613c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da54021737259eb2d583a94c19a2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gae0da54021737259eb2d583a94c19a2f1">ALT_SPIS_RISR_TXOIR_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gae0da54021737259eb2d583a94c19a2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824ebdee96249e46e617c5a812459350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga824ebdee96249e46e617c5a812459350">ALT_SPIS_RISR_TXOIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga824ebdee96249e46e617c5a812459350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de1ce61fe3c54b726216a9d57b00501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga2de1ce61fe3c54b726216a9d57b00501">ALT_SPIS_RISR_TXOIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2de1ce61fe3c54b726216a9d57b00501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f297db92973f734eba442c37786b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga1f297db92973f734eba442c37786b1ae">ALT_SPIS_RISR_TXOIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga1f297db92973f734eba442c37786b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95758a4705411e8574380ca6665af525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga95758a4705411e8574380ca6665af525">ALT_SPIS_RISR_TXOIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga95758a4705411e8574380ca6665af525"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Underflow Raw Interrupt Status - rxuir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa89640ecb647491b7782f4912cf4fbfd"></a><a class="anchor" id="ALT_SPIS_RISR_RXUIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga688a7b4b881715dbb405ec63c7268838">ALT_SPIS_RISR_RXUIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxu_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga8cf1da740b7ad851482b63c7822c4370">ALT_SPIS_RISR_RXUIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxu_intr interrupt is active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga688a7b4b881715dbb405ec63c7268838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga688a7b4b881715dbb405ec63c7268838">ALT_SPIS_RISR_RXUIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga688a7b4b881715dbb405ec63c7268838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf1da740b7ad851482b63c7822c4370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga8cf1da740b7ad851482b63c7822c4370">ALT_SPIS_RISR_RXUIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8cf1da740b7ad851482b63c7822c4370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6de18ec8af57d860ca474e97361bab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gab6de18ec8af57d860ca474e97361bab7">ALT_SPIS_RISR_RXUIR_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab6de18ec8af57d860ca474e97361bab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b432954cfca3e3e464e62fbc3448f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gab5b432954cfca3e3e464e62fbc3448f9">ALT_SPIS_RISR_RXUIR_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab5b432954cfca3e3e464e62fbc3448f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a71ff21d484503332d51d61df43fa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga2a71ff21d484503332d51d61df43fa0a">ALT_SPIS_RISR_RXUIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2a71ff21d484503332d51d61df43fa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aa6edafe67812d88a138ffad4e8895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga57aa6edafe67812d88a138ffad4e8895">ALT_SPIS_RISR_RXUIR_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga57aa6edafe67812d88a138ffad4e8895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24759492eb29cc6c683b52d6fd591f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga24759492eb29cc6c683b52d6fd591f74">ALT_SPIS_RISR_RXUIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga24759492eb29cc6c683b52d6fd591f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76e92d14ce4d36fd49f49aa04d73faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gab76e92d14ce4d36fd49f49aa04d73faf">ALT_SPIS_RISR_RXUIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab76e92d14ce4d36fd49f49aa04d73faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e504100f04d0b3c8d8cbc540dc5c2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga0e504100f04d0b3c8d8cbc540dc5c2c4">ALT_SPIS_RISR_RXUIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga0e504100f04d0b3c8d8cbc540dc5c2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fee445955a75ae41ebf67098bc8273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac8fee445955a75ae41ebf67098bc8273">ALT_SPIS_RISR_RXUIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gac8fee445955a75ae41ebf67098bc8273"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Overflow Raw Interrupt Status - rxoir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f204a2d795a1782f8cb277c63ba0a7d"></a><a class="anchor" id="ALT_SPIS_RISR_RXOIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaa3df4dc5ed52780fa68dd14ca56f01a4">ALT_SPIS_RISR_RXOIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxo_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga5aad05cf1ccd2f8646e9b035061ba94b">ALT_SPIS_RISR_RXOIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxo_intr interrupt is active prior masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa3df4dc5ed52780fa68dd14ca56f01a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaa3df4dc5ed52780fa68dd14ca56f01a4">ALT_SPIS_RISR_RXOIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa3df4dc5ed52780fa68dd14ca56f01a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aad05cf1ccd2f8646e9b035061ba94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga5aad05cf1ccd2f8646e9b035061ba94b">ALT_SPIS_RISR_RXOIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5aad05cf1ccd2f8646e9b035061ba94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cdf274df4762c4f8620f2a05527e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga50cdf274df4762c4f8620f2a05527e58">ALT_SPIS_RISR_RXOIR_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga50cdf274df4762c4f8620f2a05527e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f16f644111b3d045c5d72655547a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaf8f16f644111b3d045c5d72655547a44">ALT_SPIS_RISR_RXOIR_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf8f16f644111b3d045c5d72655547a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2732811ef0ffcef97a7b70c2b073afed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga2732811ef0ffcef97a7b70c2b073afed">ALT_SPIS_RISR_RXOIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2732811ef0ffcef97a7b70c2b073afed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4522ed46f374994ea85f1db78b30d859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga4522ed46f374994ea85f1db78b30d859">ALT_SPIS_RISR_RXOIR_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga4522ed46f374994ea85f1db78b30d859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c77298af61289393dd79156df2badb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga05c77298af61289393dd79156df2badb">ALT_SPIS_RISR_RXOIR_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga05c77298af61289393dd79156df2badb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fe8ceb1592fba7cf55ae3efa9d8f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga07fe8ceb1592fba7cf55ae3efa9d8f8a">ALT_SPIS_RISR_RXOIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga07fe8ceb1592fba7cf55ae3efa9d8f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149e3e6e4430d83d95263ea230d3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga03149e3e6e4430d83d95263ea230d3a0">ALT_SPIS_RISR_RXOIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga03149e3e6e4430d83d95263ea230d3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf101a64b11283032cf944541f9dc630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaaf101a64b11283032cf944541f9dc630">ALT_SPIS_RISR_RXOIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaaf101a64b11283032cf944541f9dc630"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full Raw Interrupt Status - rxfir </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp33b9adf62e6fc1210570d6ecc039a29e"></a><a class="anchor" id="ALT_SPIS_RISR_RXFIR"></a></p>
<p>The interrupt is active or inactive prior to masking.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga311f4dce4c3450db12fd060b5a08790f">ALT_SPIS_RISR_RXFIR_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxf_intr interrupt is not active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaa6f01fce696b88e1b46302052447a89b">ALT_SPIS_RISR_RXFIR_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxf_intr interrupt is active prior to </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga311f4dce4c3450db12fd060b5a08790f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga311f4dce4c3450db12fd060b5a08790f">ALT_SPIS_RISR_RXFIR_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga311f4dce4c3450db12fd060b5a08790f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f01fce696b88e1b46302052447a89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gaa6f01fce696b88e1b46302052447a89b">ALT_SPIS_RISR_RXFIR_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa6f01fce696b88e1b46302052447a89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0ba5f943a2bb95921810f1fe4c9bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga2f0ba5f943a2bb95921810f1fe4c9bfc">ALT_SPIS_RISR_RXFIR_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2f0ba5f943a2bb95921810f1fe4c9bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6a38901376f323b4707ff59930610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga3a6a38901376f323b4707ff59930610b">ALT_SPIS_RISR_RXFIR_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3a6a38901376f323b4707ff59930610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43778464dc72bc4133829ad50ba1d7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga43778464dc72bc4133829ad50ba1d7c5">ALT_SPIS_RISR_RXFIR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga43778464dc72bc4133829ad50ba1d7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6c99b81de5756069281fa665299afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga2c6c99b81de5756069281fa665299afc">ALT_SPIS_RISR_RXFIR_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga2c6c99b81de5756069281fa665299afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cc0bc4497f1d79fa5de7b3bd04f110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga72cc0bc4497f1d79fa5de7b3bd04f110">ALT_SPIS_RISR_RXFIR_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga72cc0bc4497f1d79fa5de7b3bd04f110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e5f185b612e3ecbc0d6b1ef5fb0fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gae1e5f185b612e3ecbc0d6b1ef5fb0fa4">ALT_SPIS_RISR_RXFIR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae1e5f185b612e3ecbc0d6b1ef5fb0fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf06750ee82e92d86153d9f61663182b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gacf06750ee82e92d86153d9f61663182b">ALT_SPIS_RISR_RXFIR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gacf06750ee82e92d86153d9f61663182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733042fa8b77fa00b1d6ffbdeb585368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga733042fa8b77fa00b1d6ffbdeb585368">ALT_SPIS_RISR_RXFIR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga733042fa8b77fa00b1d6ffbdeb585368"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_s___r_i_s_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#struct_a_l_t___s_p_i_s___r_i_s_r__s">ALT_SPIS_RISR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_s___r_i_s_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac2dcae3315e2b025d9da838bedba221c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac2dcae3315e2b025d9da838bedba221c">ALT_SPIS_RISR_OFST</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:gac2dcae3315e2b025d9da838bedba221c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2d29348632ce9426dcdd2c7bcbcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga12b2d29348632ce9426dcdd2c7bcbcfb">ALT_SPIS_RISR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac2dcae3315e2b025d9da838bedba221c">ALT_SPIS_RISR_OFST</a>))</td></tr>
<tr class="separator:ga12b2d29348632ce9426dcdd2c7bcbcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1ea124c4e58de779ea7d003938815511"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#struct_a_l_t___s_p_i_s___r_i_s_r__s">ALT_SPIS_RISR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga1ea124c4e58de779ea7d003938815511">ALT_SPIS_RISR_t</a></td></tr>
<tr class="separator:ga1ea124c4e58de779ea7d003938815511"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_s___r_i_s_r__s" id="struct_a_l_t___s_p_i_s___r_i_s_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIS_RISR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html">ALT_SPIS_RISR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5f3a91a514b5fc0c8e9c7b9fa15fda0c"></a>const uint32_t</td>
<td class="fieldname">
txeir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">Transmit FIFO Empty Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a3585603e48a99c62d4dddf3924cf78"></a>const uint32_t</td>
<td class="fieldname">
txoir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">Transmit FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb6dbaac4ffd1a710191e1d4834a6d78"></a>const uint32_t</td>
<td class="fieldname">
rxuir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">Receive FIFO Underflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a082283997dae0b5d3a3e82fe4ce7b543"></a>const uint32_t</td>
<td class="fieldname">
rxoir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">Receive FIFO Overflow Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7175b39593280bf4056fd4f50628e50f"></a>const uint32_t</td>
<td class="fieldname">
rxfir: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">Receive FIFO Full Raw Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8115134d743fc76129c72e1665bc7559"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 27</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac735dfaaba145e2c39565e7916cd0a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a></p>
<p>spi_txe_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gae2a4a60f5aa534c21e3769927aca5dc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a></p>
<p>spi_txe_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="ga7f1e26986823292e41d8a7e75311694c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccf626ffa28516abf76794a80c5b2585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73615c64b707c3d010ed446bc26327e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa950ccc229a249d26811c682a5921ed8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad4e5d711f119eb78f457b5d2ed44ccd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4dca39ec16ee304c7cf43908ae524794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf8fec1da9997a80d22d24a7c5d51de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac2f1e8822e10daa443b06f11f73a98ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXEIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXEIR">ALT_SPIS_RISR_TXEIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaed901797db89bc5dba792ee8a2a1a80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a></p>
<p>spi_txo_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga7df0555a47b7e2feb6e61c47758ad286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a></p>
<p>spi_txo_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="gad63ee8758aa99ba01d6486829bcfc8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga21661b45a35ae902a2d608ffe81c612d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafffb89d20e3c18a4b6eba73896613c42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0da54021737259eb2d583a94c19a2f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga824ebdee96249e46e617c5a812459350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2de1ce61fe3c54b726216a9d57b00501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f297db92973f734eba442c37786b1ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga95758a4705411e8574380ca6665af525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_TXOIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_TXOIR">ALT_SPIS_RISR_TXOIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga688a7b4b881715dbb405ec63c7268838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a></p>
<p>spi_rxu_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga8cf1da740b7ad851482b63c7822c4370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a></p>
<p>spi_rxu_intr interrupt is active prior to masking </p>

</div>
</div>
<a class="anchor" id="gab6de18ec8af57d860ca474e97361bab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5b432954cfca3e3e464e62fbc3448f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a71ff21d484503332d51d61df43fa0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga57aa6edafe67812d88a138ffad4e8895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga24759492eb29cc6c683b52d6fd591f74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab76e92d14ce4d36fd49f49aa04d73faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e504100f04d0b3c8d8cbc540dc5c2c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac8fee445955a75ae41ebf67098bc8273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXUIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXUIR">ALT_SPIS_RISR_RXUIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa3df4dc5ed52780fa68dd14ca56f01a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a></p>
<p>spi_rxo_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga5aad05cf1ccd2f8646e9b035061ba94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a></p>
<p>spi_rxo_intr interrupt is active prior masking </p>

</div>
</div>
<a class="anchor" id="ga50cdf274df4762c4f8620f2a05527e58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8f16f644111b3d045c5d72655547a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2732811ef0ffcef97a7b70c2b073afed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4522ed46f374994ea85f1db78b30d859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga05c77298af61289393dd79156df2badb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07fe8ceb1592fba7cf55ae3efa9d8f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03149e3e6e4430d83d95263ea230d3a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaf101a64b11283032cf944541f9dc630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXOIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXOIR">ALT_SPIS_RISR_RXOIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga311f4dce4c3450db12fd060b5a08790f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a></p>
<p>spi_rxf_intr interrupt is not active prior to masking </p>

</div>
</div>
<a class="anchor" id="gaa6f01fce696b88e1b46302052447a89b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a></p>
<p>spi_rxf_intr interrupt is active prior to masking </p>

</div>
</div>
<a class="anchor" id="ga2f0ba5f943a2bb95921810f1fe4c9bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a6a38901376f323b4707ff59930610b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43778464dc72bc4133829ad50ba1d7c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c6c99b81de5756069281fa665299afc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga72cc0bc4497f1d79fa5de7b3bd04f110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1e5f185b612e3ecbc0d6b1ef5fb0fa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf06750ee82e92d86153d9f61663182b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga733042fa8b77fa00b1d6ffbdeb585368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_RXFIR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ALT_SPIS_RISR_RXFIR">ALT_SPIS_RISR_RXFIR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac2dcae3315e2b025d9da838bedba221c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_OFST&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html">ALT_SPIS_RISR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga12b2d29348632ce9426dcdd2c7bcbcfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_RISR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#gac2dcae3315e2b025d9da838bedba221c">ALT_SPIS_RISR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html">ALT_SPIS_RISR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga1ea124c4e58de779ea7d003938815511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#struct_a_l_t___s_p_i_s___r_i_s_r__s">ALT_SPIS_RISR_s</a> <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html#ga1ea124c4e58de779ea7d003938815511">ALT_SPIS_RISR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_s___r_i_s_r.html">ALT_SPIS_RISR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
