Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Sat Dec  3 11:28:33 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:   29268472.00
  Critical Path Slack:   170731520.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 55
  Buf/Inv Cell Count:              21
  Buf Cell Count:                   0
  Inv Cell Count:                  21
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        55
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area: 19187587.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:        4796820.000000
  Total Buffer Area:             0.00
  Total Inverter Area:     4796820.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:          19187587.000000
  Design Area:        19187587.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:            64
  Nets With Violations:            55
  Max Trans Violations:            55
  Max Cap Violations:               0
  -----------------------------------


  Hostname: leoforos

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.78
  Logic Optimization:                  0.03
  Mapping Optimization:                0.35
  -----------------------------------------
  Overall Compile Time:                2.21
  Overall Compile Wall Clock Time:     2.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
