/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_46z;
  reg [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [34:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [21:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z[3] & celloutsig_1_4z[1]);
  assign celloutsig_0_1z = ~(in_data[42] & in_data[79]);
  assign celloutsig_0_2z = ~(in_data[53] & celloutsig_0_1z);
  assign celloutsig_0_18z = ~celloutsig_0_7z;
  assign celloutsig_0_33z = ~celloutsig_0_15z;
  assign celloutsig_0_7z = in_data[84] | ~(celloutsig_0_6z);
  assign celloutsig_0_14z = celloutsig_0_0z ^ celloutsig_0_9z;
  assign celloutsig_0_46z = celloutsig_0_3z / { 1'h1, in_data[31:28], celloutsig_0_33z, celloutsig_0_34z };
  assign celloutsig_1_3z = celloutsig_1_2z[10:4] / { 1'h1, in_data[108:103] };
  assign celloutsig_0_10z = { in_data[89:86], celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_11z = { in_data[54], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_2z[21:12], celloutsig_1_7z } >= { celloutsig_1_0z[29:17], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_15z[4:1] >= { celloutsig_1_15z[3:2], celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_0z = in_data[59:49] > in_data[28:18];
  assign celloutsig_1_5z = in_data[161:147] > celloutsig_1_0z[27:13];
  assign celloutsig_1_8z = { in_data[117:111], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z } <= celloutsig_1_2z[14:3];
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_11z } <= { celloutsig_1_4z[2:1], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z } <= { celloutsig_1_3z[4:3], celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[130:119] < in_data[147:136];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z } < { celloutsig_0_4z[9:2], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z } < { in_data[18:15], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_15z } < { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_7z } < { celloutsig_0_21z[1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_7z & ~(celloutsig_0_6z);
  assign celloutsig_1_7z = { celloutsig_1_0z[24:23], celloutsig_1_1z, celloutsig_1_5z } * celloutsig_1_0z[23:20];
  assign celloutsig_1_15z = celloutsig_1_3z[5:0] * { celloutsig_1_0z[6], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_32z = { celloutsig_0_3z[2:0], celloutsig_0_22z, celloutsig_0_15z } * { celloutsig_0_29z[2:1], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_6z = & celloutsig_0_4z[9:1];
  assign celloutsig_0_16z = & { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_2z[19] & celloutsig_1_8z;
  assign celloutsig_0_5z = celloutsig_0_1z & celloutsig_0_4z[6];
  assign celloutsig_0_12z = celloutsig_0_1z & celloutsig_0_6z;
  assign celloutsig_0_34z = ~^ celloutsig_0_4z[7:2];
  assign celloutsig_1_0z = in_data[157:123] >>> in_data[159:125];
  assign celloutsig_1_19z = { celloutsig_1_0z[27:19], celloutsig_1_5z, celloutsig_1_14z } >>> { celloutsig_1_2z[8:0], celloutsig_1_18z, celloutsig_1_9z };
  assign celloutsig_0_29z = celloutsig_0_11z[3:1] - { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_45z = celloutsig_0_11z[3:1] ~^ celloutsig_0_32z[2:0];
  assign celloutsig_0_21z = { celloutsig_0_4z[1], celloutsig_0_9z, celloutsig_0_7z } ~^ { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_13z) | celloutsig_0_10z[2]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_3z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[2:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_3z[6:5], celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 22'h000000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[160:139];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[125:124], celloutsig_1_1z };
  assign { out_data[128], out_data[106:96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
