# sub-threshold-library-design
Design of different standard Cells, Complex gates for sub-threshold voltage ( 400 mVolt ) in 65nm technology node. I am currently working on the Subthreshold D Flip-Flop part of the library design, intending to minimize metastability setup and hold window.
