{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 27291.0,
            "DSP": 0.0,
            "BRAM_18K": 106.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 224,
            "max_cycles": 32,
            "max_cycles_node_name": "MVAU_hls_0",
            "estimated_throughput_fps": 6250000.0,
            "estimated_latency_ns": 1120
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 36310.0,
            "FF": 7735.0,
            "DSP": 5.0,
            "DSP48E": 0.0,
            "BRAM_18K": 0.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 3
    },
    "synth": {
        "resources": {
            "LUT": 40449,
            "FF": 44800,
            "SRL": 1943,
            "DSP": 5,
            "BRAM_18K": 0,
            "BRAM_36K": 47,
            "URAM": 0
        }
    },
    "total_build_time": 1971
}
