#!/bin/bash

# cleanup first
rm onewire.out
rm onewire.vcd

# compile the verilog sources (testbench and RTL)
iverilog -o onewire.out onewire_tb.v onewire.v

# run the simulation
vvp onewire.out

# open the waveform and detach it
gtkwave onewire.vcd gtkwave.sav &
