[13:50:31.077] <TB1>     INFO: *** Welcome to pxar ***
[13:50:31.077] <TB1>     INFO: *** Today: 2016/06/08
[13:50:31.084] <TB1>     INFO: *** Version: b2a7-dirty
[13:50:31.084] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:50:31.085] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:31.085] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//defaultMaskFile.dat
[13:50:31.085] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C15.dat
[13:50:31.162] <TB1>     INFO:         clk: 4
[13:50:31.162] <TB1>     INFO:         ctr: 4
[13:50:31.162] <TB1>     INFO:         sda: 19
[13:50:31.162] <TB1>     INFO:         tin: 9
[13:50:31.162] <TB1>     INFO:         level: 15
[13:50:31.162] <TB1>     INFO:         triggerdelay: 0
[13:50:31.162] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:50:31.162] <TB1>     INFO: Log level: DEBUG
[13:50:31.173] <TB1>     INFO: Found DTB DTB_WRECOM
[13:50:31.184] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:50:31.190] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:50:31.193] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:50:32.756] <TB1>     INFO: DUT info: 
[13:50:32.756] <TB1>     INFO: The DUT currently contains the following objects:
[13:50:32.756] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:50:32.756] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:50:32.756] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:50:32.756] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:50:32.756] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:50:32.757] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:50:32.758] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:50:32.759] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:32.760] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32264192
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xff2f90
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xf69770
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5a75d94010
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5a7bfff510
[13:50:32.765] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32329728 fPxarMemory = 0x7f5a75d94010
[13:50:32.766] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[13:50:32.767] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:50:32.767] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:50:32.767] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:50:33.167] <TB1>     INFO: enter 'restricted' command line mode
[13:50:33.167] <TB1>     INFO: enter test to run
[13:50:33.167] <TB1>     INFO:   test: FPIXTest no parameter change
[13:50:33.167] <TB1>     INFO:   running: fpixtest
[13:50:33.168] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:50:33.170] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:50:33.170] <TB1>     INFO: ######################################################################
[13:50:33.170] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:50:33.170] <TB1>     INFO: ######################################################################
[13:50:33.173] <TB1>     INFO: ######################################################################
[13:50:33.173] <TB1>     INFO: PixTestPretest::doTest()
[13:50:33.173] <TB1>     INFO: ######################################################################
[13:50:33.176] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.176] <TB1>     INFO:    PixTestPretest::programROC() 
[13:50:33.176] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:51.193] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:50:51.193] <TB1>     INFO: IA differences per ROC:  16.9 18.5 18.5 18.5 18.5 19.3 19.3 18.5 18.5 19.3 19.3 19.3 20.1 18.5 19.3 19.3
[13:50:51.263] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:51.264] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:50:51.264] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:51.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 71.5313 mA
[13:50:51.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.6687 mA
[13:50:51.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  92 Ia 24.8687 mA
[13:50:51.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  88 Ia 24.0687 mA
[13:50:51.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0687 mA
[13:50:51.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.4687 mA
[13:50:51.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  87 Ia 24.8687 mA
[13:50:52.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  83 Ia 24.0687 mA
[13:50:52.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.2687 mA
[13:50:52.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  82 Ia 24.0687 mA
[13:50:52.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.2687 mA
[13:50:52.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  82 Ia 24.8687 mA
[13:50:52.578] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 22.4687 mA
[13:50:52.680] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 25.6687 mA
[13:50:52.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.2687 mA
[13:50:52.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.8687 mA
[13:50:52.991] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 23.2687 mA
[13:50:53.092] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 24.0687 mA
[13:50:53.193] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.8687 mA
[13:50:53.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  74 Ia 23.2687 mA
[13:50:53.393] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  78 Ia 24.0687 mA
[13:50:53.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.0687 mA
[13:50:53.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.2687 mA
[13:50:53.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  82 Ia 24.8687 mA
[13:50:53.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 23.2687 mA
[13:50:53.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.8687 mA
[13:50:53.000] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.2687 mA
[13:50:54.101] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 24.8687 mA
[13:50:54.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.2687 mA
[13:50:54.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 24.8687 mA
[13:50:54.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.2687 mA
[13:50:54.504] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  82 Ia 24.8687 mA
[13:50:54.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 24.0687 mA
[13:50:54.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.2687 mA
[13:50:54.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  82 Ia 24.8687 mA
[13:50:54.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 22.4687 mA
[13:50:55.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  87 Ia 25.6687 mA
[13:50:55.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.2687 mA
[13:50:55.210] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 24.8687 mA
[13:50:55.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 23.2687 mA
[13:50:55.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 24.0687 mA
[13:50:55.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.0687 mA
[13:50:55.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.0687 mA
[13:50:55.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.0687 mA
[13:50:55.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.8687 mA
[13:50:55.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  74 Ia 24.0687 mA
[13:50:56.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.2687 mA
[13:50:56.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  82 Ia 24.8687 mA
[13:50:56.221] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 23.2687 mA
[13:50:56.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 24.8687 mA
[13:50:56.422] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.2687 mA
[13:50:56.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 24.8687 mA
[13:50:56.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.2687 mA
[13:50:56.723] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  82 Ia 24.8687 mA
[13:50:56.824] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.2687 mA
[13:50:56.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  82 Ia 24.8687 mA
[13:50:57.026] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.2687 mA
[13:50:57.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  82 Ia 24.0687 mA
[13:50:57.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.0687 mA
[13:50:57.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2687 mA
[13:50:57.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  82 Ia 25.6687 mA
[13:50:57.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  73 Ia 22.4687 mA
[13:50:57.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 25.6687 mA
[13:50:57.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  73 Ia 22.4687 mA
[13:50:57.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 25.6687 mA
[13:50:57.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  73 Ia 22.4687 mA
[13:50:58.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 24.8687 mA
[13:50:58.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 24.0687 mA
[13:50:58.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  88
[13:50:58.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:50:58.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  74
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:50:58.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:50:59.996] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:50:59.996] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  20.1  20.1  19.3  19.3  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3
[13:51:00.033] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:00.034] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:00.034] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:00.169] <TB1>     INFO: Expecting 231680 events.
[13:51:08.443] <TB1>     INFO: 231680 events read in total (7555ms).
[13:51:08.596] <TB1>     INFO: Test took 8560ms.
[13:51:08.797] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:51:08.800] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:51:08.808] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:51:08.811] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 65
[13:51:08.820] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 58
[13:51:08.824] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:51:08.827] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:51:08.831] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:51:08.835] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:51:08.842] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:51:08.846] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:51:08.850] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:51:08.855] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:51:08.858] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:51:08.862] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 61
[13:51:08.865] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:51:08.921] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:08.961] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:08.961] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:08.961] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:09.099] <TB1>     INFO: Expecting 231680 events.
[13:51:17.269] <TB1>     INFO: 231680 events read in total (7456ms).
[13:51:17.273] <TB1>     INFO: Test took 8309ms.
[13:51:17.297] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:51:17.615] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[13:51:17.618] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:51:17.622] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32
[13:51:17.626] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:51:17.629] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[13:51:17.633] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[13:51:17.638] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:51:17.642] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:51:17.645] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[13:51:17.649] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[13:51:17.656] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[13:51:17.660] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:51:17.663] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:51:17.667] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:51:17.670] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:51:17.719] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:51:17.719] <TB1>     INFO: CalDel:      130   145   129   161   128   122   137   123   149   141   140   134   137   135   137   136
[13:51:17.719] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:51:17.725] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C1.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C2.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C3.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C4.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C5.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C6.dat
[13:51:17.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C7.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C8.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C9.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C10.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C11.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C12.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C13.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C14.dat
[13:51:17.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:17.728] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:17.728] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:17.728] <TB1>     INFO: PixTestPretest::doTest() done, duration: 44 seconds
[13:51:17.728] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:51:17.827] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:51:17.827] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:51:17.827] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:51:17.827] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:51:17.831] <TB1>     INFO: ######################################################################
[13:51:17.831] <TB1>     INFO: PixTestTiming::doTest()
[13:51:17.831] <TB1>     INFO: ######################################################################
[13:51:17.831] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:17.831] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:51:17.831] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:17.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:51:19.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:51:22.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:51:24.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:51:26.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:51:28.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:51:31.115] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:51:33.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:51:35.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:51:37.963] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:51:40.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:51:42.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:51:44.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:51:47.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:51:49.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:51:51.638] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:51:53.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:51:55.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:51:56.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:51:58.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:51:59.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:01.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:52:03.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:52:04.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:52:06.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:52:18.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:52:31.552] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:52:44.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:52:57.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:10.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:23.023] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:35.411] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:47.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:49.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:50.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:52.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:54.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:55.564] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:57.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:53:58.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:00.143] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:02.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:04.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:06.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:09.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:11.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:13.781] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:16.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:18.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:20.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:22.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:25.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:27.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:29.724] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:31.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:34.272] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:36.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:38.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:41.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:43.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:45.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:47.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:50.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:52.462] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:54.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:57.011] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:59.283] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:01.557] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:03.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:06.103] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:08.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:10.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:12.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:15.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:17.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:19.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:22.020] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:24.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:26.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:28.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:31.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:32.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:34.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:37.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:39.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:41.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:44.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:46.285] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:48.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:01.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:14.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:27.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:39.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:52.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:57:05.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:57:17.945] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:57:30.852] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:43.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:56.168] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:09.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:21.011] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:33.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:46.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:59.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:12.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:14.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:16.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:18.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:21.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:23.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:25.677] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:27.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:30.223] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:32.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:34.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:37.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:39.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:41.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:43.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:46.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:48.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:50.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:52.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:55.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:57.543] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:59.816] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:02.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:04.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:07.026] <TB1>     INFO: TBM Phase Settings: 236
[14:00:07.026] <TB1>     INFO: 400MHz Phase: 3
[14:00:07.026] <TB1>     INFO: 160MHz Phase: 7
[14:00:07.026] <TB1>     INFO: Functional Phase Area: 5
[14:00:07.029] <TB1>     INFO: Test took 529198 ms.
[14:00:07.029] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:00:07.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:00:07.030] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:00:07.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:00:07.030] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:00:08.171] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:00:11.572] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:00:14.974] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:18.375] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:21.775] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:25.174] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:28.574] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:31.975] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:00:33.496] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:00:35.016] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:00:36.535] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:38.056] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:39.576] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:41.095] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:00:42.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:00:44.142] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:45.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:47.182] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:49.455] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:51.729] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:53.002] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:56.274] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:58.548] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:01:00.068] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:01:01.589] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:01:03.113] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:01:05.386] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:01:07.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:01:09.932] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:01:12.205] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:01:14.480] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:01:15.002] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:01:17.525] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:01:19.043] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:01:21.316] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:01:23.591] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:25.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:28.141] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:30.416] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:31.939] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:33.462] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:34.983] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:37.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:39.535] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:41.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:01:44.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:46.356] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:47.875] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:49.397] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:50.917] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:53.190] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:55.465] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:57.740] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:02:00.013] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:02:02.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:02:03.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:02:05.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:02:06.850] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:02:08.370] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:02:09.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:02:11.409] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:02:12.929] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:02:14.449] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:02:16.352] <TB1>     INFO: ROC Delay Settings: 228
[14:02:16.352] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:02:16.352] <TB1>     INFO: ROC Port 0 Delay: 4
[14:02:16.352] <TB1>     INFO: ROC Port 1 Delay: 4
[14:02:16.352] <TB1>     INFO: Functional ROC Area: 5
[14:02:16.356] <TB1>     INFO: Test took 129326 ms.
[14:02:16.356] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:02:16.357] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:16.357] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:02:16.357] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:17.496] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4389 4389 4389 438b 4388 438b 4389 4388 e062 c000 a101 80c0 4388 4388 4388 4389 4388 4389 4388 4388 e062 c000 
[14:02:17.496] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 438b 438b 438b 4388 4388 4388 438b 4389 e022 c000 a102 8000 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:02:17.496] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4388 4388 4388 4388 4389 4389 4388 4389 e022 c000 a103 8040 4389 4389 4389 4388 4389 4388 4389 4389 e022 c000 
[14:02:17.496] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:02:31.619] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:31.619] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:45.691] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:45.691] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:59.797] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:59.797] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:03:13.866] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:13.866] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:03:27.949] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:27.949] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:42.315] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:42.315] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:56.207] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:56.207] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:04:10.208] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:10.208] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:04:24.198] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:24.198] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:38.209] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:38.589] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:38.604] <TB1>     INFO: Decoding statistics:
[14:04:38.604] <TB1>     INFO:   General information:
[14:04:38.604] <TB1>     INFO: 	 16bit words read:         240000000
[14:04:38.604] <TB1>     INFO: 	 valid events total:       20000000
[14:04:38.604] <TB1>     INFO: 	 empty events:             20000000
[14:04:38.604] <TB1>     INFO: 	 valid events with pixels: 0
[14:04:38.604] <TB1>     INFO: 	 valid pixel hits:         0
[14:04:38.604] <TB1>     INFO:   Event errors: 	           0
[14:04:38.604] <TB1>     INFO: 	 start marker:             0
[14:04:38.604] <TB1>     INFO: 	 stop marker:              0
[14:04:38.604] <TB1>     INFO: 	 overflow:                 0
[14:04:38.604] <TB1>     INFO: 	 invalid 5bit words:       0
[14:04:38.604] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:04:38.604] <TB1>     INFO:   TBM errors: 		           0
[14:04:38.604] <TB1>     INFO: 	 flawed TBM headers:       0
[14:04:38.604] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:04:38.605] <TB1>     INFO: 	 event ID mismatches:      0
[14:04:38.605] <TB1>     INFO:   ROC errors: 		           0
[14:04:38.605] <TB1>     INFO: 	 missing ROC header(s):    0
[14:04:38.605] <TB1>     INFO: 	 misplaced readback start: 0
[14:04:38.605] <TB1>     INFO:   Pixel decoding errors:	   0
[14:04:38.605] <TB1>     INFO: 	 pixel data incomplete:    0
[14:04:38.605] <TB1>     INFO: 	 pixel address:            0
[14:04:38.605] <TB1>     INFO: 	 pulse height fill bit:    0
[14:04:38.605] <TB1>     INFO: 	 buffer corruption:        0
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO:    Read back bit status: 1
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO:    Timings are good!
[14:04:38.605] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.605] <TB1>     INFO: Test took 142248 ms.
[14:04:38.605] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:04:38.627] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:38.627] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:38.627] <TB1>     INFO: PixTestTiming::doTest took 800800 ms.
[14:04:38.627] <TB1>     INFO: PixTestTiming::doTest() done
[14:04:38.627] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:38.627] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:04:38.627] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:04:38.627] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:38.628] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:04:38.628] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:04:38.628] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:38.956] <TB1>     INFO: ######################################################################
[14:04:38.956] <TB1>     INFO: PixTestAlive::doTest()
[14:04:38.956] <TB1>     INFO: ######################################################################
[14:04:38.960] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.960] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:38.960] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:38.962] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:39.307] <TB1>     INFO: Expecting 41600 events.
[14:04:43.400] <TB1>     INFO: 41600 events read in total (3378ms).
[14:04:43.401] <TB1>     INFO: Test took 4439ms.
[14:04:43.409] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:43.409] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:04:43.409] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:43.784] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:04:43.784] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:43.784] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:43.788] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:43.788] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:43.788] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:43.789] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:44.133] <TB1>     INFO: Expecting 41600 events.
[14:04:47.101] <TB1>     INFO: 41600 events read in total (2253ms).
[14:04:47.102] <TB1>     INFO: Test took 3313ms.
[14:04:47.102] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:47.102] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:47.102] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:47.102] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:47.504] <TB1>     INFO: PixTestAlive::maskTest() done
[14:04:47.504] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:47.507] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:47.507] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:47.507] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:47.508] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:47.854] <TB1>     INFO: Expecting 41600 events.
[14:04:51.947] <TB1>     INFO: 41600 events read in total (3378ms).
[14:04:51.947] <TB1>     INFO: Test took 4439ms.
[14:04:51.956] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:51.956] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:04:51.956] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:52.328] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:52.328] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:52.328] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:52.328] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:52.338] <TB1>     INFO: ######################################################################
[14:04:52.338] <TB1>     INFO: PixTestTrim::doTest()
[14:04:52.338] <TB1>     INFO: ######################################################################
[14:04:52.344] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:52.344] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:52.344] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:52.424] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:52.424] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:52.447] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:52.447] <TB1>     INFO:     run 1 of 1
[14:04:52.447] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:52.791] <TB1>     INFO: Expecting 5025280 events.
[14:05:37.296] <TB1>     INFO: 1360824 events read in total (43790ms).
[14:06:21.396] <TB1>     INFO: 2706584 events read in total (87890ms).
[14:07:05.514] <TB1>     INFO: 4063840 events read in total (132009ms).
[14:07:36.445] <TB1>     INFO: 5025280 events read in total (162939ms).
[14:07:36.502] <TB1>     INFO: Test took 164055ms.
[14:07:36.574] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:36.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:38.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:39.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:41.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:42.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:43.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:45.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:46.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:48.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:49.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:51.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:52.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:54.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:55.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:57.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:58.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:59.912] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231055360
[14:07:59.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.2916 minThrLimit = 83.2878 minThrNLimit = 112.349 -> result = 83.2916 -> 83
[14:07:59.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9835 minThrLimit = 86.9829 minThrNLimit = 115.935 -> result = 86.9835 -> 86
[14:07:59.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7055 minThrLimit = 85.6711 minThrNLimit = 114.341 -> result = 85.7055 -> 85
[14:07:59.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9466 minThrLimit = 97.9392 minThrNLimit = 121.397 -> result = 97.9466 -> 97
[14:07:59.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8834 minThrLimit = 96.8829 minThrNLimit = 118.695 -> result = 96.8834 -> 96
[14:07:59.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.568 minThrLimit = 102.558 minThrNLimit = 128.731 -> result = 102.568 -> 102
[14:07:59.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2806 minThrLimit = 93.2749 minThrNLimit = 118.757 -> result = 93.2806 -> 93
[14:07:59.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0759 minThrLimit = 85.9426 minThrNLimit = 110.183 -> result = 86.0759 -> 86
[14:07:59.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6004 minThrLimit = 88.5254 minThrNLimit = 116.519 -> result = 88.6004 -> 88
[14:07:59.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3933 minThrLimit = 94.3909 minThrNLimit = 119.836 -> result = 94.3933 -> 94
[14:07:59.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9697 minThrLimit = 89.9585 minThrNLimit = 116.46 -> result = 89.9697 -> 89
[14:07:59.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1875 minThrLimit = 95.1564 minThrNLimit = 122.143 -> result = 95.1875 -> 95
[14:07:59.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.559 minThrLimit = 100.549 minThrNLimit = 132.738 -> result = 100.559 -> 100
[14:07:59.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5009 minThrLimit = 94.4988 minThrNLimit = 121.622 -> result = 94.5009 -> 94
[14:07:59.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5288 minThrLimit = 90.5166 minThrNLimit = 119.419 -> result = 90.5288 -> 90
[14:07:59.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8195 minThrLimit = 82.8115 minThrNLimit = 108.555 -> result = 82.8195 -> 82
[14:07:59.922] <TB1>     INFO: ROC 0 VthrComp = 83
[14:07:59.922] <TB1>     INFO: ROC 1 VthrComp = 86
[14:07:59.922] <TB1>     INFO: ROC 2 VthrComp = 85
[14:07:59.922] <TB1>     INFO: ROC 3 VthrComp = 97
[14:07:59.922] <TB1>     INFO: ROC 4 VthrComp = 96
[14:07:59.922] <TB1>     INFO: ROC 5 VthrComp = 102
[14:07:59.922] <TB1>     INFO: ROC 6 VthrComp = 93
[14:07:59.922] <TB1>     INFO: ROC 7 VthrComp = 86
[14:07:59.922] <TB1>     INFO: ROC 8 VthrComp = 88
[14:07:59.923] <TB1>     INFO: ROC 9 VthrComp = 94
[14:07:59.923] <TB1>     INFO: ROC 10 VthrComp = 89
[14:07:59.923] <TB1>     INFO: ROC 11 VthrComp = 95
[14:07:59.923] <TB1>     INFO: ROC 12 VthrComp = 100
[14:07:59.923] <TB1>     INFO: ROC 13 VthrComp = 94
[14:07:59.923] <TB1>     INFO: ROC 14 VthrComp = 90
[14:07:59.923] <TB1>     INFO: ROC 15 VthrComp = 82
[14:07:59.924] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:59.924] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:59.943] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:59.943] <TB1>     INFO:     run 1 of 1
[14:07:59.943] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:00.287] <TB1>     INFO: Expecting 5025280 events.
[14:08:36.205] <TB1>     INFO: 881456 events read in total (35202ms).
[14:09:11.120] <TB1>     INFO: 1761048 events read in total (70117ms).
[14:09:46.457] <TB1>     INFO: 2640176 events read in total (105454ms).
[14:10:21.773] <TB1>     INFO: 3511808 events read in total (140770ms).
[14:10:56.429] <TB1>     INFO: 4379984 events read in total (175426ms).
[14:11:22.746] <TB1>     INFO: 5025280 events read in total (201743ms).
[14:11:22.825] <TB1>     INFO: Test took 202882ms.
[14:11:23.008] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:23.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:24.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:26.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:28.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:29.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:31.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:32.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:34.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:35.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:37.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:39.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:40.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:42.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:43.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:45.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:46.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:48.494] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256851968
[14:11:48.498] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.405 for pixel 0/29 mean/min/max = 43.7442/31.949/55.5394
[14:11:48.498] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.535 for pixel 18/18 mean/min/max = 44.0045/33.2835/54.7254
[14:11:48.499] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.5193 for pixel 12/0 mean/min/max = 43.7329/32.5976/54.8682
[14:11:48.499] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.5853 for pixel 6/5 mean/min/max = 46.281/31.8385/60.7236
[14:11:48.500] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.9032 for pixel 18/76 mean/min/max = 46.565/31.9009/61.2291
[14:11:48.500] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.9925 for pixel 18/7 mean/min/max = 45.2398/32.359/58.1205
[14:11:48.500] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.649 for pixel 20/16 mean/min/max = 44.3714/33.8437/54.8991
[14:11:48.501] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3231 for pixel 4/79 mean/min/max = 43.7522/31.7702/55.7343
[14:11:48.501] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.7103 for pixel 17/2 mean/min/max = 45.0919/34.4733/55.7104
[14:11:48.501] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.3112 for pixel 32/43 mean/min/max = 43.6667/32.9686/54.3648
[14:11:48.502] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2495 for pixel 0/14 mean/min/max = 45.7931/34.332/57.2541
[14:11:48.502] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.8771 for pixel 23/21 mean/min/max = 43.4172/32.6952/54.1391
[14:11:48.503] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.0004 for pixel 0/3 mean/min/max = 43.4052/32.2336/54.5767
[14:11:48.503] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.673 for pixel 5/6 mean/min/max = 43.4867/32.8113/54.162
[14:11:48.503] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.1103 for pixel 49/2 mean/min/max = 44.0794/33.8523/54.3064
[14:11:48.504] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.6891 for pixel 18/32 mean/min/max = 43.9153/32.9929/54.8378
[14:11:48.504] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:48.636] <TB1>     INFO: Expecting 411648 events.
[14:11:56.362] <TB1>     INFO: 411648 events read in total (7012ms).
[14:11:56.370] <TB1>     INFO: Expecting 411648 events.
[14:12:04.076] <TB1>     INFO: 411648 events read in total (7044ms).
[14:12:04.087] <TB1>     INFO: Expecting 411648 events.
[14:12:11.712] <TB1>     INFO: 411648 events read in total (6971ms).
[14:12:11.725] <TB1>     INFO: Expecting 411648 events.
[14:12:19.305] <TB1>     INFO: 411648 events read in total (6920ms).
[14:12:19.319] <TB1>     INFO: Expecting 411648 events.
[14:12:27.058] <TB1>     INFO: 411648 events read in total (7077ms).
[14:12:27.075] <TB1>     INFO: Expecting 411648 events.
[14:12:34.724] <TB1>     INFO: 411648 events read in total (6991ms).
[14:12:34.745] <TB1>     INFO: Expecting 411648 events.
[14:12:42.396] <TB1>     INFO: 411648 events read in total (7000ms).
[14:12:42.418] <TB1>     INFO: Expecting 411648 events.
[14:12:50.006] <TB1>     INFO: 411648 events read in total (6938ms).
[14:12:50.036] <TB1>     INFO: Expecting 411648 events.
[14:12:57.718] <TB1>     INFO: 411648 events read in total (7038ms).
[14:12:57.746] <TB1>     INFO: Expecting 411648 events.
[14:13:05.377] <TB1>     INFO: 411648 events read in total (6992ms).
[14:13:05.407] <TB1>     INFO: Expecting 411648 events.
[14:13:13.023] <TB1>     INFO: 411648 events read in total (6977ms).
[14:13:13.056] <TB1>     INFO: Expecting 411648 events.
[14:13:20.631] <TB1>     INFO: 411648 events read in total (6937ms).
[14:13:20.667] <TB1>     INFO: Expecting 411648 events.
[14:13:28.444] <TB1>     INFO: 411648 events read in total (7144ms).
[14:13:28.489] <TB1>     INFO: Expecting 411648 events.
[14:13:35.977] <TB1>     INFO: 411648 events read in total (6859ms).
[14:13:36.024] <TB1>     INFO: Expecting 411648 events.
[14:13:43.494] <TB1>     INFO: 411648 events read in total (6861ms).
[14:13:43.540] <TB1>     INFO: Expecting 411648 events.
[14:13:51.174] <TB1>     INFO: 411648 events read in total (7011ms).
[14:13:51.220] <TB1>     INFO: Test took 122716ms.
[14:13:51.745] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6384 < 35 for itrim = 101; old thr = 33.8492 ... break
[14:13:51.797] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0698 < 35 for itrim = 107; old thr = 34.0614 ... break
[14:13:51.837] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1789 < 35 for itrim = 94; old thr = 34.1293 ... break
[14:13:51.866] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0775 < 35 for itrim = 106; old thr = 33.9063 ... break
[14:13:51.900] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2313 < 35 for itrim = 110; old thr = 34.3606 ... break
[14:13:51.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1307 < 35 for itrim = 119; old thr = 34.5934 ... break
[14:13:51.984] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0218 < 35 for itrim = 98; old thr = 34.9287 ... break
[14:13:52.019] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4329 < 35 for itrim = 101; old thr = 34.3733 ... break
[14:13:52.067] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7228 < 35 for itrim+1 = 104; old thr = 34.5447 ... break
[14:13:52.111] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1236 < 35 for itrim = 101; old thr = 34.2818 ... break
[14:13:52.153] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1204 < 35 for itrim = 109; old thr = 34.1742 ... break
[14:13:52.205] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.465 < 35 for itrim+1 = 108; old thr = 34.6675 ... break
[14:13:52.248] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5371 < 35 for itrim = 100; old thr = 33.5755 ... break
[14:13:52.296] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.021 < 35 for itrim = 106; old thr = 34.8894 ... break
[14:13:52.350] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.403 < 35 for itrim+1 = 105; old thr = 34.7605 ... break
[14:13:52.392] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0031 < 35 for itrim = 103; old thr = 33.8909 ... break
[14:13:52.467] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:52.478] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:52.478] <TB1>     INFO:     run 1 of 1
[14:13:52.478] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:52.827] <TB1>     INFO: Expecting 5025280 events.
[14:14:28.838] <TB1>     INFO: 870632 events read in total (35296ms).
[14:15:04.648] <TB1>     INFO: 1739800 events read in total (71106ms).
[14:15:39.823] <TB1>     INFO: 2607800 events read in total (106281ms).
[14:16:15.082] <TB1>     INFO: 3465776 events read in total (141540ms).
[14:16:48.782] <TB1>     INFO: 4320064 events read in total (175240ms).
[14:17:17.754] <TB1>     INFO: 5025280 events read in total (204212ms).
[14:17:17.841] <TB1>     INFO: Test took 205363ms.
[14:17:18.039] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:18.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:20.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:21.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:23.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:24.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:26.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:28.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:29.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:31.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:33.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:35.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:37.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:39.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:40.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:42.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:43.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:45.191] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263905280
[14:17:45.193] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.483420 .. 50.670456
[14:17:45.269] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:17:45.279] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:45.279] <TB1>     INFO:     run 1 of 1
[14:17:45.279] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:45.626] <TB1>     INFO: Expecting 1996800 events.
[14:18:28.154] <TB1>     INFO: 1154768 events read in total (41812ms).
[14:18:57.417] <TB1>     INFO: 1996800 events read in total (71075ms).
[14:18:57.441] <TB1>     INFO: Test took 72162ms.
[14:18:57.482] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:57.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:58.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:59.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:00.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:01.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:02.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:03.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:04.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:05.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:06.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:07.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:08.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:09.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:10.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:11.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:12.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:14.018] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234270720
[14:19:14.107] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.170065 .. 44.565563
[14:19:14.183] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:19:14.194] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:14.194] <TB1>     INFO:     run 1 of 1
[14:19:14.194] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:14.554] <TB1>     INFO: Expecting 1530880 events.
[14:19:58.424] <TB1>     INFO: 1145184 events read in total (43155ms).
[14:20:12.566] <TB1>     INFO: 1530880 events read in total (57297ms).
[14:20:12.580] <TB1>     INFO: Test took 58387ms.
[14:20:12.616] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:12.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:13.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:14.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:15.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:16.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:17.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:18.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:19.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:20.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:21.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:22.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:23.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:24.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:25.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:26.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:27.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:28.294] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300470272
[14:20:28.378] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 25.208588 .. 40.048266
[14:20:28.455] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:20:28.466] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:28.466] <TB1>     INFO:     run 1 of 1
[14:20:28.466] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:28.816] <TB1>     INFO: Expecting 1198080 events.
[14:21:11.254] <TB1>     INFO: 1140832 events read in total (41723ms).
[14:21:13.672] <TB1>     INFO: 1198080 events read in total (44141ms).
[14:21:13.682] <TB1>     INFO: Test took 45216ms.
[14:21:13.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:13.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:14.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:15.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:16.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:17.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:18.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:19.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:20.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:21.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:22.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:23.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:24.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:25.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:26.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:27.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:28.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:29.444] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231550976
[14:21:29.525] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.653967 .. 40.048266
[14:21:29.600] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:21:29.610] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:29.610] <TB1>     INFO:     run 1 of 1
[14:21:29.610] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:29.953] <TB1>     INFO: Expecting 1164800 events.
[14:22:11.138] <TB1>     INFO: 1132760 events read in total (40470ms).
[14:22:12.688] <TB1>     INFO: 1164800 events read in total (42020ms).
[14:22:12.704] <TB1>     INFO: Test took 43095ms.
[14:22:12.735] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:12.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:13.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:14.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:15.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:16.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:17.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:18.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:19.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:20.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:21.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:22.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:23.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:23.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:24.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:25.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:26.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:27.669] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313806848
[14:22:27.753] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:27.753] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:27.763] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:27.763] <TB1>     INFO:     run 1 of 1
[14:22:27.764] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:28.119] <TB1>     INFO: Expecting 1364480 events.
[14:23:10.208] <TB1>     INFO: 1074928 events read in total (41374ms).
[14:23:21.158] <TB1>     INFO: 1364480 events read in total (52324ms).
[14:23:21.171] <TB1>     INFO: Test took 53408ms.
[14:23:21.205] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:21.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:22.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:23.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:24.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:25.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:26.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:27.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:28.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:29.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:30.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:31.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:32.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:33.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:34.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:35.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:36.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:37.275] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358871040
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:37.310] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:37.311] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:37.311] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:37.319] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:37.326] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:37.333] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:37.340] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:37.347] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:37.354] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:37.361] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:37.368] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:37.375] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:37.382] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:37.389] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:37.395] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:37.402] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:37.410] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:37.417] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:37.424] <TB1>     INFO: PixTestTrim::trimTest() done
[14:23:37.424] <TB1>     INFO: vtrim:     101 107  94 106 110 119  98 101 104 101 109 108 100 106 105 103 
[14:23:37.424] <TB1>     INFO: vthrcomp:   83  86  85  97  96 102  93  86  88  94  89  95 100  94  90  82 
[14:23:37.424] <TB1>     INFO: vcal mean:  34.95  34.98  34.97  34.99  34.95  34.93  34.95  34.94  34.97  35.05  34.95  34.96  34.97  35.02  34.96  34.93 
[14:23:37.424] <TB1>     INFO: vcal RMS:    0.74   0.78   0.77   0.86   0.87   0.81   0.78   0.78   0.74   0.82   0.76   0.78   0.76   0.76   0.72   0.77 
[14:23:37.424] <TB1>     INFO: bits mean:   9.60  10.07   9.93   9.39   9.37   9.57   9.85  10.09   9.26  10.37   8.67  10.08   9.77   9.94   9.54  10.07 
[14:23:37.424] <TB1>     INFO: bits RMS:    2.76   2.36   2.52   2.64   2.72   2.70   2.39   2.64   2.52   2.27   2.76   2.50   2.69   2.51   2.46   2.44 
[14:23:37.438] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:37.438] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:37.438] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:37.441] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:37.441] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:37.451] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:37.451] <TB1>     INFO:     run 1 of 1
[14:23:37.451] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:37.809] <TB1>     INFO: Expecting 4160000 events.
[14:24:21.786] <TB1>     INFO: 1096065 events read in total (43262ms).
[14:25:06.924] <TB1>     INFO: 2184800 events read in total (88400ms).
[14:25:52.054] <TB1>     INFO: 3264540 events read in total (133530ms).
[14:26:27.965] <TB1>     INFO: 4160000 events read in total (169441ms).
[14:26:28.046] <TB1>     INFO: Test took 170595ms.
[14:26:28.195] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:28.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:30.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:32.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:34.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:36.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:38.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:39.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:41.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:43.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:45.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:47.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:49.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:51.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:52.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:54.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:56.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:58.623] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355307520
[14:26:58.624] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:58.697] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:58.698] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:26:58.708] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:58.708] <TB1>     INFO:     run 1 of 1
[14:26:58.708] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:59.053] <TB1>     INFO: Expecting 3577600 events.
[14:27:45.678] <TB1>     INFO: 1131560 events read in total (45910ms).
[14:28:31.504] <TB1>     INFO: 2250825 events read in total (91736ms).
[14:29:17.385] <TB1>     INFO: 3364160 events read in total (137617ms).
[14:29:27.252] <TB1>     INFO: 3577600 events read in total (147484ms).
[14:29:27.314] <TB1>     INFO: Test took 148607ms.
[14:29:27.454] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:27.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:29.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:32.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:34.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:36.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:38.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:40.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:42.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:44.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:46.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:48.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:50.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:52.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:53.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:55.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:57.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:59.179] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358756352
[14:29:59.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:59.253] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:59.253] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:29:59.263] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:59.263] <TB1>     INFO:     run 1 of 1
[14:29:59.263] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:59.610] <TB1>     INFO: Expecting 3307200 events.
[14:30:47.760] <TB1>     INFO: 1178590 events read in total (47435ms).
[14:31:33.981] <TB1>     INFO: 2339765 events read in total (93656ms).
[14:32:12.218] <TB1>     INFO: 3307200 events read in total (131893ms).
[14:32:12.262] <TB1>     INFO: Test took 132998ms.
[14:32:12.358] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:12.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:14.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:16.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:17.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:19.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:21.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:23.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:25.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:27.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:29.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:30.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:32.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:34.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:35.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:37.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:39.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:40.908] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305324032
[14:32:40.908] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:40.981] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:40.981] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:32:40.993] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:40.993] <TB1>     INFO:     run 1 of 1
[14:32:40.993] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:41.340] <TB1>     INFO: Expecting 3348800 events.
[14:33:28.916] <TB1>     INFO: 1170070 events read in total (46861ms).
[14:34:15.305] <TB1>     INFO: 2323230 events read in total (93250ms).
[14:34:56.807] <TB1>     INFO: 3348800 events read in total (134753ms).
[14:34:56.871] <TB1>     INFO: Test took 135879ms.
[14:34:56.991] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:57.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:59.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:00.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:02.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:04.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:06.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:07.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:09.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:11.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:13.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:14.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:16.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:18.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:20.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:21.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:23.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:25.460] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306999296
[14:35:25.461] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:25.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:25.537] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:35:25.549] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:25.549] <TB1>     INFO:     run 1 of 1
[14:35:25.549] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:25.891] <TB1>     INFO: Expecting 3307200 events.
[14:36:13.932] <TB1>     INFO: 1177255 events read in total (47325ms).
[14:37:00.804] <TB1>     INFO: 2337290 events read in total (94197ms).
[14:37:40.441] <TB1>     INFO: 3307200 events read in total (133835ms).
[14:37:40.502] <TB1>     INFO: Test took 134954ms.
[14:37:40.608] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:40.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:42.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:44.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:45.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:47.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:49.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:50.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:52.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:53.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:55.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:57.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:58.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:00.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:02.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:03.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:05.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:07.358] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305324032
[14:38:07.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.75034, thr difference RMS: 1.15942
[14:38:07.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.95809, thr difference RMS: 1.27
[14:38:07.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.34274, thr difference RMS: 1.16523
[14:38:07.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.8061, thr difference RMS: 1.69974
[14:38:07.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.73179, thr difference RMS: 1.55989
[14:38:07.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.69833, thr difference RMS: 1.53177
[14:38:07.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.93234, thr difference RMS: 1.47096
[14:38:07.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.57666, thr difference RMS: 1.2831
[14:38:07.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.87992, thr difference RMS: 1.31953
[14:38:07.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.98211, thr difference RMS: 1.27522
[14:38:07.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.09991, thr difference RMS: 1.34453
[14:38:07.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.35755, thr difference RMS: 1.36382
[14:38:07.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.56391, thr difference RMS: 1.51532
[14:38:07.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.50371, thr difference RMS: 1.28721
[14:38:07.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.04206, thr difference RMS: 1.28272
[14:38:07.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.74181, thr difference RMS: 1.2486
[14:38:07.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.76648, thr difference RMS: 1.13023
[14:38:07.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.98621, thr difference RMS: 1.27642
[14:38:07.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.34955, thr difference RMS: 1.14674
[14:38:07.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.8085, thr difference RMS: 1.70868
[14:38:07.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.75241, thr difference RMS: 1.54011
[14:38:07.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.5969, thr difference RMS: 1.53701
[14:38:07.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.97101, thr difference RMS: 1.46578
[14:38:07.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.49912, thr difference RMS: 1.26629
[14:38:07.366] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.87061, thr difference RMS: 1.30719
[14:38:07.366] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.04226, thr difference RMS: 1.27044
[14:38:07.366] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.10925, thr difference RMS: 1.32235
[14:38:07.366] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.32957, thr difference RMS: 1.35292
[14:38:07.366] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.61082, thr difference RMS: 1.50026
[14:38:07.367] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.43693, thr difference RMS: 1.30532
[14:38:07.367] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.11338, thr difference RMS: 1.26143
[14:38:07.367] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.74167, thr difference RMS: 1.24034
[14:38:07.367] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.83238, thr difference RMS: 1.14325
[14:38:07.367] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.14246, thr difference RMS: 1.26464
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.41867, thr difference RMS: 1.15452
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.9333, thr difference RMS: 1.71438
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.96754, thr difference RMS: 1.53655
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.57918, thr difference RMS: 1.54541
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.08597, thr difference RMS: 1.44298
[14:38:07.368] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.54047, thr difference RMS: 1.27449
[14:38:07.369] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.00315, thr difference RMS: 1.30512
[14:38:07.369] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.3363, thr difference RMS: 1.24284
[14:38:07.369] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.15411, thr difference RMS: 1.32467
[14:38:07.369] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.35793, thr difference RMS: 1.35499
[14:38:07.369] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.76537, thr difference RMS: 1.48057
[14:38:07.370] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.47438, thr difference RMS: 1.2966
[14:38:07.370] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.15081, thr difference RMS: 1.25906
[14:38:07.370] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.86271, thr difference RMS: 1.21434
[14:38:07.370] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.84538, thr difference RMS: 1.12748
[14:38:07.370] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.22748, thr difference RMS: 1.27918
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.54176, thr difference RMS: 1.14599
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.8297, thr difference RMS: 1.7362
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.1248, thr difference RMS: 1.57163
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.56676, thr difference RMS: 1.52996
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.19944, thr difference RMS: 1.4573
[14:38:07.371] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.54287, thr difference RMS: 1.2798
[14:38:07.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.12277, thr difference RMS: 1.30352
[14:38:07.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.41165, thr difference RMS: 1.25046
[14:38:07.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.25991, thr difference RMS: 1.32176
[14:38:07.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.34072, thr difference RMS: 1.36536
[14:38:07.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.81613, thr difference RMS: 1.50396
[14:38:07.373] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.49624, thr difference RMS: 1.28939
[14:38:07.373] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.34554, thr difference RMS: 1.24465
[14:38:07.373] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.92804, thr difference RMS: 1.20788
[14:38:07.486] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:38:07.490] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1995 seconds
[14:38:07.490] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:38:08.198] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:38:08.198] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:38:08.203] <TB1>     INFO: ######################################################################
[14:38:08.203] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:38:08.203] <TB1>     INFO: ######################################################################
[14:38:08.203] <TB1>     INFO:    ----------------------------------------------------------------------
[14:38:08.203] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:38:08.203] <TB1>     INFO:    ----------------------------------------------------------------------
[14:38:08.203] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:38:08.213] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:38:08.213] <TB1>     INFO:     run 1 of 1
[14:38:08.213] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:08.555] <TB1>     INFO: Expecting 59072000 events.
[14:38:37.863] <TB1>     INFO: 1072400 events read in total (28593ms).
[14:39:06.516] <TB1>     INFO: 2141000 events read in total (57246ms).
[14:39:35.165] <TB1>     INFO: 3209600 events read in total (85895ms).
[14:40:03.985] <TB1>     INFO: 4282000 events read in total (114715ms).
[14:40:32.784] <TB1>     INFO: 5350400 events read in total (143514ms).
[14:41:01.504] <TB1>     INFO: 6418600 events read in total (172234ms).
[14:41:30.320] <TB1>     INFO: 7491000 events read in total (201050ms).
[14:41:58.996] <TB1>     INFO: 8559600 events read in total (229726ms).
[14:42:27.727] <TB1>     INFO: 9627400 events read in total (258457ms).
[14:42:56.418] <TB1>     INFO: 10699400 events read in total (287148ms).
[14:43:25.163] <TB1>     INFO: 11767800 events read in total (315893ms).
[14:43:53.947] <TB1>     INFO: 12836200 events read in total (344677ms).
[14:44:22.698] <TB1>     INFO: 13908800 events read in total (373428ms).
[14:44:51.410] <TB1>     INFO: 14977400 events read in total (402140ms).
[14:45:20.278] <TB1>     INFO: 16045600 events read in total (431008ms).
[14:45:49.014] <TB1>     INFO: 17117400 events read in total (459744ms).
[14:46:17.840] <TB1>     INFO: 18186000 events read in total (488570ms).
[14:46:46.603] <TB1>     INFO: 19254400 events read in total (517333ms).
[14:47:15.373] <TB1>     INFO: 20326400 events read in total (546103ms).
[14:47:44.160] <TB1>     INFO: 21395000 events read in total (574890ms).
[14:48:12.990] <TB1>     INFO: 22463200 events read in total (603720ms).
[14:48:41.708] <TB1>     INFO: 23534400 events read in total (632438ms).
[14:49:10.489] <TB1>     INFO: 24604200 events read in total (661219ms).
[14:49:39.287] <TB1>     INFO: 25672400 events read in total (690018ms).
[14:50:08.051] <TB1>     INFO: 26744200 events read in total (718781ms).
[14:50:36.906] <TB1>     INFO: 27813800 events read in total (747636ms).
[14:51:05.604] <TB1>     INFO: 28882200 events read in total (776334ms).
[14:51:34.362] <TB1>     INFO: 29953400 events read in total (805092ms).
[14:52:03.147] <TB1>     INFO: 31022200 events read in total (833877ms).
[14:52:31.857] <TB1>     INFO: 32090000 events read in total (862587ms).
[14:53:00.670] <TB1>     INFO: 33159400 events read in total (891400ms).
[14:53:29.391] <TB1>     INFO: 34230400 events read in total (920121ms).
[14:53:58.221] <TB1>     INFO: 35298400 events read in total (948951ms).
[14:54:27.018] <TB1>     INFO: 36367600 events read in total (977748ms).
[14:54:55.732] <TB1>     INFO: 37439400 events read in total (1006462ms).
[14:55:24.491] <TB1>     INFO: 38507000 events read in total (1035221ms).
[14:55:53.181] <TB1>     INFO: 39574400 events read in total (1063911ms).
[14:56:21.953] <TB1>     INFO: 40644600 events read in total (1092683ms).
[14:56:50.675] <TB1>     INFO: 41714000 events read in total (1121405ms).
[14:57:19.482] <TB1>     INFO: 42781800 events read in total (1150212ms).
[14:57:48.238] <TB1>     INFO: 43849000 events read in total (1178968ms).
[14:58:17.034] <TB1>     INFO: 44919400 events read in total (1207764ms).
[14:58:45.889] <TB1>     INFO: 45988400 events read in total (1236619ms).
[14:59:14.705] <TB1>     INFO: 47056200 events read in total (1265435ms).
[14:59:43.587] <TB1>     INFO: 48123800 events read in total (1294317ms).
[15:00:12.498] <TB1>     INFO: 49195000 events read in total (1323228ms).
[15:00:41.207] <TB1>     INFO: 50263200 events read in total (1351937ms).
[15:01:10.165] <TB1>     INFO: 51330200 events read in total (1380895ms).
[15:01:38.775] <TB1>     INFO: 52397800 events read in total (1409505ms).
[15:02:07.119] <TB1>     INFO: 53468200 events read in total (1437849ms).
[15:02:35.533] <TB1>     INFO: 54536800 events read in total (1466263ms).
[15:03:04.079] <TB1>     INFO: 55604600 events read in total (1494809ms).
[15:03:32.537] <TB1>     INFO: 56672000 events read in total (1523267ms).
[15:04:01.198] <TB1>     INFO: 57742800 events read in total (1551928ms).
[15:04:29.606] <TB1>     INFO: 58812200 events read in total (1580336ms).
[15:04:36.817] <TB1>     INFO: 59072000 events read in total (1587547ms).
[15:04:36.839] <TB1>     INFO: Test took 1588626ms.
[15:04:36.899] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:37.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:37.035] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:38.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:38.278] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:39.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:39.484] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:40.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:40.710] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:41.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:41.933] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:43.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:43.157] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:44.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:44.383] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:45.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:45.630] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:46.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:46.855] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:48.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:48.106] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:49.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:49.376] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:50.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:50.594] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:51.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:51.827] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:53.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:53.060] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:54.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:54.286] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:55.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:55.503] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:56.713] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 458117120
[15:04:56.744] <TB1>     INFO: PixTestScurves::scurves() done 
[15:04:56.746] <TB1>     INFO: Vcal mean:  35.03  35.04  35.09  35.07  35.09  35.07  35.05  35.02  35.11  35.06  35.05  35.03  35.04  35.04  35.05  35.03 
[15:04:56.746] <TB1>     INFO: Vcal RMS:    0.61   0.63   0.62   0.73   0.75   0.68   0.66   0.67   0.61   0.70   0.63   0.65   0.63   0.63   0.59   0.63 
[15:04:56.746] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:04:56.821] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:04:56.821] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:04:56.821] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:04:56.821] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:04:56.821] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:04:56.821] <TB1>     INFO: ######################################################################
[15:04:56.821] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:04:56.821] <TB1>     INFO: ######################################################################
[15:04:56.826] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:04:57.170] <TB1>     INFO: Expecting 41600 events.
[15:05:01.263] <TB1>     INFO: 41600 events read in total (3368ms).
[15:05:01.264] <TB1>     INFO: Test took 4438ms.
[15:05:01.272] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:01.272] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:05:01.272] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:05:01.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:05:01.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:05:01.283] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:05:01.283] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:05:01.620] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:01.967] <TB1>     INFO: Expecting 41600 events.
[15:05:06.095] <TB1>     INFO: 41600 events read in total (3413ms).
[15:05:06.096] <TB1>     INFO: Test took 4475ms.
[15:05:06.104] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:06.104] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:05:06.104] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:05:06.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.144
[15:05:06.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[15:05:06.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.809
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.144
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.821
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [20 ,5] phvalue 176
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.659
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.637
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.838
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[15:05:06.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.873
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.647
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [9 ,16] phvalue 178
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.499
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.427
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.861
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,52] phvalue 177
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.389
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 190
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.524
[15:05:06.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.009
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.931
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:05:06.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:05:06.201] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:06.547] <TB1>     INFO: Expecting 41600 events.
[15:05:10.706] <TB1>     INFO: 41600 events read in total (3444ms).
[15:05:10.706] <TB1>     INFO: Test took 4505ms.
[15:05:10.714] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:10.715] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:05:10.715] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:05:10.718] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:05:10.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 4
[15:05:10.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8811
[15:05:10.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[15:05:10.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2657
[15:05:10.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 83
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.8139
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 98
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9518
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.0766
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 58
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1827
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,9] phvalue 63
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.8318
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 97
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1415
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 85
[15:05:10.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0813
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 71
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9027
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [15 ,68] phvalue 75
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.212
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 84
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9574
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 70
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.6655
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,67] phvalue 87
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3192
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 78
[15:05:10.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.6169
[15:05:10.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 92
[15:05:10.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8008
[15:05:10.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 79
[15:05:10.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[15:05:11.133] <TB1>     INFO: Expecting 2560 events.
[15:05:12.090] <TB1>     INFO: 2560 events read in total (242ms).
[15:05:12.091] <TB1>     INFO: Test took 1368ms.
[15:05:12.091] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:12.091] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 1 1
[15:05:12.598] <TB1>     INFO: Expecting 2560 events.
[15:05:13.556] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:13.557] <TB1>     INFO: Test took 1466ms.
[15:05:13.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:13.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 2 2
[15:05:14.064] <TB1>     INFO: Expecting 2560 events.
[15:05:15.023] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:15.023] <TB1>     INFO: Test took 1466ms.
[15:05:15.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:15.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:05:15.532] <TB1>     INFO: Expecting 2560 events.
[15:05:16.490] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:16.490] <TB1>     INFO: Test took 1467ms.
[15:05:16.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:16.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[15:05:16.998] <TB1>     INFO: Expecting 2560 events.
[15:05:17.956] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:17.956] <TB1>     INFO: Test took 1465ms.
[15:05:17.957] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:17.957] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 9, 5 5
[15:05:18.464] <TB1>     INFO: Expecting 2560 events.
[15:05:19.424] <TB1>     INFO: 2560 events read in total (245ms).
[15:05:19.425] <TB1>     INFO: Test took 1468ms.
[15:05:19.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:19.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 6 6
[15:05:19.932] <TB1>     INFO: Expecting 2560 events.
[15:05:20.890] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:20.890] <TB1>     INFO: Test took 1465ms.
[15:05:20.890] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:20.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[15:05:21.401] <TB1>     INFO: Expecting 2560 events.
[15:05:22.358] <TB1>     INFO: 2560 events read in total (242ms).
[15:05:22.358] <TB1>     INFO: Test took 1467ms.
[15:05:22.360] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:22.361] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[15:05:22.866] <TB1>     INFO: Expecting 2560 events.
[15:05:23.823] <TB1>     INFO: 2560 events read in total (242ms).
[15:05:23.824] <TB1>     INFO: Test took 1463ms.
[15:05:23.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:23.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 15, 68, 9 9
[15:05:24.331] <TB1>     INFO: Expecting 2560 events.
[15:05:25.289] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:25.289] <TB1>     INFO: Test took 1465ms.
[15:05:25.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:25.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 10 10
[15:05:25.799] <TB1>     INFO: Expecting 2560 events.
[15:05:26.757] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:26.757] <TB1>     INFO: Test took 1467ms.
[15:05:26.757] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:26.757] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[15:05:27.265] <TB1>     INFO: Expecting 2560 events.
[15:05:28.223] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:28.223] <TB1>     INFO: Test took 1466ms.
[15:05:28.224] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:28.225] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 67, 12 12
[15:05:28.731] <TB1>     INFO: Expecting 2560 events.
[15:05:29.688] <TB1>     INFO: 2560 events read in total (242ms).
[15:05:29.689] <TB1>     INFO: Test took 1464ms.
[15:05:29.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:29.690] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 13 13
[15:05:30.198] <TB1>     INFO: Expecting 2560 events.
[15:05:31.156] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:31.156] <TB1>     INFO: Test took 1466ms.
[15:05:31.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:31.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 14 14
[15:05:31.664] <TB1>     INFO: Expecting 2560 events.
[15:05:32.620] <TB1>     INFO: 2560 events read in total (241ms).
[15:05:32.621] <TB1>     INFO: Test took 1465ms.
[15:05:32.621] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:32.622] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 15 15
[15:05:33.128] <TB1>     INFO: Expecting 2560 events.
[15:05:34.087] <TB1>     INFO: 2560 events read in total (243ms).
[15:05:34.087] <TB1>     INFO: Test took 1465ms.
[15:05:34.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:34.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:05:34.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:05:34.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:05:34.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:05:34.090] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:34.597] <TB1>     INFO: Expecting 655360 events.
[15:05:46.228] <TB1>     INFO: 655360 events read in total (10916ms).
[15:05:46.239] <TB1>     INFO: Expecting 655360 events.
[15:05:57.943] <TB1>     INFO: 655360 events read in total (11135ms).
[15:05:57.958] <TB1>     INFO: Expecting 655360 events.
[15:06:09.678] <TB1>     INFO: 655360 events read in total (11153ms).
[15:06:09.698] <TB1>     INFO: Expecting 655360 events.
[15:06:21.450] <TB1>     INFO: 655360 events read in total (11198ms).
[15:06:21.474] <TB1>     INFO: Expecting 655360 events.
[15:06:33.078] <TB1>     INFO: 655360 events read in total (11054ms).
[15:06:33.109] <TB1>     INFO: Expecting 655360 events.
[15:06:44.698] <TB1>     INFO: 655360 events read in total (11039ms).
[15:06:44.732] <TB1>     INFO: Expecting 655360 events.
[15:06:56.320] <TB1>     INFO: 655360 events read in total (11041ms).
[15:06:56.356] <TB1>     INFO: Expecting 655360 events.
[15:07:07.922] <TB1>     INFO: 655360 events read in total (11021ms).
[15:07:07.965] <TB1>     INFO: Expecting 655360 events.
[15:07:19.605] <TB1>     INFO: 655360 events read in total (11100ms).
[15:07:19.651] <TB1>     INFO: Expecting 655360 events.
[15:07:31.299] <TB1>     INFO: 655360 events read in total (11116ms).
[15:07:31.348] <TB1>     INFO: Expecting 655360 events.
[15:07:42.971] <TB1>     INFO: 655360 events read in total (11093ms).
[15:07:43.024] <TB1>     INFO: Expecting 655360 events.
[15:07:54.651] <TB1>     INFO: 655360 events read in total (11101ms).
[15:07:54.710] <TB1>     INFO: Expecting 655360 events.
[15:08:06.403] <TB1>     INFO: 655360 events read in total (11166ms).
[15:08:06.468] <TB1>     INFO: Expecting 655360 events.
[15:08:18.118] <TB1>     INFO: 655360 events read in total (11124ms).
[15:08:18.186] <TB1>     INFO: Expecting 655360 events.
[15:08:29.799] <TB1>     INFO: 655360 events read in total (11087ms).
[15:08:29.870] <TB1>     INFO: Expecting 655360 events.
[15:08:41.493] <TB1>     INFO: 655360 events read in total (11097ms).
[15:08:41.572] <TB1>     INFO: Test took 187482ms.
[15:08:41.665] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:41.973] <TB1>     INFO: Expecting 655360 events.
[15:08:53.770] <TB1>     INFO: 655360 events read in total (11082ms).
[15:08:53.781] <TB1>     INFO: Expecting 655360 events.
[15:09:05.443] <TB1>     INFO: 655360 events read in total (11091ms).
[15:09:05.457] <TB1>     INFO: Expecting 655360 events.
[15:09:17.147] <TB1>     INFO: 655360 events read in total (11124ms).
[15:09:17.166] <TB1>     INFO: Expecting 655360 events.
[15:09:28.799] <TB1>     INFO: 655360 events read in total (11077ms).
[15:09:28.824] <TB1>     INFO: Expecting 655360 events.
[15:09:40.510] <TB1>     INFO: 655360 events read in total (11130ms).
[15:09:40.541] <TB1>     INFO: Expecting 655360 events.
[15:09:52.178] <TB1>     INFO: 655360 events read in total (11091ms).
[15:09:52.210] <TB1>     INFO: Expecting 655360 events.
[15:10:03.868] <TB1>     INFO: 655360 events read in total (11110ms).
[15:10:03.904] <TB1>     INFO: Expecting 655360 events.
[15:10:15.581] <TB1>     INFO: 655360 events read in total (11132ms).
[15:10:15.622] <TB1>     INFO: Expecting 655360 events.
[15:10:27.406] <TB1>     INFO: 655360 events read in total (11244ms).
[15:10:27.454] <TB1>     INFO: Expecting 655360 events.
[15:10:39.182] <TB1>     INFO: 655360 events read in total (11200ms).
[15:10:39.231] <TB1>     INFO: Expecting 655360 events.
[15:10:50.916] <TB1>     INFO: 655360 events read in total (11154ms).
[15:10:50.973] <TB1>     INFO: Expecting 655360 events.
[15:11:02.703] <TB1>     INFO: 655360 events read in total (11203ms).
[15:11:02.760] <TB1>     INFO: Expecting 655360 events.
[15:11:14.456] <TB1>     INFO: 655360 events read in total (11170ms).
[15:11:14.520] <TB1>     INFO: Expecting 655360 events.
[15:11:26.249] <TB1>     INFO: 655360 events read in total (11203ms).
[15:11:26.316] <TB1>     INFO: Expecting 655360 events.
[15:11:38.065] <TB1>     INFO: 655360 events read in total (11222ms).
[15:11:38.134] <TB1>     INFO: Expecting 655360 events.
[15:11:49.781] <TB1>     INFO: 655360 events read in total (11120ms).
[15:11:49.855] <TB1>     INFO: Test took 188190ms.
[15:11:50.030] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:11:50.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:11:50.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:11:50.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:11:50.032] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:11:50.033] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.034] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:11:50.034] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.034] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:11:50.034] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:11:50.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:11:50.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:11:50.036] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:11:50.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:50.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:11:50.037] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.045] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.052] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.059] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.066] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.073] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.081] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.088] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.095] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.102] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.109] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.116] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.123] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.130] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.136] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.143] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:50.151] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[15:11:50.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[15:11:50.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[15:11:50.561] <TB1>     INFO: Expecting 41600 events.
[15:11:54.357] <TB1>     INFO: 41600 events read in total (3079ms).
[15:11:54.358] <TB1>     INFO: Test took 4144ms.
[15:11:55.010] <TB1>     INFO: Expecting 41600 events.
[15:11:58.818] <TB1>     INFO: 41600 events read in total (3093ms).
[15:11:58.819] <TB1>     INFO: Test took 4152ms.
[15:11:59.478] <TB1>     INFO: Expecting 41600 events.
[15:12:03.287] <TB1>     INFO: 41600 events read in total (3094ms).
[15:12:03.288] <TB1>     INFO: Test took 4157ms.
[15:12:03.596] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:03.727] <TB1>     INFO: Expecting 2560 events.
[15:12:04.685] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:04.686] <TB1>     INFO: Test took 1090ms.
[15:12:04.687] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:05.194] <TB1>     INFO: Expecting 2560 events.
[15:12:06.154] <TB1>     INFO: 2560 events read in total (246ms).
[15:12:06.154] <TB1>     INFO: Test took 1467ms.
[15:12:06.157] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:06.664] <TB1>     INFO: Expecting 2560 events.
[15:12:07.621] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:07.622] <TB1>     INFO: Test took 1465ms.
[15:12:07.626] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:08.130] <TB1>     INFO: Expecting 2560 events.
[15:12:09.087] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:09.087] <TB1>     INFO: Test took 1461ms.
[15:12:09.089] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:09.595] <TB1>     INFO: Expecting 2560 events.
[15:12:10.553] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:10.555] <TB1>     INFO: Test took 1466ms.
[15:12:10.557] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:11.062] <TB1>     INFO: Expecting 2560 events.
[15:12:12.020] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:12.021] <TB1>     INFO: Test took 1464ms.
[15:12:12.022] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:12.532] <TB1>     INFO: Expecting 2560 events.
[15:12:13.493] <TB1>     INFO: 2560 events read in total (246ms).
[15:12:13.494] <TB1>     INFO: Test took 1472ms.
[15:12:13.498] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:14.004] <TB1>     INFO: Expecting 2560 events.
[15:12:14.962] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:14.962] <TB1>     INFO: Test took 1464ms.
[15:12:14.966] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:15.472] <TB1>     INFO: Expecting 2560 events.
[15:12:16.430] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:16.430] <TB1>     INFO: Test took 1464ms.
[15:12:16.432] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:16.939] <TB1>     INFO: Expecting 2560 events.
[15:12:17.897] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:17.899] <TB1>     INFO: Test took 1467ms.
[15:12:17.902] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:18.406] <TB1>     INFO: Expecting 2560 events.
[15:12:19.364] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:19.365] <TB1>     INFO: Test took 1463ms.
[15:12:19.368] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:19.873] <TB1>     INFO: Expecting 2560 events.
[15:12:20.833] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:20.834] <TB1>     INFO: Test took 1466ms.
[15:12:20.841] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:21.342] <TB1>     INFO: Expecting 2560 events.
[15:12:22.300] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:22.301] <TB1>     INFO: Test took 1460ms.
[15:12:22.302] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:22.810] <TB1>     INFO: Expecting 2560 events.
[15:12:23.767] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:23.767] <TB1>     INFO: Test took 1465ms.
[15:12:23.771] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:24.277] <TB1>     INFO: Expecting 2560 events.
[15:12:25.234] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:25.234] <TB1>     INFO: Test took 1463ms.
[15:12:25.236] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:25.743] <TB1>     INFO: Expecting 2560 events.
[15:12:26.700] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:26.701] <TB1>     INFO: Test took 1465ms.
[15:12:26.702] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:27.209] <TB1>     INFO: Expecting 2560 events.
[15:12:28.182] <TB1>     INFO: 2560 events read in total (258ms).
[15:12:28.183] <TB1>     INFO: Test took 1481ms.
[15:12:28.186] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:28.691] <TB1>     INFO: Expecting 2560 events.
[15:12:29.649] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:29.649] <TB1>     INFO: Test took 1463ms.
[15:12:29.651] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:30.158] <TB1>     INFO: Expecting 2560 events.
[15:12:31.116] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:31.117] <TB1>     INFO: Test took 1466ms.
[15:12:31.120] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:31.625] <TB1>     INFO: Expecting 2560 events.
[15:12:32.582] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:32.582] <TB1>     INFO: Test took 1462ms.
[15:12:32.585] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:33.102] <TB1>     INFO: Expecting 2560 events.
[15:12:34.060] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:34.060] <TB1>     INFO: Test took 1476ms.
[15:12:34.063] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:34.569] <TB1>     INFO: Expecting 2560 events.
[15:12:35.527] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:35.527] <TB1>     INFO: Test took 1464ms.
[15:12:35.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:36.039] <TB1>     INFO: Expecting 2560 events.
[15:12:36.998] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:36.999] <TB1>     INFO: Test took 1470ms.
[15:12:36.001] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:37.507] <TB1>     INFO: Expecting 2560 events.
[15:12:38.465] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:38.466] <TB1>     INFO: Test took 1466ms.
[15:12:38.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:38.976] <TB1>     INFO: Expecting 2560 events.
[15:12:39.932] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:39.933] <TB1>     INFO: Test took 1466ms.
[15:12:39.936] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:40.441] <TB1>     INFO: Expecting 2560 events.
[15:12:41.404] <TB1>     INFO: 2560 events read in total (248ms).
[15:12:41.405] <TB1>     INFO: Test took 1469ms.
[15:12:41.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:41.913] <TB1>     INFO: Expecting 2560 events.
[15:12:42.870] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:42.870] <TB1>     INFO: Test took 1463ms.
[15:12:42.874] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:43.378] <TB1>     INFO: Expecting 2560 events.
[15:12:44.342] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:44.343] <TB1>     INFO: Test took 1470ms.
[15:12:44.346] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:44.851] <TB1>     INFO: Expecting 2560 events.
[15:12:45.811] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:45.811] <TB1>     INFO: Test took 1465ms.
[15:12:45.813] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:46.319] <TB1>     INFO: Expecting 2560 events.
[15:12:47.279] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:47.279] <TB1>     INFO: Test took 1466ms.
[15:12:47.282] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:47.788] <TB1>     INFO: Expecting 2560 events.
[15:12:48.748] <TB1>     INFO: 2560 events read in total (245ms).
[15:12:48.749] <TB1>     INFO: Test took 1467ms.
[15:12:48.751] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:49.257] <TB1>     INFO: Expecting 2560 events.
[15:12:50.216] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:50.217] <TB1>     INFO: Test took 1466ms.
[15:12:51.243] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:12:51.244] <TB1>     INFO: PH scale (per ROC):    86  86  83  75  75  78  77  83  85  80  82  82  92  91  80  81
[15:12:51.244] <TB1>     INFO: PH offset (per ROC):  166 161 150 177 189 184 158 162 173 173 162 175 156 163 155 166
[15:12:51.419] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:12:51.422] <TB1>     INFO: ######################################################################
[15:12:51.422] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:12:51.422] <TB1>     INFO: ######################################################################
[15:12:51.422] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:12:51.433] <TB1>     INFO: scanning low vcal = 10
[15:12:51.776] <TB1>     INFO: Expecting 41600 events.
[15:12:55.508] <TB1>     INFO: 41600 events read in total (3017ms).
[15:12:55.508] <TB1>     INFO: Test took 4075ms.
[15:12:55.510] <TB1>     INFO: scanning low vcal = 20
[15:12:56.016] <TB1>     INFO: Expecting 41600 events.
[15:12:59.733] <TB1>     INFO: 41600 events read in total (3002ms).
[15:12:59.733] <TB1>     INFO: Test took 4223ms.
[15:12:59.735] <TB1>     INFO: scanning low vcal = 30
[15:13:00.242] <TB1>     INFO: Expecting 41600 events.
[15:13:03.961] <TB1>     INFO: 41600 events read in total (3004ms).
[15:13:03.962] <TB1>     INFO: Test took 4227ms.
[15:13:03.964] <TB1>     INFO: scanning low vcal = 40
[15:13:04.468] <TB1>     INFO: Expecting 41600 events.
[15:13:08.735] <TB1>     INFO: 41600 events read in total (3552ms).
[15:13:08.736] <TB1>     INFO: Test took 4772ms.
[15:13:08.739] <TB1>     INFO: scanning low vcal = 50
[15:13:09.159] <TB1>     INFO: Expecting 41600 events.
[15:13:13.410] <TB1>     INFO: 41600 events read in total (3536ms).
[15:13:13.410] <TB1>     INFO: Test took 4671ms.
[15:13:13.415] <TB1>     INFO: scanning low vcal = 60
[15:13:13.837] <TB1>     INFO: Expecting 41600 events.
[15:13:18.081] <TB1>     INFO: 41600 events read in total (3529ms).
[15:13:18.082] <TB1>     INFO: Test took 4667ms.
[15:13:18.086] <TB1>     INFO: scanning low vcal = 70
[15:13:18.509] <TB1>     INFO: Expecting 41600 events.
[15:13:22.755] <TB1>     INFO: 41600 events read in total (3531ms).
[15:13:22.755] <TB1>     INFO: Test took 4669ms.
[15:13:22.758] <TB1>     INFO: scanning low vcal = 80
[15:13:23.184] <TB1>     INFO: Expecting 41600 events.
[15:13:27.448] <TB1>     INFO: 41600 events read in total (3549ms).
[15:13:27.449] <TB1>     INFO: Test took 4691ms.
[15:13:27.452] <TB1>     INFO: scanning low vcal = 90
[15:13:27.872] <TB1>     INFO: Expecting 41600 events.
[15:13:32.126] <TB1>     INFO: 41600 events read in total (3539ms).
[15:13:32.127] <TB1>     INFO: Test took 4675ms.
[15:13:32.131] <TB1>     INFO: scanning low vcal = 100
[15:13:32.553] <TB1>     INFO: Expecting 41600 events.
[15:13:36.970] <TB1>     INFO: 41600 events read in total (3702ms).
[15:13:36.971] <TB1>     INFO: Test took 4840ms.
[15:13:36.974] <TB1>     INFO: scanning low vcal = 110
[15:13:37.393] <TB1>     INFO: Expecting 41600 events.
[15:13:41.668] <TB1>     INFO: 41600 events read in total (3560ms).
[15:13:41.669] <TB1>     INFO: Test took 4695ms.
[15:13:41.672] <TB1>     INFO: scanning low vcal = 120
[15:13:42.093] <TB1>     INFO: Expecting 41600 events.
[15:13:46.378] <TB1>     INFO: 41600 events read in total (3570ms).
[15:13:46.378] <TB1>     INFO: Test took 4705ms.
[15:13:46.381] <TB1>     INFO: scanning low vcal = 130
[15:13:46.806] <TB1>     INFO: Expecting 41600 events.
[15:13:51.060] <TB1>     INFO: 41600 events read in total (3539ms).
[15:13:51.061] <TB1>     INFO: Test took 4680ms.
[15:13:51.066] <TB1>     INFO: scanning low vcal = 140
[15:13:51.489] <TB1>     INFO: Expecting 41600 events.
[15:13:55.746] <TB1>     INFO: 41600 events read in total (3543ms).
[15:13:55.747] <TB1>     INFO: Test took 4681ms.
[15:13:55.750] <TB1>     INFO: scanning low vcal = 150
[15:13:56.175] <TB1>     INFO: Expecting 41600 events.
[15:14:00.435] <TB1>     INFO: 41600 events read in total (3545ms).
[15:14:00.435] <TB1>     INFO: Test took 4685ms.
[15:14:00.439] <TB1>     INFO: scanning low vcal = 160
[15:14:00.860] <TB1>     INFO: Expecting 41600 events.
[15:14:05.131] <TB1>     INFO: 41600 events read in total (3556ms).
[15:14:05.132] <TB1>     INFO: Test took 4693ms.
[15:14:05.135] <TB1>     INFO: scanning low vcal = 170
[15:14:05.560] <TB1>     INFO: Expecting 41600 events.
[15:14:09.816] <TB1>     INFO: 41600 events read in total (3540ms).
[15:14:09.817] <TB1>     INFO: Test took 4681ms.
[15:14:09.827] <TB1>     INFO: scanning low vcal = 180
[15:14:10.243] <TB1>     INFO: Expecting 41600 events.
[15:14:14.521] <TB1>     INFO: 41600 events read in total (3563ms).
[15:14:14.522] <TB1>     INFO: Test took 4695ms.
[15:14:14.525] <TB1>     INFO: scanning low vcal = 190
[15:14:14.950] <TB1>     INFO: Expecting 41600 events.
[15:14:19.215] <TB1>     INFO: 41600 events read in total (3550ms).
[15:14:19.216] <TB1>     INFO: Test took 4690ms.
[15:14:19.219] <TB1>     INFO: scanning low vcal = 200
[15:14:19.635] <TB1>     INFO: Expecting 41600 events.
[15:14:23.909] <TB1>     INFO: 41600 events read in total (3559ms).
[15:14:23.910] <TB1>     INFO: Test took 4691ms.
[15:14:23.914] <TB1>     INFO: scanning low vcal = 210
[15:14:24.318] <TB1>     INFO: Expecting 41600 events.
[15:14:28.587] <TB1>     INFO: 41600 events read in total (3554ms).
[15:14:28.588] <TB1>     INFO: Test took 4674ms.
[15:14:28.591] <TB1>     INFO: scanning low vcal = 220
[15:14:29.007] <TB1>     INFO: Expecting 41600 events.
[15:14:33.241] <TB1>     INFO: 41600 events read in total (3519ms).
[15:14:33.243] <TB1>     INFO: Test took 4652ms.
[15:14:33.253] <TB1>     INFO: scanning low vcal = 230
[15:14:33.670] <TB1>     INFO: Expecting 41600 events.
[15:14:37.951] <TB1>     INFO: 41600 events read in total (3565ms).
[15:14:37.958] <TB1>     INFO: Test took 4704ms.
[15:14:37.961] <TB1>     INFO: scanning low vcal = 240
[15:14:38.407] <TB1>     INFO: Expecting 41600 events.
[15:14:42.671] <TB1>     INFO: 41600 events read in total (3549ms).
[15:14:42.674] <TB1>     INFO: Test took 4713ms.
[15:14:42.684] <TB1>     INFO: scanning low vcal = 250
[15:14:43.068] <TB1>     INFO: Expecting 41600 events.
[15:14:47.389] <TB1>     INFO: 41600 events read in total (3606ms).
[15:14:47.393] <TB1>     INFO: Test took 4708ms.
[15:14:47.405] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:14:47.775] <TB1>     INFO: Expecting 41600 events.
[15:14:52.205] <TB1>     INFO: 41600 events read in total (3715ms).
[15:14:52.207] <TB1>     INFO: Test took 4802ms.
[15:14:52.215] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:14:52.659] <TB1>     INFO: Expecting 41600 events.
[15:14:56.895] <TB1>     INFO: 41600 events read in total (3521ms).
[15:14:56.896] <TB1>     INFO: Test took 4681ms.
[15:14:56.900] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:14:57.321] <TB1>     INFO: Expecting 41600 events.
[15:15:01.586] <TB1>     INFO: 41600 events read in total (3550ms).
[15:15:01.587] <TB1>     INFO: Test took 4686ms.
[15:15:01.591] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:15:01.983] <TB1>     INFO: Expecting 41600 events.
[15:15:06.214] <TB1>     INFO: 41600 events read in total (3517ms).
[15:15:06.215] <TB1>     INFO: Test took 4623ms.
[15:15:06.219] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:15:06.641] <TB1>     INFO: Expecting 41600 events.
[15:15:10.890] <TB1>     INFO: 41600 events read in total (3534ms).
[15:15:10.890] <TB1>     INFO: Test took 4671ms.
[15:15:11.448] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:15:11.451] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:15:11.452] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:15:11.452] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:15:11.452] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:15:11.452] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:15:11.452] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:15:11.453] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:15:11.453] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:15:11.453] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:15:11.453] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:15:11.453] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:15:49.008] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:15:49.008] <TB1>     INFO: non-linearity mean:  0.948 0.955 0.951 0.961 0.953 0.955 0.959 0.958 0.953 0.960 0.962 0.962 0.960 0.957 0.950 0.951
[15:15:49.008] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.008 0.005 0.006 0.007 0.005 0.005 0.006 0.007 0.007 0.006 0.006
[15:15:49.008] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:15:49.031] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:15:49.053] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:15:49.076] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:15:49.098] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:15:49.120] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:15:49.142] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:15:49.164] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:15:49.187] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:15:49.209] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:15:49.231] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:15:49.253] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:15:49.275] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:15:49.297] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:15:49.320] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:15:49.342] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-14_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:15:49.364] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:15:49.364] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:15:49.371] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:15:49.371] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:15:49.374] <TB1>     INFO: ######################################################################
[15:15:49.374] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:15:49.374] <TB1>     INFO: ######################################################################
[15:15:49.377] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:15:49.387] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:49.387] <TB1>     INFO:     run 1 of 1
[15:15:49.387] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:49.730] <TB1>     INFO: Expecting 3120000 events.
[15:16:37.436] <TB1>     INFO: 1248360 events read in total (46991ms).
[15:17:26.354] <TB1>     INFO: 2491880 events read in total (95909ms).
[15:17:51.428] <TB1>     INFO: 3120000 events read in total (120983ms).
[15:17:51.472] <TB1>     INFO: Test took 122086ms.
[15:17:51.550] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:51.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:53.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:54.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:55.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:57.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:58.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:00.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:01.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:03.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:04.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:06.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:07.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:09.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:10.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:12.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:13.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:15.280] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405872640
[15:18:15.314] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:18:15.314] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0969, RMS = 1.40197
[15:18:15.315] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:15.315] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:18:15.315] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.0632, RMS = 1.82748
[15:18:15.315] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7291, RMS = 1.45829
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1786, RMS = 2.70383
[15:18:15.316] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:18:15.317] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:18:15.317] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9947, RMS = 1.24921
[15:18:15.317] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:15.317] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:18:15.318] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3107, RMS = 2.12791
[15:18:15.318] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2817, RMS = 2.03257
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9272, RMS = 1.52271
[15:18:15.319] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6542, RMS = 1.62181
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8119, RMS = 1.04717
[15:18:15.320] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7746, RMS = 1.82825
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8925, RMS = 1.4378
[15:18:15.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1223, RMS = 1.1111
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9805, RMS = 1.1226
[15:18:15.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9623, RMS = 1.77918
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0541, RMS = 2.4556
[15:18:15.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3062, RMS = 1.06502
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1574, RMS = 1.4678
[15:18:15.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:15.326] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:18:15.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5026, RMS = 1.1507
[15:18:15.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:15.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:18:15.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5755, RMS = 1.38543
[15:18:15.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2002, RMS = 2.05632
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4875, RMS = 2.31479
[15:18:15.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4253, RMS = 1.31275
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.083, RMS = 1.25612
[15:18:15.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.822, RMS = 1.96226
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4868, RMS = 1.76974
[15:18:15.330] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6549, RMS = 0.929096
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4236, RMS = 0.927876
[15:18:15.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6707, RMS = 1.1939
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4887, RMS = 1.36855
[15:18:15.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7475, RMS = 1.56944
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.6094, RMS = 1.88759
[15:18:15.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:18:15.336] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:18:15.336] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:18:15.336] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:18:15.433] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:18:15.433] <TB1>     INFO: enter test to run
[15:18:15.433] <TB1>     INFO:   test:  no parameter change
[15:18:15.434] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[15:18:15.435] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:18:15.435] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:18:15.435] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:18:15.971] <TB1>    QUIET: Connection to board 26 closed.
[15:18:15.972] <TB1>     INFO: pXar: this is the end, my friend
[15:18:15.972] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
