<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/mentor/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_verbosity_pkg" />
 <file
   path="simulation/submodules/mentor/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_mm_pkg" />
 <file
   path="simulation/submodules/mentor/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="monitor_0_s0_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_0_m0_translator" />
 <file
   path="simulation/submodules/avlm_avls_1x1_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/avlm_avls_1x1_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="slave_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="slave_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="slave_0"
   simulator="riviera, ncsim, vcs" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="slave_0"
   simulator="riviera, ncsim, vcs" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="slave_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd"
   type="VHDL"
   library="slave_0" />
 <file
   path="simulation/submodules/addr_slave.vhd"
   type="VHDL"
   library="monitor_0" />
 <file
   path="simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_0"
   simulator="riviera, ncsim, vcs" />
 <file
   path="simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="master_0"
   simulator="riviera, ncsim, vcs" />
 <file
   path="simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="master_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd"
   type="VHDL"
   library="master_0" />
 <file path="simulation/avlm_avls_1x1.vhd" type="VHDL" />
 <topLevel name="avlm_avls_1x1" />
 <deviceFamily name="cyclonev" />
</simPackage>
