m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vmux_2_1
Z0 !s110 1701104468
!i10b 1
!s100 O<z>n;`JF8ZKF_1Je[aRZ2
IUSF9bAS>46zJ07go8X2@k2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Likith/Desktop/MyVerilog/mux_4_1/sim
w1701103148
8C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_2_1.v
FC:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_2_1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1701104468.000000
!s107 C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_2_1.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vmux_4_1
R0
!i10b 1
!s100 h6PJ?_gWLlV_9cP6S?3k[3
I49[Im4IJ8O:_z2R9HgU7e2
R1
R2
w1701103832
8C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_4_1.v
FC:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_4_1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/mux_4_1/rtl/mux_4_1.v|
!i113 1
R5
R6
vmux_4_1_tb
!s110 1701104478
!i10b 1
!s100 KCk;Im2j0R4njBL0iQFO63
I70]H;Do`f6Ij6FCW6hYZM1
R1
R2
w1701104475
8C:/Users/Likith/Desktop/MyVerilog/mux_4_1/tb/mux_4_1_tb.v
FC:/Users/Likith/Desktop/MyVerilog/mux_4_1/tb/mux_4_1_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1701104478.000000
!s107 C:/Users/Likith/Desktop/MyVerilog/mux_4_1/tb/mux_4_1_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/mux_4_1/tb/mux_4_1_tb.v|
!i113 1
R5
R6
