LS
# invalid command name "LS"
ls
# bak
# impl
# msim
# README.md
# tb
# transcript
# vhdl
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
cd msim
do 91
# Cannot open macro file: 91
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 18:36:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 18:36:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 18:36:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 18:36:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 18:36:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:44 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:45 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 18:36:45 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA_sim.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 18:36:48 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 4 ...
#    Time: 67200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 18:38:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 18:38:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# ** Error: ../vhdl/vga_monitor_.vhd(49): (vcom-1144) Value 99 (of type std.STANDARD.INTEGER) is out of range 1 to 3.
# ** Error: ../vhdl/vga_monitor_.vhd(60): VHDL Compiler exiting
# End time: 18:38:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 16
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vga_monitor_.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 18:42:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 18:42:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 18:42:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 18:42:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 18:42:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 18:42:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 18:44:09 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:09 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity iologic
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:10 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 18:44:10 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 11_prescaler_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 18:45:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:43 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 18:45:43 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:44 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_prescaler
# End time: 18:45:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:44 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_prescaler_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_prescaler
# -- Loading entity tb_prescaler
# End time: 18:45:44 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_prescaler_sim.do
# End time: 18:45:46 on Feb 23,2018, Elapsed time: 0:08:58
# Errors: 5, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_prescaler 
# Start time: 18:45:46 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_prescaler(sim)
# Loading work.prescaler(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_iologic_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 18:51:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:17 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 18:51:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_iologic
# End time: 18:51:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:17 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_iologic_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_iologic
# -- Loading entity tb_iologic
# End time: 18:51:17 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_iologic_sim.do
# End time: 18:51:20 on Feb 23,2018, Elapsed time: 0:05:34
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_iologic 
# Start time: 18:51:20 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_iologic(sim)
# Loading work.iologic(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:18:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:37 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 19:18:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 19:18:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:37 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 19:18:37 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 19:18:40 on Feb 23,2018, Elapsed time: 0:27:20
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 19:18:40 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sourcemultiplexer_sim.do
# End time: 19:36:12 on Feb 23,2018, Elapsed time: 0:17:32
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 19:36:12 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:36:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 19:36:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 19:36:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 19:36:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 19:36:19 on Feb 23,2018, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 19:36:19 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading work.sourcemultiplexer(rtl)
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (2) for port "/tb_sourcemultiplexer/i_sourcemultiplexer/sel_i".
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer/i_sourcemultiplexer File: ../vhdl/sourcemultiplexer_.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:26:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:26:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 20:26:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(111): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(131): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(146): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(163): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(178): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(195): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(210): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(225): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(240): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(257): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(274): VHDL Compiler exiting
# End time: 20:26:23 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:30 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:26:30 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:30 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:26:30 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:30 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 20:26:30 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:30 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(111): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(131): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(146): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(163): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(178): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(195): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(210): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(225): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(240): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(257): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(274): VHDL Compiler exiting
# End time: 20:26:30 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:27:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:27:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:03 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 20:27:04 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(77): (vcom-1272) Length of formal "sel_i" is 3; length of actual is 2.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(111): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(131): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(146): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(163): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(178): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(195): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(210): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(225): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(240): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(257): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(274): VHDL Compiler exiting
# End time: 20:27:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:27:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:27:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 20:27:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 20:27:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 19:36:19 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:28:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:26 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:28:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_sourcemultiplexer
# End time: 20:28:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:26 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading entity tb_sourcemultiplexer
# End time: 20:28:26 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 20:28:29 on Feb 23,2018, Elapsed time: 0:52:10
# Errors: 1, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 20:28:29 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_sourcemultiplexer(sim)
# Loading work.sourcemultiplexer(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 20:28:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:28:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 20:28:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:28:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:28:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 20:28:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA_sim.do
# End time: 20:29:05 on Feb 23,2018, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 20:29:05 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (2) for port "/tb_top_vga/i_top_VGA/i_sourcemultiplexer/sel_i".
#    Time: 0 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_sourcemultiplexer File: ../vhdl/sourcemultiplexer_.vhd Line: 29
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./92_top_VGA_sim.do PAUSED at line 1
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern1
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pattern2
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 20:31:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_VGA
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 20:31:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_top_VGA
# End time: 20:31:59 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 20:31:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA_sim.do
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 20:29:05 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_top_vga(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 4 ...
#    Time: 67200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:31:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:42 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:31:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:31:54 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_monitor
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture sim of vga_monitor
# -- Loading entity vga_monitor
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:31:55 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:31:56 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA_sim.do
# End time: 21:32:00 on Feb 23,2018, Elapsed time: 1:02:55
# Errors: 1, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 21:32:00 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_top_vga(sim)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_monitor(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: VGA Monitor: Reset deasserted, waiting for V-Sync pulse ...
#    Time: 50 ns  Iteration: 1  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Falling V-Sync edge detected, starting to perform vertical timing checks ...
#    Time: 15744045 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Rising H-Sync edge detected, starting to perform horizontal timing checks ...
#    Time: 15770285 ns  Iteration: 3  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 1 ...
#    Time: 16800045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 2 ...
#    Time: 33600045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 3 ...
#    Time: 50400045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
# ** Note: VGA Monitor: Starting to store image data of frame 4 ...
#    Time: 67200045 ns  Iteration: 0  Instance: /tb_top_vga/i_top_VGA/i_vga_monitor
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:13:41 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:41 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:13:42 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:13:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:13:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:42 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../vhdl/vga_monitor_.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:13:42 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 16
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vga_monitor_.vhd"
do 91_top_VGA_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:15 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:17:15 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:16 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vga_monitor_.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../vhdl/vga_monitor_.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:17:16 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile.do line 16
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/vga_monitor_.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:18:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:59 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:18:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:25:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:25:59 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:26:00 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 92_top_VGA_sim.do
# End time: 22:26:10 on Feb 23,2018, Elapsed time: 0:54:10
# Errors: 8, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_top_VGA 
# Start time: 22:26:10 on Feb 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_top_vga(sim)
# Loading work.top_vga(struc)
# Loading work.iologic(rtl)
# Loading work.prescaler(rtl)
# Loading work.pattern1(rtl)
# Loading work.pattern2(rtl)
# Loading work.sourcemultiplexer(rtl)
# Loading work.vgacontroller(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:34:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:34:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:34:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:36:03 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:36:04 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:36:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:04 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:36:04 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:39:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:39:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:57 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:39:57 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:58 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:39:58 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:42:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:42:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:42:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:42:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:42:48 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:42:49 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:45:24 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:25 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:45:25 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 23:54:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 23:54:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 23:54:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 23:54:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 23:54:38 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:38 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:39 on Feb 23,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 23:54:39 on Feb 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:55:02 on Feb 23,2018, Elapsed time: 1:28:52
# Errors: 0, Warnings: 1
