
Pokus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bf4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002d20  08002d20  00012d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002d28  08002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08002d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002b8  20000004  08002d34  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200002bc  08002d34  000202bc  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f1d6  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002404  00000000  00000000  0002f202  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007f63  00000000  00000000  00031606  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c40  00000000  00000000  00039570  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ba8  00000000  00000000  0003a1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000145bb  00000000  00000000  0003ad58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009391  00000000  00000000  0004f313  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0007e179  00000000  00000000  000586a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000d681d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001e58  00000000  00000000  000d689c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c9c 	.word	0x08002c9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08002c9c 	.word	0x08002c9c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	b083      	sub	sp, #12
 8000270:	000d      	movs	r5, r1
 8000272:	4692      	mov	sl, r2
 8000274:	4699      	mov	r9, r3
 8000276:	428b      	cmp	r3, r1
 8000278:	d82f      	bhi.n	80002da <__udivmoddi4+0x7a>
 800027a:	d02c      	beq.n	80002d6 <__udivmoddi4+0x76>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8cc 	bl	800041c <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8c7 	bl	800041c <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	469b      	mov	fp, r3
 8000296:	d500      	bpl.n	800029a <__udivmoddi4+0x3a>
 8000298:	e074      	b.n	8000384 <__udivmoddi4+0x124>
 800029a:	4653      	mov	r3, sl
 800029c:	465a      	mov	r2, fp
 800029e:	4093      	lsls	r3, r2
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4642      	mov	r2, r8
 80002a6:	4093      	lsls	r3, r2
 80002a8:	001e      	movs	r6, r3
 80002aa:	42af      	cmp	r7, r5
 80002ac:	d829      	bhi.n	8000302 <__udivmoddi4+0xa2>
 80002ae:	d026      	beq.n	80002fe <__udivmoddi4+0x9e>
 80002b0:	465b      	mov	r3, fp
 80002b2:	1ba4      	subs	r4, r4, r6
 80002b4:	41bd      	sbcs	r5, r7
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	da00      	bge.n	80002bc <__udivmoddi4+0x5c>
 80002ba:	e079      	b.n	80003b0 <__udivmoddi4+0x150>
 80002bc:	2200      	movs	r2, #0
 80002be:	2300      	movs	r3, #0
 80002c0:	9200      	str	r2, [sp, #0]
 80002c2:	9301      	str	r3, [sp, #4]
 80002c4:	2301      	movs	r3, #1
 80002c6:	465a      	mov	r2, fp
 80002c8:	4093      	lsls	r3, r2
 80002ca:	9301      	str	r3, [sp, #4]
 80002cc:	2301      	movs	r3, #1
 80002ce:	4642      	mov	r2, r8
 80002d0:	4093      	lsls	r3, r2
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	e019      	b.n	800030a <__udivmoddi4+0xaa>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	d9d0      	bls.n	800027c <__udivmoddi4+0x1c>
 80002da:	2200      	movs	r2, #0
 80002dc:	2300      	movs	r3, #0
 80002de:	9200      	str	r2, [sp, #0]
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <__udivmoddi4+0x8c>
 80002e8:	601c      	str	r4, [r3, #0]
 80002ea:	605d      	str	r5, [r3, #4]
 80002ec:	9800      	ldr	r0, [sp, #0]
 80002ee:	9901      	ldr	r1, [sp, #4]
 80002f0:	b003      	add	sp, #12
 80002f2:	bc3c      	pop	{r2, r3, r4, r5}
 80002f4:	4690      	mov	r8, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	46a2      	mov	sl, r4
 80002fa:	46ab      	mov	fp, r5
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fe:	42a3      	cmp	r3, r4
 8000300:	d9d6      	bls.n	80002b0 <__udivmoddi4+0x50>
 8000302:	2200      	movs	r2, #0
 8000304:	2300      	movs	r3, #0
 8000306:	9200      	str	r2, [sp, #0]
 8000308:	9301      	str	r3, [sp, #4]
 800030a:	4643      	mov	r3, r8
 800030c:	2b00      	cmp	r3, #0
 800030e:	d0e8      	beq.n	80002e2 <__udivmoddi4+0x82>
 8000310:	07fb      	lsls	r3, r7, #31
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	431a      	orrs	r2, r3
 8000316:	4646      	mov	r6, r8
 8000318:	087b      	lsrs	r3, r7, #1
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	465b      	mov	r3, fp
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db22      	blt.n	800039c <__udivmoddi4+0x13c>
 8000356:	002b      	movs	r3, r5
 8000358:	465a      	mov	r2, fp
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4644      	mov	r4, r8
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	465b      	mov	r3, fp
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2c      	blt.n	80003c6 <__udivmoddi4+0x166>
 800036c:	0026      	movs	r6, r4
 800036e:	409e      	lsls	r6, r3
 8000370:	0033      	movs	r3, r6
 8000372:	0026      	movs	r6, r4
 8000374:	4647      	mov	r7, r8
 8000376:	40be      	lsls	r6, r7
 8000378:	0032      	movs	r2, r6
 800037a:	1a80      	subs	r0, r0, r2
 800037c:	4199      	sbcs	r1, r3
 800037e:	9000      	str	r0, [sp, #0]
 8000380:	9101      	str	r1, [sp, #4]
 8000382:	e7ae      	b.n	80002e2 <__udivmoddi4+0x82>
 8000384:	4642      	mov	r2, r8
 8000386:	2320      	movs	r3, #32
 8000388:	1a9b      	subs	r3, r3, r2
 800038a:	4652      	mov	r2, sl
 800038c:	40da      	lsrs	r2, r3
 800038e:	4641      	mov	r1, r8
 8000390:	0013      	movs	r3, r2
 8000392:	464a      	mov	r2, r9
 8000394:	408a      	lsls	r2, r1
 8000396:	0017      	movs	r7, r2
 8000398:	431f      	orrs	r7, r3
 800039a:	e782      	b.n	80002a2 <__udivmoddi4+0x42>
 800039c:	4642      	mov	r2, r8
 800039e:	2320      	movs	r3, #32
 80003a0:	1a9b      	subs	r3, r3, r2
 80003a2:	002a      	movs	r2, r5
 80003a4:	4646      	mov	r6, r8
 80003a6:	409a      	lsls	r2, r3
 80003a8:	0023      	movs	r3, r4
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	4313      	orrs	r3, r2
 80003ae:	e7d5      	b.n	800035c <__udivmoddi4+0xfc>
 80003b0:	4642      	mov	r2, r8
 80003b2:	2320      	movs	r3, #32
 80003b4:	2100      	movs	r1, #0
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	2200      	movs	r2, #0
 80003ba:	9100      	str	r1, [sp, #0]
 80003bc:	9201      	str	r2, [sp, #4]
 80003be:	2201      	movs	r2, #1
 80003c0:	40da      	lsrs	r2, r3
 80003c2:	9201      	str	r2, [sp, #4]
 80003c4:	e782      	b.n	80002cc <__udivmoddi4+0x6c>
 80003c6:	4642      	mov	r2, r8
 80003c8:	2320      	movs	r3, #32
 80003ca:	0026      	movs	r6, r4
 80003cc:	1a9b      	subs	r3, r3, r2
 80003ce:	40de      	lsrs	r6, r3
 80003d0:	002f      	movs	r7, r5
 80003d2:	46b4      	mov	ip, r6
 80003d4:	4097      	lsls	r7, r2
 80003d6:	4666      	mov	r6, ip
 80003d8:	003b      	movs	r3, r7
 80003da:	4333      	orrs	r3, r6
 80003dc:	e7c9      	b.n	8000372 <__udivmoddi4+0x112>
 80003de:	46c0      	nop			; (mov r8, r8)

080003e0 <__clzsi2>:
 80003e0:	211c      	movs	r1, #28
 80003e2:	2301      	movs	r3, #1
 80003e4:	041b      	lsls	r3, r3, #16
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d301      	bcc.n	80003ee <__clzsi2+0xe>
 80003ea:	0c00      	lsrs	r0, r0, #16
 80003ec:	3910      	subs	r1, #16
 80003ee:	0a1b      	lsrs	r3, r3, #8
 80003f0:	4298      	cmp	r0, r3
 80003f2:	d301      	bcc.n	80003f8 <__clzsi2+0x18>
 80003f4:	0a00      	lsrs	r0, r0, #8
 80003f6:	3908      	subs	r1, #8
 80003f8:	091b      	lsrs	r3, r3, #4
 80003fa:	4298      	cmp	r0, r3
 80003fc:	d301      	bcc.n	8000402 <__clzsi2+0x22>
 80003fe:	0900      	lsrs	r0, r0, #4
 8000400:	3904      	subs	r1, #4
 8000402:	a202      	add	r2, pc, #8	; (adr r2, 800040c <__clzsi2+0x2c>)
 8000404:	5c10      	ldrb	r0, [r2, r0]
 8000406:	1840      	adds	r0, r0, r1
 8000408:	4770      	bx	lr
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	02020304 	.word	0x02020304
 8000410:	01010101 	.word	0x01010101
	...

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f7ff ffdd 	bl	80003e0 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	1c08      	adds	r0, r1, #0
 800042c:	f7ff ffd8 	bl	80003e0 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000434:	b510      	push	{r4, lr}
 8000436:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000438:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_InitTick+0x2c>)
 800043a:	6818      	ldr	r0, [r3, #0]
 800043c:	21fa      	movs	r1, #250	; 0xfa
 800043e:	0089      	lsls	r1, r1, #2
 8000440:	f7ff fe62 	bl	8000108 <__udivsi3>
 8000444:	f000 f86c 	bl	8000520 <HAL_SYSTICK_Config>
 8000448:	2800      	cmp	r0, #0
 800044a:	d001      	beq.n	8000450 <HAL_InitTick+0x1c>
  {
    status = HAL_ERROR;
 800044c:	2001      	movs	r0, #1
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
  }

  /* Return function status */
  return status;
}
 800044e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000450:	2200      	movs	r2, #0
 8000452:	0021      	movs	r1, r4
 8000454:	3801      	subs	r0, #1
 8000456:	f000 f827 	bl	80004a8 <HAL_NVIC_SetPriority>
  HAL_StatusTypeDef  status = HAL_OK;
 800045a:	2000      	movs	r0, #0
 800045c:	e7f7      	b.n	800044e <HAL_InitTick+0x1a>
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	20000000 	.word	0x20000000

08000464 <HAL_Init>:
{
 8000464:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000466:	4a08      	ldr	r2, [pc, #32]	; (8000488 <HAL_Init+0x24>)
 8000468:	6813      	ldr	r3, [r2, #0]
 800046a:	2140      	movs	r1, #64	; 0x40
 800046c:	430b      	orrs	r3, r1
 800046e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000470:	2000      	movs	r0, #0
 8000472:	f7ff ffdf 	bl	8000434 <HAL_InitTick>
 8000476:	1e04      	subs	r4, r0, #0
 8000478:	d002      	beq.n	8000480 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800047a:	2401      	movs	r4, #1
}
 800047c:	0020      	movs	r0, r4
 800047e:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8000480:	f002 fa0e 	bl	80028a0 <HAL_MspInit>
 8000484:	e7fa      	b.n	800047c <HAL_Init+0x18>
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	40022000 	.word	0x40022000

0800048c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800048c:	4a02      	ldr	r2, [pc, #8]	; (8000498 <HAL_IncTick+0xc>)
 800048e:	6813      	ldr	r3, [r2, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	6013      	str	r3, [r2, #0]
}
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	20000020 	.word	0x20000020

0800049c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800049c:	4b01      	ldr	r3, [pc, #4]	; (80004a4 <HAL_GetTick+0x8>)
 800049e:	6818      	ldr	r0, [r3, #0]
}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	20000020 	.word	0x20000020

080004a8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004a8:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004aa:	2800      	cmp	r0, #0
 80004ac:	db11      	blt.n	80004d2 <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ae:	0883      	lsrs	r3, r0, #2
 80004b0:	4d14      	ldr	r5, [pc, #80]	; (8000504 <HAL_NVIC_SetPriority+0x5c>)
 80004b2:	33c0      	adds	r3, #192	; 0xc0
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	595c      	ldr	r4, [r3, r5]
 80004b8:	2203      	movs	r2, #3
 80004ba:	4010      	ands	r0, r2
 80004bc:	00c0      	lsls	r0, r0, #3
 80004be:	32fc      	adds	r2, #252	; 0xfc
 80004c0:	0016      	movs	r6, r2
 80004c2:	4086      	lsls	r6, r0
 80004c4:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004c6:	0189      	lsls	r1, r1, #6
 80004c8:	400a      	ands	r2, r1
 80004ca:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004cc:	4322      	orrs	r2, r4
 80004ce:	515a      	str	r2, [r3, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80004d0:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d2:	b2c0      	uxtb	r0, r0
 80004d4:	230f      	movs	r3, #15
 80004d6:	4003      	ands	r3, r0
 80004d8:	3b08      	subs	r3, #8
 80004da:	089b      	lsrs	r3, r3, #2
 80004dc:	3306      	adds	r3, #6
 80004de:	009b      	lsls	r3, r3, #2
 80004e0:	4a09      	ldr	r2, [pc, #36]	; (8000508 <HAL_NVIC_SetPriority+0x60>)
 80004e2:	4694      	mov	ip, r2
 80004e4:	4463      	add	r3, ip
 80004e6:	685d      	ldr	r5, [r3, #4]
 80004e8:	2203      	movs	r2, #3
 80004ea:	4010      	ands	r0, r2
 80004ec:	00c0      	lsls	r0, r0, #3
 80004ee:	24ff      	movs	r4, #255	; 0xff
 80004f0:	0022      	movs	r2, r4
 80004f2:	4082      	lsls	r2, r0
 80004f4:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004f6:	0189      	lsls	r1, r1, #6
 80004f8:	400c      	ands	r4, r1
 80004fa:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fc:	432c      	orrs	r4, r5
 80004fe:	605c      	str	r4, [r3, #4]
 8000500:	e7e6      	b.n	80004d0 <HAL_NVIC_SetPriority+0x28>
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	e000e100 	.word	0xe000e100
 8000508:	e000ed00 	.word	0xe000ed00

0800050c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800050c:	231f      	movs	r3, #31
 800050e:	4018      	ands	r0, r3
 8000510:	3b1e      	subs	r3, #30
 8000512:	4083      	lsls	r3, r0
 8000514:	4a01      	ldr	r2, [pc, #4]	; (800051c <HAL_NVIC_EnableIRQ+0x10>)
 8000516:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000518:	4770      	bx	lr
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	e000e100 	.word	0xe000e100

08000520 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000520:	3801      	subs	r0, #1
 8000522:	4b0a      	ldr	r3, [pc, #40]	; (800054c <HAL_SYSTICK_Config+0x2c>)
 8000524:	4298      	cmp	r0, r3
 8000526:	d80f      	bhi.n	8000548 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000528:	4a09      	ldr	r2, [pc, #36]	; (8000550 <HAL_SYSTICK_Config+0x30>)
 800052a:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800052c:	4809      	ldr	r0, [pc, #36]	; (8000554 <HAL_SYSTICK_Config+0x34>)
 800052e:	6a03      	ldr	r3, [r0, #32]
 8000530:	021b      	lsls	r3, r3, #8
 8000532:	0a1b      	lsrs	r3, r3, #8
 8000534:	21c0      	movs	r1, #192	; 0xc0
 8000536:	0609      	lsls	r1, r1, #24
 8000538:	430b      	orrs	r3, r1
 800053a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800053c:	2300      	movs	r3, #0
 800053e:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000540:	3307      	adds	r3, #7
 8000542:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000544:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000546:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000548:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 800054a:	e7fc      	b.n	8000546 <HAL_SYSTICK_Config+0x26>
 800054c:	00ffffff 	.word	0x00ffffff
 8000550:	e000e010 	.word	0xe000e010
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	1e04      	subs	r4, r0, #0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800055c:	d03d      	beq.n	80005da <HAL_DMA_Init+0x82>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800055e:	6805      	ldr	r5, [r0, #0]
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <HAL_DMA_Init+0x88>)
 8000562:	18e8      	adds	r0, r5, r3
 8000564:	2114      	movs	r1, #20
 8000566:	f7ff fdcf 	bl	8000108 <__udivsi3>
 800056a:	0080      	lsls	r0, r0, #2
 800056c:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800056e:	4b1d      	ldr	r3, [pc, #116]	; (80005e4 <HAL_DMA_Init+0x8c>)
 8000570:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000572:	2202      	movs	r2, #2
 8000574:	2325      	movs	r3, #37	; 0x25
 8000576:	54e2      	strb	r2, [r4, r3]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000578:	682b      	ldr	r3, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800057a:	4a1b      	ldr	r2, [pc, #108]	; (80005e8 <HAL_DMA_Init+0x90>)
 800057c:	401a      	ands	r2, r3
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800057e:	68a3      	ldr	r3, [r4, #8]
 8000580:	68e1      	ldr	r1, [r4, #12]
 8000582:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000584:	6921      	ldr	r1, [r4, #16]
 8000586:	430b      	orrs	r3, r1
 8000588:	6961      	ldr	r1, [r4, #20]
 800058a:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800058c:	69a1      	ldr	r1, [r4, #24]
 800058e:	430b      	orrs	r3, r1
 8000590:	69e1      	ldr	r1, [r4, #28]
 8000592:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000594:	6a21      	ldr	r1, [r4, #32]
 8000596:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000598:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800059a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	01db      	lsls	r3, r3, #7
 80005a0:	68a2      	ldr	r2, [r4, #8]
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d010      	beq.n	80005c8 <HAL_DMA_Init+0x70>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005a6:	4b11      	ldr	r3, [pc, #68]	; (80005ec <HAL_DMA_Init+0x94>)
 80005a8:	6819      	ldr	r1, [r3, #0]
 80005aa:	221c      	movs	r2, #28
 80005ac:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80005ae:	4015      	ands	r5, r2
 80005b0:	200f      	movs	r0, #15
 80005b2:	40a8      	lsls	r0, r5
 80005b4:	4381      	bics	r1, r0
 80005b6:	6019      	str	r1, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80005b8:	6819      	ldr	r1, [r3, #0]
 80005ba:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80005bc:	4002      	ands	r2, r0
 80005be:	6860      	ldr	r0, [r4, #4]
 80005c0:	4090      	lsls	r0, r2
 80005c2:	0002      	movs	r2, r0
 80005c4:	430a      	orrs	r2, r1
 80005c6:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80005c8:	2300      	movs	r3, #0
 80005ca:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80005cc:	2101      	movs	r1, #1
 80005ce:	2225      	movs	r2, #37	; 0x25
 80005d0:	54a1      	strb	r1, [r4, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80005d2:	3a01      	subs	r2, #1
 80005d4:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 80005d6:	2000      	movs	r0, #0
}
 80005d8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80005da:	2001      	movs	r0, #1
 80005dc:	e7fc      	b.n	80005d8 <HAL_DMA_Init+0x80>
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	bffdfff8 	.word	0xbffdfff8
 80005e4:	40020000 	.word	0x40020000
 80005e8:	ffff800f 	.word	0xffff800f
 80005ec:	400200a8 	.word	0x400200a8

080005f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80005f0:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80005f2:	2325      	movs	r3, #37	; 0x25
 80005f4:	5cc3      	ldrb	r3, [r0, r3]
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d003      	beq.n	8000602 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80005fa:	2304      	movs	r3, #4
 80005fc:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80005fe:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8000600:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000602:	6802      	ldr	r2, [r0, #0]
 8000604:	6813      	ldr	r3, [r2, #0]
 8000606:	210e      	movs	r1, #14
 8000608:	438b      	bics	r3, r1
 800060a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800060c:	6801      	ldr	r1, [r0, #0]
 800060e:	680a      	ldr	r2, [r1, #0]
 8000610:	2301      	movs	r3, #1
 8000612:	439a      	bics	r2, r3
 8000614:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000616:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000618:	221c      	movs	r2, #28
 800061a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800061c:	4022      	ands	r2, r4
 800061e:	001c      	movs	r4, r3
 8000620:	4094      	lsls	r4, r2
 8000622:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000624:	2225      	movs	r2, #37	; 0x25
 8000626:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8000628:	2200      	movs	r2, #0
 800062a:	3323      	adds	r3, #35	; 0x23
 800062c:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 800062e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000630:	2b00      	cmp	r3, #0
 8000632:	d002      	beq.n	800063a <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 8000634:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000636:	2000      	movs	r0, #0
 8000638:	e7e2      	b.n	8000600 <HAL_DMA_Abort_IT+0x10>
 800063a:	2000      	movs	r0, #0
 800063c:	e7e0      	b.n	8000600 <HAL_DMA_Abort_IT+0x10>

0800063e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800063e:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000640:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000642:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000644:	6804      	ldr	r4, [r0, #0]
 8000646:	6825      	ldr	r5, [r4, #0]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000648:	231c      	movs	r3, #28
 800064a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800064c:	4013      	ands	r3, r2
 800064e:	2204      	movs	r2, #4
 8000650:	409a      	lsls	r2, r3
 8000652:	420a      	tst	r2, r1
 8000654:	d014      	beq.n	8000680 <HAL_DMA_IRQHandler+0x42>
 8000656:	076a      	lsls	r2, r5, #29
 8000658:	d512      	bpl.n	8000680 <HAL_DMA_IRQHandler+0x42>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800065a:	6823      	ldr	r3, [r4, #0]
 800065c:	069b      	lsls	r3, r3, #26
 800065e:	d403      	bmi.n	8000668 <HAL_DMA_IRQHandler+0x2a>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000660:	6823      	ldr	r3, [r4, #0]
 8000662:	2204      	movs	r2, #4
 8000664:	4393      	bics	r3, r2
 8000666:	6023      	str	r3, [r4, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000668:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800066a:	221c      	movs	r2, #28
 800066c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800066e:	401a      	ands	r2, r3
 8000670:	2304      	movs	r3, #4
 8000672:	4093      	lsls	r3, r2
 8000674:	604b      	str	r3, [r1, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000676:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000678:	2b00      	cmp	r3, #0
 800067a:	d000      	beq.n	800067e <HAL_DMA_IRQHandler+0x40>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800067c:	4798      	blx	r3
  else
  {
    /* Nothing To Do */
  }
  return;
}
 800067e:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000680:	2202      	movs	r2, #2
 8000682:	409a      	lsls	r2, r3
 8000684:	420a      	tst	r2, r1
 8000686:	d01a      	beq.n	80006be <HAL_DMA_IRQHandler+0x80>
 8000688:	07aa      	lsls	r2, r5, #30
 800068a:	d518      	bpl.n	80006be <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800068c:	6823      	ldr	r3, [r4, #0]
 800068e:	069b      	lsls	r3, r3, #26
 8000690:	d406      	bmi.n	80006a0 <HAL_DMA_IRQHandler+0x62>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000692:	6823      	ldr	r3, [r4, #0]
 8000694:	220a      	movs	r2, #10
 8000696:	4393      	bics	r3, r2
 8000698:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800069a:	3a09      	subs	r2, #9
 800069c:	2325      	movs	r3, #37	; 0x25
 800069e:	54c2      	strb	r2, [r0, r3]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80006a0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80006a2:	221c      	movs	r2, #28
 80006a4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80006a6:	401a      	ands	r2, r3
 80006a8:	2302      	movs	r3, #2
 80006aa:	4093      	lsls	r3, r2
 80006ac:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2324      	movs	r3, #36	; 0x24
 80006b2:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferCpltCallback != NULL)
 80006b4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d0e1      	beq.n	800067e <HAL_DMA_IRQHandler+0x40>
      hdma->XferCpltCallback(hdma);
 80006ba:	4798      	blx	r3
 80006bc:	e7df      	b.n	800067e <HAL_DMA_IRQHandler+0x40>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80006be:	2208      	movs	r2, #8
 80006c0:	409a      	lsls	r2, r3
 80006c2:	420a      	tst	r2, r1
 80006c4:	d0db      	beq.n	800067e <HAL_DMA_IRQHandler+0x40>
 80006c6:	072b      	lsls	r3, r5, #28
 80006c8:	d5d9      	bpl.n	800067e <HAL_DMA_IRQHandler+0x40>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80006ca:	6823      	ldr	r3, [r4, #0]
 80006cc:	220e      	movs	r2, #14
 80006ce:	4393      	bics	r3, r2
 80006d0:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80006d2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80006d4:	320e      	adds	r2, #14
 80006d6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80006d8:	401a      	ands	r2, r3
 80006da:	2301      	movs	r3, #1
 80006dc:	001c      	movs	r4, r3
 80006de:	4094      	lsls	r4, r2
 80006e0:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80006e2:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80006e4:	2225      	movs	r2, #37	; 0x25
 80006e6:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80006e8:	2200      	movs	r2, #0
 80006ea:	3323      	adds	r3, #35	; 0x23
 80006ec:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80006ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d0c4      	beq.n	800067e <HAL_DMA_IRQHandler+0x40>
      hdma->XferErrorCallback(hdma);
 80006f4:	4798      	blx	r3
  return;
 80006f6:	e7c2      	b.n	800067e <HAL_DMA_IRQHandler+0x40>

080006f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	46c6      	mov	lr, r8
 80006fc:	b500      	push	{lr}
  uint32_t position = 0x00U;
 80006fe:	2300      	movs	r3, #0
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000700:	e091      	b.n	8000826 <HAL_GPIO_Init+0x12e>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8000702:	08df      	lsrs	r7, r3, #3
 8000704:	3708      	adds	r7, #8
 8000706:	00bf      	lsls	r7, r7, #2
 8000708:	583e      	ldr	r6, [r7, r0]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800070a:	2507      	movs	r5, #7
 800070c:	401d      	ands	r5, r3
 800070e:	00ad      	lsls	r5, r5, #2
 8000710:	220f      	movs	r2, #15
 8000712:	40aa      	lsls	r2, r5
 8000714:	4396      	bics	r6, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000716:	690a      	ldr	r2, [r1, #16]
 8000718:	40aa      	lsls	r2, r5
 800071a:	0015      	movs	r5, r2
 800071c:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 800071e:	503d      	str	r5, [r7, r0]
 8000720:	e091      	b.n	8000846 <HAL_GPIO_Init+0x14e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000722:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000724:	005f      	lsls	r7, r3, #1
 8000726:	2603      	movs	r6, #3
 8000728:	40be      	lsls	r6, r7
 800072a:	43b5      	bics	r5, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800072c:	68ce      	ldr	r6, [r1, #12]
 800072e:	40be      	lsls	r6, r7
 8000730:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000732:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8000734:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000736:	43a5      	bics	r5, r4
 8000738:	002c      	movs	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800073a:	684a      	ldr	r2, [r1, #4]
 800073c:	0916      	lsrs	r6, r2, #4
 800073e:	2501      	movs	r5, #1
 8000740:	4035      	ands	r5, r6
 8000742:	409d      	lsls	r5, r3
 8000744:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000746:	6044      	str	r4, [r0, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000748:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800074a:	005e      	lsls	r6, r3, #1
 800074c:	2403      	movs	r4, #3
 800074e:	0027      	movs	r7, r4
 8000750:	40b7      	lsls	r7, r6
 8000752:	43ff      	mvns	r7, r7
 8000754:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000756:	684a      	ldr	r2, [r1, #4]
 8000758:	4014      	ands	r4, r2
 800075a:	40b4      	lsls	r4, r6
 800075c:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 800075e:	6004      	str	r4, [r0, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000760:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000762:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8000764:	688d      	ldr	r5, [r1, #8]
 8000766:	40b5      	lsls	r5, r6
 8000768:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800076a:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800076c:	684a      	ldr	r2, [r1, #4]
 800076e:	00d2      	lsls	r2, r2, #3
 8000770:	d558      	bpl.n	8000824 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	4d42      	ldr	r5, [pc, #264]	; (800087c <HAL_GPIO_Init+0x184>)
 8000774:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 8000776:	2601      	movs	r6, #1
 8000778:	4334      	orrs	r4, r6
 800077a:	636c      	str	r4, [r5, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 800077c:	089c      	lsrs	r4, r3, #2
 800077e:	1ca5      	adds	r5, r4, #2
 8000780:	00ad      	lsls	r5, r5, #2
 8000782:	4e3f      	ldr	r6, [pc, #252]	; (8000880 <HAL_GPIO_Init+0x188>)
 8000784:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000786:	2703      	movs	r7, #3
 8000788:	401f      	ands	r7, r3
 800078a:	00bd      	lsls	r5, r7, #2
 800078c:	270f      	movs	r7, #15
 800078e:	40af      	lsls	r7, r5
 8000790:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000792:	27a0      	movs	r7, #160	; 0xa0
 8000794:	05ff      	lsls	r7, r7, #23
 8000796:	42b8      	cmp	r0, r7
 8000798:	d063      	beq.n	8000862 <HAL_GPIO_Init+0x16a>
 800079a:	4f3a      	ldr	r7, [pc, #232]	; (8000884 <HAL_GPIO_Init+0x18c>)
 800079c:	42b8      	cmp	r0, r7
 800079e:	d062      	beq.n	8000866 <HAL_GPIO_Init+0x16e>
 80007a0:	4f39      	ldr	r7, [pc, #228]	; (8000888 <HAL_GPIO_Init+0x190>)
 80007a2:	42b8      	cmp	r0, r7
 80007a4:	d061      	beq.n	800086a <HAL_GPIO_Init+0x172>
 80007a6:	4f39      	ldr	r7, [pc, #228]	; (800088c <HAL_GPIO_Init+0x194>)
 80007a8:	42b8      	cmp	r0, r7
 80007aa:	d060      	beq.n	800086e <HAL_GPIO_Init+0x176>
 80007ac:	4f38      	ldr	r7, [pc, #224]	; (8000890 <HAL_GPIO_Init+0x198>)
 80007ae:	42b8      	cmp	r0, r7
 80007b0:	d05f      	beq.n	8000872 <HAL_GPIO_Init+0x17a>
 80007b2:	4f38      	ldr	r7, [pc, #224]	; (8000894 <HAL_GPIO_Init+0x19c>)
 80007b4:	42b8      	cmp	r0, r7
 80007b6:	d052      	beq.n	800085e <HAL_GPIO_Init+0x166>
 80007b8:	2706      	movs	r7, #6
 80007ba:	40af      	lsls	r7, r5
 80007bc:	003d      	movs	r5, r7
 80007be:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007c0:	3402      	adds	r4, #2
 80007c2:	00a4      	lsls	r4, r4, #2
 80007c4:	4e2e      	ldr	r6, [pc, #184]	; (8000880 <HAL_GPIO_Init+0x188>)
 80007c6:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80007c8:	4c33      	ldr	r4, [pc, #204]	; (8000898 <HAL_GPIO_Init+0x1a0>)
 80007ca:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80007cc:	4642      	mov	r2, r8
 80007ce:	43d4      	mvns	r4, r2
 80007d0:	0026      	movs	r6, r4
 80007d2:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007d4:	684a      	ldr	r2, [r1, #4]
 80007d6:	03d2      	lsls	r2, r2, #15
 80007d8:	d502      	bpl.n	80007e0 <HAL_GPIO_Init+0xe8>
        {
          temp |= iocurrent;
 80007da:	4642      	mov	r2, r8
 80007dc:	4315      	orrs	r5, r2
 80007de:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 80007e0:	4d2d      	ldr	r5, [pc, #180]	; (8000898 <HAL_GPIO_Init+0x1a0>)
 80007e2:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 80007e4:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 80007e6:	002e      	movs	r6, r5
 80007e8:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ea:	684a      	ldr	r2, [r1, #4]
 80007ec:	0392      	lsls	r2, r2, #14
 80007ee:	d502      	bpl.n	80007f6 <HAL_GPIO_Init+0xfe>
        {
          temp |= iocurrent;
 80007f0:	4642      	mov	r2, r8
 80007f2:	4315      	orrs	r5, r2
 80007f4:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 80007f6:	4d28      	ldr	r5, [pc, #160]	; (8000898 <HAL_GPIO_Init+0x1a0>)
 80007f8:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007fa:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80007fc:	002e      	movs	r6, r5
 80007fe:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000800:	684a      	ldr	r2, [r1, #4]
 8000802:	02d2      	lsls	r2, r2, #11
 8000804:	d502      	bpl.n	800080c <HAL_GPIO_Init+0x114>
        {
          temp |= iocurrent;
 8000806:	4642      	mov	r2, r8
 8000808:	4315      	orrs	r5, r2
 800080a:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 800080c:	4d22      	ldr	r5, [pc, #136]	; (8000898 <HAL_GPIO_Init+0x1a0>)
 800080e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8000810:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8000812:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000814:	684a      	ldr	r2, [r1, #4]
 8000816:	0292      	lsls	r2, r2, #10
 8000818:	d502      	bpl.n	8000820 <HAL_GPIO_Init+0x128>
        {
          temp |= iocurrent;
 800081a:	4642      	mov	r2, r8
 800081c:	432a      	orrs	r2, r5
 800081e:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 8000820:	4a1d      	ldr	r2, [pc, #116]	; (8000898 <HAL_GPIO_Init+0x1a0>)
 8000822:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8000824:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8000826:	680a      	ldr	r2, [r1, #0]
 8000828:	0014      	movs	r4, r2
 800082a:	40dc      	lsrs	r4, r3
 800082c:	d023      	beq.n	8000876 <HAL_GPIO_Init+0x17e>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800082e:	2401      	movs	r4, #1
 8000830:	409c      	lsls	r4, r3
 8000832:	4022      	ands	r2, r4
 8000834:	4690      	mov	r8, r2
    if(iocurrent)
 8000836:	d0f5      	beq.n	8000824 <HAL_GPIO_Init+0x12c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000838:	684d      	ldr	r5, [r1, #4]
 800083a:	2d02      	cmp	r5, #2
 800083c:	d100      	bne.n	8000840 <HAL_GPIO_Init+0x148>
 800083e:	e760      	b.n	8000702 <HAL_GPIO_Init+0xa>
 8000840:	2d12      	cmp	r5, #18
 8000842:	d100      	bne.n	8000846 <HAL_GPIO_Init+0x14e>
 8000844:	e75d      	b.n	8000702 <HAL_GPIO_Init+0xa>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000846:	684d      	ldr	r5, [r1, #4]
 8000848:	1e6e      	subs	r6, r5, #1
 800084a:	2e01      	cmp	r6, #1
 800084c:	d800      	bhi.n	8000850 <HAL_GPIO_Init+0x158>
 800084e:	e768      	b.n	8000722 <HAL_GPIO_Init+0x2a>
 8000850:	2d11      	cmp	r5, #17
 8000852:	d100      	bne.n	8000856 <HAL_GPIO_Init+0x15e>
 8000854:	e765      	b.n	8000722 <HAL_GPIO_Init+0x2a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000856:	2d12      	cmp	r5, #18
 8000858:	d000      	beq.n	800085c <HAL_GPIO_Init+0x164>
 800085a:	e775      	b.n	8000748 <HAL_GPIO_Init+0x50>
 800085c:	e761      	b.n	8000722 <HAL_GPIO_Init+0x2a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800085e:	2705      	movs	r7, #5
 8000860:	e7ab      	b.n	80007ba <HAL_GPIO_Init+0xc2>
 8000862:	2700      	movs	r7, #0
 8000864:	e7a9      	b.n	80007ba <HAL_GPIO_Init+0xc2>
 8000866:	2701      	movs	r7, #1
 8000868:	e7a7      	b.n	80007ba <HAL_GPIO_Init+0xc2>
 800086a:	2702      	movs	r7, #2
 800086c:	e7a5      	b.n	80007ba <HAL_GPIO_Init+0xc2>
 800086e:	2703      	movs	r7, #3
 8000870:	e7a3      	b.n	80007ba <HAL_GPIO_Init+0xc2>
 8000872:	2704      	movs	r7, #4
 8000874:	e7a1      	b.n	80007ba <HAL_GPIO_Init+0xc2>
  }
}
 8000876:	bc04      	pop	{r2}
 8000878:	4690      	mov	r8, r2
 800087a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800087c:	40021000 	.word	0x40021000
 8000880:	40010000 	.word	0x40010000
 8000884:	50000400 	.word	0x50000400
 8000888:	50000800 	.word	0x50000800
 800088c:	50000c00 	.word	0x50000c00
 8000890:	50001000 	.word	0x50001000
 8000894:	50001c00 	.word	0x50001c00
 8000898:	40010400 	.word	0x40010400

0800089c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800089c:	6903      	ldr	r3, [r0, #16]
 800089e:	420b      	tst	r3, r1
 80008a0:	d101      	bne.n	80008a6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80008a2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80008a4:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80008a6:	2001      	movs	r0, #1
 80008a8:	e7fc      	b.n	80008a4 <HAL_GPIO_ReadPin+0x8>

080008aa <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80008aa:	2a00      	cmp	r2, #0
 80008ac:	d101      	bne.n	80008b2 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80008ae:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80008b0:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80008b2:	6181      	str	r1, [r0, #24]
 80008b4:	e7fc      	b.n	80008b0 <HAL_GPIO_WritePin+0x6>
	...

080008b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80008b8:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80008ba:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	4218      	tst	r0, r3
 80008c0:	d100      	bne.n	80008c4 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80008c2:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80008c6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008c8:	f001 fc88 	bl	80021dc <HAL_GPIO_EXTI_Callback>
}
 80008cc:	e7f9      	b.n	80008c2 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	40010400 	.word	0x40010400

080008d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008d4:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <HAL_RCC_GetSysClockFreq+0x80>)
 80008d8:	68d9      	ldr	r1, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80008da:	230c      	movs	r3, #12
 80008dc:	400b      	ands	r3, r1
 80008de:	2b08      	cmp	r3, #8
 80008e0:	d033      	beq.n	800094a <HAL_RCC_GetSysClockFreq+0x76>
 80008e2:	2b0c      	cmp	r3, #12
 80008e4:	d011      	beq.n	800090a <HAL_RCC_GetSysClockFreq+0x36>
 80008e6:	2b04      	cmp	r3, #4
 80008e8:	d009      	beq.n	80008fe <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80008ea:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <HAL_RCC_GetSysClockFreq+0x80>)
 80008ec:	685a      	ldr	r2, [r3, #4]
 80008ee:	0b52      	lsrs	r2, r2, #13
 80008f0:	2307      	movs	r3, #7
 80008f2:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80008f4:	3301      	adds	r3, #1
 80008f6:	2080      	movs	r0, #128	; 0x80
 80008f8:	0200      	lsls	r0, r0, #8
 80008fa:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 80008fc:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <HAL_RCC_GetSysClockFreq+0x80>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	06db      	lsls	r3, r3, #27
 8000904:	d523      	bpl.n	800094e <HAL_RCC_GetSysClockFreq+0x7a>
        sysclockfreq =  (HSI_VALUE >> 2);
 8000906:	4814      	ldr	r0, [pc, #80]	; (8000958 <HAL_RCC_GetSysClockFreq+0x84>)
 8000908:	e7f8      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800090a:	0c8a      	lsrs	r2, r1, #18
 800090c:	230f      	movs	r3, #15
 800090e:	4013      	ands	r3, r2
 8000910:	4a12      	ldr	r2, [pc, #72]	; (800095c <HAL_RCC_GetSysClockFreq+0x88>)
 8000912:	5cd0      	ldrb	r0, [r2, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000914:	0d89      	lsrs	r1, r1, #22
 8000916:	2303      	movs	r3, #3
 8000918:	4019      	ands	r1, r3
 800091a:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800091c:	4b0d      	ldr	r3, [pc, #52]	; (8000954 <HAL_RCC_GetSysClockFreq+0x80>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	03db      	lsls	r3, r3, #15
 8000922:	d408      	bmi.n	8000936 <HAL_RCC_GetSysClockFreq+0x62>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000924:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <HAL_RCC_GetSysClockFreq+0x80>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	06db      	lsls	r3, r3, #27
 800092a:	d509      	bpl.n	8000940 <HAL_RCC_GetSysClockFreq+0x6c>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <HAL_RCC_GetSysClockFreq+0x84>)
 800092e:	4358      	muls	r0, r3
 8000930:	f7ff fbea 	bl	8000108 <__udivsi3>
 8000934:	e7e2      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (HSE_VALUE * pllm) / plld;
 8000936:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000938:	4358      	muls	r0, r3
 800093a:	f7ff fbe5 	bl	8000108 <__udivsi3>
 800093e:	e7dd      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (HSI_VALUE * pllm) / plld;
 8000940:	4b08      	ldr	r3, [pc, #32]	; (8000964 <HAL_RCC_GetSysClockFreq+0x90>)
 8000942:	4358      	muls	r0, r3
 8000944:	f7ff fbe0 	bl	8000108 <__udivsi3>
 8000948:	e7d8      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <HAL_RCC_GetSysClockFreq+0x8c>)
 800094c:	e7d6      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 800094e:	4805      	ldr	r0, [pc, #20]	; (8000964 <HAL_RCC_GetSysClockFreq+0x90>)
  return sysclockfreq;
 8000950:	e7d4      	b.n	80008fc <HAL_RCC_GetSysClockFreq+0x28>
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	40021000 	.word	0x40021000
 8000958:	003d0900 	.word	0x003d0900
 800095c:	08002cfc 	.word	0x08002cfc
 8000960:	007a1200 	.word	0x007a1200
 8000964:	00f42400 	.word	0x00f42400

08000968 <HAL_RCC_OscConfig>:
{
 8000968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096a:	b083      	sub	sp, #12
 800096c:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 800096e:	d100      	bne.n	8000972 <HAL_RCC_OscConfig+0xa>
 8000970:	e29a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x540>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000972:	4bb2      	ldr	r3, [pc, #712]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000974:	68da      	ldr	r2, [r3, #12]
 8000976:	250c      	movs	r5, #12
 8000978:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800097a:	68de      	ldr	r6, [r3, #12]
 800097c:	2380      	movs	r3, #128	; 0x80
 800097e:	025b      	lsls	r3, r3, #9
 8000980:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000982:	6803      	ldr	r3, [r0, #0]
 8000984:	07db      	lsls	r3, r3, #31
 8000986:	d536      	bpl.n	80009f6 <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000988:	2d08      	cmp	r5, #8
 800098a:	d02c      	beq.n	80009e6 <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800098c:	2d0c      	cmp	r5, #12
 800098e:	d028      	beq.n	80009e2 <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000990:	6863      	ldr	r3, [r4, #4]
 8000992:	2280      	movs	r2, #128	; 0x80
 8000994:	0252      	lsls	r2, r2, #9
 8000996:	4293      	cmp	r3, r2
 8000998:	d055      	beq.n	8000a46 <HAL_RCC_OscConfig+0xde>
 800099a:	22a0      	movs	r2, #160	; 0xa0
 800099c:	02d2      	lsls	r2, r2, #11
 800099e:	4293      	cmp	r3, r2
 80009a0:	d058      	beq.n	8000a54 <HAL_RCC_OscConfig+0xec>
 80009a2:	4ba6      	ldr	r3, [pc, #664]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	49a6      	ldr	r1, [pc, #664]	; (8000c40 <HAL_RCC_OscConfig+0x2d8>)
 80009a8:	400a      	ands	r2, r1
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	2180      	movs	r1, #128	; 0x80
 80009b0:	0249      	lsls	r1, r1, #9
 80009b2:	400a      	ands	r2, r1
 80009b4:	9201      	str	r2, [sp, #4]
 80009b6:	9a01      	ldr	r2, [sp, #4]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	49a2      	ldr	r1, [pc, #648]	; (8000c44 <HAL_RCC_OscConfig+0x2dc>)
 80009bc:	400a      	ands	r2, r1
 80009be:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009c0:	6863      	ldr	r3, [r4, #4]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d052      	beq.n	8000a6c <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 80009c6:	f7ff fd69 	bl	800049c <HAL_GetTick>
 80009ca:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80009cc:	4b9b      	ldr	r3, [pc, #620]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	039b      	lsls	r3, r3, #14
 80009d2:	d410      	bmi.n	80009f6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009d4:	f7ff fd62 	bl	800049c <HAL_GetTick>
 80009d8:	1bc0      	subs	r0, r0, r7
 80009da:	2864      	cmp	r0, #100	; 0x64
 80009dc:	d9f6      	bls.n	80009cc <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 80009de:	2003      	movs	r0, #3
 80009e0:	e263      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d0d4      	beq.n	8000990 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009e6:	4b95      	ldr	r3, [pc, #596]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	039b      	lsls	r3, r3, #14
 80009ec:	d503      	bpl.n	80009f6 <HAL_RCC_OscConfig+0x8e>
 80009ee:	6863      	ldr	r3, [r4, #4]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d100      	bne.n	80009f6 <HAL_RCC_OscConfig+0x8e>
 80009f4:	e25b      	b.n	8000eae <HAL_RCC_OscConfig+0x546>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009f6:	6823      	ldr	r3, [r4, #0]
 80009f8:	079b      	lsls	r3, r3, #30
 80009fa:	d56c      	bpl.n	8000ad6 <HAL_RCC_OscConfig+0x16e>
    hsi_state = RCC_OscInitStruct->HSIState;
 80009fc:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80009fe:	069a      	lsls	r2, r3, #26
 8000a00:	d505      	bpl.n	8000a0e <HAL_RCC_OscConfig+0xa6>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000a02:	488e      	ldr	r0, [pc, #568]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a04:	6802      	ldr	r2, [r0, #0]
 8000a06:	2120      	movs	r1, #32
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000a0c:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a0e:	2d04      	cmp	r5, #4
 8000a10:	d03c      	beq.n	8000a8c <HAL_RCC_OscConfig+0x124>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000a12:	2d0c      	cmp	r5, #12
 8000a14:	d038      	beq.n	8000a88 <HAL_RCC_OscConfig+0x120>
      if(hsi_state != RCC_HSI_OFF)
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d100      	bne.n	8000a1c <HAL_RCC_OscConfig+0xb4>
 8000a1a:	e0b0      	b.n	8000b7e <HAL_RCC_OscConfig+0x216>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000a1c:	4987      	ldr	r1, [pc, #540]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a1e:	680a      	ldr	r2, [r1, #0]
 8000a20:	2009      	movs	r0, #9
 8000a22:	4382      	bics	r2, r0
 8000a24:	4313      	orrs	r3, r2
 8000a26:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8000a28:	f7ff fd38 	bl	800049c <HAL_GetTick>
 8000a2c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000a2e:	4b83      	ldr	r3, [pc, #524]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	075b      	lsls	r3, r3, #29
 8000a34:	d500      	bpl.n	8000a38 <HAL_RCC_OscConfig+0xd0>
 8000a36:	e099      	b.n	8000b6c <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a38:	f7ff fd30 	bl	800049c <HAL_GetTick>
 8000a3c:	1b80      	subs	r0, r0, r6
 8000a3e:	2802      	cmp	r0, #2
 8000a40:	d9f5      	bls.n	8000a2e <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 8000a42:	2003      	movs	r0, #3
 8000a44:	e231      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a46:	4a7d      	ldr	r2, [pc, #500]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a48:	6811      	ldr	r1, [r2, #0]
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	025b      	lsls	r3, r3, #9
 8000a4e:	430b      	orrs	r3, r1
 8000a50:	6013      	str	r3, [r2, #0]
 8000a52:	e7b5      	b.n	80009c0 <HAL_RCC_OscConfig+0x58>
 8000a54:	4b79      	ldr	r3, [pc, #484]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a56:	6819      	ldr	r1, [r3, #0]
 8000a58:	2280      	movs	r2, #128	; 0x80
 8000a5a:	02d2      	lsls	r2, r2, #11
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	6819      	ldr	r1, [r3, #0]
 8000a62:	2280      	movs	r2, #128	; 0x80
 8000a64:	0252      	lsls	r2, r2, #9
 8000a66:	430a      	orrs	r2, r1
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	e7a9      	b.n	80009c0 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8000a6c:	f7ff fd16 	bl	800049c <HAL_GetTick>
 8000a70:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000a72:	4b72      	ldr	r3, [pc, #456]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	039b      	lsls	r3, r3, #14
 8000a78:	d5bd      	bpl.n	80009f6 <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fd0f 	bl	800049c <HAL_GetTick>
 8000a7e:	1bc0      	subs	r0, r0, r7
 8000a80:	2864      	cmp	r0, #100	; 0x64
 8000a82:	d9f6      	bls.n	8000a72 <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8000a84:	2003      	movs	r0, #3
 8000a86:	e210      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000a88:	2e00      	cmp	r6, #0
 8000a8a:	d1c4      	bne.n	8000a16 <HAL_RCC_OscConfig+0xae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000a8c:	4a6b      	ldr	r2, [pc, #428]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a8e:	6812      	ldr	r2, [r2, #0]
 8000a90:	0752      	lsls	r2, r2, #29
 8000a92:	d502      	bpl.n	8000a9a <HAL_RCC_OscConfig+0x132>
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d100      	bne.n	8000a9a <HAL_RCC_OscConfig+0x132>
 8000a98:	e20b      	b.n	8000eb2 <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a9a:	4e68      	ldr	r6, [pc, #416]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000a9c:	6872      	ldr	r2, [r6, #4]
 8000a9e:	496a      	ldr	r1, [pc, #424]	; (8000c48 <HAL_RCC_OscConfig+0x2e0>)
 8000aa0:	400a      	ands	r2, r1
 8000aa2:	6921      	ldr	r1, [r4, #16]
 8000aa4:	0209      	lsls	r1, r1, #8
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000aaa:	6832      	ldr	r2, [r6, #0]
 8000aac:	2109      	movs	r1, #9
 8000aae:	438a      	bics	r2, r1
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ab4:	f7ff ff0e 	bl	80008d4 <HAL_RCC_GetSysClockFreq>
 8000ab8:	68f2      	ldr	r2, [r6, #12]
 8000aba:	0912      	lsrs	r2, r2, #4
 8000abc:	230f      	movs	r3, #15
 8000abe:	4013      	ands	r3, r2
 8000ac0:	4a62      	ldr	r2, [pc, #392]	; (8000c4c <HAL_RCC_OscConfig+0x2e4>)
 8000ac2:	5cd3      	ldrb	r3, [r2, r3]
 8000ac4:	40d8      	lsrs	r0, r3
 8000ac6:	4b62      	ldr	r3, [pc, #392]	; (8000c50 <HAL_RCC_OscConfig+0x2e8>)
 8000ac8:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f7ff fcb2 	bl	8000434 <HAL_InitTick>
      if(status != HAL_OK)
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	d000      	beq.n	8000ad6 <HAL_RCC_OscConfig+0x16e>
 8000ad4:	e1e9      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ad6:	6823      	ldr	r3, [r4, #0]
 8000ad8:	06db      	lsls	r3, r3, #27
 8000ada:	d52c      	bpl.n	8000b36 <HAL_RCC_OscConfig+0x1ce>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000adc:	2d00      	cmp	r5, #0
 8000ade:	d161      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x23c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ae0:	4b56      	ldr	r3, [pc, #344]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	059b      	lsls	r3, r3, #22
 8000ae6:	d503      	bpl.n	8000af0 <HAL_RCC_OscConfig+0x188>
 8000ae8:	69e3      	ldr	r3, [r4, #28]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d100      	bne.n	8000af0 <HAL_RCC_OscConfig+0x188>
 8000aee:	e1e2      	b.n	8000eb6 <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000af0:	4a52      	ldr	r2, [pc, #328]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000af2:	6853      	ldr	r3, [r2, #4]
 8000af4:	4957      	ldr	r1, [pc, #348]	; (8000c54 <HAL_RCC_OscConfig+0x2ec>)
 8000af6:	400b      	ands	r3, r1
 8000af8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000afa:	430b      	orrs	r3, r1
 8000afc:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000afe:	6853      	ldr	r3, [r2, #4]
 8000b00:	021b      	lsls	r3, r3, #8
 8000b02:	0a1b      	lsrs	r3, r3, #8
 8000b04:	6a21      	ldr	r1, [r4, #32]
 8000b06:	0609      	lsls	r1, r1, #24
 8000b08:	430b      	orrs	r3, r1
 8000b0a:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b0e:	0b59      	lsrs	r1, r3, #13
 8000b10:	3101      	adds	r1, #1
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	021b      	lsls	r3, r3, #8
 8000b16:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000b18:	68d1      	ldr	r1, [r2, #12]
 8000b1a:	0909      	lsrs	r1, r1, #4
 8000b1c:	220f      	movs	r2, #15
 8000b1e:	400a      	ands	r2, r1
 8000b20:	494a      	ldr	r1, [pc, #296]	; (8000c4c <HAL_RCC_OscConfig+0x2e4>)
 8000b22:	5c8a      	ldrb	r2, [r1, r2]
 8000b24:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000b26:	4a4a      	ldr	r2, [pc, #296]	; (8000c50 <HAL_RCC_OscConfig+0x2e8>)
 8000b28:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f7ff fc82 	bl	8000434 <HAL_InitTick>
        if(status != HAL_OK)
 8000b30:	2800      	cmp	r0, #0
 8000b32:	d000      	beq.n	8000b36 <HAL_RCC_OscConfig+0x1ce>
 8000b34:	e1b9      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b36:	6823      	ldr	r3, [r4, #0]
 8000b38:	071b      	lsls	r3, r3, #28
 8000b3a:	d400      	bmi.n	8000b3e <HAL_RCC_OscConfig+0x1d6>
 8000b3c:	e08e      	b.n	8000c5c <HAL_RCC_OscConfig+0x2f4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b3e:	6963      	ldr	r3, [r4, #20]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d068      	beq.n	8000c16 <HAL_RCC_OscConfig+0x2ae>
      __HAL_RCC_LSI_ENABLE();
 8000b44:	4a3d      	ldr	r2, [pc, #244]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000b46:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000b48:	2101      	movs	r1, #1
 8000b4a:	430b      	orrs	r3, r1
 8000b4c:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000b4e:	f7ff fca5 	bl	800049c <HAL_GetTick>
 8000b52:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000b54:	4b39      	ldr	r3, [pc, #228]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000b58:	079b      	lsls	r3, r3, #30
 8000b5a:	d500      	bpl.n	8000b5e <HAL_RCC_OscConfig+0x1f6>
 8000b5c:	e07e      	b.n	8000c5c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b5e:	f7ff fc9d 	bl	800049c <HAL_GetTick>
 8000b62:	1b80      	subs	r0, r0, r6
 8000b64:	2802      	cmp	r0, #2
 8000b66:	d9f5      	bls.n	8000b54 <HAL_RCC_OscConfig+0x1ec>
          return HAL_TIMEOUT;
 8000b68:	2003      	movs	r0, #3
 8000b6a:	e19e      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b6c:	4933      	ldr	r1, [pc, #204]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000b6e:	684b      	ldr	r3, [r1, #4]
 8000b70:	4a35      	ldr	r2, [pc, #212]	; (8000c48 <HAL_RCC_OscConfig+0x2e0>)
 8000b72:	4013      	ands	r3, r2
 8000b74:	6922      	ldr	r2, [r4, #16]
 8000b76:	0212      	lsls	r2, r2, #8
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	604b      	str	r3, [r1, #4]
 8000b7c:	e7ab      	b.n	8000ad6 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 8000b7e:	4a2f      	ldr	r2, [pc, #188]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000b80:	6813      	ldr	r3, [r2, #0]
 8000b82:	2101      	movs	r1, #1
 8000b84:	438b      	bics	r3, r1
 8000b86:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000b88:	f7ff fc88 	bl	800049c <HAL_GetTick>
 8000b8c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000b8e:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	075b      	lsls	r3, r3, #29
 8000b94:	d59f      	bpl.n	8000ad6 <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b96:	f7ff fc81 	bl	800049c <HAL_GetTick>
 8000b9a:	1b80      	subs	r0, r0, r6
 8000b9c:	2802      	cmp	r0, #2
 8000b9e:	d9f6      	bls.n	8000b8e <HAL_RCC_OscConfig+0x226>
            return HAL_TIMEOUT;
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	e182      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ba4:	69e3      	ldr	r3, [r4, #28]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d022      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_MSI_ENABLE();
 8000baa:	4a24      	ldr	r2, [pc, #144]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000bac:	6811      	ldr	r1, [r2, #0]
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	430b      	orrs	r3, r1
 8000bb4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000bb6:	f7ff fc71 	bl	800049c <HAL_GetTick>
 8000bba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000bbc:	4b1f      	ldr	r3, [pc, #124]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	059b      	lsls	r3, r3, #22
 8000bc2:	d406      	bmi.n	8000bd2 <HAL_RCC_OscConfig+0x26a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bc4:	f7ff fc6a 	bl	800049c <HAL_GetTick>
 8000bc8:	1b80      	subs	r0, r0, r6
 8000bca:	2802      	cmp	r0, #2
 8000bcc:	d9f6      	bls.n	8000bbc <HAL_RCC_OscConfig+0x254>
            return HAL_TIMEOUT;
 8000bce:	2003      	movs	r0, #3
 8000bd0:	e16b      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bd2:	4a1a      	ldr	r2, [pc, #104]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000bd4:	6853      	ldr	r3, [r2, #4]
 8000bd6:	491f      	ldr	r1, [pc, #124]	; (8000c54 <HAL_RCC_OscConfig+0x2ec>)
 8000bd8:	400b      	ands	r3, r1
 8000bda:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000be0:	6853      	ldr	r3, [r2, #4]
 8000be2:	021b      	lsls	r3, r3, #8
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	6a21      	ldr	r1, [r4, #32]
 8000be8:	0609      	lsls	r1, r1, #24
 8000bea:	430b      	orrs	r3, r1
 8000bec:	6053      	str	r3, [r2, #4]
 8000bee:	e7a2      	b.n	8000b36 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_MSI_DISABLE();
 8000bf0:	4a12      	ldr	r2, [pc, #72]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000bf2:	6813      	ldr	r3, [r2, #0]
 8000bf4:	4918      	ldr	r1, [pc, #96]	; (8000c58 <HAL_RCC_OscConfig+0x2f0>)
 8000bf6:	400b      	ands	r3, r1
 8000bf8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000bfa:	f7ff fc4f 	bl	800049c <HAL_GetTick>
 8000bfe:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000c00:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	059b      	lsls	r3, r3, #22
 8000c06:	d596      	bpl.n	8000b36 <HAL_RCC_OscConfig+0x1ce>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c08:	f7ff fc48 	bl	800049c <HAL_GetTick>
 8000c0c:	1b80      	subs	r0, r0, r6
 8000c0e:	2802      	cmp	r0, #2
 8000c10:	d9f6      	bls.n	8000c00 <HAL_RCC_OscConfig+0x298>
            return HAL_TIMEOUT;
 8000c12:	2003      	movs	r0, #3
 8000c14:	e149      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_LSI_DISABLE();
 8000c16:	4a09      	ldr	r2, [pc, #36]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000c18:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	438b      	bics	r3, r1
 8000c1e:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000c20:	f7ff fc3c 	bl	800049c <HAL_GetTick>
 8000c24:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000c26:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <HAL_RCC_OscConfig+0x2d4>)
 8000c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c2a:	079b      	lsls	r3, r3, #30
 8000c2c:	d516      	bpl.n	8000c5c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c2e:	f7ff fc35 	bl	800049c <HAL_GetTick>
 8000c32:	1b80      	subs	r0, r0, r6
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d9f6      	bls.n	8000c26 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8000c38:	2003      	movs	r0, #3
 8000c3a:	e136      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	fffeffff 	.word	0xfffeffff
 8000c44:	fffbffff 	.word	0xfffbffff
 8000c48:	ffffe0ff 	.word	0xffffe0ff
 8000c4c:	08002d08 	.word	0x08002d08
 8000c50:	20000000 	.word	0x20000000
 8000c54:	ffff1fff 	.word	0xffff1fff
 8000c58:	fffffeff 	.word	0xfffffeff
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	075b      	lsls	r3, r3, #29
 8000c60:	d578      	bpl.n	8000d54 <HAL_RCC_OscConfig+0x3ec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c62:	4b98      	ldr	r3, [pc, #608]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c66:	00db      	lsls	r3, r3, #3
 8000c68:	d42c      	bmi.n	8000cc4 <HAL_RCC_OscConfig+0x35c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	4a96      	ldr	r2, [pc, #600]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000c6c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8000c6e:	2380      	movs	r3, #128	; 0x80
 8000c70:	055b      	lsls	r3, r3, #21
 8000c72:	430b      	orrs	r3, r1
 8000c74:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8000c76:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c78:	4b93      	ldr	r3, [pc, #588]	; (8000ec8 <HAL_RCC_OscConfig+0x560>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	05db      	lsls	r3, r3, #23
 8000c7e:	d523      	bpl.n	8000cc8 <HAL_RCC_OscConfig+0x360>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c80:	68a3      	ldr	r3, [r4, #8]
 8000c82:	2280      	movs	r2, #128	; 0x80
 8000c84:	0052      	lsls	r2, r2, #1
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d032      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x388>
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d137      	bne.n	8000cfe <HAL_RCC_OscConfig+0x396>
 8000c8e:	4b8d      	ldr	r3, [pc, #564]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c92:	498e      	ldr	r1, [pc, #568]	; (8000ecc <HAL_RCC_OscConfig+0x564>)
 8000c94:	400a      	ands	r2, r1
 8000c96:	651a      	str	r2, [r3, #80]	; 0x50
 8000c98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c9a:	498d      	ldr	r1, [pc, #564]	; (8000ed0 <HAL_RCC_OscConfig+0x568>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ca0:	68a3      	ldr	r3, [r4, #8]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d045      	beq.n	8000d32 <HAL_RCC_OscConfig+0x3ca>
      tickstart = HAL_GetTick();
 8000ca6:	f7ff fbf9 	bl	800049c <HAL_GetTick>
 8000caa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000cac:	4b85      	ldr	r3, [pc, #532]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000cb0:	059b      	lsls	r3, r3, #22
 8000cb2:	d44d      	bmi.n	8000d50 <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cb4:	f7ff fbf2 	bl	800049c <HAL_GetTick>
 8000cb8:	1bc0      	subs	r0, r0, r7
 8000cba:	4b86      	ldr	r3, [pc, #536]	; (8000ed4 <HAL_RCC_OscConfig+0x56c>)
 8000cbc:	4298      	cmp	r0, r3
 8000cbe:	d9f5      	bls.n	8000cac <HAL_RCC_OscConfig+0x344>
          return HAL_TIMEOUT;
 8000cc0:	2003      	movs	r0, #3
 8000cc2:	e0f2      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
    FlagStatus       pwrclkchanged = RESET;
 8000cc4:	2600      	movs	r6, #0
 8000cc6:	e7d7      	b.n	8000c78 <HAL_RCC_OscConfig+0x310>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cc8:	4a7f      	ldr	r2, [pc, #508]	; (8000ec8 <HAL_RCC_OscConfig+0x560>)
 8000cca:	6811      	ldr	r1, [r2, #0]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	430b      	orrs	r3, r1
 8000cd2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000cd4:	f7ff fbe2 	bl	800049c <HAL_GetTick>
 8000cd8:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cda:	4b7b      	ldr	r3, [pc, #492]	; (8000ec8 <HAL_RCC_OscConfig+0x560>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	d4ce      	bmi.n	8000c80 <HAL_RCC_OscConfig+0x318>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ce2:	f7ff fbdb 	bl	800049c <HAL_GetTick>
 8000ce6:	1bc0      	subs	r0, r0, r7
 8000ce8:	2864      	cmp	r0, #100	; 0x64
 8000cea:	d9f6      	bls.n	8000cda <HAL_RCC_OscConfig+0x372>
          return HAL_TIMEOUT;
 8000cec:	2003      	movs	r0, #3
 8000cee:	e0dc      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cf0:	4a74      	ldr	r2, [pc, #464]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000cf2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	430b      	orrs	r3, r1
 8000cfa:	6513      	str	r3, [r2, #80]	; 0x50
 8000cfc:	e7d0      	b.n	8000ca0 <HAL_RCC_OscConfig+0x338>
 8000cfe:	22a0      	movs	r2, #160	; 0xa0
 8000d00:	00d2      	lsls	r2, r2, #3
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d009      	beq.n	8000d1a <HAL_RCC_OscConfig+0x3b2>
 8000d06:	4b6f      	ldr	r3, [pc, #444]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d08:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d0a:	4970      	ldr	r1, [pc, #448]	; (8000ecc <HAL_RCC_OscConfig+0x564>)
 8000d0c:	400a      	ands	r2, r1
 8000d0e:	651a      	str	r2, [r3, #80]	; 0x50
 8000d10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d12:	496f      	ldr	r1, [pc, #444]	; (8000ed0 <HAL_RCC_OscConfig+0x568>)
 8000d14:	400a      	ands	r2, r1
 8000d16:	651a      	str	r2, [r3, #80]	; 0x50
 8000d18:	e7c2      	b.n	8000ca0 <HAL_RCC_OscConfig+0x338>
 8000d1a:	4b6a      	ldr	r3, [pc, #424]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d1c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8000d1e:	3a01      	subs	r2, #1
 8000d20:	3aff      	subs	r2, #255	; 0xff
 8000d22:	430a      	orrs	r2, r1
 8000d24:	651a      	str	r2, [r3, #80]	; 0x50
 8000d26:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	0052      	lsls	r2, r2, #1
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	651a      	str	r2, [r3, #80]	; 0x50
 8000d30:	e7b6      	b.n	8000ca0 <HAL_RCC_OscConfig+0x338>
      tickstart = HAL_GetTick();
 8000d32:	f7ff fbb3 	bl	800049c <HAL_GetTick>
 8000d36:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000d38:	4b62      	ldr	r3, [pc, #392]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d3c:	059b      	lsls	r3, r3, #22
 8000d3e:	d507      	bpl.n	8000d50 <HAL_RCC_OscConfig+0x3e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d40:	f7ff fbac 	bl	800049c <HAL_GetTick>
 8000d44:	1bc0      	subs	r0, r0, r7
 8000d46:	4b63      	ldr	r3, [pc, #396]	; (8000ed4 <HAL_RCC_OscConfig+0x56c>)
 8000d48:	4298      	cmp	r0, r3
 8000d4a:	d9f5      	bls.n	8000d38 <HAL_RCC_OscConfig+0x3d0>
          return HAL_TIMEOUT;
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	e0ac      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
    if(pwrclkchanged == SET)
 8000d50:	2e01      	cmp	r6, #1
 8000d52:	d021      	beq.n	8000d98 <HAL_RCC_OscConfig+0x430>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000d54:	6823      	ldr	r3, [r4, #0]
 8000d56:	069b      	lsls	r3, r3, #26
 8000d58:	d53c      	bpl.n	8000dd4 <HAL_RCC_OscConfig+0x46c>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000d5a:	69a3      	ldr	r3, [r4, #24]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d021      	beq.n	8000da4 <HAL_RCC_OscConfig+0x43c>
        __HAL_RCC_HSI48_ENABLE();
 8000d60:	4b58      	ldr	r3, [pc, #352]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d62:	6899      	ldr	r1, [r3, #8]
 8000d64:	2001      	movs	r0, #1
 8000d66:	4301      	orrs	r1, r0
 8000d68:	6099      	str	r1, [r3, #8]
 8000d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d6c:	4302      	orrs	r2, r0
 8000d6e:	635a      	str	r2, [r3, #52]	; 0x34
 8000d70:	4a59      	ldr	r2, [pc, #356]	; (8000ed8 <HAL_RCC_OscConfig+0x570>)
 8000d72:	6a11      	ldr	r1, [r2, #32]
 8000d74:	2380      	movs	r3, #128	; 0x80
 8000d76:	019b      	lsls	r3, r3, #6
 8000d78:	430b      	orrs	r3, r1
 8000d7a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000d7c:	f7ff fb8e 	bl	800049c <HAL_GetTick>
 8000d80:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000d82:	4b50      	ldr	r3, [pc, #320]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	079b      	lsls	r3, r3, #30
 8000d88:	d424      	bmi.n	8000dd4 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d8a:	f7ff fb87 	bl	800049c <HAL_GetTick>
 8000d8e:	1b80      	subs	r0, r0, r6
 8000d90:	2802      	cmp	r0, #2
 8000d92:	d9f6      	bls.n	8000d82 <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 8000d94:	2003      	movs	r0, #3
 8000d96:	e088      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d98:	4a4a      	ldr	r2, [pc, #296]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000d9a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000d9c:	494f      	ldr	r1, [pc, #316]	; (8000edc <HAL_RCC_OscConfig+0x574>)
 8000d9e:	400b      	ands	r3, r1
 8000da0:	6393      	str	r3, [r2, #56]	; 0x38
 8000da2:	e7d7      	b.n	8000d54 <HAL_RCC_OscConfig+0x3ec>
        __HAL_RCC_HSI48_DISABLE();
 8000da4:	4a47      	ldr	r2, [pc, #284]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000da6:	6893      	ldr	r3, [r2, #8]
 8000da8:	2101      	movs	r1, #1
 8000daa:	438b      	bics	r3, r1
 8000dac:	6093      	str	r3, [r2, #8]
 8000dae:	4a4a      	ldr	r2, [pc, #296]	; (8000ed8 <HAL_RCC_OscConfig+0x570>)
 8000db0:	6a13      	ldr	r3, [r2, #32]
 8000db2:	494b      	ldr	r1, [pc, #300]	; (8000ee0 <HAL_RCC_OscConfig+0x578>)
 8000db4:	400b      	ands	r3, r1
 8000db6:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000db8:	f7ff fb70 	bl	800049c <HAL_GetTick>
 8000dbc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000dbe:	4b41      	ldr	r3, [pc, #260]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	079b      	lsls	r3, r3, #30
 8000dc4:	d506      	bpl.n	8000dd4 <HAL_RCC_OscConfig+0x46c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dc6:	f7ff fb69 	bl	800049c <HAL_GetTick>
 8000dca:	1b80      	subs	r0, r0, r6
 8000dcc:	2802      	cmp	r0, #2
 8000dce:	d9f6      	bls.n	8000dbe <HAL_RCC_OscConfig+0x456>
            return HAL_TIMEOUT;
 8000dd0:	2003      	movs	r0, #3
 8000dd2:	e06a      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d100      	bne.n	8000ddc <HAL_RCC_OscConfig+0x474>
 8000dda:	e06e      	b.n	8000eba <HAL_RCC_OscConfig+0x552>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ddc:	2d0c      	cmp	r5, #12
 8000dde:	d049      	beq.n	8000e74 <HAL_RCC_OscConfig+0x50c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d012      	beq.n	8000e0a <HAL_RCC_OscConfig+0x4a2>
        __HAL_RCC_PLL_DISABLE();
 8000de4:	4a37      	ldr	r2, [pc, #220]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000de6:	6813      	ldr	r3, [r2, #0]
 8000de8:	493e      	ldr	r1, [pc, #248]	; (8000ee4 <HAL_RCC_OscConfig+0x57c>)
 8000dea:	400b      	ands	r3, r1
 8000dec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000dee:	f7ff fb55 	bl	800049c <HAL_GetTick>
 8000df2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000df4:	4b33      	ldr	r3, [pc, #204]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	019b      	lsls	r3, r3, #6
 8000dfa:	d539      	bpl.n	8000e70 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dfc:	f7ff fb4e 	bl	800049c <HAL_GetTick>
 8000e00:	1b00      	subs	r0, r0, r4
 8000e02:	2802      	cmp	r0, #2
 8000e04:	d9f6      	bls.n	8000df4 <HAL_RCC_OscConfig+0x48c>
            return HAL_TIMEOUT;
 8000e06:	2003      	movs	r0, #3
 8000e08:	e04f      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_PLL_DISABLE();
 8000e0a:	4a2e      	ldr	r2, [pc, #184]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000e0c:	6813      	ldr	r3, [r2, #0]
 8000e0e:	4935      	ldr	r1, [pc, #212]	; (8000ee4 <HAL_RCC_OscConfig+0x57c>)
 8000e10:	400b      	ands	r3, r1
 8000e12:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000e14:	f7ff fb42 	bl	800049c <HAL_GetTick>
 8000e18:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	019b      	lsls	r3, r3, #6
 8000e20:	d506      	bpl.n	8000e30 <HAL_RCC_OscConfig+0x4c8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e22:	f7ff fb3b 	bl	800049c <HAL_GetTick>
 8000e26:	1b40      	subs	r0, r0, r5
 8000e28:	2802      	cmp	r0, #2
 8000e2a:	d9f6      	bls.n	8000e1a <HAL_RCC_OscConfig+0x4b2>
            return HAL_TIMEOUT;
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	e03c      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e30:	4924      	ldr	r1, [pc, #144]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000e32:	68cb      	ldr	r3, [r1, #12]
 8000e34:	4a2c      	ldr	r2, [pc, #176]	; (8000ee8 <HAL_RCC_OscConfig+0x580>)
 8000e36:	4013      	ands	r3, r2
 8000e38:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e3a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000e3c:	4302      	orrs	r2, r0
 8000e3e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000e40:	4302      	orrs	r2, r0
 8000e42:	4313      	orrs	r3, r2
 8000e44:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8000e46:	680a      	ldr	r2, [r1, #0]
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	045b      	lsls	r3, r3, #17
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8000e50:	f7ff fb24 	bl	800049c <HAL_GetTick>
 8000e54:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8000e56:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	019b      	lsls	r3, r3, #6
 8000e5c:	d406      	bmi.n	8000e6c <HAL_RCC_OscConfig+0x504>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e5e:	f7ff fb1d 	bl	800049c <HAL_GetTick>
 8000e62:	1b00      	subs	r0, r0, r4
 8000e64:	2802      	cmp	r0, #2
 8000e66:	d9f6      	bls.n	8000e56 <HAL_RCC_OscConfig+0x4ee>
            return HAL_TIMEOUT;
 8000e68:	2003      	movs	r0, #3
 8000e6a:	e01e      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
  return HAL_OK;
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	e01c      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
 8000e70:	2000      	movs	r0, #0
 8000e72:	e01a      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
      pll_config = RCC->CFGR;
 8000e74:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <HAL_RCC_OscConfig+0x55c>)
 8000e76:	68da      	ldr	r2, [r3, #12]
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e78:	2380      	movs	r3, #128	; 0x80
 8000e7a:	025b      	lsls	r3, r3, #9
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000e80:	428b      	cmp	r3, r1
 8000e82:	d001      	beq.n	8000e88 <HAL_RCC_OscConfig+0x520>
        return HAL_ERROR;
 8000e84:	2001      	movs	r0, #1
 8000e86:	e010      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000e88:	23f0      	movs	r3, #240	; 0xf0
 8000e8a:	039b      	lsls	r3, r3, #14
 8000e8c:	4013      	ands	r3, r2
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d001      	beq.n	8000e98 <HAL_RCC_OscConfig+0x530>
        return HAL_ERROR;
 8000e94:	2001      	movs	r0, #1
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
         (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8000e98:	23c0      	movs	r3, #192	; 0xc0
 8000e9a:	041b      	lsls	r3, r3, #16
 8000e9c:	401a      	ands	r2, r3
 8000e9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d00c      	beq.n	8000ebe <HAL_RCC_OscConfig+0x556>
        return HAL_ERROR;
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	e000      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
    return HAL_ERROR;
 8000ea8:	2001      	movs	r0, #1
}
 8000eaa:	b003      	add	sp, #12
 8000eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8000eae:	2001      	movs	r0, #1
 8000eb0:	e7fb      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        return HAL_ERROR;
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	e7f9      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
        return HAL_ERROR;
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	e7f7      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
  return HAL_OK;
 8000eba:	2000      	movs	r0, #0
 8000ebc:	e7f5      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	e7f3      	b.n	8000eaa <HAL_RCC_OscConfig+0x542>
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40007000 	.word	0x40007000
 8000ecc:	fffffeff 	.word	0xfffffeff
 8000ed0:	fffffbff 	.word	0xfffffbff
 8000ed4:	00001388 	.word	0x00001388
 8000ed8:	40010000 	.word	0x40010000
 8000edc:	efffffff 	.word	0xefffffff
 8000ee0:	ffffdfff 	.word	0xffffdfff
 8000ee4:	feffffff 	.word	0xfeffffff
 8000ee8:	ff02ffff 	.word	0xff02ffff

08000eec <HAL_RCC_ClockConfig>:
{
 8000eec:	b570      	push	{r4, r5, r6, lr}
 8000eee:	0004      	movs	r4, r0
 8000ef0:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000ef2:	2800      	cmp	r0, #0
 8000ef4:	d100      	bne.n	8000ef8 <HAL_RCC_ClockConfig+0xc>
 8000ef6:	e0ba      	b.n	800106e <HAL_RCC_ClockConfig+0x182>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ef8:	4b5f      	ldr	r3, [pc, #380]	; (8001078 <HAL_RCC_ClockConfig+0x18c>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	2301      	movs	r3, #1
 8000efe:	4013      	ands	r3, r2
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d20b      	bcs.n	8000f1c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f04:	495c      	ldr	r1, [pc, #368]	; (8001078 <HAL_RCC_ClockConfig+0x18c>)
 8000f06:	680b      	ldr	r3, [r1, #0]
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4393      	bics	r3, r2
 8000f0c:	432b      	orrs	r3, r5
 8000f0e:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f10:	680b      	ldr	r3, [r1, #0]
 8000f12:	401a      	ands	r2, r3
 8000f14:	4295      	cmp	r5, r2
 8000f16:	d001      	beq.n	8000f1c <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8000f18:	2001      	movs	r0, #1
 8000f1a:	e0a7      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f1c:	6823      	ldr	r3, [r4, #0]
 8000f1e:	079b      	lsls	r3, r3, #30
 8000f20:	d506      	bpl.n	8000f30 <HAL_RCC_ClockConfig+0x44>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f22:	4a56      	ldr	r2, [pc, #344]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f24:	68d3      	ldr	r3, [r2, #12]
 8000f26:	21f0      	movs	r1, #240	; 0xf0
 8000f28:	438b      	bics	r3, r1
 8000f2a:	68a1      	ldr	r1, [r4, #8]
 8000f2c:	430b      	orrs	r3, r1
 8000f2e:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	07db      	lsls	r3, r3, #31
 8000f34:	d564      	bpl.n	8001000 <HAL_RCC_ClockConfig+0x114>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f36:	6863      	ldr	r3, [r4, #4]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d025      	beq.n	8000f88 <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d029      	beq.n	8000f94 <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d02d      	beq.n	8000fa0 <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000f44:	4a4d      	ldr	r2, [pc, #308]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f46:	6812      	ldr	r2, [r2, #0]
 8000f48:	0592      	lsls	r2, r2, #22
 8000f4a:	d400      	bmi.n	8000f4e <HAL_RCC_ClockConfig+0x62>
 8000f4c:	e091      	b.n	8001072 <HAL_RCC_ClockConfig+0x186>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f4e:	494b      	ldr	r1, [pc, #300]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f50:	68ca      	ldr	r2, [r1, #12]
 8000f52:	2003      	movs	r0, #3
 8000f54:	4382      	bics	r2, r0
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8000f5a:	f7ff fa9f 	bl	800049c <HAL_GetTick>
 8000f5e:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f60:	6863      	ldr	r3, [r4, #4]
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d022      	beq.n	8000fac <HAL_RCC_ClockConfig+0xc0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d02e      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0xdc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d03a      	beq.n	8000fe4 <HAL_RCC_ClockConfig+0xf8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000f6e:	4b43      	ldr	r3, [pc, #268]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	220c      	movs	r2, #12
 8000f74:	421a      	tst	r2, r3
 8000f76:	d043      	beq.n	8001000 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f78:	f7ff fa90 	bl	800049c <HAL_GetTick>
 8000f7c:	1b80      	subs	r0, r0, r6
 8000f7e:	4b40      	ldr	r3, [pc, #256]	; (8001080 <HAL_RCC_ClockConfig+0x194>)
 8000f80:	4298      	cmp	r0, r3
 8000f82:	d9f4      	bls.n	8000f6e <HAL_RCC_ClockConfig+0x82>
          return HAL_TIMEOUT;
 8000f84:	2003      	movs	r0, #3
 8000f86:	e071      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f88:	4a3c      	ldr	r2, [pc, #240]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	0392      	lsls	r2, r2, #14
 8000f8e:	d4de      	bmi.n	8000f4e <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8000f90:	2001      	movs	r0, #1
 8000f92:	e06b      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000f94:	4a39      	ldr	r2, [pc, #228]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	0192      	lsls	r2, r2, #6
 8000f9a:	d4d8      	bmi.n	8000f4e <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	e065      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000fa0:	4a36      	ldr	r2, [pc, #216]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	0752      	lsls	r2, r2, #29
 8000fa6:	d4d2      	bmi.n	8000f4e <HAL_RCC_ClockConfig+0x62>
        return HAL_ERROR;
 8000fa8:	2001      	movs	r0, #1
 8000faa:	e05f      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fac:	4b33      	ldr	r3, [pc, #204]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000fae:	68da      	ldr	r2, [r3, #12]
 8000fb0:	230c      	movs	r3, #12
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	2b08      	cmp	r3, #8
 8000fb6:	d023      	beq.n	8001000 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fb8:	f7ff fa70 	bl	800049c <HAL_GetTick>
 8000fbc:	1b80      	subs	r0, r0, r6
 8000fbe:	4b30      	ldr	r3, [pc, #192]	; (8001080 <HAL_RCC_ClockConfig+0x194>)
 8000fc0:	4298      	cmp	r0, r3
 8000fc2:	d9f3      	bls.n	8000fac <HAL_RCC_ClockConfig+0xc0>
          return HAL_TIMEOUT;
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	e051      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fc8:	4b2c      	ldr	r3, [pc, #176]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	230c      	movs	r3, #12
 8000fce:	4013      	ands	r3, r2
 8000fd0:	2b0c      	cmp	r3, #12
 8000fd2:	d015      	beq.n	8001000 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd4:	f7ff fa62 	bl	800049c <HAL_GetTick>
 8000fd8:	1b80      	subs	r0, r0, r6
 8000fda:	4b29      	ldr	r3, [pc, #164]	; (8001080 <HAL_RCC_ClockConfig+0x194>)
 8000fdc:	4298      	cmp	r0, r3
 8000fde:	d9f3      	bls.n	8000fc8 <HAL_RCC_ClockConfig+0xdc>
          return HAL_TIMEOUT;
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	e043      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fe4:	4b25      	ldr	r3, [pc, #148]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	230c      	movs	r3, #12
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b04      	cmp	r3, #4
 8000fee:	d007      	beq.n	8001000 <HAL_RCC_ClockConfig+0x114>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ff0:	f7ff fa54 	bl	800049c <HAL_GetTick>
 8000ff4:	1b80      	subs	r0, r0, r6
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_RCC_ClockConfig+0x194>)
 8000ff8:	4298      	cmp	r0, r3
 8000ffa:	d9f3      	bls.n	8000fe4 <HAL_RCC_ClockConfig+0xf8>
          return HAL_TIMEOUT;
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	e035      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001000:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <HAL_RCC_ClockConfig+0x18c>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	2301      	movs	r3, #1
 8001006:	4013      	ands	r3, r2
 8001008:	429d      	cmp	r5, r3
 800100a:	d20b      	bcs.n	8001024 <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800100c:	491a      	ldr	r1, [pc, #104]	; (8001078 <HAL_RCC_ClockConfig+0x18c>)
 800100e:	680b      	ldr	r3, [r1, #0]
 8001010:	2201      	movs	r2, #1
 8001012:	4393      	bics	r3, r2
 8001014:	432b      	orrs	r3, r5
 8001016:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001018:	680b      	ldr	r3, [r1, #0]
 800101a:	401a      	ands	r2, r3
 800101c:	4295      	cmp	r5, r2
 800101e:	d001      	beq.n	8001024 <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 8001020:	2001      	movs	r0, #1
 8001022:	e023      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001024:	6823      	ldr	r3, [r4, #0]
 8001026:	075b      	lsls	r3, r3, #29
 8001028:	d506      	bpl.n	8001038 <HAL_RCC_ClockConfig+0x14c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800102a:	4a14      	ldr	r2, [pc, #80]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 800102c:	68d3      	ldr	r3, [r2, #12]
 800102e:	4915      	ldr	r1, [pc, #84]	; (8001084 <HAL_RCC_ClockConfig+0x198>)
 8001030:	400b      	ands	r3, r1
 8001032:	68e1      	ldr	r1, [r4, #12]
 8001034:	430b      	orrs	r3, r1
 8001036:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001038:	6823      	ldr	r3, [r4, #0]
 800103a:	071b      	lsls	r3, r3, #28
 800103c:	d507      	bpl.n	800104e <HAL_RCC_ClockConfig+0x162>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800103e:	490f      	ldr	r1, [pc, #60]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8001040:	68cb      	ldr	r3, [r1, #12]
 8001042:	4a11      	ldr	r2, [pc, #68]	; (8001088 <HAL_RCC_ClockConfig+0x19c>)
 8001044:	4013      	ands	r3, r2
 8001046:	6922      	ldr	r2, [r4, #16]
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	4313      	orrs	r3, r2
 800104c:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800104e:	f7ff fc41 	bl	80008d4 <HAL_RCC_GetSysClockFreq>
 8001052:	4b0a      	ldr	r3, [pc, #40]	; (800107c <HAL_RCC_ClockConfig+0x190>)
 8001054:	68da      	ldr	r2, [r3, #12]
 8001056:	0912      	lsrs	r2, r2, #4
 8001058:	230f      	movs	r3, #15
 800105a:	4013      	ands	r3, r2
 800105c:	4a0b      	ldr	r2, [pc, #44]	; (800108c <HAL_RCC_ClockConfig+0x1a0>)
 800105e:	5cd3      	ldrb	r3, [r2, r3]
 8001060:	40d8      	lsrs	r0, r3
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_RCC_ClockConfig+0x1a4>)
 8001064:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff f9e4 	bl	8000434 <HAL_InitTick>
}
 800106c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800106e:	2001      	movs	r0, #1
 8001070:	e7fc      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 8001072:	2001      	movs	r0, #1
 8001074:	e7fa      	b.n	800106c <HAL_RCC_ClockConfig+0x180>
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	40022000 	.word	0x40022000
 800107c:	40021000 	.word	0x40021000
 8001080:	00001388 	.word	0x00001388
 8001084:	fffff8ff 	.word	0xfffff8ff
 8001088:	ffffc7ff 	.word	0xffffc7ff
 800108c:	08002d08 	.word	0x08002d08
 8001090:	20000000 	.word	0x20000000

08001094 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001094:	4b01      	ldr	r3, [pc, #4]	; (800109c <HAL_RCC_GetHCLKFreq+0x8>)
 8001096:	6818      	ldr	r0, [r3, #0]
}
 8001098:	4770      	bx	lr
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	20000000 	.word	0x20000000

080010a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80010a0:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010a2:	f7ff fff7 	bl	8001094 <HAL_RCC_GetHCLKFreq>
 80010a6:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80010a8:	68da      	ldr	r2, [r3, #12]
 80010aa:	0a12      	lsrs	r2, r2, #8
 80010ac:	2307      	movs	r3, #7
 80010ae:	4013      	ands	r3, r2
 80010b0:	4a02      	ldr	r2, [pc, #8]	; (80010bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80010b2:	5cd3      	ldrb	r3, [r2, r3]
 80010b4:	40d8      	lsrs	r0, r3
}
 80010b6:	bd10      	pop	{r4, pc}
 80010b8:	40021000 	.word	0x40021000
 80010bc:	08002d18 	.word	0x08002d18

080010c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80010c0:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80010c2:	f7ff ffe7 	bl	8001094 <HAL_RCC_GetHCLKFreq>
 80010c6:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	0ad2      	lsrs	r2, r2, #11
 80010cc:	2307      	movs	r3, #7
 80010ce:	4013      	ands	r3, r2
 80010d0:	4a02      	ldr	r2, [pc, #8]	; (80010dc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010d2:	5cd3      	ldrb	r3, [r2, r3]
 80010d4:	40d8      	lsrs	r0, r3
}
 80010d6:	bd10      	pop	{r4, pc}
 80010d8:	40021000 	.word	0x40021000
 80010dc:	08002d18 	.word	0x08002d18

080010e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80010e4:	2382      	movs	r3, #130	; 0x82
 80010e6:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80010e8:	6802      	ldr	r2, [r0, #0]
 80010ea:	421a      	tst	r2, r3
 80010ec:	d05a      	beq.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ee:	4b75      	ldr	r3, [pc, #468]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	d500      	bpl.n	80010f8 <HAL_RCCEx_PeriphCLKConfig+0x18>
 80010f6:	e09d      	b.n	8001234 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010f8:	4a72      	ldr	r2, [pc, #456]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80010fa:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	055b      	lsls	r3, r3, #21
 8001100:	430b      	orrs	r3, r1
 8001102:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001104:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001106:	4b70      	ldr	r3, [pc, #448]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	05db      	lsls	r3, r3, #23
 800110c:	d400      	bmi.n	8001110 <HAL_RCCEx_PeriphCLKConfig+0x30>
 800110e:	e093      	b.n	8001238 <HAL_RCCEx_PeriphCLKConfig+0x158>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001110:	4b6c      	ldr	r3, [pc, #432]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	23c0      	movs	r3, #192	; 0xc0
 8001116:	039b      	lsls	r3, r3, #14
 8001118:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800111a:	6861      	ldr	r1, [r4, #4]
 800111c:	400b      	ands	r3, r1
 800111e:	429a      	cmp	r2, r3
 8001120:	d100      	bne.n	8001124 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001122:	e09e      	b.n	8001262 <HAL_RCCEx_PeriphCLKConfig+0x182>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001124:	23c0      	movs	r3, #192	; 0xc0
 8001126:	029b      	lsls	r3, r3, #10
 8001128:	000a      	movs	r2, r1
 800112a:	401a      	ands	r2, r3
 800112c:	429a      	cmp	r2, r3
 800112e:	d100      	bne.n	8001132 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001130:	e09f      	b.n	8001272 <HAL_RCCEx_PeriphCLKConfig+0x192>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001132:	4b64      	ldr	r3, [pc, #400]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001136:	22c0      	movs	r2, #192	; 0xc0
 8001138:	0292      	lsls	r2, r2, #10
 800113a:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800113c:	d01f      	beq.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800113e:	4011      	ands	r1, r2
 8001140:	428b      	cmp	r3, r1
 8001142:	d002      	beq.n	800114a <HAL_RCCEx_PeriphCLKConfig+0x6a>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001144:	6822      	ldr	r2, [r4, #0]
 8001146:	0692      	lsls	r2, r2, #26
 8001148:	d408      	bmi.n	800115c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800114a:	22c0      	movs	r2, #192	; 0xc0
 800114c:	0292      	lsls	r2, r2, #10
 800114e:	68a1      	ldr	r1, [r4, #8]
 8001150:	400a      	ands	r2, r1
 8001152:	4293      	cmp	r3, r2
 8001154:	d013      	beq.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x9e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001156:	6823      	ldr	r3, [r4, #0]
 8001158:	051b      	lsls	r3, r3, #20
 800115a:	d510      	bpl.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800115c:	4b59      	ldr	r3, [pc, #356]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800115e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001160:	4a5a      	ldr	r2, [pc, #360]	; (80012cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001162:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001164:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8001166:	2180      	movs	r1, #128	; 0x80
 8001168:	0309      	lsls	r1, r1, #12
 800116a:	4331      	orrs	r1, r6
 800116c:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800116e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001170:	4e57      	ldr	r6, [pc, #348]	; (80012d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001172:	4031      	ands	r1, r6
 8001174:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001176:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001178:	05c3      	lsls	r3, r0, #23
 800117a:	d500      	bpl.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800117c:	e080      	b.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800117e:	6862      	ldr	r2, [r4, #4]
 8001180:	23c0      	movs	r3, #192	; 0xc0
 8001182:	029b      	lsls	r3, r3, #10
 8001184:	0011      	movs	r1, r2
 8001186:	4019      	ands	r1, r3
 8001188:	4299      	cmp	r1, r3
 800118a:	d100      	bne.n	800118e <HAL_RCCEx_PeriphCLKConfig+0xae>
 800118c:	e088      	b.n	80012a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800118e:	494d      	ldr	r1, [pc, #308]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001190:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001192:	22c0      	movs	r2, #192	; 0xc0
 8001194:	0292      	lsls	r2, r2, #10
 8001196:	6860      	ldr	r0, [r4, #4]
 8001198:	4002      	ands	r2, r0
 800119a:	4313      	orrs	r3, r2
 800119c:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800119e:	2d01      	cmp	r5, #1
 80011a0:	d100      	bne.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 80011a2:	e087      	b.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	07db      	lsls	r3, r3, #31
 80011a8:	d506      	bpl.n	80011b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80011aa:	4a46      	ldr	r2, [pc, #280]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011ac:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011ae:	2103      	movs	r1, #3
 80011b0:	438b      	bics	r3, r1
 80011b2:	68e1      	ldr	r1, [r4, #12]
 80011b4:	430b      	orrs	r3, r1
 80011b6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80011b8:	6823      	ldr	r3, [r4, #0]
 80011ba:	079b      	lsls	r3, r3, #30
 80011bc:	d506      	bpl.n	80011cc <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80011be:	4a41      	ldr	r2, [pc, #260]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011c0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011c2:	210c      	movs	r1, #12
 80011c4:	438b      	bics	r3, r1
 80011c6:	6921      	ldr	r1, [r4, #16]
 80011c8:	430b      	orrs	r3, r1
 80011ca:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80011cc:	6823      	ldr	r3, [r4, #0]
 80011ce:	075b      	lsls	r3, r3, #29
 80011d0:	d506      	bpl.n	80011e0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80011d2:	4a3c      	ldr	r2, [pc, #240]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011d4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011d6:	493f      	ldr	r1, [pc, #252]	; (80012d4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80011d8:	400b      	ands	r3, r1
 80011da:	6961      	ldr	r1, [r4, #20]
 80011dc:	430b      	orrs	r3, r1
 80011de:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80011e0:	6823      	ldr	r3, [r4, #0]
 80011e2:	071b      	lsls	r3, r3, #28
 80011e4:	d506      	bpl.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80011e6:	4a37      	ldr	r2, [pc, #220]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011e8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011ea:	493b      	ldr	r1, [pc, #236]	; (80012d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80011ec:	400b      	ands	r3, r1
 80011ee:	69a1      	ldr	r1, [r4, #24]
 80011f0:	430b      	orrs	r3, r1
 80011f2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	05db      	lsls	r3, r3, #23
 80011f8:	d506      	bpl.n	8001208 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80011fa:	4a32      	ldr	r2, [pc, #200]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011fc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011fe:	4933      	ldr	r1, [pc, #204]	; (80012cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001200:	400b      	ands	r3, r1
 8001202:	69e1      	ldr	r1, [r4, #28]
 8001204:	430b      	orrs	r3, r1
 8001206:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001208:	6823      	ldr	r3, [r4, #0]
 800120a:	065b      	lsls	r3, r3, #25
 800120c:	d506      	bpl.n	800121c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800120e:	4a2d      	ldr	r2, [pc, #180]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001210:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001212:	4932      	ldr	r1, [pc, #200]	; (80012dc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001214:	400b      	ands	r3, r1
 8001216:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001218:	430b      	orrs	r3, r1
 800121a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800121c:	6823      	ldr	r3, [r4, #0]
 800121e:	061b      	lsls	r3, r3, #24
 8001220:	d54e      	bpl.n	80012c0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001222:	4a28      	ldr	r2, [pc, #160]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001224:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001226:	492e      	ldr	r1, [pc, #184]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001228:	400b      	ands	r3, r1
 800122a:	6a21      	ldr	r1, [r4, #32]
 800122c:	430b      	orrs	r3, r1
 800122e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8001230:	2000      	movs	r0, #0
}
 8001232:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001234:	2500      	movs	r5, #0
 8001236:	e766      	b.n	8001106 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001238:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800123a:	6811      	ldr	r1, [r2, #0]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	430b      	orrs	r3, r1
 8001242:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001244:	f7ff f92a 	bl	800049c <HAL_GetTick>
 8001248:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800124a:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	05db      	lsls	r3, r3, #23
 8001250:	d500      	bpl.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8001252:	e75d      	b.n	8001110 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001254:	f7ff f922 	bl	800049c <HAL_GetTick>
 8001258:	1b80      	subs	r0, r0, r6
 800125a:	2864      	cmp	r0, #100	; 0x64
 800125c:	d9f5      	bls.n	800124a <HAL_RCCEx_PeriphCLKConfig+0x16a>
          return HAL_TIMEOUT;
 800125e:	2003      	movs	r0, #3
 8001260:	e7e7      	b.n	8001232 <HAL_RCCEx_PeriphCLKConfig+0x152>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001262:	23c0      	movs	r3, #192	; 0xc0
 8001264:	039b      	lsls	r3, r3, #14
 8001266:	68a0      	ldr	r0, [r4, #8]
 8001268:	4003      	ands	r3, r0
 800126a:	429a      	cmp	r2, r3
 800126c:	d000      	beq.n	8001270 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800126e:	e759      	b.n	8001124 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001270:	e75f      	b.n	8001132 <HAL_RCCEx_PeriphCLKConfig+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	039b      	lsls	r3, r3, #14
 8001278:	d400      	bmi.n	800127c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800127a:	e75a      	b.n	8001132 <HAL_RCCEx_PeriphCLKConfig+0x52>
          return HAL_ERROR;
 800127c:	2001      	movs	r0, #1
 800127e:	e7d8      	b.n	8001232 <HAL_RCCEx_PeriphCLKConfig+0x152>
        tickstart = HAL_GetTick();
 8001280:	f7ff f90c 	bl	800049c <HAL_GetTick>
 8001284:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800128a:	059b      	lsls	r3, r3, #22
 800128c:	d500      	bpl.n	8001290 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 800128e:	e776      	b.n	800117e <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001290:	f7ff f904 	bl	800049c <HAL_GetTick>
 8001294:	1b80      	subs	r0, r0, r6
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8001298:	4298      	cmp	r0, r3
 800129a:	d9f4      	bls.n	8001286 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
            return HAL_TIMEOUT;
 800129c:	2003      	movs	r0, #3
 800129e:	e7c8      	b.n	8001232 <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80012a0:	4908      	ldr	r1, [pc, #32]	; (80012c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012a2:	680b      	ldr	r3, [r1, #0]
 80012a4:	4810      	ldr	r0, [pc, #64]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80012a6:	4003      	ands	r3, r0
 80012a8:	20c0      	movs	r0, #192	; 0xc0
 80012aa:	0380      	lsls	r0, r0, #14
 80012ac:	4002      	ands	r2, r0
 80012ae:	431a      	orrs	r2, r3
 80012b0:	600a      	str	r2, [r1, #0]
 80012b2:	e76c      	b.n	800118e <HAL_RCCEx_PeriphCLKConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 80012b4:	000a      	movs	r2, r1
 80012b6:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80012b8:	490c      	ldr	r1, [pc, #48]	; (80012ec <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80012ba:	400b      	ands	r3, r1
 80012bc:	6393      	str	r3, [r2, #56]	; 0x38
 80012be:	e771      	b.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  return HAL_OK;
 80012c0:	2000      	movs	r0, #0
 80012c2:	e7b6      	b.n	8001232 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40007000 	.word	0x40007000
 80012cc:	fffcffff 	.word	0xfffcffff
 80012d0:	fff7ffff 	.word	0xfff7ffff
 80012d4:	fffff3ff 	.word	0xfffff3ff
 80012d8:	ffffcfff 	.word	0xffffcfff
 80012dc:	fbffffff 	.word	0xfbffffff
 80012e0:	fff3ffff 	.word	0xfff3ffff
 80012e4:	00001388 	.word	0x00001388
 80012e8:	ffcfffff 	.word	0xffcfffff
 80012ec:	efffffff 	.word	0xefffffff

080012f0 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80012f0:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012f2:	2280      	movs	r2, #128	; 0x80
 80012f4:	05d2      	lsls	r2, r2, #23
 80012f6:	4290      	cmp	r0, r2
 80012f8:	d025      	beq.n	8001346 <TIM_Base_SetConfig+0x56>
 80012fa:	4a15      	ldr	r2, [pc, #84]	; (8001350 <TIM_Base_SetConfig+0x60>)
 80012fc:	4290      	cmp	r0, r2
 80012fe:	d022      	beq.n	8001346 <TIM_Base_SetConfig+0x56>
 8001300:	4a14      	ldr	r2, [pc, #80]	; (8001354 <TIM_Base_SetConfig+0x64>)
 8001302:	4290      	cmp	r0, r2
 8001304:	d01f      	beq.n	8001346 <TIM_Base_SetConfig+0x56>
 8001306:	4a14      	ldr	r2, [pc, #80]	; (8001358 <TIM_Base_SetConfig+0x68>)
 8001308:	4290      	cmp	r0, r2
 800130a:	d01c      	beq.n	8001346 <TIM_Base_SetConfig+0x56>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800130c:	2280      	movs	r2, #128	; 0x80
 800130e:	05d2      	lsls	r2, r2, #23
 8001310:	4290      	cmp	r0, r2
 8001312:	d008      	beq.n	8001326 <TIM_Base_SetConfig+0x36>
 8001314:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <TIM_Base_SetConfig+0x60>)
 8001316:	4290      	cmp	r0, r2
 8001318:	d005      	beq.n	8001326 <TIM_Base_SetConfig+0x36>
 800131a:	4a0e      	ldr	r2, [pc, #56]	; (8001354 <TIM_Base_SetConfig+0x64>)
 800131c:	4290      	cmp	r0, r2
 800131e:	d002      	beq.n	8001326 <TIM_Base_SetConfig+0x36>
 8001320:	4a0d      	ldr	r2, [pc, #52]	; (8001358 <TIM_Base_SetConfig+0x68>)
 8001322:	4290      	cmp	r0, r2
 8001324:	d103      	bne.n	800132e <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001326:	4a0d      	ldr	r2, [pc, #52]	; (800135c <TIM_Base_SetConfig+0x6c>)
 8001328:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800132a:	68ca      	ldr	r2, [r1, #12]
 800132c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	4393      	bics	r3, r2
 8001332:	690a      	ldr	r2, [r1, #16]
 8001334:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001336:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001338:	688b      	ldr	r3, [r1, #8]
 800133a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800133c:	680b      	ldr	r3, [r1, #0]
 800133e:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001340:	2301      	movs	r3, #1
 8001342:	6143      	str	r3, [r0, #20]
}
 8001344:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001346:	2270      	movs	r2, #112	; 0x70
 8001348:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800134a:	684a      	ldr	r2, [r1, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	e7dd      	b.n	800130c <TIM_Base_SetConfig+0x1c>
 8001350:	40000400 	.word	0x40000400
 8001354:	40010800 	.word	0x40010800
 8001358:	40011400 	.word	0x40011400
 800135c:	fffffcff 	.word	0xfffffcff

08001360 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001360:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001362:	6a03      	ldr	r3, [r0, #32]
 8001364:	2201      	movs	r2, #1
 8001366:	4393      	bics	r3, r2
 8001368:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800136a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800136c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800136e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001370:	2573      	movs	r5, #115	; 0x73
 8001372:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001374:	680d      	ldr	r5, [r1, #0]
 8001376:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001378:	2502      	movs	r5, #2
 800137a:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800137c:	688d      	ldr	r5, [r1, #8]
 800137e:	432b      	orrs	r3, r5

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001380:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001382:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001384:	684a      	ldr	r2, [r1, #4]
 8001386:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001388:	6203      	str	r3, [r0, #32]
}
 800138a:	bd30      	pop	{r4, r5, pc}

0800138c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800138c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800138e:	6a03      	ldr	r3, [r0, #32]
 8001390:	2210      	movs	r2, #16
 8001392:	4393      	bics	r3, r2
 8001394:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001396:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001398:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800139a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800139c:	4c07      	ldr	r4, [pc, #28]	; (80013bc <TIM_OC2_SetConfig+0x30>)
 800139e:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013a0:	680c      	ldr	r4, [r1, #0]
 80013a2:	0224      	lsls	r4, r4, #8
 80013a4:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80013a6:	2420      	movs	r4, #32
 80013a8:	43a3      	bics	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80013aa:	688c      	ldr	r4, [r1, #8]
 80013ac:	0124      	lsls	r4, r4, #4
 80013ae:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013b0:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80013b2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80013b4:	684a      	ldr	r2, [r1, #4]
 80013b6:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013b8:	6203      	str	r3, [r0, #32]
}
 80013ba:	bd30      	pop	{r4, r5, pc}
 80013bc:	ffff8cff 	.word	0xffff8cff

080013c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80013c0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80013c2:	6a03      	ldr	r3, [r0, #32]
 80013c4:	4a0a      	ldr	r2, [pc, #40]	; (80013f0 <TIM_OC3_SetConfig+0x30>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013cc:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013ce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80013d0:	2473      	movs	r4, #115	; 0x73
 80013d2:	43a2      	bics	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80013d4:	680c      	ldr	r4, [r1, #0]
 80013d6:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80013d8:	4c06      	ldr	r4, [pc, #24]	; (80013f4 <TIM_OC3_SetConfig+0x34>)
 80013da:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80013dc:	688c      	ldr	r4, [r1, #8]
 80013de:	0224      	lsls	r4, r4, #8
 80013e0:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013e2:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80013e4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80013e6:	684a      	ldr	r2, [r1, #4]
 80013e8:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013ea:	6203      	str	r3, [r0, #32]
}
 80013ec:	bd30      	pop	{r4, r5, pc}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	fffffeff 	.word	0xfffffeff
 80013f4:	fffffdff 	.word	0xfffffdff

080013f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80013f8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80013fa:	6a03      	ldr	r3, [r0, #32]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <TIM_OC4_SetConfig+0x30>)
 80013fe:	4013      	ands	r3, r2
 8001400:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001402:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001404:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001406:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001408:	4c08      	ldr	r4, [pc, #32]	; (800142c <TIM_OC4_SetConfig+0x34>)
 800140a:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800140c:	680c      	ldr	r4, [r1, #0]
 800140e:	0224      	lsls	r4, r4, #8
 8001410:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001412:	4c07      	ldr	r4, [pc, #28]	; (8001430 <TIM_OC4_SetConfig+0x38>)
 8001414:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001416:	688c      	ldr	r4, [r1, #8]
 8001418:	0324      	lsls	r4, r4, #12
 800141a:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800141c:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800141e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001420:	684a      	ldr	r2, [r1, #4]
 8001422:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001424:	6203      	str	r3, [r0, #32]
}
 8001426:	bd30      	pop	{r4, r5, pc}
 8001428:	ffffefff 	.word	0xffffefff
 800142c:	ffff8cff 	.word	0xffff8cff
 8001430:	ffffdfff 	.word	0xffffdfff

08001434 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001434:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001436:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001438:	6a04      	ldr	r4, [r0, #32]
 800143a:	2501      	movs	r5, #1
 800143c:	43ac      	bics	r4, r5
 800143e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001440:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001442:	35ef      	adds	r5, #239	; 0xef
 8001444:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001446:	0112      	lsls	r2, r2, #4
 8001448:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800144a:	240a      	movs	r4, #10
 800144c:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 800144e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001450:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001452:	6201      	str	r1, [r0, #32]
}
 8001454:	bd30      	pop	{r4, r5, pc}
	...

08001458 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001458:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800145a:	6a03      	ldr	r3, [r0, #32]
 800145c:	2410      	movs	r4, #16
 800145e:	43a3      	bics	r3, r4
 8001460:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001462:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001464:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001466:	4d05      	ldr	r5, [pc, #20]	; (800147c <TIM_TI2_ConfigInputStage+0x24>)
 8001468:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800146a:	0312      	lsls	r2, r2, #12
 800146c:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800146e:	24a0      	movs	r4, #160	; 0xa0
 8001470:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8001472:	0109      	lsls	r1, r1, #4
 8001474:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001476:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001478:	6201      	str	r1, [r0, #32]
}
 800147a:	bd30      	pop	{r4, r5, pc}
 800147c:	ffff0fff 	.word	0xffff0fff

08001480 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001480:	000b      	movs	r3, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001482:	6881      	ldr	r1, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001484:	2270      	movs	r2, #112	; 0x70
 8001486:	4391      	bics	r1, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001488:	4319      	orrs	r1, r3
 800148a:	2307      	movs	r3, #7
 800148c:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800148e:	6081      	str	r1, [r0, #8]
}
 8001490:	4770      	bx	lr
	...

08001494 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001494:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001496:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001498:	4d03      	ldr	r5, [pc, #12]	; (80014a8 <TIM_ETR_SetConfig+0x14>)
 800149a:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	431a      	orrs	r2, r3
 80014a0:	4311      	orrs	r1, r2
 80014a2:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80014a4:	6081      	str	r1, [r0, #8]
}
 80014a6:	bd30      	pop	{r4, r5, pc}
 80014a8:	ffff00ff 	.word	0xffff00ff

080014ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80014ac:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80014ae:	231f      	movs	r3, #31
 80014b0:	4019      	ands	r1, r3
 80014b2:	2401      	movs	r4, #1
 80014b4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80014b6:	6a03      	ldr	r3, [r0, #32]
 80014b8:	43a3      	bics	r3, r4
 80014ba:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80014bc:	6a03      	ldr	r3, [r0, #32]
 80014be:	408a      	lsls	r2, r1
 80014c0:	431a      	orrs	r2, r3
 80014c2:	6202      	str	r2, [r0, #32]
}
 80014c4:	bd10      	pop	{r4, pc}

080014c6 <HAL_TIM_Base_Init>:
{
 80014c6:	b570      	push	{r4, r5, r6, lr}
 80014c8:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80014ca:	d014      	beq.n	80014f6 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80014cc:	2339      	movs	r3, #57	; 0x39
 80014ce:	5cc3      	ldrb	r3, [r0, r3]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00a      	beq.n	80014ea <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80014d4:	2539      	movs	r5, #57	; 0x39
 80014d6:	2302      	movs	r3, #2
 80014d8:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014da:	1d21      	adds	r1, r4, #4
 80014dc:	6820      	ldr	r0, [r4, #0]
 80014de:	f7ff ff07 	bl	80012f0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80014e2:	2301      	movs	r3, #1
 80014e4:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80014e6:	2000      	movs	r0, #0
}
 80014e8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80014ea:	2200      	movs	r2, #0
 80014ec:	3338      	adds	r3, #56	; 0x38
 80014ee:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80014f0:	f001 f9e4 	bl	80028bc <HAL_TIM_Base_MspInit>
 80014f4:	e7ee      	b.n	80014d4 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80014f6:	2001      	movs	r0, #1
 80014f8:	e7f6      	b.n	80014e8 <HAL_TIM_Base_Init+0x22>

080014fa <HAL_TIM_PWM_MspInit>:
}
 80014fa:	4770      	bx	lr

080014fc <HAL_TIM_PWM_Init>:
{
 80014fc:	b570      	push	{r4, r5, r6, lr}
 80014fe:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8001500:	d014      	beq.n	800152c <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001502:	2339      	movs	r3, #57	; 0x39
 8001504:	5cc3      	ldrb	r3, [r0, r3]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d00a      	beq.n	8001520 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800150a:	2539      	movs	r5, #57	; 0x39
 800150c:	2302      	movs	r3, #2
 800150e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001510:	1d21      	adds	r1, r4, #4
 8001512:	6820      	ldr	r0, [r4, #0]
 8001514:	f7ff feec 	bl	80012f0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001518:	2301      	movs	r3, #1
 800151a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800151c:	2000      	movs	r0, #0
}
 800151e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8001520:	2200      	movs	r2, #0
 8001522:	3338      	adds	r3, #56	; 0x38
 8001524:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8001526:	f7ff ffe8 	bl	80014fa <HAL_TIM_PWM_MspInit>
 800152a:	e7ee      	b.n	800150a <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 800152c:	2001      	movs	r0, #1
 800152e:	e7f6      	b.n	800151e <HAL_TIM_PWM_Init+0x22>

08001530 <HAL_TIM_PWM_Start>:
{
 8001530:	b510      	push	{r4, lr}
 8001532:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001534:	2201      	movs	r2, #1
 8001536:	6800      	ldr	r0, [r0, #0]
 8001538:	f7ff ffb8 	bl	80014ac <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800153c:	6822      	ldr	r2, [r4, #0]
 800153e:	6891      	ldr	r1, [r2, #8]
 8001540:	2307      	movs	r3, #7
 8001542:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001544:	2b06      	cmp	r3, #6
 8001546:	d003      	beq.n	8001550 <HAL_TIM_PWM_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8001548:	6813      	ldr	r3, [r2, #0]
 800154a:	2101      	movs	r1, #1
 800154c:	430b      	orrs	r3, r1
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	2000      	movs	r0, #0
 8001552:	bd10      	pop	{r4, pc}

08001554 <HAL_TIM_PWM_ConfigChannel>:
{
 8001554:	b570      	push	{r4, r5, r6, lr}
 8001556:	0004      	movs	r4, r0
 8001558:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 800155a:	2338      	movs	r3, #56	; 0x38
 800155c:	5cc3      	ldrb	r3, [r0, r3]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d069      	beq.n	8001636 <HAL_TIM_PWM_ConfigChannel+0xe2>
 8001562:	2101      	movs	r1, #1
 8001564:	2338      	movs	r3, #56	; 0x38
 8001566:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8001568:	3101      	adds	r1, #1
 800156a:	3301      	adds	r3, #1
 800156c:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 800156e:	2a04      	cmp	r2, #4
 8001570:	d037      	beq.n	80015e2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8001572:	d919      	bls.n	80015a8 <HAL_TIM_PWM_ConfigChannel+0x54>
 8001574:	2a08      	cmp	r2, #8
 8001576:	d04a      	beq.n	800160e <HAL_TIM_PWM_ConfigChannel+0xba>
 8001578:	2a0c      	cmp	r2, #12
 800157a:	d12a      	bne.n	80015d2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800157c:	0029      	movs	r1, r5
 800157e:	6800      	ldr	r0, [r0, #0]
 8001580:	f7ff ff3a 	bl	80013f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001584:	6822      	ldr	r2, [r4, #0]
 8001586:	69d1      	ldr	r1, [r2, #28]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	430b      	orrs	r3, r1
 800158e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001590:	6822      	ldr	r2, [r4, #0]
 8001592:	69d3      	ldr	r3, [r2, #28]
 8001594:	4929      	ldr	r1, [pc, #164]	; (800163c <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8001596:	400b      	ands	r3, r1
 8001598:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800159a:	6821      	ldr	r1, [r4, #0]
 800159c:	69cb      	ldr	r3, [r1, #28]
 800159e:	68ea      	ldr	r2, [r5, #12]
 80015a0:	0212      	lsls	r2, r2, #8
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61cb      	str	r3, [r1, #28]
      break;
 80015a6:	e014      	b.n	80015d2 <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 80015a8:	2a00      	cmp	r2, #0
 80015aa:	d112      	bne.n	80015d2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80015ac:	0029      	movs	r1, r5
 80015ae:	6800      	ldr	r0, [r0, #0]
 80015b0:	f7ff fed6 	bl	8001360 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80015b4:	6822      	ldr	r2, [r4, #0]
 80015b6:	6993      	ldr	r3, [r2, #24]
 80015b8:	2108      	movs	r1, #8
 80015ba:	430b      	orrs	r3, r1
 80015bc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80015be:	6822      	ldr	r2, [r4, #0]
 80015c0:	6993      	ldr	r3, [r2, #24]
 80015c2:	3904      	subs	r1, #4
 80015c4:	438b      	bics	r3, r1
 80015c6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80015c8:	6822      	ldr	r2, [r4, #0]
 80015ca:	6993      	ldr	r3, [r2, #24]
 80015cc:	68e9      	ldr	r1, [r5, #12]
 80015ce:	430b      	orrs	r3, r1
 80015d0:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80015d2:	2201      	movs	r2, #1
 80015d4:	2339      	movs	r3, #57	; 0x39
 80015d6:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80015d8:	2200      	movs	r2, #0
 80015da:	3b01      	subs	r3, #1
 80015dc:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80015de:	2000      	movs	r0, #0
}
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80015e2:	0029      	movs	r1, r5
 80015e4:	6800      	ldr	r0, [r0, #0]
 80015e6:	f7ff fed1 	bl	800138c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80015ea:	6822      	ldr	r2, [r4, #0]
 80015ec:	6991      	ldr	r1, [r2, #24]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	011b      	lsls	r3, r3, #4
 80015f2:	430b      	orrs	r3, r1
 80015f4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80015f6:	6822      	ldr	r2, [r4, #0]
 80015f8:	6993      	ldr	r3, [r2, #24]
 80015fa:	4910      	ldr	r1, [pc, #64]	; (800163c <HAL_TIM_PWM_ConfigChannel+0xe8>)
 80015fc:	400b      	ands	r3, r1
 80015fe:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001600:	6821      	ldr	r1, [r4, #0]
 8001602:	698b      	ldr	r3, [r1, #24]
 8001604:	68ea      	ldr	r2, [r5, #12]
 8001606:	0212      	lsls	r2, r2, #8
 8001608:	4313      	orrs	r3, r2
 800160a:	618b      	str	r3, [r1, #24]
      break;
 800160c:	e7e1      	b.n	80015d2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800160e:	0029      	movs	r1, r5
 8001610:	6800      	ldr	r0, [r0, #0]
 8001612:	f7ff fed5 	bl	80013c0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001616:	6822      	ldr	r2, [r4, #0]
 8001618:	69d3      	ldr	r3, [r2, #28]
 800161a:	2108      	movs	r1, #8
 800161c:	430b      	orrs	r3, r1
 800161e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001620:	6822      	ldr	r2, [r4, #0]
 8001622:	69d3      	ldr	r3, [r2, #28]
 8001624:	3904      	subs	r1, #4
 8001626:	438b      	bics	r3, r1
 8001628:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800162a:	6822      	ldr	r2, [r4, #0]
 800162c:	69d3      	ldr	r3, [r2, #28]
 800162e:	68e9      	ldr	r1, [r5, #12]
 8001630:	430b      	orrs	r3, r1
 8001632:	61d3      	str	r3, [r2, #28]
      break;
 8001634:	e7cd      	b.n	80015d2 <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 8001636:	2002      	movs	r0, #2
 8001638:	e7d2      	b.n	80015e0 <HAL_TIM_PWM_ConfigChannel+0x8c>
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	fffffbff 	.word	0xfffffbff

08001640 <HAL_TIM_ConfigClockSource>:
{
 8001640:	b510      	push	{r4, lr}
 8001642:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8001644:	2338      	movs	r3, #56	; 0x38
 8001646:	5cc3      	ldrb	r3, [r0, r3]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d066      	beq.n	800171a <HAL_TIM_ConfigClockSource+0xda>
 800164c:	2201      	movs	r2, #1
 800164e:	2338      	movs	r3, #56	; 0x38
 8001650:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8001652:	3201      	adds	r2, #1
 8001654:	3301      	adds	r3, #1
 8001656:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8001658:	6802      	ldr	r2, [r0, #0]
 800165a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800165c:	4830      	ldr	r0, [pc, #192]	; (8001720 <HAL_TIM_ConfigClockSource+0xe0>)
 800165e:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8001660:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001662:	680b      	ldr	r3, [r1, #0]
 8001664:	2b40      	cmp	r3, #64	; 0x40
 8001666:	d04e      	beq.n	8001706 <HAL_TIM_ConfigClockSource+0xc6>
 8001668:	d915      	bls.n	8001696 <HAL_TIM_ConfigClockSource+0x56>
 800166a:	2b60      	cmp	r3, #96	; 0x60
 800166c:	d041      	beq.n	80016f2 <HAL_TIM_ConfigClockSource+0xb2>
 800166e:	d921      	bls.n	80016b4 <HAL_TIM_ConfigClockSource+0x74>
 8001670:	2b70      	cmp	r3, #112	; 0x70
 8001672:	d02b      	beq.n	80016cc <HAL_TIM_ConfigClockSource+0x8c>
 8001674:	2280      	movs	r2, #128	; 0x80
 8001676:	0192      	lsls	r2, r2, #6
 8001678:	4293      	cmp	r3, r2
 800167a:	d132      	bne.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 800167c:	68cb      	ldr	r3, [r1, #12]
 800167e:	684a      	ldr	r2, [r1, #4]
 8001680:	6889      	ldr	r1, [r1, #8]
 8001682:	6820      	ldr	r0, [r4, #0]
 8001684:	f7ff ff06 	bl	8001494 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001688:	6822      	ldr	r2, [r4, #0]
 800168a:	6891      	ldr	r1, [r2, #8]
 800168c:	2380      	movs	r3, #128	; 0x80
 800168e:	01db      	lsls	r3, r3, #7
 8001690:	430b      	orrs	r3, r1
 8001692:	6093      	str	r3, [r2, #8]
      break;
 8001694:	e025      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8001696:	2b10      	cmp	r3, #16
 8001698:	d007      	beq.n	80016aa <HAL_TIM_ConfigClockSource+0x6a>
 800169a:	d904      	bls.n	80016a6 <HAL_TIM_ConfigClockSource+0x66>
 800169c:	2b20      	cmp	r3, #32
 800169e:	d004      	beq.n	80016aa <HAL_TIM_ConfigClockSource+0x6a>
 80016a0:	2b30      	cmp	r3, #48	; 0x30
 80016a2:	d002      	beq.n	80016aa <HAL_TIM_ConfigClockSource+0x6a>
 80016a4:	e01d      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d11b      	bne.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80016aa:	0019      	movs	r1, r3
 80016ac:	6820      	ldr	r0, [r4, #0]
 80016ae:	f7ff fee7 	bl	8001480 <TIM_ITRx_SetConfig>
      break;
 80016b2:	e016      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80016b4:	2b50      	cmp	r3, #80	; 0x50
 80016b6:	d114      	bne.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80016b8:	68ca      	ldr	r2, [r1, #12]
 80016ba:	6849      	ldr	r1, [r1, #4]
 80016bc:	6820      	ldr	r0, [r4, #0]
 80016be:	f7ff feb9 	bl	8001434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80016c2:	2150      	movs	r1, #80	; 0x50
 80016c4:	6820      	ldr	r0, [r4, #0]
 80016c6:	f7ff fedb 	bl	8001480 <TIM_ITRx_SetConfig>
      break;
 80016ca:	e00a      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 80016cc:	68cb      	ldr	r3, [r1, #12]
 80016ce:	684a      	ldr	r2, [r1, #4]
 80016d0:	6889      	ldr	r1, [r1, #8]
 80016d2:	6820      	ldr	r0, [r4, #0]
 80016d4:	f7ff fede 	bl	8001494 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80016d8:	6822      	ldr	r2, [r4, #0]
 80016da:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80016dc:	2177      	movs	r1, #119	; 0x77
 80016de:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80016e0:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80016e2:	2201      	movs	r2, #1
 80016e4:	2339      	movs	r3, #57	; 0x39
 80016e6:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80016e8:	2200      	movs	r2, #0
 80016ea:	3b01      	subs	r3, #1
 80016ec:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80016ee:	2000      	movs	r0, #0
}
 80016f0:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80016f2:	68ca      	ldr	r2, [r1, #12]
 80016f4:	6849      	ldr	r1, [r1, #4]
 80016f6:	6820      	ldr	r0, [r4, #0]
 80016f8:	f7ff feae 	bl	8001458 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80016fc:	2160      	movs	r1, #96	; 0x60
 80016fe:	6820      	ldr	r0, [r4, #0]
 8001700:	f7ff febe 	bl	8001480 <TIM_ITRx_SetConfig>
      break;
 8001704:	e7ed      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001706:	68ca      	ldr	r2, [r1, #12]
 8001708:	6849      	ldr	r1, [r1, #4]
 800170a:	6820      	ldr	r0, [r4, #0]
 800170c:	f7ff fe92 	bl	8001434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001710:	2140      	movs	r1, #64	; 0x40
 8001712:	6820      	ldr	r0, [r4, #0]
 8001714:	f7ff feb4 	bl	8001480 <TIM_ITRx_SetConfig>
      break;
 8001718:	e7e3      	b.n	80016e2 <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 800171a:	2002      	movs	r0, #2
 800171c:	e7e8      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0xb0>
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	ffff0088 	.word	0xffff0088

08001724 <HAL_TIM_PeriodElapsedCallback>:
}
 8001724:	4770      	bx	lr

08001726 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8001726:	4770      	bx	lr

08001728 <HAL_TIM_IC_CaptureCallback>:
}
 8001728:	4770      	bx	lr

0800172a <HAL_TIM_TriggerCallback>:
}
 800172a:	4770      	bx	lr

0800172c <HAL_TIM_IRQHandler>:
{
 800172c:	b510      	push	{r4, lr}
 800172e:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001730:	6803      	ldr	r3, [r0, #0]
 8001732:	691a      	ldr	r2, [r3, #16]
 8001734:	0792      	lsls	r2, r2, #30
 8001736:	d50f      	bpl.n	8001758 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001738:	68da      	ldr	r2, [r3, #12]
 800173a:	0792      	lsls	r2, r2, #30
 800173c:	d50c      	bpl.n	8001758 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800173e:	2203      	movs	r2, #3
 8001740:	4252      	negs	r2, r2
 8001742:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001744:	2301      	movs	r3, #1
 8001746:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001748:	6803      	ldr	r3, [r0, #0]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	079b      	lsls	r3, r3, #30
 800174e:	d055      	beq.n	80017fc <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 8001750:	f7ff ffea 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001754:	2300      	movs	r3, #0
 8001756:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001758:	6823      	ldr	r3, [r4, #0]
 800175a:	691a      	ldr	r2, [r3, #16]
 800175c:	0752      	lsls	r2, r2, #29
 800175e:	d512      	bpl.n	8001786 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	0752      	lsls	r2, r2, #29
 8001764:	d50f      	bpl.n	8001786 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001766:	2205      	movs	r2, #5
 8001768:	4252      	negs	r2, r2
 800176a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800176c:	2302      	movs	r3, #2
 800176e:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001770:	6823      	ldr	r3, [r4, #0]
 8001772:	699a      	ldr	r2, [r3, #24]
 8001774:	23c0      	movs	r3, #192	; 0xc0
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	421a      	tst	r2, r3
 800177a:	d045      	beq.n	8001808 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800177c:	0020      	movs	r0, r4
 800177e:	f7ff ffd3 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001782:	2300      	movs	r3, #0
 8001784:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	691a      	ldr	r2, [r3, #16]
 800178a:	0712      	lsls	r2, r2, #28
 800178c:	d510      	bpl.n	80017b0 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800178e:	68da      	ldr	r2, [r3, #12]
 8001790:	0712      	lsls	r2, r2, #28
 8001792:	d50d      	bpl.n	80017b0 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001794:	2209      	movs	r2, #9
 8001796:	4252      	negs	r2, r2
 8001798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800179a:	2304      	movs	r3, #4
 800179c:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	079b      	lsls	r3, r3, #30
 80017a4:	d037      	beq.n	8001816 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80017a6:	0020      	movs	r0, r4
 80017a8:	f7ff ffbe 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017ac:	2300      	movs	r3, #0
 80017ae:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80017b0:	6823      	ldr	r3, [r4, #0]
 80017b2:	691a      	ldr	r2, [r3, #16]
 80017b4:	06d2      	lsls	r2, r2, #27
 80017b6:	d512      	bpl.n	80017de <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	06d2      	lsls	r2, r2, #27
 80017bc:	d50f      	bpl.n	80017de <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80017be:	2211      	movs	r2, #17
 80017c0:	4252      	negs	r2, r2
 80017c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017c4:	2308      	movs	r3, #8
 80017c6:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017c8:	6823      	ldr	r3, [r4, #0]
 80017ca:	69da      	ldr	r2, [r3, #28]
 80017cc:	23c0      	movs	r3, #192	; 0xc0
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	421a      	tst	r2, r3
 80017d2:	d027      	beq.n	8001824 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80017d4:	0020      	movs	r0, r4
 80017d6:	f7ff ffa7 	bl	8001728 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017da:	2300      	movs	r3, #0
 80017dc:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80017de:	6823      	ldr	r3, [r4, #0]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	07d2      	lsls	r2, r2, #31
 80017e4:	d502      	bpl.n	80017ec <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	07d2      	lsls	r2, r2, #31
 80017ea:	d422      	bmi.n	8001832 <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80017ec:	6823      	ldr	r3, [r4, #0]
 80017ee:	691a      	ldr	r2, [r3, #16]
 80017f0:	0652      	lsls	r2, r2, #25
 80017f2:	d502      	bpl.n	80017fa <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	0652      	lsls	r2, r2, #25
 80017f8:	d422      	bmi.n	8001840 <HAL_TIM_IRQHandler+0x114>
}
 80017fa:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017fc:	f7ff ff93 	bl	8001726 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001800:	0020      	movs	r0, r4
 8001802:	f000 fd55 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001806:	e7a5      	b.n	8001754 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001808:	0020      	movs	r0, r4
 800180a:	f7ff ff8c 	bl	8001726 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800180e:	0020      	movs	r0, r4
 8001810:	f000 fd4e 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001814:	e7b5      	b.n	8001782 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001816:	0020      	movs	r0, r4
 8001818:	f7ff ff85 	bl	8001726 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800181c:	0020      	movs	r0, r4
 800181e:	f000 fd47 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001822:	e7c3      	b.n	80017ac <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001824:	0020      	movs	r0, r4
 8001826:	f7ff ff7e 	bl	8001726 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800182a:	0020      	movs	r0, r4
 800182c:	f000 fd40 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001830:	e7d3      	b.n	80017da <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001832:	2202      	movs	r2, #2
 8001834:	4252      	negs	r2, r2
 8001836:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001838:	0020      	movs	r0, r4
 800183a:	f7ff ff73 	bl	8001724 <HAL_TIM_PeriodElapsedCallback>
 800183e:	e7d5      	b.n	80017ec <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001840:	2241      	movs	r2, #65	; 0x41
 8001842:	4252      	negs	r2, r2
 8001844:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001846:	0020      	movs	r0, r4
 8001848:	f7ff ff6f 	bl	800172a <HAL_TIM_TriggerCallback>
}
 800184c:	e7d5      	b.n	80017fa <HAL_TIM_IRQHandler+0xce>

0800184e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800184e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001850:	46ce      	mov	lr, r9
 8001852:	4647      	mov	r7, r8
 8001854:	b580      	push	{r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001856:	2338      	movs	r3, #56	; 0x38
 8001858:	5cc3      	ldrb	r3, [r0, r3]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d020      	beq.n	80018a0 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800185e:	2538      	movs	r5, #56	; 0x38
 8001860:	2701      	movs	r7, #1
 8001862:	5547      	strb	r7, [r0, r5]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001864:	2639      	movs	r6, #57	; 0x39
 8001866:	2302      	movs	r3, #2
 8001868:	5583      	strb	r3, [r0, r6]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800186a:	6804      	ldr	r4, [r0, #0]
 800186c:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800186e:	68a3      	ldr	r3, [r4, #8]
 8001870:	4698      	mov	r8, r3

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001872:	2370      	movs	r3, #112	; 0x70
 8001874:	439a      	bics	r2, r3
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001876:	680b      	ldr	r3, [r1, #0]
 8001878:	431a      	orrs	r2, r3
 800187a:	4691      	mov	r9, r2

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	4642      	mov	r2, r8
 8001880:	439a      	bics	r2, r3
 8001882:	0013      	movs	r3, r2
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001884:	6849      	ldr	r1, [r1, #4]
 8001886:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001888:	464a      	mov	r2, r9
 800188a:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800188c:	6802      	ldr	r2, [r0, #0]
 800188e:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001890:	5587      	strb	r7, [r0, r6]

  __HAL_UNLOCK(htim);
 8001892:	2300      	movs	r3, #0
 8001894:	5543      	strb	r3, [r0, r5]

  return HAL_OK;
 8001896:	2000      	movs	r0, #0
}
 8001898:	bc0c      	pop	{r2, r3}
 800189a:	4690      	mov	r8, r2
 800189c:	4699      	mov	r9, r3
 800189e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80018a0:	2002      	movs	r0, #2
 80018a2:	e7f9      	b.n	8001898 <HAL_TIMEx_MasterConfigSynchronization+0x4a>

080018a4 <HAL_TIMEx_RemapConfig>:
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
  __HAL_LOCK(htim);
 80018a4:	2338      	movs	r3, #56	; 0x38
 80018a6:	5cc3      	ldrb	r3, [r0, r3]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d006      	beq.n	80018ba <HAL_TIMEx_RemapConfig+0x16>

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 80018ac:	6803      	ldr	r3, [r0, #0]
 80018ae:	6519      	str	r1, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2338      	movs	r3, #56	; 0x38
 80018b4:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80018b6:	2000      	movs	r0, #0
}
 80018b8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80018ba:	2002      	movs	r0, #2
 80018bc:	e7fc      	b.n	80018b8 <HAL_TIMEx_RemapConfig+0x14>
	...

080018c0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80018c0:	6802      	ldr	r2, [r0, #0]
 80018c2:	6813      	ldr	r3, [r2, #0]
 80018c4:	4906      	ldr	r1, [pc, #24]	; (80018e0 <UART_EndRxTransfer+0x20>)
 80018c6:	400b      	ands	r3, r1
 80018c8:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018ca:	6802      	ldr	r2, [r0, #0]
 80018cc:	6893      	ldr	r3, [r2, #8]
 80018ce:	3123      	adds	r1, #35	; 0x23
 80018d0:	31ff      	adds	r1, #255	; 0xff
 80018d2:	438b      	bics	r3, r1
 80018d4:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80018d6:	2320      	movs	r3, #32
 80018d8:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	6603      	str	r3, [r0, #96]	; 0x60
}
 80018de:	4770      	bx	lr
 80018e0:	fffffedf 	.word	0xfffffedf

080018e4 <HAL_UART_Receive_IT>:
{
 80018e4:	b530      	push	{r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80018e6:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80018e8:	2b20      	cmp	r3, #32
 80018ea:	d001      	beq.n	80018f0 <HAL_UART_Receive_IT+0xc>
    return HAL_BUSY;
 80018ec:	2002      	movs	r0, #2
}
 80018ee:	bd30      	pop	{r4, r5, pc}
    if ((pData == NULL) || (Size == 0U))
 80018f0:	2900      	cmp	r1, #0
 80018f2:	d069      	beq.n	80019c8 <HAL_UART_Receive_IT+0xe4>
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d069      	beq.n	80019cc <HAL_UART_Receive_IT+0xe8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018f8:	6883      	ldr	r3, [r0, #8]
 80018fa:	2480      	movs	r4, #128	; 0x80
 80018fc:	0164      	lsls	r4, r4, #5
 80018fe:	42a3      	cmp	r3, r4
 8001900:	d01a      	beq.n	8001938 <HAL_UART_Receive_IT+0x54>
    __HAL_LOCK(huart);
 8001902:	2470      	movs	r4, #112	; 0x70
 8001904:	5d04      	ldrb	r4, [r0, r4]
 8001906:	2c01      	cmp	r4, #1
 8001908:	d062      	beq.n	80019d0 <HAL_UART_Receive_IT+0xec>
 800190a:	2501      	movs	r5, #1
 800190c:	2470      	movs	r4, #112	; 0x70
 800190e:	5505      	strb	r5, [r0, r4]
    huart->pRxBuffPtr  = pData;
 8001910:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize  = Size;
 8001912:	2158      	movs	r1, #88	; 0x58
 8001914:	5242      	strh	r2, [r0, r1]
    huart->RxXferCount = Size;
 8001916:	3102      	adds	r1, #2
 8001918:	5242      	strh	r2, [r0, r1]
    huart->RxISR       = NULL;
 800191a:	2200      	movs	r2, #0
 800191c:	6602      	str	r2, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 800191e:	2280      	movs	r2, #128	; 0x80
 8001920:	0152      	lsls	r2, r2, #5
 8001922:	4293      	cmp	r3, r2
 8001924:	d00f      	beq.n	8001946 <HAL_UART_Receive_IT+0x62>
 8001926:	2b00      	cmp	r3, #0
 8001928:	d11c      	bne.n	8001964 <HAL_UART_Receive_IT+0x80>
 800192a:	6903      	ldr	r3, [r0, #16]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d115      	bne.n	800195c <HAL_UART_Receive_IT+0x78>
 8001930:	22ff      	movs	r2, #255	; 0xff
 8001932:	335c      	adds	r3, #92	; 0x5c
 8001934:	52c2      	strh	r2, [r0, r3]
 8001936:	e01c      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001938:	6904      	ldr	r4, [r0, #16]
 800193a:	2c00      	cmp	r4, #0
 800193c:	d1e1      	bne.n	8001902 <HAL_UART_Receive_IT+0x1e>
      if ((((uint32_t)pData) & 1) != 0)
 800193e:	07cc      	lsls	r4, r1, #31
 8001940:	d5df      	bpl.n	8001902 <HAL_UART_Receive_IT+0x1e>
        return  HAL_ERROR;
 8001942:	2001      	movs	r0, #1
 8001944:	e7d3      	b.n	80018ee <HAL_UART_Receive_IT+0xa>
    UART_MASK_COMPUTATION(huart);
 8001946:	6903      	ldr	r3, [r0, #16]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d103      	bne.n	8001954 <HAL_UART_Receive_IT+0x70>
 800194c:	4a21      	ldr	r2, [pc, #132]	; (80019d4 <HAL_UART_Receive_IT+0xf0>)
 800194e:	335c      	adds	r3, #92	; 0x5c
 8001950:	52c2      	strh	r2, [r0, r3]
 8001952:	e00e      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
 8001954:	22ff      	movs	r2, #255	; 0xff
 8001956:	235c      	movs	r3, #92	; 0x5c
 8001958:	52c2      	strh	r2, [r0, r3]
 800195a:	e00a      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
 800195c:	227f      	movs	r2, #127	; 0x7f
 800195e:	235c      	movs	r3, #92	; 0x5c
 8001960:	52c2      	strh	r2, [r0, r3]
 8001962:	e006      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
 8001964:	2280      	movs	r2, #128	; 0x80
 8001966:	0552      	lsls	r2, r2, #21
 8001968:	4293      	cmp	r3, r2
 800196a:	d01c      	beq.n	80019a6 <HAL_UART_Receive_IT+0xc2>
 800196c:	2200      	movs	r2, #0
 800196e:	235c      	movs	r3, #92	; 0x5c
 8001970:	52c2      	strh	r2, [r0, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001972:	2300      	movs	r3, #0
 8001974:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001976:	3322      	adds	r3, #34	; 0x22
 8001978:	6783      	str	r3, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800197a:	6802      	ldr	r2, [r0, #0]
 800197c:	6893      	ldr	r3, [r2, #8]
 800197e:	2101      	movs	r1, #1
 8001980:	430b      	orrs	r3, r1
 8001982:	6093      	str	r3, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	015b      	lsls	r3, r3, #5
 8001988:	6882      	ldr	r2, [r0, #8]
 800198a:	429a      	cmp	r2, r3
 800198c:	d016      	beq.n	80019bc <HAL_UART_Receive_IT+0xd8>
      huart->RxISR = UART_RxISR_8BIT;
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_UART_Receive_IT+0xf4>)
 8001990:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 8001992:	2200      	movs	r2, #0
 8001994:	2370      	movs	r3, #112	; 0x70
 8001996:	54c2      	strb	r2, [r0, r3]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001998:	6802      	ldr	r2, [r0, #0]
 800199a:	6811      	ldr	r1, [r2, #0]
 800199c:	33b0      	adds	r3, #176	; 0xb0
 800199e:	430b      	orrs	r3, r1
 80019a0:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 80019a2:	2000      	movs	r0, #0
 80019a4:	e7a3      	b.n	80018ee <HAL_UART_Receive_IT+0xa>
    UART_MASK_COMPUTATION(huart);
 80019a6:	6903      	ldr	r3, [r0, #16]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d103      	bne.n	80019b4 <HAL_UART_Receive_IT+0xd0>
 80019ac:	227f      	movs	r2, #127	; 0x7f
 80019ae:	335c      	adds	r3, #92	; 0x5c
 80019b0:	52c2      	strh	r2, [r0, r3]
 80019b2:	e7de      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
 80019b4:	223f      	movs	r2, #63	; 0x3f
 80019b6:	235c      	movs	r3, #92	; 0x5c
 80019b8:	52c2      	strh	r2, [r0, r3]
 80019ba:	e7da      	b.n	8001972 <HAL_UART_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019bc:	6903      	ldr	r3, [r0, #16]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1e5      	bne.n	800198e <HAL_UART_Receive_IT+0xaa>
      huart->RxISR = UART_RxISR_16BIT;
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_UART_Receive_IT+0xf8>)
 80019c4:	6603      	str	r3, [r0, #96]	; 0x60
 80019c6:	e7e4      	b.n	8001992 <HAL_UART_Receive_IT+0xae>
      return HAL_ERROR;
 80019c8:	2001      	movs	r0, #1
 80019ca:	e790      	b.n	80018ee <HAL_UART_Receive_IT+0xa>
 80019cc:	2001      	movs	r0, #1
 80019ce:	e78e      	b.n	80018ee <HAL_UART_Receive_IT+0xa>
    __HAL_LOCK(huart);
 80019d0:	2002      	movs	r0, #2
 80019d2:	e78c      	b.n	80018ee <HAL_UART_Receive_IT+0xa>
 80019d4:	000001ff 	.word	0x000001ff
 80019d8:	08001a01 	.word	0x08001a01
 80019dc:	08001a65 	.word	0x08001a65

080019e0 <HAL_UART_TxCpltCallback>:
}
 80019e0:	4770      	bx	lr

080019e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80019e2:	b510      	push	{r4, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80019e4:	6802      	ldr	r2, [r0, #0]
 80019e6:	6813      	ldr	r3, [r2, #0]
 80019e8:	2140      	movs	r1, #64	; 0x40
 80019ea:	438b      	bics	r3, r1
 80019ec:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80019ee:	2320      	movs	r3, #32
 80019f0:	6743      	str	r3, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	6643      	str	r3, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80019f6:	f7ff fff3 	bl	80019e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80019fa:	bd10      	pop	{r4, pc}

080019fc <HAL_UART_RxCpltCallback>:
}
 80019fc:	4770      	bx	lr
	...

08001a00 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8001a00:	b510      	push	{r4, lr}
  uint16_t uhMask = huart->Mask;
 8001a02:	235c      	movs	r3, #92	; 0x5c
 8001a04:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a06:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001a08:	2b22      	cmp	r3, #34	; 0x22
 8001a0a:	d005      	beq.n	8001a18 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001a0c:	6802      	ldr	r2, [r0, #0]
 8001a0e:	6993      	ldr	r3, [r2, #24]
 8001a10:	2108      	movs	r1, #8
 8001a12:	430b      	orrs	r3, r1
 8001a14:	6193      	str	r3, [r2, #24]
  }
}
 8001a16:	bd10      	pop	{r4, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001a18:	6803      	ldr	r3, [r0, #0]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	401a      	ands	r2, r3
 8001a20:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001a22:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8001a24:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001a26:	3301      	adds	r3, #1
 8001a28:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8001a2a:	225a      	movs	r2, #90	; 0x5a
 8001a2c:	5a83      	ldrh	r3, [r0, r2]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8001a34:	5a83      	ldrh	r3, [r0, r2]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1ec      	bne.n	8001a16 <UART_RxISR_8BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a3c:	6802      	ldr	r2, [r0, #0]
 8001a3e:	6813      	ldr	r3, [r2, #0]
 8001a40:	4907      	ldr	r1, [pc, #28]	; (8001a60 <UART_RxISR_8BIT+0x60>)
 8001a42:	400b      	ands	r3, r1
 8001a44:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a46:	6802      	ldr	r2, [r0, #0]
 8001a48:	6893      	ldr	r3, [r2, #8]
 8001a4a:	3123      	adds	r1, #35	; 0x23
 8001a4c:	31ff      	adds	r1, #255	; 0xff
 8001a4e:	438b      	bics	r3, r1
 8001a50:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001a52:	2320      	movs	r3, #32
 8001a54:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8001a5a:	f7ff ffcf 	bl	80019fc <HAL_UART_RxCpltCallback>
 8001a5e:	e7da      	b.n	8001a16 <UART_RxISR_8BIT+0x16>
 8001a60:	fffffedf 	.word	0xfffffedf

08001a64 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8001a64:	b510      	push	{r4, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8001a66:	235c      	movs	r3, #92	; 0x5c
 8001a68:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a6a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001a6c:	2b22      	cmp	r3, #34	; 0x22
 8001a6e:	d005      	beq.n	8001a7c <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001a70:	6802      	ldr	r2, [r0, #0]
 8001a72:	6993      	ldr	r3, [r2, #24]
 8001a74:	2108      	movs	r1, #8
 8001a76:	430b      	orrs	r3, r1
 8001a78:	6193      	str	r3, [r2, #24]
  }
}
 8001a7a:	bd10      	pop	{r4, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001a7c:	6803      	ldr	r3, [r0, #0]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8001a80:	401a      	ands	r2, r3
 8001a82:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001a84:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8001a86:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001a88:	3302      	adds	r3, #2
 8001a8a:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8001a8c:	225a      	movs	r2, #90	; 0x5a
 8001a8e:	5a83      	ldrh	r3, [r0, r2]
 8001a90:	3b01      	subs	r3, #1
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8001a96:	5a83      	ldrh	r3, [r0, r2]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1ed      	bne.n	8001a7a <UART_RxISR_16BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a9e:	6802      	ldr	r2, [r0, #0]
 8001aa0:	6813      	ldr	r3, [r2, #0]
 8001aa2:	4908      	ldr	r1, [pc, #32]	; (8001ac4 <UART_RxISR_16BIT+0x60>)
 8001aa4:	400b      	ands	r3, r1
 8001aa6:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001aa8:	6802      	ldr	r2, [r0, #0]
 8001aaa:	6893      	ldr	r3, [r2, #8]
 8001aac:	3123      	adds	r1, #35	; 0x23
 8001aae:	31ff      	adds	r1, #255	; 0xff
 8001ab0:	438b      	bics	r3, r1
 8001ab2:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001ab4:	2320      	movs	r3, #32
 8001ab6:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8001abc:	f7ff ff9e 	bl	80019fc <HAL_UART_RxCpltCallback>
 8001ac0:	e7db      	b.n	8001a7a <UART_RxISR_16BIT+0x16>
 8001ac2:	46c0      	nop			; (mov r8, r8)
 8001ac4:	fffffedf 	.word	0xfffffedf

08001ac8 <HAL_UART_ErrorCallback>:
}
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_UART_IRQHandler>:
{
 8001acc:	b570      	push	{r4, r5, r6, lr}
 8001ace:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001ad0:	6801      	ldr	r1, [r0, #0]
 8001ad2:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001ad4:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ad6:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001ad8:	220f      	movs	r2, #15
 8001ada:	401a      	ands	r2, r3
  if (errorflags == 0U)
 8001adc:	d10a      	bne.n	8001af4 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001ade:	069e      	lsls	r6, r3, #26
 8001ae0:	d508      	bpl.n	8001af4 <HAL_UART_IRQHandler+0x28>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001ae2:	0686      	lsls	r6, r0, #26
 8001ae4:	d506      	bpl.n	8001af4 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8001ae6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d100      	bne.n	8001aee <HAL_UART_IRQHandler+0x22>
 8001aec:	e089      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
        huart->RxISR(huart);
 8001aee:	0020      	movs	r0, r4
 8001af0:	4798      	blx	r3
 8001af2:	e086      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
  if ((errorflags != 0U)
 8001af4:	2a00      	cmp	r2, #0
 8001af6:	d06b      	beq.n	8001bd0 <HAL_UART_IRQHandler+0x104>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001af8:	2201      	movs	r2, #1
 8001afa:	402a      	ands	r2, r5
 8001afc:	d103      	bne.n	8001b06 <HAL_UART_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8001afe:	2690      	movs	r6, #144	; 0x90
 8001b00:	0076      	lsls	r6, r6, #1
 8001b02:	4230      	tst	r0, r6
 8001b04:	d064      	beq.n	8001bd0 <HAL_UART_IRQHandler+0x104>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001b06:	07dd      	lsls	r5, r3, #31
 8001b08:	d506      	bpl.n	8001b18 <HAL_UART_IRQHandler+0x4c>
 8001b0a:	05c5      	lsls	r5, r0, #23
 8001b0c:	d504      	bpl.n	8001b18 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001b0e:	2501      	movs	r5, #1
 8001b10:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b12:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001b14:	4329      	orrs	r1, r5
 8001b16:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001b18:	0799      	lsls	r1, r3, #30
 8001b1a:	d508      	bpl.n	8001b2e <HAL_UART_IRQHandler+0x62>
 8001b1c:	2a00      	cmp	r2, #0
 8001b1e:	d006      	beq.n	8001b2e <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001b20:	6821      	ldr	r1, [r4, #0]
 8001b22:	2502      	movs	r5, #2
 8001b24:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b26:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001b28:	3502      	adds	r5, #2
 8001b2a:	4329      	orrs	r1, r5
 8001b2c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001b2e:	0759      	lsls	r1, r3, #29
 8001b30:	d508      	bpl.n	8001b44 <HAL_UART_IRQHandler+0x78>
 8001b32:	2a00      	cmp	r2, #0
 8001b34:	d006      	beq.n	8001b44 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001b36:	6821      	ldr	r1, [r4, #0]
 8001b38:	2504      	movs	r5, #4
 8001b3a:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b3c:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001b3e:	3d02      	subs	r5, #2
 8001b40:	4329      	orrs	r1, r5
 8001b42:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001b44:	0719      	lsls	r1, r3, #28
 8001b46:	d509      	bpl.n	8001b5c <HAL_UART_IRQHandler+0x90>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001b48:	0681      	lsls	r1, r0, #26
 8001b4a:	d401      	bmi.n	8001b50 <HAL_UART_IRQHandler+0x84>
 8001b4c:	2a00      	cmp	r2, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_UART_IRQHandler+0x90>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001b50:	6822      	ldr	r2, [r4, #0]
 8001b52:	2108      	movs	r1, #8
 8001b54:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001b56:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001b5c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001b5e:	2a00      	cmp	r2, #0
 8001b60:	d04f      	beq.n	8001c02 <HAL_UART_IRQHandler+0x136>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001b62:	069b      	lsls	r3, r3, #26
 8001b64:	d506      	bpl.n	8001b74 <HAL_UART_IRQHandler+0xa8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001b66:	0683      	lsls	r3, r0, #26
 8001b68:	d504      	bpl.n	8001b74 <HAL_UART_IRQHandler+0xa8>
        if (huart->RxISR != NULL)
 8001b6a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <HAL_UART_IRQHandler+0xa8>
          huart->RxISR(huart);
 8001b70:	0020      	movs	r0, r4
 8001b72:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8001b74:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001b76:	6823      	ldr	r3, [r4, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	065b      	lsls	r3, r3, #25
 8001b7c:	d401      	bmi.n	8001b82 <HAL_UART_IRQHandler+0xb6>
 8001b7e:	0713      	lsls	r3, r2, #28
 8001b80:	d520      	bpl.n	8001bc4 <HAL_UART_IRQHandler+0xf8>
        UART_EndRxTransfer(huart);
 8001b82:	0020      	movs	r0, r4
 8001b84:	f7ff fe9c 	bl	80018c0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	0652      	lsls	r2, r2, #25
 8001b8e:	d515      	bpl.n	8001bbc <HAL_UART_IRQHandler+0xf0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b90:	689a      	ldr	r2, [r3, #8]
 8001b92:	2140      	movs	r1, #64	; 0x40
 8001b94:	438a      	bics	r2, r1
 8001b96:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001b98:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00a      	beq.n	8001bb4 <HAL_UART_IRQHandler+0xe8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001b9e:	4a1b      	ldr	r2, [pc, #108]	; (8001c0c <HAL_UART_IRQHandler+0x140>)
 8001ba0:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ba2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001ba4:	f7fe fd24 	bl	80005f0 <HAL_DMA_Abort_IT>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d02a      	beq.n	8001c02 <HAL_UART_IRQHandler+0x136>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001bac:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001bae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001bb0:	4798      	blx	r3
 8001bb2:	e026      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
            HAL_UART_ErrorCallback(huart);
 8001bb4:	0020      	movs	r0, r4
 8001bb6:	f7ff ff87 	bl	8001ac8 <HAL_UART_ErrorCallback>
 8001bba:	e022      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
          HAL_UART_ErrorCallback(huart);
 8001bbc:	0020      	movs	r0, r4
 8001bbe:	f7ff ff83 	bl	8001ac8 <HAL_UART_ErrorCallback>
 8001bc2:	e01e      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
        HAL_UART_ErrorCallback(huart);
 8001bc4:	0020      	movs	r0, r4
 8001bc6:	f7ff ff7f 	bl	8001ac8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001bce:	e018      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001bd0:	02da      	lsls	r2, r3, #11
 8001bd2:	d501      	bpl.n	8001bd8 <HAL_UART_IRQHandler+0x10c>
 8001bd4:	026a      	lsls	r2, r5, #9
 8001bd6:	d409      	bmi.n	8001bec <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001bd8:	061a      	lsls	r2, r3, #24
 8001bda:	d50e      	bpl.n	8001bfa <HAL_UART_IRQHandler+0x12e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001bdc:	0602      	lsls	r2, r0, #24
 8001bde:	d50c      	bpl.n	8001bfa <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 8001be0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00d      	beq.n	8001c02 <HAL_UART_IRQHandler+0x136>
      huart->TxISR(huart);
 8001be6:	0020      	movs	r0, r4
 8001be8:	4798      	blx	r3
 8001bea:	e00a      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	035b      	lsls	r3, r3, #13
 8001bf0:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8001bf2:	0020      	movs	r0, r4
 8001bf4:	f000 faec 	bl	80021d0 <HAL_UARTEx_WakeupCallback>
    return;
 8001bf8:	e003      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001bfa:	065b      	lsls	r3, r3, #25
 8001bfc:	d501      	bpl.n	8001c02 <HAL_UART_IRQHandler+0x136>
 8001bfe:	0643      	lsls	r3, r0, #25
 8001c00:	d400      	bmi.n	8001c04 <HAL_UART_IRQHandler+0x138>
}
 8001c02:	bd70      	pop	{r4, r5, r6, pc}
    UART_EndTransmit_IT(huart);
 8001c04:	0020      	movs	r0, r4
 8001c06:	f7ff feec 	bl	80019e2 <UART_EndTransmit_IT>
    return;
 8001c0a:	e7fa      	b.n	8001c02 <HAL_UART_IRQHandler+0x136>
 8001c0c:	08001c11 	.word	0x08001c11

08001c10 <UART_DMAAbortOnError>:
{
 8001c10:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001c12:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001c14:	2300      	movs	r3, #0
 8001c16:	225a      	movs	r2, #90	; 0x5a
 8001c18:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8001c1a:	3a08      	subs	r2, #8
 8001c1c:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8001c1e:	f7ff ff53 	bl	8001ac8 <HAL_UART_ErrorCallback>
}
 8001c22:	bd10      	pop	{r4, pc}

08001c24 <UART_SetConfig>:
{
 8001c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c26:	0005      	movs	r5, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8001c28:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c2a:	6883      	ldr	r3, [r0, #8]
 8001c2c:	6902      	ldr	r2, [r0, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	6942      	ldr	r2, [r0, #20]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	69c2      	ldr	r2, [r0, #28]
 8001c36:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c38:	680a      	ldr	r2, [r1, #0]
 8001c3a:	48be      	ldr	r0, [pc, #760]	; (8001f34 <UART_SetConfig+0x310>)
 8001c3c:	4002      	ands	r2, r0
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c42:	682a      	ldr	r2, [r5, #0]
 8001c44:	6853      	ldr	r3, [r2, #4]
 8001c46:	49bc      	ldr	r1, [pc, #752]	; (8001f38 <UART_SetConfig+0x314>)
 8001c48:	400b      	ands	r3, r1
 8001c4a:	68e9      	ldr	r1, [r5, #12]
 8001c4c:	430b      	orrs	r3, r1
 8001c4e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c50:	69ab      	ldr	r3, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c52:	682a      	ldr	r2, [r5, #0]
 8001c54:	49b9      	ldr	r1, [pc, #740]	; (8001f3c <UART_SetConfig+0x318>)
 8001c56:	428a      	cmp	r2, r1
 8001c58:	d001      	beq.n	8001c5e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8001c5a:	6a29      	ldr	r1, [r5, #32]
 8001c5c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c5e:	6891      	ldr	r1, [r2, #8]
 8001c60:	48b7      	ldr	r0, [pc, #732]	; (8001f40 <UART_SetConfig+0x31c>)
 8001c62:	4001      	ands	r1, r0
 8001c64:	430b      	orrs	r3, r1
 8001c66:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c68:	682b      	ldr	r3, [r5, #0]
 8001c6a:	4ab6      	ldr	r2, [pc, #728]	; (8001f44 <UART_SetConfig+0x320>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d01c      	beq.n	8001caa <UART_SetConfig+0x86>
 8001c70:	4ab5      	ldr	r2, [pc, #724]	; (8001f48 <UART_SetConfig+0x324>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d02d      	beq.n	8001cd2 <UART_SetConfig+0xae>
 8001c76:	4ab5      	ldr	r2, [pc, #724]	; (8001f4c <UART_SetConfig+0x328>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d05f      	beq.n	8001d3c <UART_SetConfig+0x118>
 8001c7c:	4ab4      	ldr	r2, [pc, #720]	; (8001f50 <UART_SetConfig+0x32c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d05e      	beq.n	8001d40 <UART_SetConfig+0x11c>
 8001c82:	4aae      	ldr	r2, [pc, #696]	; (8001f3c <UART_SetConfig+0x318>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d039      	beq.n	8001cfc <UART_SetConfig+0xd8>
 8001c88:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8001c8a:	49ac      	ldr	r1, [pc, #688]	; (8001f3c <UART_SetConfig+0x318>)
 8001c8c:	428b      	cmp	r3, r1
 8001c8e:	d05b      	beq.n	8001d48 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c90:	2380      	movs	r3, #128	; 0x80
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	69e9      	ldr	r1, [r5, #28]
 8001c96:	4299      	cmp	r1, r3
 8001c98:	d100      	bne.n	8001c9c <UART_SetConfig+0x78>
 8001c9a:	e095      	b.n	8001dc8 <UART_SetConfig+0x1a4>
    switch (clocksource)
 8001c9c:	2a08      	cmp	r2, #8
 8001c9e:	d900      	bls.n	8001ca2 <UART_SetConfig+0x7e>
 8001ca0:	e179      	b.n	8001f96 <UART_SetConfig+0x372>
 8001ca2:	0092      	lsls	r2, r2, #2
 8001ca4:	4bab      	ldr	r3, [pc, #684]	; (8001f54 <UART_SetConfig+0x330>)
 8001ca6:	589b      	ldr	r3, [r3, r2]
 8001ca8:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001caa:	4aab      	ldr	r2, [pc, #684]	; (8001f58 <UART_SetConfig+0x334>)
 8001cac:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8001cae:	2203      	movs	r2, #3
 8001cb0:	400a      	ands	r2, r1
 8001cb2:	2a01      	cmp	r2, #1
 8001cb4:	d009      	beq.n	8001cca <UART_SetConfig+0xa6>
 8001cb6:	2a00      	cmp	r2, #0
 8001cb8:	d005      	beq.n	8001cc6 <UART_SetConfig+0xa2>
 8001cba:	2a02      	cmp	r2, #2
 8001cbc:	d03a      	beq.n	8001d34 <UART_SetConfig+0x110>
 8001cbe:	2a03      	cmp	r2, #3
 8001cc0:	d005      	beq.n	8001cce <UART_SetConfig+0xaa>
 8001cc2:	2210      	movs	r2, #16
 8001cc4:	e7e1      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	e7df      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cca:	2204      	movs	r2, #4
 8001ccc:	e7dd      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cce:	2208      	movs	r2, #8
 8001cd0:	e7db      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cd2:	4aa1      	ldr	r2, [pc, #644]	; (8001f58 <UART_SetConfig+0x334>)
 8001cd4:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	400a      	ands	r2, r1
 8001cda:	2a04      	cmp	r2, #4
 8001cdc:	d00a      	beq.n	8001cf4 <UART_SetConfig+0xd0>
 8001cde:	d905      	bls.n	8001cec <UART_SetConfig+0xc8>
 8001ce0:	2a08      	cmp	r2, #8
 8001ce2:	d029      	beq.n	8001d38 <UART_SetConfig+0x114>
 8001ce4:	2a0c      	cmp	r2, #12
 8001ce6:	d107      	bne.n	8001cf8 <UART_SetConfig+0xd4>
 8001ce8:	2208      	movs	r2, #8
 8001cea:	e7ce      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cec:	2a00      	cmp	r2, #0
 8001cee:	d103      	bne.n	8001cf8 <UART_SetConfig+0xd4>
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	e7ca      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	e7c8      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cf8:	2210      	movs	r2, #16
 8001cfa:	e7c6      	b.n	8001c8a <UART_SetConfig+0x66>
 8001cfc:	4a96      	ldr	r2, [pc, #600]	; (8001f58 <UART_SetConfig+0x334>)
 8001cfe:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001d00:	21c0      	movs	r1, #192	; 0xc0
 8001d02:	0109      	lsls	r1, r1, #4
 8001d04:	400a      	ands	r2, r1
 8001d06:	2180      	movs	r1, #128	; 0x80
 8001d08:	00c9      	lsls	r1, r1, #3
 8001d0a:	428a      	cmp	r2, r1
 8001d0c:	d00e      	beq.n	8001d2c <UART_SetConfig+0x108>
 8001d0e:	d909      	bls.n	8001d24 <UART_SetConfig+0x100>
 8001d10:	2180      	movs	r1, #128	; 0x80
 8001d12:	0109      	lsls	r1, r1, #4
 8001d14:	428a      	cmp	r2, r1
 8001d16:	d015      	beq.n	8001d44 <UART_SetConfig+0x120>
 8001d18:	21c0      	movs	r1, #192	; 0xc0
 8001d1a:	0109      	lsls	r1, r1, #4
 8001d1c:	428a      	cmp	r2, r1
 8001d1e:	d107      	bne.n	8001d30 <UART_SetConfig+0x10c>
 8001d20:	2208      	movs	r2, #8
 8001d22:	e7b2      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d24:	2a00      	cmp	r2, #0
 8001d26:	d103      	bne.n	8001d30 <UART_SetConfig+0x10c>
 8001d28:	2200      	movs	r2, #0
 8001d2a:	e7ae      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	e7ac      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d30:	2210      	movs	r2, #16
 8001d32:	e7aa      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d34:	2202      	movs	r2, #2
 8001d36:	e7a8      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d38:	2202      	movs	r2, #2
 8001d3a:	e7a6      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	e7a4      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d40:	2200      	movs	r2, #0
 8001d42:	e7a2      	b.n	8001c8a <UART_SetConfig+0x66>
 8001d44:	2202      	movs	r2, #2
 8001d46:	e7a0      	b.n	8001c8a <UART_SetConfig+0x66>
    switch (clocksource)
 8001d48:	2a02      	cmp	r2, #2
 8001d4a:	d02c      	beq.n	8001da6 <UART_SetConfig+0x182>
 8001d4c:	d925      	bls.n	8001d9a <UART_SetConfig+0x176>
 8001d4e:	2a04      	cmp	r2, #4
 8001d50:	d030      	beq.n	8001db4 <UART_SetConfig+0x190>
 8001d52:	2a08      	cmp	r2, #8
 8001d54:	d132      	bne.n	8001dbc <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001d56:	2080      	movs	r0, #128	; 0x80
 8001d58:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d5a:	2400      	movs	r4, #0
    if (lpuart_ker_ck_pres != 0U)
 8001d5c:	2800      	cmp	r0, #0
 8001d5e:	d100      	bne.n	8001d62 <UART_SetConfig+0x13e>
 8001d60:	e0ae      	b.n	8001ec0 <UART_SetConfig+0x29c>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001d62:	686a      	ldr	r2, [r5, #4]
 8001d64:	0053      	lsls	r3, r2, #1
 8001d66:	189b      	adds	r3, r3, r2
 8001d68:	4298      	cmp	r0, r3
 8001d6a:	d200      	bcs.n	8001d6e <UART_SetConfig+0x14a>
 8001d6c:	e116      	b.n	8001f9c <UART_SetConfig+0x378>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001d6e:	0313      	lsls	r3, r2, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001d70:	4298      	cmp	r0, r3
 8001d72:	d900      	bls.n	8001d76 <UART_SetConfig+0x152>
 8001d74:	e114      	b.n	8001fa0 <UART_SetConfig+0x37c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8001d76:	0e07      	lsrs	r7, r0, #24
 8001d78:	0206      	lsls	r6, r0, #8
 8001d7a:	0850      	lsrs	r0, r2, #1
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	1980      	adds	r0, r0, r6
 8001d80:	4179      	adcs	r1, r7
 8001d82:	2300      	movs	r3, #0
 8001d84:	f7fe fa4c 	bl	8000220 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001d88:	4b74      	ldr	r3, [pc, #464]	; (8001f5c <UART_SetConfig+0x338>)
 8001d8a:	18c2      	adds	r2, r0, r3
 8001d8c:	4b74      	ldr	r3, [pc, #464]	; (8001f60 <UART_SetConfig+0x33c>)
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d900      	bls.n	8001d94 <UART_SetConfig+0x170>
 8001d92:	e107      	b.n	8001fa4 <UART_SetConfig+0x380>
          huart->Instance->BRR = usartdiv;
 8001d94:	682b      	ldr	r3, [r5, #0]
 8001d96:	60d8      	str	r0, [r3, #12]
 8001d98:	e092      	b.n	8001ec0 <UART_SetConfig+0x29c>
    switch (clocksource)
 8001d9a:	2a00      	cmp	r2, #0
 8001d9c:	d10e      	bne.n	8001dbc <UART_SetConfig+0x198>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001d9e:	f7ff f97f 	bl	80010a0 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001da2:	2400      	movs	r4, #0
        break;
 8001da4:	e7da      	b.n	8001d5c <UART_SetConfig+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001da6:	4b6c      	ldr	r3, [pc, #432]	; (8001f58 <UART_SetConfig+0x334>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	06db      	lsls	r3, r3, #27
 8001dac:	d509      	bpl.n	8001dc2 <UART_SetConfig+0x19e>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8001dae:	486d      	ldr	r0, [pc, #436]	; (8001f64 <UART_SetConfig+0x340>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8001db0:	2400      	movs	r4, #0
 8001db2:	e7d3      	b.n	8001d5c <UART_SetConfig+0x138>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001db4:	f7fe fd8e 	bl	80008d4 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001db8:	2400      	movs	r4, #0
        break;
 8001dba:	e7cf      	b.n	8001d5c <UART_SetConfig+0x138>
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8001dbc:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8001dbe:	2401      	movs	r4, #1
 8001dc0:	e7cc      	b.n	8001d5c <UART_SetConfig+0x138>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001dc2:	4869      	ldr	r0, [pc, #420]	; (8001f68 <UART_SetConfig+0x344>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dc4:	2400      	movs	r4, #0
 8001dc6:	e7c9      	b.n	8001d5c <UART_SetConfig+0x138>
    switch (clocksource)
 8001dc8:	2a08      	cmp	r2, #8
 8001dca:	d863      	bhi.n	8001e94 <UART_SetConfig+0x270>
 8001dcc:	0092      	lsls	r2, r2, #2
 8001dce:	4b67      	ldr	r3, [pc, #412]	; (8001f6c <UART_SetConfig+0x348>)
 8001dd0:	589b      	ldr	r3, [r3, r2]
 8001dd2:	469f      	mov	pc, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001dd4:	f7ff f964 	bl	80010a0 <HAL_RCC_GetPCLK1Freq>
 8001dd8:	0040      	lsls	r0, r0, #1
 8001dda:	686b      	ldr	r3, [r5, #4]
 8001ddc:	085b      	lsrs	r3, r3, #1
 8001dde:	18c0      	adds	r0, r0, r3
 8001de0:	6869      	ldr	r1, [r5, #4]
 8001de2:	f7fe f991 	bl	8000108 <__udivsi3>
 8001de6:	0400      	lsls	r0, r0, #16
 8001de8:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dea:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001dec:	4a60      	ldr	r2, [pc, #384]	; (8001f70 <UART_SetConfig+0x34c>)
 8001dee:	0003      	movs	r3, r0
 8001df0:	3b10      	subs	r3, #16
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d900      	bls.n	8001df8 <UART_SetConfig+0x1d4>
 8001df6:	e0d7      	b.n	8001fa8 <UART_SetConfig+0x384>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001df8:	230f      	movs	r3, #15
 8001dfa:	0002      	movs	r2, r0
 8001dfc:	439a      	bics	r2, r3
 8001dfe:	0013      	movs	r3, r2
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001e00:	0840      	lsrs	r0, r0, #1
 8001e02:	2207      	movs	r2, #7
 8001e04:	4010      	ands	r0, r2
 8001e06:	4318      	orrs	r0, r3
      huart->Instance->BRR = brrtemp;
 8001e08:	682b      	ldr	r3, [r5, #0]
 8001e0a:	60d8      	str	r0, [r3, #12]
 8001e0c:	e058      	b.n	8001ec0 <UART_SetConfig+0x29c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e0e:	f7ff f957 	bl	80010c0 <HAL_RCC_GetPCLK2Freq>
 8001e12:	0040      	lsls	r0, r0, #1
 8001e14:	686b      	ldr	r3, [r5, #4]
 8001e16:	085b      	lsrs	r3, r3, #1
 8001e18:	18c0      	adds	r0, r0, r3
 8001e1a:	6869      	ldr	r1, [r5, #4]
 8001e1c:	f7fe f974 	bl	8000108 <__udivsi3>
 8001e20:	0400      	lsls	r0, r0, #16
 8001e22:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e24:	2400      	movs	r4, #0
        break;
 8001e26:	e7e1      	b.n	8001dec <UART_SetConfig+0x1c8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001e28:	4b4b      	ldr	r3, [pc, #300]	; (8001f58 <UART_SetConfig+0x334>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	06db      	lsls	r3, r3, #27
 8001e2e:	d50b      	bpl.n	8001e48 <UART_SetConfig+0x224>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001e30:	686b      	ldr	r3, [r5, #4]
 8001e32:	0858      	lsrs	r0, r3, #1
 8001e34:	4b4f      	ldr	r3, [pc, #316]	; (8001f74 <UART_SetConfig+0x350>)
 8001e36:	469c      	mov	ip, r3
 8001e38:	4460      	add	r0, ip
 8001e3a:	6869      	ldr	r1, [r5, #4]
 8001e3c:	f7fe f964 	bl	8000108 <__udivsi3>
 8001e40:	0400      	lsls	r0, r0, #16
 8001e42:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e44:	2400      	movs	r4, #0
 8001e46:	e7d1      	b.n	8001dec <UART_SetConfig+0x1c8>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e48:	686b      	ldr	r3, [r5, #4]
 8001e4a:	0858      	lsrs	r0, r3, #1
 8001e4c:	4b4a      	ldr	r3, [pc, #296]	; (8001f78 <UART_SetConfig+0x354>)
 8001e4e:	469c      	mov	ip, r3
 8001e50:	4460      	add	r0, ip
 8001e52:	6869      	ldr	r1, [r5, #4]
 8001e54:	f7fe f958 	bl	8000108 <__udivsi3>
 8001e58:	0400      	lsls	r0, r0, #16
 8001e5a:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e5c:	2400      	movs	r4, #0
 8001e5e:	e7c5      	b.n	8001dec <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e60:	f7fe fd38 	bl	80008d4 <HAL_RCC_GetSysClockFreq>
 8001e64:	0040      	lsls	r0, r0, #1
 8001e66:	686b      	ldr	r3, [r5, #4]
 8001e68:	085b      	lsrs	r3, r3, #1
 8001e6a:	18c0      	adds	r0, r0, r3
 8001e6c:	6869      	ldr	r1, [r5, #4]
 8001e6e:	f7fe f94b 	bl	8000108 <__udivsi3>
 8001e72:	0400      	lsls	r0, r0, #16
 8001e74:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e76:	2400      	movs	r4, #0
        break;
 8001e78:	e7b8      	b.n	8001dec <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e7a:	686b      	ldr	r3, [r5, #4]
 8001e7c:	0858      	lsrs	r0, r3, #1
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	025b      	lsls	r3, r3, #9
 8001e82:	469c      	mov	ip, r3
 8001e84:	4460      	add	r0, ip
 8001e86:	6869      	ldr	r1, [r5, #4]
 8001e88:	f7fe f93e 	bl	8000108 <__udivsi3>
 8001e8c:	0400      	lsls	r0, r0, #16
 8001e8e:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e90:	2400      	movs	r4, #0
        break;
 8001e92:	e7ab      	b.n	8001dec <UART_SetConfig+0x1c8>
        ret = HAL_ERROR;
 8001e94:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001e96:	2000      	movs	r0, #0
 8001e98:	e7a8      	b.n	8001dec <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001e9a:	f7ff f901 	bl	80010a0 <HAL_RCC_GetPCLK1Freq>
 8001e9e:	686b      	ldr	r3, [r5, #4]
 8001ea0:	085b      	lsrs	r3, r3, #1
 8001ea2:	18c0      	adds	r0, r0, r3
 8001ea4:	6869      	ldr	r1, [r5, #4]
 8001ea6:	f7fe f92f 	bl	8000108 <__udivsi3>
 8001eaa:	0400      	lsls	r0, r0, #16
 8001eac:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001eae:	2400      	movs	r4, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001eb0:	4a2f      	ldr	r2, [pc, #188]	; (8001f70 <UART_SetConfig+0x34c>)
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	3b10      	subs	r3, #16
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d900      	bls.n	8001ebc <UART_SetConfig+0x298>
 8001eba:	e077      	b.n	8001fac <UART_SetConfig+0x388>
      huart->Instance->BRR = usartdiv;
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	662b      	str	r3, [r5, #96]	; 0x60
  huart->TxISR = NULL;
 8001ec4:	666b      	str	r3, [r5, #100]	; 0x64
}
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001eca:	f7ff f8f9 	bl	80010c0 <HAL_RCC_GetPCLK2Freq>
 8001ece:	686b      	ldr	r3, [r5, #4]
 8001ed0:	085b      	lsrs	r3, r3, #1
 8001ed2:	18c0      	adds	r0, r0, r3
 8001ed4:	6869      	ldr	r1, [r5, #4]
 8001ed6:	f7fe f917 	bl	8000108 <__udivsi3>
 8001eda:	0400      	lsls	r0, r0, #16
 8001edc:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ede:	2400      	movs	r4, #0
        break;
 8001ee0:	e7e6      	b.n	8001eb0 <UART_SetConfig+0x28c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <UART_SetConfig+0x334>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	06db      	lsls	r3, r3, #27
 8001ee8:	d50b      	bpl.n	8001f02 <UART_SetConfig+0x2de>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001eea:	686b      	ldr	r3, [r5, #4]
 8001eec:	0858      	lsrs	r0, r3, #1
 8001eee:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <UART_SetConfig+0x340>)
 8001ef0:	469c      	mov	ip, r3
 8001ef2:	4460      	add	r0, ip
 8001ef4:	6869      	ldr	r1, [r5, #4]
 8001ef6:	f7fe f907 	bl	8000108 <__udivsi3>
 8001efa:	0400      	lsls	r0, r0, #16
 8001efc:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001efe:	2400      	movs	r4, #0
 8001f00:	e7d6      	b.n	8001eb0 <UART_SetConfig+0x28c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001f02:	686b      	ldr	r3, [r5, #4]
 8001f04:	0858      	lsrs	r0, r3, #1
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <UART_SetConfig+0x344>)
 8001f08:	469c      	mov	ip, r3
 8001f0a:	4460      	add	r0, ip
 8001f0c:	6869      	ldr	r1, [r5, #4]
 8001f0e:	f7fe f8fb 	bl	8000108 <__udivsi3>
 8001f12:	0400      	lsls	r0, r0, #16
 8001f14:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f16:	2400      	movs	r4, #0
 8001f18:	e7ca      	b.n	8001eb0 <UART_SetConfig+0x28c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f1a:	f7fe fcdb 	bl	80008d4 <HAL_RCC_GetSysClockFreq>
 8001f1e:	686b      	ldr	r3, [r5, #4]
 8001f20:	085b      	lsrs	r3, r3, #1
 8001f22:	18c0      	adds	r0, r0, r3
 8001f24:	6869      	ldr	r1, [r5, #4]
 8001f26:	f7fe f8ef 	bl	8000108 <__udivsi3>
 8001f2a:	0400      	lsls	r0, r0, #16
 8001f2c:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f2e:	2400      	movs	r4, #0
        break;
 8001f30:	e7be      	b.n	8001eb0 <UART_SetConfig+0x28c>
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	efff69f3 	.word	0xefff69f3
 8001f38:	ffffcfff 	.word	0xffffcfff
 8001f3c:	40004800 	.word	0x40004800
 8001f40:	fffff4ff 	.word	0xfffff4ff
 8001f44:	40013800 	.word	0x40013800
 8001f48:	40004400 	.word	0x40004400
 8001f4c:	40004c00 	.word	0x40004c00
 8001f50:	40005000 	.word	0x40005000
 8001f54:	08002cb4 	.word	0x08002cb4
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	fffffd00 	.word	0xfffffd00
 8001f60:	000ffcff 	.word	0x000ffcff
 8001f64:	003d0900 	.word	0x003d0900
 8001f68:	00f42400 	.word	0x00f42400
 8001f6c:	08002cd8 	.word	0x08002cd8
 8001f70:	0000ffef 	.word	0x0000ffef
 8001f74:	007a1200 	.word	0x007a1200
 8001f78:	01e84800 	.word	0x01e84800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f7c:	686b      	ldr	r3, [r5, #4]
 8001f7e:	0858      	lsrs	r0, r3, #1
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	469c      	mov	ip, r3
 8001f86:	4460      	add	r0, ip
 8001f88:	6869      	ldr	r1, [r5, #4]
 8001f8a:	f7fe f8bd 	bl	8000108 <__udivsi3>
 8001f8e:	0400      	lsls	r0, r0, #16
 8001f90:	0c00      	lsrs	r0, r0, #16
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f92:	2400      	movs	r4, #0
        break;
 8001f94:	e78c      	b.n	8001eb0 <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 8001f96:	2401      	movs	r4, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001f98:	2000      	movs	r0, #0
 8001f9a:	e789      	b.n	8001eb0 <UART_SetConfig+0x28c>
        ret = HAL_ERROR;
 8001f9c:	2401      	movs	r4, #1
 8001f9e:	e78f      	b.n	8001ec0 <UART_SetConfig+0x29c>
 8001fa0:	2401      	movs	r4, #1
 8001fa2:	e78d      	b.n	8001ec0 <UART_SetConfig+0x29c>
          ret = HAL_ERROR;
 8001fa4:	2401      	movs	r4, #1
 8001fa6:	e78b      	b.n	8001ec0 <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 8001fa8:	2401      	movs	r4, #1
 8001faa:	e789      	b.n	8001ec0 <UART_SetConfig+0x29c>
      ret = HAL_ERROR;
 8001fac:	2401      	movs	r4, #1
 8001fae:	e787      	b.n	8001ec0 <UART_SetConfig+0x29c>

08001fb0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001fb0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fb2:	07db      	lsls	r3, r3, #31
 8001fb4:	d506      	bpl.n	8001fc4 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001fb6:	6802      	ldr	r2, [r0, #0]
 8001fb8:	6853      	ldr	r3, [r2, #4]
 8001fba:	492c      	ldr	r1, [pc, #176]	; (800206c <UART_AdvFeatureConfig+0xbc>)
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001fc0:	430b      	orrs	r3, r1
 8001fc2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001fc4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fc6:	079b      	lsls	r3, r3, #30
 8001fc8:	d506      	bpl.n	8001fd8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001fca:	6802      	ldr	r2, [r0, #0]
 8001fcc:	6853      	ldr	r3, [r2, #4]
 8001fce:	4928      	ldr	r1, [pc, #160]	; (8002070 <UART_AdvFeatureConfig+0xc0>)
 8001fd0:	400b      	ands	r3, r1
 8001fd2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001fd8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fda:	075b      	lsls	r3, r3, #29
 8001fdc:	d506      	bpl.n	8001fec <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001fde:	6802      	ldr	r2, [r0, #0]
 8001fe0:	6853      	ldr	r3, [r2, #4]
 8001fe2:	4924      	ldr	r1, [pc, #144]	; (8002074 <UART_AdvFeatureConfig+0xc4>)
 8001fe4:	400b      	ands	r3, r1
 8001fe6:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001fec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fee:	071b      	lsls	r3, r3, #28
 8001ff0:	d506      	bpl.n	8002000 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ff2:	6802      	ldr	r2, [r0, #0]
 8001ff4:	6853      	ldr	r3, [r2, #4]
 8001ff6:	4920      	ldr	r1, [pc, #128]	; (8002078 <UART_AdvFeatureConfig+0xc8>)
 8001ff8:	400b      	ands	r3, r1
 8001ffa:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002000:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002002:	06db      	lsls	r3, r3, #27
 8002004:	d506      	bpl.n	8002014 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002006:	6802      	ldr	r2, [r0, #0]
 8002008:	6893      	ldr	r3, [r2, #8]
 800200a:	491c      	ldr	r1, [pc, #112]	; (800207c <UART_AdvFeatureConfig+0xcc>)
 800200c:	400b      	ands	r3, r1
 800200e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002010:	430b      	orrs	r3, r1
 8002012:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002014:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002016:	069b      	lsls	r3, r3, #26
 8002018:	d506      	bpl.n	8002028 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800201a:	6802      	ldr	r2, [r0, #0]
 800201c:	6893      	ldr	r3, [r2, #8]
 800201e:	4918      	ldr	r1, [pc, #96]	; (8002080 <UART_AdvFeatureConfig+0xd0>)
 8002020:	400b      	ands	r3, r1
 8002022:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002024:	430b      	orrs	r3, r1
 8002026:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002028:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800202a:	065b      	lsls	r3, r3, #25
 800202c:	d50b      	bpl.n	8002046 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800202e:	6802      	ldr	r2, [r0, #0]
 8002030:	6853      	ldr	r3, [r2, #4]
 8002032:	4914      	ldr	r1, [pc, #80]	; (8002084 <UART_AdvFeatureConfig+0xd4>)
 8002034:	400b      	ands	r3, r1
 8002036:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002038:	430b      	orrs	r3, r1
 800203a:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	035b      	lsls	r3, r3, #13
 8002040:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002042:	429a      	cmp	r2, r3
 8002044:	d00a      	beq.n	800205c <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002046:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002048:	061b      	lsls	r3, r3, #24
 800204a:	d506      	bpl.n	800205a <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800204c:	6802      	ldr	r2, [r0, #0]
 800204e:	6853      	ldr	r3, [r2, #4]
 8002050:	490d      	ldr	r1, [pc, #52]	; (8002088 <UART_AdvFeatureConfig+0xd8>)
 8002052:	400b      	ands	r3, r1
 8002054:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002056:	430b      	orrs	r3, r1
 8002058:	6053      	str	r3, [r2, #4]
}
 800205a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800205c:	6802      	ldr	r2, [r0, #0]
 800205e:	6853      	ldr	r3, [r2, #4]
 8002060:	490a      	ldr	r1, [pc, #40]	; (800208c <UART_AdvFeatureConfig+0xdc>)
 8002062:	400b      	ands	r3, r1
 8002064:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002066:	430b      	orrs	r3, r1
 8002068:	6053      	str	r3, [r2, #4]
 800206a:	e7ec      	b.n	8002046 <UART_AdvFeatureConfig+0x96>
 800206c:	fffdffff 	.word	0xfffdffff
 8002070:	fffeffff 	.word	0xfffeffff
 8002074:	fffbffff 	.word	0xfffbffff
 8002078:	ffff7fff 	.word	0xffff7fff
 800207c:	ffffefff 	.word	0xffffefff
 8002080:	ffffdfff 	.word	0xffffdfff
 8002084:	ffefffff 	.word	0xffefffff
 8002088:	fff7ffff 	.word	0xfff7ffff
 800208c:	ff9fffff 	.word	0xff9fffff

08002090 <UART_WaitOnFlagUntilTimeout>:
{
 8002090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002092:	46c6      	mov	lr, r8
 8002094:	b500      	push	{lr}
 8002096:	0005      	movs	r5, r0
 8002098:	000f      	movs	r7, r1
 800209a:	0016      	movs	r6, r2
 800209c:	4698      	mov	r8, r3
 800209e:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020a0:	682b      	ldr	r3, [r5, #0]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	003a      	movs	r2, r7
 80020a6:	439a      	bics	r2, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	425a      	negs	r2, r3
 80020ac:	4153      	adcs	r3, r2
 80020ae:	42b3      	cmp	r3, r6
 80020b0:	d11c      	bne.n	80020ec <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80020b2:	1c63      	adds	r3, r4, #1
 80020b4:	d0f4      	beq.n	80020a0 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020b6:	f7fe f9f1 	bl	800049c <HAL_GetTick>
 80020ba:	4643      	mov	r3, r8
 80020bc:	1ac0      	subs	r0, r0, r3
 80020be:	4284      	cmp	r4, r0
 80020c0:	d301      	bcc.n	80020c6 <UART_WaitOnFlagUntilTimeout+0x36>
 80020c2:	2c00      	cmp	r4, #0
 80020c4:	d1ec      	bne.n	80020a0 <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020c6:	682a      	ldr	r2, [r5, #0]
 80020c8:	6813      	ldr	r3, [r2, #0]
 80020ca:	490a      	ldr	r1, [pc, #40]	; (80020f4 <UART_WaitOnFlagUntilTimeout+0x64>)
 80020cc:	400b      	ands	r3, r1
 80020ce:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020d0:	682a      	ldr	r2, [r5, #0]
 80020d2:	6893      	ldr	r3, [r2, #8]
 80020d4:	31a3      	adds	r1, #163	; 0xa3
 80020d6:	31ff      	adds	r1, #255	; 0xff
 80020d8:	438b      	bics	r3, r1
 80020da:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 80020dc:	2320      	movs	r3, #32
 80020de:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80020e0:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80020e2:	2200      	movs	r2, #0
 80020e4:	3350      	adds	r3, #80	; 0x50
 80020e6:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 80020e8:	2003      	movs	r0, #3
 80020ea:	e000      	b.n	80020ee <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 80020ec:	2000      	movs	r0, #0
}
 80020ee:	bc04      	pop	{r2}
 80020f0:	4690      	mov	r8, r2
 80020f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f4:	fffffe5f 	.word	0xfffffe5f

080020f8 <UART_CheckIdleState>:
{
 80020f8:	b530      	push	{r4, r5, lr}
 80020fa:	b083      	sub	sp, #12
 80020fc:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020fe:	2300      	movs	r3, #0
 8002100:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002102:	f7fe f9cb 	bl	800049c <HAL_GetTick>
 8002106:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	071b      	lsls	r3, r3, #28
 800210e:	d40c      	bmi.n	800212a <UART_CheckIdleState+0x32>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002110:	6823      	ldr	r3, [r4, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	075b      	lsls	r3, r3, #29
 8002116:	d415      	bmi.n	8002144 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8002118:	2320      	movs	r3, #32
 800211a:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800211c:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 800211e:	2200      	movs	r2, #0
 8002120:	3350      	adds	r3, #80	; 0x50
 8002122:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8002124:	2000      	movs	r0, #0
}
 8002126:	b003      	add	sp, #12
 8002128:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800212a:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <UART_CheckIdleState+0x68>)
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	0003      	movs	r3, r0
 8002130:	2200      	movs	r2, #0
 8002132:	2180      	movs	r1, #128	; 0x80
 8002134:	0389      	lsls	r1, r1, #14
 8002136:	0020      	movs	r0, r4
 8002138:	f7ff ffaa 	bl	8002090 <UART_WaitOnFlagUntilTimeout>
 800213c:	2800      	cmp	r0, #0
 800213e:	d0e7      	beq.n	8002110 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8002140:	2003      	movs	r0, #3
 8002142:	e7f0      	b.n	8002126 <UART_CheckIdleState+0x2e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <UART_CheckIdleState+0x68>)
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	002b      	movs	r3, r5
 800214a:	2200      	movs	r2, #0
 800214c:	2180      	movs	r1, #128	; 0x80
 800214e:	03c9      	lsls	r1, r1, #15
 8002150:	0020      	movs	r0, r4
 8002152:	f7ff ff9d 	bl	8002090 <UART_WaitOnFlagUntilTimeout>
 8002156:	2800      	cmp	r0, #0
 8002158:	d0de      	beq.n	8002118 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 800215a:	2003      	movs	r0, #3
 800215c:	e7e3      	b.n	8002126 <UART_CheckIdleState+0x2e>
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	01ffffff 	.word	0x01ffffff

08002164 <HAL_UART_Init>:
{
 8002164:	b510      	push	{r4, lr}
 8002166:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002168:	d02e      	beq.n	80021c8 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800216a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800216c:	2b00      	cmp	r3, #0
 800216e:	d021      	beq.n	80021b4 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002170:	2324      	movs	r3, #36	; 0x24
 8002172:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002174:	6822      	ldr	r2, [r4, #0]
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	438b      	bics	r3, r1
 800217c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800217e:	0020      	movs	r0, r4
 8002180:	f7ff fd50 	bl	8001c24 <UART_SetConfig>
 8002184:	2801      	cmp	r0, #1
 8002186:	d014      	beq.n	80021b2 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800218a:	2b00      	cmp	r3, #0
 800218c:	d118      	bne.n	80021c0 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800218e:	6822      	ldr	r2, [r4, #0]
 8002190:	6853      	ldr	r3, [r2, #4]
 8002192:	490e      	ldr	r1, [pc, #56]	; (80021cc <HAL_UART_Init+0x68>)
 8002194:	400b      	ands	r3, r1
 8002196:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002198:	6822      	ldr	r2, [r4, #0]
 800219a:	6893      	ldr	r3, [r2, #8]
 800219c:	212a      	movs	r1, #42	; 0x2a
 800219e:	438b      	bics	r3, r1
 80021a0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6813      	ldr	r3, [r2, #0]
 80021a6:	3929      	subs	r1, #41	; 0x29
 80021a8:	430b      	orrs	r3, r1
 80021aa:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80021ac:	0020      	movs	r0, r4
 80021ae:	f7ff ffa3 	bl	80020f8 <UART_CheckIdleState>
}
 80021b2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80021b4:	2200      	movs	r2, #0
 80021b6:	3370      	adds	r3, #112	; 0x70
 80021b8:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80021ba:	f000 fc1b 	bl	80029f4 <HAL_UART_MspInit>
 80021be:	e7d7      	b.n	8002170 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80021c0:	0020      	movs	r0, r4
 80021c2:	f7ff fef5 	bl	8001fb0 <UART_AdvFeatureConfig>
 80021c6:	e7e2      	b.n	800218e <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80021c8:	2001      	movs	r0, #1
 80021ca:	e7f2      	b.n	80021b2 <HAL_UART_Init+0x4e>
 80021cc:	ffffb7ff 	.word	0xffffb7ff

080021d0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80021d0:	4770      	bx	lr
	...

080021d4 <interupt_bluetooth_return>:
	  HAL_Delay(1000);
	  HAL_UART_Receive_IT(huart,&bluetooth_memory,1);
}
uint8_t* interupt_bluetooth_return(void){
	return &bluetooth_memory;
}
 80021d4:	4800      	ldr	r0, [pc, #0]	; (80021d8 <interupt_bluetooth_return+0x4>)
 80021d6:	4770      	bx	lr
 80021d8:	20000024 	.word	0x20000024

080021dc <HAL_GPIO_EXTI_Callback>:
#include "Ultrasound.h"
#include "motorcontrol.h"
#include "main.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021dc:	b510      	push	{r4, lr}
 80021de:	0004      	movs	r4, r0

	if (GPIO_Pin == Utrasound_sens1_Pin){
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4298      	cmp	r0, r3
 80021e6:	d00c      	beq.n	8002202 <HAL_GPIO_EXTI_Callback+0x26>
			dist1 = (dist1 + TIM_ultrasound->Instance->CNT)/2;
			//htim22.Instance->CNT = 0;
			logic1 =1;
		}
	}
	if (GPIO_Pin == Utrasound_sens2_Pin){
 80021e8:	2c10      	cmp	r4, #16
 80021ea:	d01f      	beq.n	800222c <HAL_GPIO_EXTI_Callback+0x50>
				dist2 = (dist2 + TIM_ultrasound->Instance->CNT)/2;
				//htim22.Instance->CNT = 0;
				logic2 =1;
			}
		}
	if (GPIO_Pin == EncoderRigth1_Pin){
 80021ec:	2380      	movs	r3, #128	; 0x80
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	429c      	cmp	r4, r3
 80021f2:	d02f      	beq.n	8002254 <HAL_GPIO_EXTI_Callback+0x78>
		if (HAL_GPIO_ReadPin(EncoderRigth1_GPIO_Port, EncoderRigth1_Pin) == GPIO_PIN_SET){
			distance2++; //posun o dan hel
		}
	}
	if (GPIO_Pin == EncoderLeft1_Pin){
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	01db      	lsls	r3, r3, #7
 80021f8:	429c      	cmp	r4, r3
 80021fa:	d036      	beq.n	800226a <HAL_GPIO_EXTI_Callback+0x8e>
		if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
			distance1++; //posun o dan hel
		}
	}
	if (GPIO_Pin == Mikrofon1_Pin){
 80021fc:	2c80      	cmp	r4, #128	; 0x80
 80021fe:	d03f      	beq.n	8002280 <HAL_GPIO_EXTI_Callback+0xa4>
			if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
				 //
			}
		}
}
 8002200:	bd10      	pop	{r4, pc}
		if (HAL_GPIO_ReadPin(Utrasound_sens1_GPIO_Port, Utrasound_sens1_Pin) == GPIO_PIN_RESET){
 8002202:	0019      	movs	r1, r3
 8002204:	20a0      	movs	r0, #160	; 0xa0
 8002206:	05c0      	lsls	r0, r0, #23
 8002208:	f7fe fb48 	bl	800089c <HAL_GPIO_ReadPin>
 800220c:	2800      	cmp	r0, #0
 800220e:	d1eb      	bne.n	80021e8 <HAL_GPIO_EXTI_Callback+0xc>
			dist1 = (dist1 + TIM_ultrasound->Instance->CNT)/2;
 8002210:	4b1e      	ldr	r3, [pc, #120]	; (800228c <HAL_GPIO_EXTI_Callback+0xb0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002218:	4a1d      	ldr	r2, [pc, #116]	; (8002290 <HAL_GPIO_EXTI_Callback+0xb4>)
 800221a:	6811      	ldr	r1, [r2, #0]
 800221c:	468c      	mov	ip, r1
 800221e:	4463      	add	r3, ip
 8002220:	085b      	lsrs	r3, r3, #1
 8002222:	6013      	str	r3, [r2, #0]
			logic1 =1;
 8002224:	2201      	movs	r2, #1
 8002226:	4b1b      	ldr	r3, [pc, #108]	; (8002294 <HAL_GPIO_EXTI_Callback+0xb8>)
 8002228:	701a      	strb	r2, [r3, #0]
 800222a:	e7dd      	b.n	80021e8 <HAL_GPIO_EXTI_Callback+0xc>
			if (HAL_GPIO_ReadPin(Utrasound_sens2_GPIO_Port, Utrasound_sens2_Pin) == GPIO_PIN_RESET){
 800222c:	2110      	movs	r1, #16
 800222e:	481a      	ldr	r0, [pc, #104]	; (8002298 <HAL_GPIO_EXTI_Callback+0xbc>)
 8002230:	f7fe fb34 	bl	800089c <HAL_GPIO_ReadPin>
 8002234:	2800      	cmp	r0, #0
 8002236:	d1d9      	bne.n	80021ec <HAL_GPIO_EXTI_Callback+0x10>
				dist2 = (dist2 + TIM_ultrasound->Instance->CNT)/2;
 8002238:	4b14      	ldr	r3, [pc, #80]	; (800228c <HAL_GPIO_EXTI_Callback+0xb0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	4a16      	ldr	r2, [pc, #88]	; (800229c <HAL_GPIO_EXTI_Callback+0xc0>)
 8002242:	6811      	ldr	r1, [r2, #0]
 8002244:	468c      	mov	ip, r1
 8002246:	4463      	add	r3, ip
 8002248:	085b      	lsrs	r3, r3, #1
 800224a:	6013      	str	r3, [r2, #0]
				logic2 =1;
 800224c:	2201      	movs	r2, #1
 800224e:	4b14      	ldr	r3, [pc, #80]	; (80022a0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002250:	701a      	strb	r2, [r3, #0]
 8002252:	e7cb      	b.n	80021ec <HAL_GPIO_EXTI_Callback+0x10>
		if (HAL_GPIO_ReadPin(EncoderRigth1_GPIO_Port, EncoderRigth1_Pin) == GPIO_PIN_SET){
 8002254:	0019      	movs	r1, r3
 8002256:	4813      	ldr	r0, [pc, #76]	; (80022a4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8002258:	f7fe fb20 	bl	800089c <HAL_GPIO_ReadPin>
 800225c:	2801      	cmp	r0, #1
 800225e:	d1c9      	bne.n	80021f4 <HAL_GPIO_EXTI_Callback+0x18>
			distance2++; //posun o dan hel
 8002260:	4a11      	ldr	r2, [pc, #68]	; (80022a8 <HAL_GPIO_EXTI_Callback+0xcc>)
 8002262:	6813      	ldr	r3, [r2, #0]
 8002264:	3301      	adds	r3, #1
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	e7c4      	b.n	80021f4 <HAL_GPIO_EXTI_Callback+0x18>
		if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
 800226a:	0019      	movs	r1, r3
 800226c:	480d      	ldr	r0, [pc, #52]	; (80022a4 <HAL_GPIO_EXTI_Callback+0xc8>)
 800226e:	f7fe fb15 	bl	800089c <HAL_GPIO_ReadPin>
 8002272:	2801      	cmp	r0, #1
 8002274:	d1c2      	bne.n	80021fc <HAL_GPIO_EXTI_Callback+0x20>
			distance1++; //posun o dan hel
 8002276:	4a0d      	ldr	r2, [pc, #52]	; (80022ac <HAL_GPIO_EXTI_Callback+0xd0>)
 8002278:	6813      	ldr	r3, [r2, #0]
 800227a:	3301      	adds	r3, #1
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e7bd      	b.n	80021fc <HAL_GPIO_EXTI_Callback+0x20>
			if (HAL_GPIO_ReadPin(EncoderLeft1_GPIO_Port, EncoderLeft1_Pin) == GPIO_PIN_SET){
 8002280:	2180      	movs	r1, #128	; 0x80
 8002282:	01c9      	lsls	r1, r1, #7
 8002284:	4807      	ldr	r0, [pc, #28]	; (80022a4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8002286:	f7fe fb09 	bl	800089c <HAL_GPIO_ReadPin>
}
 800228a:	e7b9      	b.n	8002200 <HAL_GPIO_EXTI_Callback+0x24>
 800228c:	2000004c 	.word	0x2000004c
 8002290:	20000094 	.word	0x20000094
 8002294:	20000032 	.word	0x20000032
 8002298:	50000800 	.word	0x50000800
 800229c:	2000008c 	.word	0x2000008c
 80022a0:	20000098 	.word	0x20000098
 80022a4:	50000400 	.word	0x50000400
 80022a8:	20000088 	.word	0x20000088
 80022ac:	20000074 	.word	0x20000074

080022b0 <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
  /* Prevent unused argument(s) compilation warning */
	if (htim->Instance == TIM22){
 80022b0:	6803      	ldr	r3, [r0, #0]
 80022b2:	4a12      	ldr	r2, [pc, #72]	; (80022fc <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d000      	beq.n	80022ba <HAL_TIM_PWM_PulseFinishedCallback+0xa>
		}
	}
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022b8:	4770      	bx	lr
		if (logic1!=1){
 80022ba:	4a11      	ldr	r2, [pc, #68]	; (8002300 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80022bc:	7812      	ldrb	r2, [r2, #0]
 80022be:	2a01      	cmp	r2, #1
 80022c0:	d013      	beq.n	80022ea <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
			dist1 = (100000 + htim->Instance->CNT)/2;
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	4a0f      	ldr	r2, [pc, #60]	; (8002304 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80022c6:	4694      	mov	ip, r2
 80022c8:	4463      	add	r3, ip
 80022ca:	085b      	lsrs	r3, r3, #1
 80022cc:	4a0e      	ldr	r2, [pc, #56]	; (8002308 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 80022ce:	6013      	str	r3, [r2, #0]
		if (logic2!=1){
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d00c      	beq.n	80022f2 <HAL_TIM_PWM_PulseFinishedCallback+0x42>
			dist2 = (100000 + htim->Instance->CNT)/2;
 80022d8:	6803      	ldr	r3, [r0, #0]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80022de:	4694      	mov	ip, r2
 80022e0:	4463      	add	r3, ip
 80022e2:	085b      	lsrs	r3, r3, #1
 80022e4:	4a0a      	ldr	r2, [pc, #40]	; (8002310 <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	e7e6      	b.n	80022b8 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
			logic1 =0;
 80022ea:	2200      	movs	r2, #0
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e7ee      	b.n	80022d0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
			logic2 =0;
 80022f2:	2200      	movs	r2, #0
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 80022f6:	701a      	strb	r2, [r3, #0]
}
 80022f8:	e7de      	b.n	80022b8 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	40011400 	.word	0x40011400
 8002300:	20000032 	.word	0x20000032
 8002304:	000186a0 	.word	0x000186a0
 8002308:	20000094 	.word	0x20000094
 800230c:	20000098 	.word	0x20000098
 8002310:	2000008c 	.word	0x2000008c

08002314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002316:	46d6      	mov	lr, sl
 8002318:	b500      	push	{lr}
 800231a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	2214      	movs	r2, #20
 800231e:	2100      	movs	r1, #0
 8002320:	a803      	add	r0, sp, #12
 8002322:	f000 fcb3 	bl	8002c8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002326:	4b3b      	ldr	r3, [pc, #236]	; (8002414 <MX_GPIO_Init+0x100>)
 8002328:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800232a:	2204      	movs	r2, #4
 800232c:	4311      	orrs	r1, r2
 800232e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002330:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002332:	400a      	ands	r2, r1
 8002334:	9200      	str	r2, [sp, #0]
 8002336:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800233a:	2501      	movs	r5, #1
 800233c:	432a      	orrs	r2, r5
 800233e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002342:	402a      	ands	r2, r5
 8002344:	9201      	str	r2, [sp, #4]
 8002346:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002348:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800234a:	2202      	movs	r2, #2
 800234c:	4311      	orrs	r1, r2
 800234e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002352:	401a      	ands	r2, r3
 8002354:	9202      	str	r2, [sp, #8]
 8002356:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, uvnitr_odpociva_Pin|cerpadlo_interni_Pin, GPIO_PIN_RESET);
 8002358:	2484      	movs	r4, #132	; 0x84
 800235a:	0064      	lsls	r4, r4, #1
 800235c:	2200      	movs	r2, #0
 800235e:	0021      	movs	r1, r4
 8002360:	482d      	ldr	r0, [pc, #180]	; (8002418 <MX_GPIO_Init+0x104>)
 8002362:	f7fe faa2 	bl	80008aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP4_Pin|STEP1_Pin|STEP3_Pin|STEP2_Pin, GPIO_PIN_RESET);
 8002366:	27f0      	movs	r7, #240	; 0xf0
 8002368:	00bf      	lsls	r7, r7, #2
 800236a:	2200      	movs	r2, #0
 800236c:	0039      	movs	r1, r7
 800236e:	482b      	ldr	r0, [pc, #172]	; (800241c <MX_GPIO_Init+0x108>)
 8002370:	f7fe fa9b 	bl	80008aa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : uvnitr_odpociva_Pin cerpadlo_interni_Pin */
  GPIO_InitStruct.Pin = uvnitr_odpociva_Pin|cerpadlo_interni_Pin;
 8002374:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002376:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2400      	movs	r4, #0
 800237a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800237e:	a903      	add	r1, sp, #12
 8002380:	4825      	ldr	r0, [pc, #148]	; (8002418 <MX_GPIO_Init+0x104>)
 8002382:	f7fe f9b9 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Utrasound_sens2_Pin */
  GPIO_InitStruct.Pin = Utrasound_sens2_Pin;
 8002386:	2310      	movs	r3, #16
 8002388:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800238a:	4e25      	ldr	r6, [pc, #148]	; (8002420 <MX_GPIO_Init+0x10c>)
 800238c:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Utrasound_sens2_GPIO_Port, &GPIO_InitStruct);
 8002390:	a903      	add	r1, sp, #12
 8002392:	4821      	ldr	r0, [pc, #132]	; (8002418 <MX_GPIO_Init+0x104>)
 8002394:	f7fe f9b0 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mikrofon3_Pin EncoderLeft2_Pin EncoderRigth2_Pin EncoderLeft1_Pin 
                           EncoderRigth1_Pin */
  GPIO_InitStruct.Pin = Mikrofon3_Pin|EncoderLeft2_Pin|EncoderRigth2_Pin|EncoderLeft1_Pin 
 8002398:	23f8      	movs	r3, #248	; 0xf8
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	9303      	str	r3, [sp, #12]
                          |EncoderRigth1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800239e:	4b21      	ldr	r3, [pc, #132]	; (8002424 <MX_GPIO_Init+0x110>)
 80023a0:	469a      	mov	sl, r3
 80023a2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a6:	a903      	add	r1, sp, #12
 80023a8:	481c      	ldr	r0, [pc, #112]	; (800241c <MX_GPIO_Init+0x108>)
 80023aa:	f7fe f9a5 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mikrofon1_Pin Mikrofon2_Pin */
  GPIO_InitStruct.Pin = Mikrofon1_Pin|Mikrofon2_Pin;
 80023ae:	23a0      	movs	r3, #160	; 0xa0
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023b4:	4653      	mov	r3, sl
 80023b6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ba:	a903      	add	r1, sp, #12
 80023bc:	4816      	ldr	r0, [pc, #88]	; (8002418 <MX_GPIO_Init+0x104>)
 80023be:	f7fe f99b 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Utrasound_sens1_Pin */
  GPIO_InitStruct.Pin = Utrasound_sens1_Pin;
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80023c8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Utrasound_sens1_GPIO_Port, &GPIO_InitStruct);
 80023cc:	26a0      	movs	r6, #160	; 0xa0
 80023ce:	05f6      	lsls	r6, r6, #23
 80023d0:	a903      	add	r1, sp, #12
 80023d2:	0030      	movs	r0, r6
 80023d4:	f7fe f990 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Tvoje_voda_ziva_Pin */
  GPIO_InitStruct.Pin = Tvoje_voda_ziva_Pin;
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	015b      	lsls	r3, r3, #5
 80023dc:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023de:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Tvoje_voda_ziva_GPIO_Port, &GPIO_InitStruct);
 80023e2:	a903      	add	r1, sp, #12
 80023e4:	0030      	movs	r0, r6
 80023e6:	f7fe f987 	bl	80006f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP4_Pin STEP1_Pin STEP3_Pin STEP2_Pin */
  GPIO_InitStruct.Pin = STEP4_Pin|STEP1_Pin|STEP3_Pin|STEP2_Pin;
 80023ea:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ec:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f2:	a903      	add	r1, sp, #12
 80023f4:	4809      	ldr	r0, [pc, #36]	; (800241c <MX_GPIO_Init+0x108>)
 80023f6:	f7fe f97f 	bl	80006f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2100      	movs	r1, #0
 80023fe:	2007      	movs	r0, #7
 8002400:	f7fe f852 	bl	80004a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002404:	2007      	movs	r0, #7
 8002406:	f7fe f881 	bl	800050c <HAL_NVIC_EnableIRQ>

}
 800240a:	b008      	add	sp, #32
 800240c:	bc04      	pop	{r2}
 800240e:	4692      	mov	sl, r2
 8002410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	40021000 	.word	0x40021000
 8002418:	50000800 	.word	0x50000800
 800241c:	50000400 	.word	0x50000400
 8002420:	10310000 	.word	0x10310000
 8002424:	10110000 	.word	0x10110000

08002428 <MX_DMA_Init>:
{
 8002428:	b500      	push	{lr}
 800242a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800242c:	4a09      	ldr	r2, [pc, #36]	; (8002454 <MX_DMA_Init+0x2c>)
 800242e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002430:	2301      	movs	r3, #1
 8002432:	4319      	orrs	r1, r3
 8002434:	6311      	str	r1, [r2, #48]	; 0x30
 8002436:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002438:	4013      	ands	r3, r2
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800243e:	2200      	movs	r2, #0
 8002440:	2100      	movs	r1, #0
 8002442:	200a      	movs	r0, #10
 8002444:	f7fe f830 	bl	80004a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002448:	200a      	movs	r0, #10
 800244a:	f7fe f85f 	bl	800050c <HAL_NVIC_EnableIRQ>
}
 800244e:	b003      	add	sp, #12
 8002450:	bd00      	pop	{pc}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	40021000 	.word	0x40021000

08002458 <MX_TIM6_Init>:
{
 8002458:	b530      	push	{r4, r5, lr}
 800245a:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800245c:	2208      	movs	r2, #8
 800245e:	2100      	movs	r1, #0
 8002460:	4668      	mov	r0, sp
 8002462:	f000 fc13 	bl	8002c8c <memset>
  htim6.Instance = TIM6;
 8002466:	4c0b      	ldr	r4, [pc, #44]	; (8002494 <MX_TIM6_Init+0x3c>)
 8002468:	4b0b      	ldr	r3, [pc, #44]	; (8002498 <MX_TIM6_Init+0x40>)
 800246a:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 320;
 800246c:	23a0      	movs	r3, #160	; 0xa0
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002472:	2500      	movs	r5, #0
 8002474:	60a5      	str	r5, [r4, #8]
  htim6.Init.Period = 65000;
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <MX_TIM6_Init+0x44>)
 8002478:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800247a:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800247c:	0020      	movs	r0, r4
 800247e:	f7ff f822 	bl	80014c6 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002482:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002484:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002486:	4669      	mov	r1, sp
 8002488:	0020      	movs	r0, r4
 800248a:	f7ff f9e0 	bl	800184e <HAL_TIMEx_MasterConfigSynchronization>
}
 800248e:	b003      	add	sp, #12
 8002490:	bd30      	pop	{r4, r5, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	20000244 	.word	0x20000244
 8002498:	40001000 	.word	0x40001000
 800249c:	0000fde8 	.word	0x0000fde8

080024a0 <MX_TIM2_Init>:
{
 80024a0:	b530      	push	{r4, r5, lr}
 80024a2:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a4:	2210      	movs	r2, #16
 80024a6:	2100      	movs	r1, #0
 80024a8:	a802      	add	r0, sp, #8
 80024aa:	f000 fbef 	bl	8002c8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ae:	2208      	movs	r2, #8
 80024b0:	2100      	movs	r1, #0
 80024b2:	4668      	mov	r0, sp
 80024b4:	f000 fbea 	bl	8002c8c <memset>
  htim2.Instance = TIM2;
 80024b8:	4c0d      	ldr	r4, [pc, #52]	; (80024f0 <MX_TIM2_Init+0x50>)
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	05db      	lsls	r3, r3, #23
 80024be:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 0;
 80024c0:	2500      	movs	r5, #0
 80024c2:	6065      	str	r5, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c4:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 0;
 80024c6:	60e5      	str	r5, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c8:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ca:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024cc:	0020      	movs	r0, r4
 80024ce:	f7fe fffa 	bl	80014c6 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d2:	2380      	movs	r3, #128	; 0x80
 80024d4:	015b      	lsls	r3, r3, #5
 80024d6:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024d8:	a902      	add	r1, sp, #8
 80024da:	0020      	movs	r0, r4
 80024dc:	f7ff f8b0 	bl	8001640 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e0:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e2:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024e4:	4669      	mov	r1, sp
 80024e6:	0020      	movs	r0, r4
 80024e8:	f7ff f9b1 	bl	800184e <HAL_TIMEx_MasterConfigSynchronization>
}
 80024ec:	b007      	add	sp, #28
 80024ee:	bd30      	pop	{r4, r5, pc}
 80024f0:	20000280 	.word	0x20000280

080024f4 <MX_TIM3_Init>:
{
 80024f4:	b530      	push	{r4, r5, lr}
 80024f6:	b08b      	sub	sp, #44	; 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024f8:	2210      	movs	r2, #16
 80024fa:	2100      	movs	r1, #0
 80024fc:	a806      	add	r0, sp, #24
 80024fe:	f000 fbc5 	bl	8002c8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002502:	2208      	movs	r2, #8
 8002504:	2100      	movs	r1, #0
 8002506:	a804      	add	r0, sp, #16
 8002508:	f000 fbc0 	bl	8002c8c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800250c:	2210      	movs	r2, #16
 800250e:	2100      	movs	r1, #0
 8002510:	4668      	mov	r0, sp
 8002512:	f000 fbbb 	bl	8002c8c <memset>
  htim3.Instance = TIM3;
 8002516:	4c21      	ldr	r4, [pc, #132]	; (800259c <MX_TIM3_Init+0xa8>)
 8002518:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <MX_TIM3_Init+0xac>)
 800251a:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 320;
 800251c:	23a0      	movs	r3, #160	; 0xa0
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002522:	2500      	movs	r5, #0
 8002524:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 1000;
 8002526:	23fa      	movs	r3, #250	; 0xfa
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800252c:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800252e:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002530:	0020      	movs	r0, r4
 8002532:	f7fe ffc8 	bl	80014c6 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002536:	2380      	movs	r3, #128	; 0x80
 8002538:	015b      	lsls	r3, r3, #5
 800253a:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800253c:	a906      	add	r1, sp, #24
 800253e:	0020      	movs	r0, r4
 8002540:	f7ff f87e 	bl	8001640 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002544:	0020      	movs	r0, r4
 8002546:	f7fe ffd9 	bl	80014fc <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800254a:	9504      	str	r5, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254c:	9505      	str	r5, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800254e:	a904      	add	r1, sp, #16
 8002550:	0020      	movs	r0, r4
 8002552:	f7ff f97c 	bl	800184e <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002556:	2360      	movs	r3, #96	; 0x60
 8002558:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 800255a:	9501      	str	r5, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800255c:	9502      	str	r5, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800255e:	9503      	str	r5, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002560:	2200      	movs	r2, #0
 8002562:	4669      	mov	r1, sp
 8002564:	0020      	movs	r0, r4
 8002566:	f7fe fff5 	bl	8001554 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 800256a:	2104      	movs	r1, #4
 800256c:	0020      	movs	r0, r4
 800256e:	f7ff f999 	bl	80018a4 <HAL_TIMEx_RemapConfig>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002572:	2204      	movs	r2, #4
 8002574:	4669      	mov	r1, sp
 8002576:	0020      	movs	r0, r4
 8002578:	f7fe ffec 	bl	8001554 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800257c:	2208      	movs	r2, #8
 800257e:	4669      	mov	r1, sp
 8002580:	0020      	movs	r0, r4
 8002582:	f7fe ffe7 	bl	8001554 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002586:	220c      	movs	r2, #12
 8002588:	4669      	mov	r1, sp
 800258a:	0020      	movs	r0, r4
 800258c:	f7fe ffe2 	bl	8001554 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 8002590:	0020      	movs	r0, r4
 8002592:	f000 f9db 	bl	800294c <HAL_TIM_MspPostInit>
}
 8002596:	b00b      	add	sp, #44	; 0x2c
 8002598:	bd30      	pop	{r4, r5, pc}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	200000bc 	.word	0x200000bc
 80025a0:	40000400 	.word	0x40000400

080025a4 <MX_TIM22_Init>:
{
 80025a4:	b530      	push	{r4, r5, lr}
 80025a6:	b08b      	sub	sp, #44	; 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025a8:	2210      	movs	r2, #16
 80025aa:	2100      	movs	r1, #0
 80025ac:	a806      	add	r0, sp, #24
 80025ae:	f000 fb6d 	bl	8002c8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b2:	2208      	movs	r2, #8
 80025b4:	2100      	movs	r1, #0
 80025b6:	a804      	add	r0, sp, #16
 80025b8:	f000 fb68 	bl	8002c8c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025bc:	2210      	movs	r2, #16
 80025be:	2100      	movs	r1, #0
 80025c0:	4668      	mov	r0, sp
 80025c2:	f000 fb63 	bl	8002c8c <memset>
  htim22.Instance = TIM22;
 80025c6:	4c19      	ldr	r4, [pc, #100]	; (800262c <MX_TIM22_Init+0x88>)
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <MX_TIM22_Init+0x8c>)
 80025ca:	6023      	str	r3, [r4, #0]
  htim22.Init.Prescaler = 32;
 80025cc:	2320      	movs	r3, #32
 80025ce:	6063      	str	r3, [r4, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d0:	2500      	movs	r5, #0
 80025d2:	60a5      	str	r5, [r4, #8]
  htim22.Init.Period = 65000;
 80025d4:	4b17      	ldr	r3, [pc, #92]	; (8002634 <MX_TIM22_Init+0x90>)
 80025d6:	60e3      	str	r3, [r4, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d8:	6125      	str	r5, [r4, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025da:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 80025dc:	0020      	movs	r0, r4
 80025de:	f7fe ff72 	bl	80014c6 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	015b      	lsls	r3, r3, #5
 80025e6:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 80025e8:	a906      	add	r1, sp, #24
 80025ea:	0020      	movs	r0, r4
 80025ec:	f7ff f828 	bl	8001640 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 80025f0:	0020      	movs	r0, r4
 80025f2:	f7fe ff83 	bl	80014fc <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f6:	9504      	str	r5, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f8:	9505      	str	r5, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80025fa:	a904      	add	r1, sp, #16
 80025fc:	0020      	movs	r0, r4
 80025fe:	f7ff f926 	bl	800184e <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002602:	2360      	movs	r3, #96	; 0x60
 8002604:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 10;
 8002606:	3b56      	subs	r3, #86	; 0x56
 8002608:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800260a:	9502      	str	r5, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800260c:	9503      	str	r5, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800260e:	2200      	movs	r2, #0
 8002610:	4669      	mov	r1, sp
 8002612:	0020      	movs	r0, r4
 8002614:	f7fe ff9e 	bl	8001554 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIMEx_RemapConfig(&htim22, TIM3_TI1_GPIO) != HAL_OK)
 8002618:	2104      	movs	r1, #4
 800261a:	0020      	movs	r0, r4
 800261c:	f7ff f942 	bl	80018a4 <HAL_TIMEx_RemapConfig>
  HAL_TIM_MspPostInit(&htim22);
 8002620:	0020      	movs	r0, r4
 8002622:	f000 f993 	bl	800294c <HAL_TIM_MspPostInit>
}
 8002626:	b00b      	add	sp, #44	; 0x2c
 8002628:	bd30      	pop	{r4, r5, pc}
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	20000188 	.word	0x20000188
 8002630:	40011400 	.word	0x40011400
 8002634:	0000fde8 	.word	0x0000fde8

08002638 <MX_USART1_UART_Init>:
{
 8002638:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 800263a:	4809      	ldr	r0, [pc, #36]	; (8002660 <MX_USART1_UART_Init+0x28>)
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_USART1_UART_Init+0x2c>)
 800263e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8002640:	2396      	movs	r3, #150	; 0x96
 8002642:	019b      	lsls	r3, r3, #6
 8002644:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002646:	2300      	movs	r3, #0
 8002648:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800264a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800264c:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800264e:	220c      	movs	r2, #12
 8002650:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002652:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002654:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002656:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002658:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800265a:	f7ff fd83 	bl	8002164 <HAL_UART_Init>
}
 800265e:	bd10      	pop	{r4, pc}
 8002660:	200001c4 	.word	0x200001c4
 8002664:	40013800 	.word	0x40013800

08002668 <SystemClock_Config>:
{
 8002668:	b530      	push	{r4, r5, lr}
 800266a:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800266c:	2238      	movs	r2, #56	; 0x38
 800266e:	2100      	movs	r1, #0
 8002670:	a810      	add	r0, sp, #64	; 0x40
 8002672:	f000 fb0b 	bl	8002c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002676:	2214      	movs	r2, #20
 8002678:	2100      	movs	r1, #0
 800267a:	a80b      	add	r0, sp, #44	; 0x2c
 800267c:	f000 fb06 	bl	8002c8c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002680:	2228      	movs	r2, #40	; 0x28
 8002682:	2100      	movs	r1, #0
 8002684:	a801      	add	r0, sp, #4
 8002686:	f000 fb01 	bl	8002c8c <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800268a:	4916      	ldr	r1, [pc, #88]	; (80026e4 <SystemClock_Config+0x7c>)
 800268c:	680b      	ldr	r3, [r1, #0]
 800268e:	4a16      	ldr	r2, [pc, #88]	; (80026e8 <SystemClock_Config+0x80>)
 8002690:	401a      	ands	r2, r3
 8002692:	2380      	movs	r3, #128	; 0x80
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	4313      	orrs	r3, r2
 8002698:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800269a:	2302      	movs	r3, #2
 800269c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800269e:	2501      	movs	r5, #1
 80026a0:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026a2:	2210      	movs	r2, #16
 80026a4:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026a6:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026a8:	2400      	movs	r4, #0
 80026aa:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	02db      	lsls	r3, r3, #11
 80026b0:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80026b2:	2380      	movs	r3, #128	; 0x80
 80026b4:	03db      	lsls	r3, r3, #15
 80026b6:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026b8:	a810      	add	r0, sp, #64	; 0x40
 80026ba:	f7fe f955 	bl	8000968 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026be:	230f      	movs	r3, #15
 80026c0:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026c2:	3b0c      	subs	r3, #12
 80026c4:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026c6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026c8:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026ca:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80026cc:	2101      	movs	r1, #1
 80026ce:	a80b      	add	r0, sp, #44	; 0x2c
 80026d0:	f7fe fc0c 	bl	8000eec <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026d4:	9501      	str	r5, [sp, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026d6:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026d8:	a801      	add	r0, sp, #4
 80026da:	f7fe fd01 	bl	80010e0 <HAL_RCCEx_PeriphCLKConfig>
}
 80026de:	b01f      	add	sp, #124	; 0x7c
 80026e0:	bd30      	pop	{r4, r5, pc}
 80026e2:	46c0      	nop			; (mov r8, r8)
 80026e4:	40007000 	.word	0x40007000
 80026e8:	ffffe7ff 	.word	0xffffe7ff

080026ec <main>:
{
 80026ec:	b510      	push	{r4, lr}
  HAL_Init();
 80026ee:	f7fd feb9 	bl	8000464 <HAL_Init>
  SystemClock_Config();
 80026f2:	f7ff ffb9 	bl	8002668 <SystemClock_Config>
  MX_GPIO_Init();
 80026f6:	f7ff fe0d 	bl	8002314 <MX_GPIO_Init>
  MX_DMA_Init();
 80026fa:	f7ff fe95 	bl	8002428 <MX_DMA_Init>
  MX_TIM3_Init();
 80026fe:	f7ff fef9 	bl	80024f4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002702:	f7ff ff99 	bl	8002638 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8002706:	f7ff fea7 	bl	8002458 <MX_TIM6_Init>
  MX_TIM22_Init();
 800270a:	f7ff ff4b 	bl	80025a4 <MX_TIM22_Init>
  MX_TIM2_Init();
 800270e:	f7ff fec7 	bl	80024a0 <MX_TIM2_Init>
  start_motor_control(&htim3);
 8002712:	480e      	ldr	r0, [pc, #56]	; (800274c <main+0x60>)
 8002714:	f000 f820 	bl	8002758 <start_motor_control>
  init_PID();
 8002718:	f000 f856 	bl	80027c8 <init_PID>
  init_PID_ultrazvuk();
 800271c:	f000 f882 	bl	8002824 <init_PID_ultrazvuk>
  start_encoder();
 8002720:	f000 f8b4 	bl	800288c <start_encoder>
 8002724:	e004      	b.n	8002730 <main+0x44>
		  HAL_GPIO_WritePin(uvnitr_odpociva_GPIO_Port,uvnitr_odpociva_Pin,GPIO_PIN_RESET);
 8002726:	2200      	movs	r2, #0
 8002728:	2108      	movs	r1, #8
 800272a:	4809      	ldr	r0, [pc, #36]	; (8002750 <main+0x64>)
 800272c:	f7fe f8bd 	bl	80008aa <HAL_GPIO_WritePin>
	  je_voda = HAL_GPIO_ReadPin(Tvoje_voda_ziva_GPIO_Port,Tvoje_voda_ziva_Pin);
 8002730:	2180      	movs	r1, #128	; 0x80
 8002732:	0149      	lsls	r1, r1, #5
 8002734:	20a0      	movs	r0, #160	; 0xa0
 8002736:	05c0      	lsls	r0, r0, #23
 8002738:	f7fe f8b0 	bl	800089c <HAL_GPIO_ReadPin>
	  if (je_voda == GPIO_PIN_SET){
 800273c:	2801      	cmp	r0, #1
 800273e:	d0f2      	beq.n	8002726 <main+0x3a>
		  HAL_GPIO_WritePin(uvnitr_odpociva_GPIO_Port,uvnitr_odpociva_Pin,GPIO_PIN_SET);
 8002740:	2201      	movs	r2, #1
 8002742:	2108      	movs	r1, #8
 8002744:	4802      	ldr	r0, [pc, #8]	; (8002750 <main+0x64>)
 8002746:	f7fe f8b0 	bl	80008aa <HAL_GPIO_WritePin>
 800274a:	e7f1      	b.n	8002730 <main+0x44>
 800274c:	200000bc 	.word	0x200000bc
 8002750:	50000800 	.word	0x50000800

08002754 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002754:	4770      	bx	lr
	...

08002758 <start_motor_control>:
			timer2= HAL_GetTick()+10; //frequency of PID regulator cca 10ms;
		}

}

void start_motor_control(TIM_HandleTypeDef *htim){
 8002758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800275a:	b083      	sub	sp, #12
	speed1 = 0;
 800275c:	4c15      	ldr	r4, [pc, #84]	; (80027b4 <start_motor_control+0x5c>)
 800275e:	2300      	movs	r3, #0
 8002760:	8023      	strh	r3, [r4, #0]
	speed2 = 0;
 8002762:	4f15      	ldr	r7, [pc, #84]	; (80027b8 <start_motor_control+0x60>)
 8002764:	803b      	strh	r3, [r7, #0]
	speed3 = 0;
 8002766:	4e15      	ldr	r6, [pc, #84]	; (80027bc <start_motor_control+0x64>)
 8002768:	8033      	strh	r3, [r6, #0]
	speed4 = 0;
 800276a:	4d15      	ldr	r5, [pc, #84]	; (80027c0 <start_motor_control+0x68>)
 800276c:	802b      	strh	r3, [r5, #0]
	HAL_TIM_PWM_Init(htim);
 800276e:	9001      	str	r0, [sp, #4]
 8002770:	f7fe fec4 	bl	80014fc <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_1);
 8002774:	2100      	movs	r1, #0
 8002776:	9801      	ldr	r0, [sp, #4]
 8002778:	f7fe feda 	bl	8001530 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_2);
 800277c:	2104      	movs	r1, #4
 800277e:	9801      	ldr	r0, [sp, #4]
 8002780:	f7fe fed6 	bl	8001530 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_3);
 8002784:	2108      	movs	r1, #8
 8002786:	9801      	ldr	r0, [sp, #4]
 8002788:	f7fe fed2 	bl	8001530 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,TIM_CHANNEL_4);
 800278c:	210c      	movs	r1, #12
 800278e:	9801      	ldr	r0, [sp, #4]
 8002790:	f7fe fece 	bl	8001530 <HAL_TIM_PWM_Start>
	TIM3->CCR1 = speed1;
 8002794:	2300      	movs	r3, #0
 8002796:	5ee2      	ldrsh	r2, [r4, r3]
 8002798:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <start_motor_control+0x6c>)
 800279a:	635a      	str	r2, [r3, #52]	; 0x34
    TIM3->CCR2 = speed2;
 800279c:	2100      	movs	r1, #0
 800279e:	5e7a      	ldrsh	r2, [r7, r1]
 80027a0:	639a      	str	r2, [r3, #56]	; 0x38
    TIM3->CCR3 = speed3;
 80027a2:	2100      	movs	r1, #0
 80027a4:	5e72      	ldrsh	r2, [r6, r1]
 80027a6:	63da      	str	r2, [r3, #60]	; 0x3c
    TIM3->CCR4 = speed4;
 80027a8:	2100      	movs	r1, #0
 80027aa:	5e6a      	ldrsh	r2, [r5, r1]
 80027ac:	641a      	str	r2, [r3, #64]	; 0x40
}
 80027ae:	b003      	add	sp, #12
 80027b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	200000b0 	.word	0x200000b0
 80027b8:	20000044 	.word	0x20000044
 80027bc:	20000078 	.word	0x20000078
 80027c0:	20000030 	.word	0x20000030
 80027c4:	40000400 	.word	0x40000400

080027c8 <init_PID>:
	}
	return variable;
}

void init_PID(void){
	chan1 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 80027c8:	2300      	movs	r3, #0
 80027ca:	4a0c      	ldr	r2, [pc, #48]	; (80027fc <init_PID+0x34>)
 80027cc:	8013      	strh	r3, [r2, #0]
	chan2 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 80027ce:	4a0c      	ldr	r2, [pc, #48]	; (8002800 <init_PID+0x38>)
 80027d0:	8013      	strh	r3, [r2, #0]
	Kp = 400;
 80027d2:	21c8      	movs	r1, #200	; 0xc8
 80027d4:	0049      	lsls	r1, r1, #1
 80027d6:	4a0b      	ldr	r2, [pc, #44]	; (8002804 <init_PID+0x3c>)
 80027d8:	6011      	str	r1, [r2, #0]
	Ki = 0.02 ;
 80027da:	490b      	ldr	r1, [pc, #44]	; (8002808 <init_PID+0x40>)
 80027dc:	4a0b      	ldr	r2, [pc, #44]	; (800280c <init_PID+0x44>)
 80027de:	6011      	str	r1, [r2, #0]
	Kd = 10 ;
 80027e0:	210a      	movs	r1, #10
 80027e2:	4a0b      	ldr	r2, [pc, #44]	; (8002810 <init_PID+0x48>)
 80027e4:	6011      	str	r1, [r2, #0]
	Integral = 0;
 80027e6:	2200      	movs	r2, #0
 80027e8:	490a      	ldr	r1, [pc, #40]	; (8002814 <init_PID+0x4c>)
 80027ea:	600a      	str	r2, [r1, #0]
	LastError = 0;
 80027ec:	490a      	ldr	r1, [pc, #40]	; (8002818 <init_PID+0x50>)
 80027ee:	600a      	str	r2, [r1, #0]
	Derivate = 0;
 80027f0:	490a      	ldr	r1, [pc, #40]	; (800281c <init_PID+0x54>)
 80027f2:	600a      	str	r2, [r1, #0]
    timer = 0;
 80027f4:	4a0a      	ldr	r2, [pc, #40]	; (8002820 <init_PID+0x58>)
 80027f6:	6013      	str	r3, [r2, #0]
}
 80027f8:	4770      	bx	lr
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	20000070 	.word	0x20000070
 8002800:	200000b4 	.word	0x200000b4
 8002804:	200000a8 	.word	0x200000a8
 8002808:	3ca3d70a 	.word	0x3ca3d70a
 800280c:	20000050 	.word	0x20000050
 8002810:	20000090 	.word	0x20000090
 8002814:	200000a4 	.word	0x200000a4
 8002818:	20000060 	.word	0x20000060
 800281c:	20000028 	.word	0x20000028
 8002820:	20000048 	.word	0x20000048

08002824 <init_PID_ultrazvuk>:

void init_PID_ultrazvuk(void){
	chan1 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 8002824:	2300      	movs	r3, #0
 8002826:	4a0e      	ldr	r2, [pc, #56]	; (8002860 <init_PID_ultrazvuk+0x3c>)
 8002828:	8013      	strh	r3, [r2, #0]
	chan2 = 0; //cas za jaky se posunulo kolo o hel...pjde zpesnit kdy pidme 4 kanly ale zatm snad sta tak
 800282a:	4a0e      	ldr	r2, [pc, #56]	; (8002864 <init_PID_ultrazvuk+0x40>)
 800282c:	8013      	strh	r3, [r2, #0]
	Kp2 = 400;
 800282e:	21c8      	movs	r1, #200	; 0xc8
 8002830:	0049      	lsls	r1, r1, #1
 8002832:	4a0d      	ldr	r2, [pc, #52]	; (8002868 <init_PID_ultrazvuk+0x44>)
 8002834:	6011      	str	r1, [r2, #0]
	Ki2 = 0.02 ;
 8002836:	490d      	ldr	r1, [pc, #52]	; (800286c <init_PID_ultrazvuk+0x48>)
 8002838:	4a0d      	ldr	r2, [pc, #52]	; (8002870 <init_PID_ultrazvuk+0x4c>)
 800283a:	6011      	str	r1, [r2, #0]
	Kd2 = 10 ;
 800283c:	210a      	movs	r1, #10
 800283e:	4a0d      	ldr	r2, [pc, #52]	; (8002874 <init_PID_ultrazvuk+0x50>)
 8002840:	6011      	str	r1, [r2, #0]
	Integral2 = 0;
 8002842:	2200      	movs	r2, #0
 8002844:	490c      	ldr	r1, [pc, #48]	; (8002878 <init_PID_ultrazvuk+0x54>)
 8002846:	600a      	str	r2, [r1, #0]
	LastError2 = 0;
 8002848:	490c      	ldr	r1, [pc, #48]	; (800287c <init_PID_ultrazvuk+0x58>)
 800284a:	600a      	str	r2, [r1, #0]
	Derivate2 = 0;
 800284c:	490c      	ldr	r1, [pc, #48]	; (8002880 <init_PID_ultrazvuk+0x5c>)
 800284e:	600a      	str	r2, [r1, #0]
    timer2 = 0;
 8002850:	4a0c      	ldr	r2, [pc, #48]	; (8002884 <init_PID_ultrazvuk+0x60>)
 8002852:	6013      	str	r3, [r2, #0]
    etalon=500;
 8002854:	22fa      	movs	r2, #250	; 0xfa
 8002856:	0052      	lsls	r2, r2, #1
 8002858:	4b0b      	ldr	r3, [pc, #44]	; (8002888 <init_PID_ultrazvuk+0x64>)
 800285a:	601a      	str	r2, [r3, #0]
}
 800285c:	4770      	bx	lr
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	20000070 	.word	0x20000070
 8002864:	200000b4 	.word	0x200000b4
 8002868:	200000ac 	.word	0x200000ac
 800286c:	3ca3d70a 	.word	0x3ca3d70a
 8002870:	200000a0 	.word	0x200000a0
 8002874:	20000040 	.word	0x20000040
 8002878:	20000058 	.word	0x20000058
 800287c:	20000034 	.word	0x20000034
 8002880:	2000002c 	.word	0x2000002c
 8002884:	20000054 	.word	0x20000054
 8002888:	2000007c 	.word	0x2000007c

0800288c <start_encoder>:

void start_encoder(void){
    distance1 = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	4a02      	ldr	r2, [pc, #8]	; (8002898 <start_encoder+0xc>)
 8002890:	6013      	str	r3, [r2, #0]
    distance2 = 0;
 8002892:	4a02      	ldr	r2, [pc, #8]	; (800289c <start_encoder+0x10>)
 8002894:	6013      	str	r3, [r2, #0]
}
 8002896:	4770      	bx	lr
 8002898:	20000074 	.word	0x20000074
 800289c:	20000088 	.word	0x20000088

080028a0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_MspInit+0x18>)
 80028a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028a4:	2101      	movs	r1, #1
 80028a6:	430a      	orrs	r2, r1
 80028a8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80028aa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80028ac:	2280      	movs	r2, #128	; 0x80
 80028ae:	0552      	lsls	r2, r2, #21
 80028b0:	430a      	orrs	r2, r1
 80028b2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028b4:	4770      	bx	lr
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	40021000 	.word	0x40021000

080028bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028bc:	b510      	push	{r4, lr}

  if(htim_base->Instance==TIM2)
 80028be:	6803      	ldr	r3, [r0, #0]
 80028c0:	2280      	movs	r2, #128	; 0x80
 80028c2:	05d2      	lsls	r2, r2, #23
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d009      	beq.n	80028dc <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80028c8:	4a1c      	ldr	r2, [pc, #112]	; (800293c <HAL_TIM_Base_MspInit+0x80>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00c      	beq.n	80028e8 <HAL_TIM_Base_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 80028ce:	4a1c      	ldr	r2, [pc, #112]	; (8002940 <HAL_TIM_Base_MspInit+0x84>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d017      	beq.n	8002904 <HAL_TIM_Base_MspInit+0x48>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM22)
 80028d4:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_TIM_Base_MspInit+0x88>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d022      	beq.n	8002920 <HAL_TIM_Base_MspInit+0x64>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 80028da:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028dc:	4a1a      	ldr	r2, [pc, #104]	; (8002948 <HAL_TIM_Base_MspInit+0x8c>)
 80028de:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80028e0:	2101      	movs	r1, #1
 80028e2:	430b      	orrs	r3, r1
 80028e4:	6393      	str	r3, [r2, #56]	; 0x38
 80028e6:	e7f8      	b.n	80028da <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028e8:	4a17      	ldr	r2, [pc, #92]	; (8002948 <HAL_TIM_Base_MspInit+0x8c>)
 80028ea:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80028ec:	2102      	movs	r1, #2
 80028ee:	430b      	orrs	r3, r1
 80028f0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2100      	movs	r1, #0
 80028f6:	2010      	movs	r0, #16
 80028f8:	f7fd fdd6 	bl	80004a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028fc:	2010      	movs	r0, #16
 80028fe:	f7fd fe05 	bl	800050c <HAL_NVIC_EnableIRQ>
 8002902:	e7ea      	b.n	80028da <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002904:	4a10      	ldr	r2, [pc, #64]	; (8002948 <HAL_TIM_Base_MspInit+0x8c>)
 8002906:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002908:	2110      	movs	r1, #16
 800290a:	430b      	orrs	r3, r1
 800290c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800290e:	2200      	movs	r2, #0
 8002910:	2100      	movs	r1, #0
 8002912:	2011      	movs	r0, #17
 8002914:	f7fd fdc8 	bl	80004a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002918:	2011      	movs	r0, #17
 800291a:	f7fd fdf7 	bl	800050c <HAL_NVIC_EnableIRQ>
 800291e:	e7dc      	b.n	80028da <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002920:	4a09      	ldr	r2, [pc, #36]	; (8002948 <HAL_TIM_Base_MspInit+0x8c>)
 8002922:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002924:	2120      	movs	r1, #32
 8002926:	430b      	orrs	r3, r1
 8002928:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2100      	movs	r1, #0
 800292e:	2016      	movs	r0, #22
 8002930:	f7fd fdba 	bl	80004a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8002934:	2016      	movs	r0, #22
 8002936:	f7fd fde9 	bl	800050c <HAL_NVIC_EnableIRQ>
}
 800293a:	e7ce      	b.n	80028da <HAL_TIM_Base_MspInit+0x1e>
 800293c:	40000400 	.word	0x40000400
 8002940:	40001000 	.word	0x40001000
 8002944:	40011400 	.word	0x40011400
 8002948:	40021000 	.word	0x40021000

0800294c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800294c:	b510      	push	{r4, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002952:	2214      	movs	r2, #20
 8002954:	2100      	movs	r1, #0
 8002956:	a803      	add	r0, sp, #12
 8002958:	f000 f998 	bl	8002c8c <memset>
  if(htim->Instance==TIM3)
 800295c:	6823      	ldr	r3, [r4, #0]
 800295e:	4a20      	ldr	r2, [pc, #128]	; (80029e0 <HAL_TIM_MspPostInit+0x94>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d004      	beq.n	800296e <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM22)
 8002964:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <HAL_TIM_MspPostInit+0x98>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d027      	beq.n	80029ba <HAL_TIM_MspPostInit+0x6e>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 800296a:	b008      	add	sp, #32
 800296c:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800296e:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <HAL_TIM_MspPostInit+0x9c>)
 8002970:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002972:	2201      	movs	r2, #1
 8002974:	4311      	orrs	r1, r2
 8002976:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002978:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800297a:	400a      	ands	r2, r1
 800297c:	9200      	str	r2, [sp, #0]
 800297e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002982:	2402      	movs	r4, #2
 8002984:	4322      	orrs	r2, r4
 8002986:	62da      	str	r2, [r3, #44]	; 0x2c
 8002988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298a:	4023      	ands	r3, r4
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWMmotorRight1_Pin|PWMmotorRight2_Pin;
 8002990:	23c0      	movs	r3, #192	; 0xc0
 8002992:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002994:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002996:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	a903      	add	r1, sp, #12
 800299a:	20a0      	movs	r0, #160	; 0xa0
 800299c:	05c0      	lsls	r0, r0, #23
 800299e:	f7fd feab 	bl	80006f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWMmotorLeft1_Pin|PWMmotorLeft2_Pin;
 80029a2:	2303      	movs	r3, #3
 80029a4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ac:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029ae:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b0:	a903      	add	r1, sp, #12
 80029b2:	480e      	ldr	r0, [pc, #56]	; (80029ec <HAL_TIM_MspPostInit+0xa0>)
 80029b4:	f7fd fea0 	bl	80006f8 <HAL_GPIO_Init>
 80029b8:	e7d7      	b.n	800296a <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <HAL_TIM_MspPostInit+0x9c>)
 80029bc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80029be:	2304      	movs	r3, #4
 80029c0:	4319      	orrs	r1, r3
 80029c2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80029c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029c6:	4013      	ands	r3, r2
 80029c8:	9302      	str	r3, [sp, #8]
 80029ca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = Ultrasound_PWM_Pin;
 80029cc:	2340      	movs	r3, #64	; 0x40
 80029ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	3b3e      	subs	r3, #62	; 0x3e
 80029d2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(Ultrasound_PWM_GPIO_Port, &GPIO_InitStruct);
 80029d4:	a903      	add	r1, sp, #12
 80029d6:	4806      	ldr	r0, [pc, #24]	; (80029f0 <HAL_TIM_MspPostInit+0xa4>)
 80029d8:	f7fd fe8e 	bl	80006f8 <HAL_GPIO_Init>
}
 80029dc:	e7c5      	b.n	800296a <HAL_TIM_MspPostInit+0x1e>
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	40000400 	.word	0x40000400
 80029e4:	40011400 	.word	0x40011400
 80029e8:	40021000 	.word	0x40021000
 80029ec:	50000400 	.word	0x50000400
 80029f0:	50000800 	.word	0x50000800

080029f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029f4:	b530      	push	{r4, r5, lr}
 80029f6:	b087      	sub	sp, #28
 80029f8:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fa:	2214      	movs	r2, #20
 80029fc:	2100      	movs	r1, #0
 80029fe:	a801      	add	r0, sp, #4
 8002a00:	f000 f944 	bl	8002c8c <memset>
  if(huart->Instance==USART1)
 8002a04:	4b2d      	ldr	r3, [pc, #180]	; (8002abc <HAL_UART_MspInit+0xc8>)
 8002a06:	6822      	ldr	r2, [r4, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a0c:	b007      	add	sp, #28
 8002a0e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a10:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <HAL_UART_MspInit+0xcc>)
 8002a12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	01d2      	lsls	r2, r2, #7
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a1e:	2201      	movs	r2, #1
 8002a20:	4311      	orrs	r1, r2
 8002a22:	62d9      	str	r1, [r3, #44]	; 0x2c
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	401a      	ands	r2, r3
 8002a28:	9200      	str	r2, [sp, #0]
 8002a2a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a2c:	23c0      	movs	r3, #192	; 0xc0
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a32:	2302      	movs	r3, #2
 8002a34:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a36:	2503      	movs	r5, #3
 8002a38:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3e:	a901      	add	r1, sp, #4
 8002a40:	20a0      	movs	r0, #160	; 0xa0
 8002a42:	05c0      	lsls	r0, r0, #23
 8002a44:	f7fd fe58 	bl	80006f8 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002a48:	481e      	ldr	r0, [pc, #120]	; (8002ac4 <HAL_UART_MspInit+0xd0>)
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	; (8002ac8 <HAL_UART_MspInit+0xd4>)
 8002a4c:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_3;
 8002a4e:	6045      	str	r5, [r0, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a50:	2310      	movs	r3, #16
 8002a52:	6083      	str	r3, [r0, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a58:	2280      	movs	r2, #128	; 0x80
 8002a5a:	6102      	str	r2, [r0, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a5c:	6143      	str	r3, [r0, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a5e:	6183      	str	r3, [r0, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a60:	61c3      	str	r3, [r0, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a62:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a64:	f7fd fd78 	bl	8000558 <HAL_DMA_Init>
 8002a68:	2800      	cmp	r0, #0
 8002a6a:	d120      	bne.n	8002aae <HAL_UART_MspInit+0xba>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002a6c:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_UART_MspInit+0xd0>)
 8002a6e:	66a3      	str	r3, [r4, #104]	; 0x68
 8002a70:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8002a72:	4816      	ldr	r0, [pc, #88]	; (8002acc <HAL_UART_MspInit+0xd8>)
 8002a74:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <HAL_UART_MspInit+0xdc>)
 8002a76:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a80:	60c3      	str	r3, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	6102      	str	r2, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a86:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a88:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a8a:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a8c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a8e:	f7fd fd63 	bl	8000558 <HAL_DMA_Init>
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d10e      	bne.n	8002ab4 <HAL_UART_MspInit+0xc0>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002a96:	4b0d      	ldr	r3, [pc, #52]	; (8002acc <HAL_UART_MspInit+0xd8>)
 8002a98:	66e3      	str	r3, [r4, #108]	; 0x6c
 8002a9a:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	201b      	movs	r0, #27
 8002aa2:	f7fd fd01 	bl	80004a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002aa6:	201b      	movs	r0, #27
 8002aa8:	f7fd fd30 	bl	800050c <HAL_NVIC_EnableIRQ>
}
 8002aac:	e7ae      	b.n	8002a0c <HAL_UART_MspInit+0x18>
      Error_Handler();
 8002aae:	f7ff fe51 	bl	8002754 <Error_Handler>
 8002ab2:	e7db      	b.n	8002a6c <HAL_UART_MspInit+0x78>
      Error_Handler();
 8002ab4:	f7ff fe4e 	bl	8002754 <Error_Handler>
 8002ab8:	e7ed      	b.n	8002a96 <HAL_UART_MspInit+0xa2>
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40013800 	.word	0x40013800
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	200000f8 	.word	0x200000f8
 8002ac8:	4002001c 	.word	0x4002001c
 8002acc:	20000140 	.word	0x20000140
 8002ad0:	40020030 	.word	0x40020030

08002ad4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ad4:	4770      	bx	lr

08002ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad6:	e7fe      	b.n	8002ad6 <HardFault_Handler>

08002ad8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ad8:	4770      	bx	lr

08002ada <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ada:	4770      	bx	lr

08002adc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002adc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ade:	f7fd fcd5 	bl	800048c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ae2:	bd10      	pop	{r4, pc}

08002ae4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002ae4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002ae6:	2010      	movs	r0, #16
 8002ae8:	f7fd fee6 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002aec:	2080      	movs	r0, #128	; 0x80
 8002aee:	f7fd fee3 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002af2:	2080      	movs	r0, #128	; 0x80
 8002af4:	0040      	lsls	r0, r0, #1
 8002af6:	f7fd fedf 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002afa:	2080      	movs	r0, #128	; 0x80
 8002afc:	0080      	lsls	r0, r0, #2
 8002afe:	f7fd fedb 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002b02:	2080      	movs	r0, #128	; 0x80
 8002b04:	0100      	lsls	r0, r0, #4
 8002b06:	f7fd fed7 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002b0a:	2080      	movs	r0, #128	; 0x80
 8002b0c:	0140      	lsls	r0, r0, #5
 8002b0e:	f7fd fed3 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002b12:	2080      	movs	r0, #128	; 0x80
 8002b14:	0180      	lsls	r0, r0, #6
 8002b16:	f7fd fecf 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002b1a:	2080      	movs	r0, #128	; 0x80
 8002b1c:	01c0      	lsls	r0, r0, #7
 8002b1e:	f7fd fecb 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002b22:	2080      	movs	r0, #128	; 0x80
 8002b24:	0200      	lsls	r0, r0, #8
 8002b26:	f7fd fec7 	bl	80008b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002b2a:	bd10      	pop	{r4, pc}

08002b2c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002b2c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002b2e:	4803      	ldr	r0, [pc, #12]	; (8002b3c <DMA1_Channel2_3_IRQHandler+0x10>)
 8002b30:	f7fd fd85 	bl	800063e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002b36:	f7fd fd82 	bl	800063e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002b3a:	bd10      	pop	{r4, pc}
 8002b3c:	200000f8 	.word	0x200000f8
 8002b40:	20000140 	.word	0x20000140

08002b44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b46:	4802      	ldr	r0, [pc, #8]	; (8002b50 <TIM3_IRQHandler+0xc>)
 8002b48:	f7fe fdf0 	bl	800172c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b4c:	bd10      	pop	{r4, pc}
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	200000bc 	.word	0x200000bc

08002b54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b56:	4802      	ldr	r0, [pc, #8]	; (8002b60 <TIM6_DAC_IRQHandler+0xc>)
 8002b58:	f7fe fde8 	bl	800172c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	20000244 	.word	0x20000244

08002b64 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8002b64:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8002b66:	4802      	ldr	r0, [pc, #8]	; (8002b70 <TIM22_IRQHandler+0xc>)
 8002b68:	f7fe fde0 	bl	800172c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8002b6c:	bd10      	pop	{r4, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	20000188 	.word	0x20000188

08002b74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002b74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b76:	4c06      	ldr	r4, [pc, #24]	; (8002b90 <USART1_IRQHandler+0x1c>)
 8002b78:	0020      	movs	r0, r4
 8002b7a:	f7fe ffa7 	bl	8001acc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1,interupt_bluetooth_return(),1);
 8002b7e:	f7ff fb29 	bl	80021d4 <interupt_bluetooth_return>
 8002b82:	0001      	movs	r1, r0
 8002b84:	2201      	movs	r2, #1
 8002b86:	0020      	movs	r0, r4
 8002b88:	f7fe feac 	bl	80018e4 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8002b8c:	bd10      	pop	{r4, pc}
 8002b8e:	46c0      	nop			; (mov r8, r8)
 8002b90:	200001c4 	.word	0x200001c4

08002b94 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002b94:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <SystemInit+0x44>)
 8002b96:	6819      	ldr	r1, [r3, #0]
 8002b98:	2280      	movs	r2, #128	; 0x80
 8002b9a:	0052      	lsls	r2, r2, #1
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002ba0:	68da      	ldr	r2, [r3, #12]
 8002ba2:	490e      	ldr	r1, [pc, #56]	; (8002bdc <SystemInit+0x48>)
 8002ba4:	400a      	ands	r2, r1
 8002ba6:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	490d      	ldr	r1, [pc, #52]	; (8002be0 <SystemInit+0x4c>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	438a      	bics	r2, r1
 8002bb6:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	490a      	ldr	r1, [pc, #40]	; (8002be4 <SystemInit+0x50>)
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	4909      	ldr	r1, [pc, #36]	; (8002be8 <SystemInit+0x54>)
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002bc8:	2200      	movs	r2, #0
 8002bca:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002bcc:	2280      	movs	r2, #128	; 0x80
 8002bce:	0512      	lsls	r2, r2, #20
 8002bd0:	4b06      	ldr	r3, [pc, #24]	; (8002bec <SystemInit+0x58>)
 8002bd2:	609a      	str	r2, [r3, #8]
#endif
}
 8002bd4:	4770      	bx	lr
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	88ff400c 	.word	0x88ff400c
 8002be0:	fef6fff6 	.word	0xfef6fff6
 8002be4:	fffbffff 	.word	0xfffbffff
 8002be8:	ff02ffff 	.word	0xff02ffff
 8002bec:	e000ed00 	.word	0xe000ed00

08002bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002bf0:	480d      	ldr	r0, [pc, #52]	; (8002c28 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002bf2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002bf4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002bf6:	e003      	b.n	8002c00 <LoopCopyDataInit>

08002bf8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8002bfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002bfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bfe:	3104      	adds	r1, #4

08002c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c00:	480b      	ldr	r0, [pc, #44]	; (8002c30 <LoopForever+0xa>)
  ldr  r3, =_edata
 8002c02:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <LoopForever+0xe>)
  adds  r2, r0, r1
 8002c04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002c08:	d3f6      	bcc.n	8002bf8 <CopyDataInit>
  ldr  r2, =_sbss
 8002c0a:	4a0b      	ldr	r2, [pc, #44]	; (8002c38 <LoopForever+0x12>)
  b  LoopFillZerobss
 8002c0c:	e002      	b.n	8002c14 <LoopFillZerobss>

08002c0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002c0e:	2300      	movs	r3, #0
  str  r3, [r2]
 8002c10:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c12:	3204      	adds	r2, #4

08002c14 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8002c14:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <LoopForever+0x16>)
  cmp  r2, r3
 8002c16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c18:	d3f9      	bcc.n	8002c0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002c1a:	f7ff ffbb 	bl	8002b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c1e:	f000 f811 	bl	8002c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c22:	f7ff fd63 	bl	80026ec <main>

08002c26 <LoopForever>:

LoopForever:
    b LoopForever
 8002c26:	e7fe      	b.n	8002c26 <LoopForever>
   ldr   r0, =_estack
 8002c28:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8002c2c:	08002d30 	.word	0x08002d30
  ldr  r0, =_sdata
 8002c30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c34:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8002c38:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8002c3c:	200002bc 	.word	0x200002bc

08002c40 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c40:	e7fe      	b.n	8002c40 <ADC1_COMP_IRQHandler>
	...

08002c44 <__libc_init_array>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	2600      	movs	r6, #0
 8002c48:	4d0c      	ldr	r5, [pc, #48]	; (8002c7c <__libc_init_array+0x38>)
 8002c4a:	4c0d      	ldr	r4, [pc, #52]	; (8002c80 <__libc_init_array+0x3c>)
 8002c4c:	1b64      	subs	r4, r4, r5
 8002c4e:	10a4      	asrs	r4, r4, #2
 8002c50:	42a6      	cmp	r6, r4
 8002c52:	d109      	bne.n	8002c68 <__libc_init_array+0x24>
 8002c54:	2600      	movs	r6, #0
 8002c56:	f000 f821 	bl	8002c9c <_init>
 8002c5a:	4d0a      	ldr	r5, [pc, #40]	; (8002c84 <__libc_init_array+0x40>)
 8002c5c:	4c0a      	ldr	r4, [pc, #40]	; (8002c88 <__libc_init_array+0x44>)
 8002c5e:	1b64      	subs	r4, r4, r5
 8002c60:	10a4      	asrs	r4, r4, #2
 8002c62:	42a6      	cmp	r6, r4
 8002c64:	d105      	bne.n	8002c72 <__libc_init_array+0x2e>
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	00b3      	lsls	r3, r6, #2
 8002c6a:	58eb      	ldr	r3, [r5, r3]
 8002c6c:	4798      	blx	r3
 8002c6e:	3601      	adds	r6, #1
 8002c70:	e7ee      	b.n	8002c50 <__libc_init_array+0xc>
 8002c72:	00b3      	lsls	r3, r6, #2
 8002c74:	58eb      	ldr	r3, [r5, r3]
 8002c76:	4798      	blx	r3
 8002c78:	3601      	adds	r6, #1
 8002c7a:	e7f2      	b.n	8002c62 <__libc_init_array+0x1e>
 8002c7c:	08002d28 	.word	0x08002d28
 8002c80:	08002d28 	.word	0x08002d28
 8002c84:	08002d28 	.word	0x08002d28
 8002c88:	08002d2c 	.word	0x08002d2c

08002c8c <memset>:
 8002c8c:	0003      	movs	r3, r0
 8002c8e:	1882      	adds	r2, r0, r2
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d100      	bne.n	8002c96 <memset+0xa>
 8002c94:	4770      	bx	lr
 8002c96:	7019      	strb	r1, [r3, #0]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	e7f9      	b.n	8002c90 <memset+0x4>

08002c9c <_init>:
 8002c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ca2:	bc08      	pop	{r3}
 8002ca4:	469e      	mov	lr, r3
 8002ca6:	4770      	bx	lr

08002ca8 <_fini>:
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cae:	bc08      	pop	{r3}
 8002cb0:	469e      	mov	lr, r3
 8002cb2:	4770      	bx	lr
