/*
 * Generated by Bluespec Compiler (build e76ca21)
 * 
 * On Wed Dec 30 13:27:02 CET 2020
 * 
 */

/* Generation options: */
#ifndef __mkTestbench_h__
#define __mkTestbench_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkTestsMainTest.h"


/* Class declaration for the mkTestbench module */
class MOD_mkTestbench : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Wire<tUInt8> INST_abort;
  MOD_Reg<tUInt8> INST_running;
  MOD_Reg<tUInt8> INST_start_reg;
  MOD_Reg<tUInt8> INST_start_reg_1;
  MOD_Wire<tUInt8> INST_start_reg_2;
  MOD_Wire<tUInt8> INST_start_wire;
  MOD_Reg<tUInt8> INST_state_can_overlap;
  MOD_Reg<tUInt8> INST_state_fired;
  MOD_Wire<tUInt8> INST_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_state_overlap_pw;
  MOD_Wire<tUInt8> INST_state_set_pw;
  MOD_Reg<tUInt32> INST_testCounter;
  MOD_mkTestsMainTest INST_testVec_0;
  MOD_mkTestsMainTest INST_testVec_1;
  MOD_mkTestsMainTest INST_testVec_2;
  MOD_mkTestsMainTest INST_testVec_3;
  MOD_mkTestsMainTest INST_testVec_4;
  MOD_mkTestsMainTest INST_testVec_5;
  MOD_mkTestsMainTest INST_testVec_6;
 
 /* Constructor */
 public:
  MOD_mkTestbench(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_action_f_update_l31c17;
  tUInt8 DEF_WILL_FIRE_RL_action_l36c26;
  tUInt8 DEF_WILL_FIRE_RL_action_l35c28;
  tUInt8 DEF_WILL_FIRE_RL_action_f_init_l31c17;
  tUInt32 DEF_x__h14998;
 
 /* Local definitions */
 private:
 
 /* Rules */
 public:
  void RL_start_reg__dreg_update();
  void RL_state_handle_abort();
  void RL_state_fired__dreg_update();
  void RL_state_every();
  void RL_restart();
  void RL_action_f_init_l31c17();
  void RL_action_l35c28();
  void RL_action_l36c26();
  void RL_action_f_update_l31c17();
  void RL_idle_l31c17();
  void RL_idle_l31c17_1();
  void RL_fsm_start();
  void RL_auto_start();
  void RL_auto_finish();
  void __me_check_5();
  void __me_check_6();
  void __me_check_7();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTestbench &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTestbench &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing);
};

#endif /* ifndef __mkTestbench_h__ */
