abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 1938156342
maxLevel = 2
n365 is replaced by n363 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 17024030 us
--------------- round 2 ---------------
seed = 2254743469
maxLevel = 2
n449 is replaced by n446 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 32070335 us
--------------- round 3 ---------------
seed = 2026550807
maxLevel = 2
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 490
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 48106925 us
--------------- round 4 ---------------
seed = 2745711663
maxLevel = 2
n415 is replaced by n392 with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 489
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 63248158 us
--------------- round 5 ---------------
seed = 210875230
maxLevel = 2
n497 is replaced by n501 with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 488
output circuit appNtk/wal8_5_0_1069_44.1.blif
time = 79363458 us
--------------- round 6 ---------------
seed = 903774344
maxLevel = 2
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1067
delay = 44.1
#gates = 488
output circuit appNtk/wal8_6_0_1067_44.1.blif
time = 94873271 us
--------------- round 7 ---------------
seed = 3867136448
maxLevel = 2
n173 is replaced by n228 with estimated error 0
error = 0
area = 1065
delay = 44.1
#gates = 487
output circuit appNtk/wal8_7_0_1065_44.1.blif
time = 110409578 us
--------------- round 8 ---------------
seed = 1165060423
maxLevel = 2
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1063
delay = 44.1
#gates = 486
output circuit appNtk/wal8_8_0_1063_44.1.blif
time = 126562268 us
--------------- round 9 ---------------
seed = 555129587
maxLevel = 2
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1061
delay = 44.1
#gates = 485
output circuit appNtk/wal8_9_0_1061_44.1.blif
time = 141396518 us
--------------- round 10 ---------------
seed = 4171869369
maxLevel = 2
n341 is replaced by n342 with estimated error 0
error = 0
area = 1059
delay = 44.1
#gates = 484
output circuit appNtk/wal8_10_0_1059_44.1.blif
time = 156282290 us
--------------- round 11 ---------------
seed = 1484711078
maxLevel = 2
n513 is replaced by n517 with estimated error 0
error = 0
area = 1057
delay = 44.1
#gates = 483
output circuit appNtk/wal8_11_0_1057_44.1.blif
time = 171009429 us
--------------- round 12 ---------------
seed = 626850000
maxLevel = 2
n518 is replaced by n507 with estimated error 0
error = 0
area = 1055
delay = 44.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_44.1.blif
time = 185092743 us
--------------- round 13 ---------------
seed = 4145040505
maxLevel = 2
n521 is replaced by n508 with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 199550637 us
--------------- round 14 ---------------
seed = 569350386
maxLevel = 2
n248 is replaced by n245 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 213952861 us
--------------- round 15 ---------------
seed = 2849093581
maxLevel = 2
n515 is replaced by n510 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 228486061 us
--------------- round 16 ---------------
seed = 3777044223
maxLevel = 2
n502 is replaced by n494 with estimated error 7e-05
error = 7e-05
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_7e-05_1049_43.1.blif
time = 243060452 us
--------------- round 17 ---------------
seed = 1405755285
maxLevel = 2
n507 is replaced by one with estimated error 7e-05
error = 0.08927
area = 1048
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_0.08927_1048_43.1.blif
time = 256496438 us
--------------- round 18 ---------------
seed = 141028371
maxLevel = 2
exceed error bound
