{
  "haddoc2 OSG": [
  {"flops": 700902, "paramB": 456, "inpB": 3072, "outB": 4704, "dtype": "int8", "LUTLOG": 16848, "LUTMEM": 96, "Registers": 17992, "BRAM": 0, "DSPs": 0, "ops": ["conv2d", "bias_add", "relu"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 891, "latency_lim_per_tensor_ns": 5702.4, "dims": {"inp": [1, 3, 32, 32], "out": [1, 6, 28, 28]}, "wrapper": {"LUTLOG": 10438, "LUTMEM": 174, "Registers": 4527, "BRAM": 19, "DSPs": 0}, "comment": "2022-03-22"},
  {"flops": 21168, "paramB": 0, "inpB": 4704, "outB": 1176, "dtype": "int8", "LUTLOG": 952, "LUTMEM": 2, "Registers": 1712, "BRAM": 0, "DSPs": 0, "ops": ["max_pool2d"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 751, "latency_lim_per_tensor_ns": 4806.4, "dims": {"inp": [1, 6, 28, 28], "out": [1, 6, 14, 14]}, "wrapper": {"LUTLOG": 17047, "LUTMEM": 66, "Registers": 7228, "BRAM": 19, "DSPs": 0}, "comment": "2022-03-22"},
  {"flops": 355212, "paramB": 1812, "inpB": 1176, "outB": 1200, "dtype": "int8", "LUTLOG": 64443, "LUTMEM": 192, "Registers": 67539, "BRAM": 0, "DSPs": 0, "ops": ["conv2d", "bias_add", "relu"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": -1, "latency_lim_per_tensor_ns": -1, "dims": {"inp": [1, 6, 14, 14], "out": [1, 12, 10, 10]}, "wrapper": {"LUTLOG": 20926, "LUTMEM": 841, "Registers": 8779, "BRAM": 22.5, "DSPs": 0}, "comment": "not yet measured"},
  {"flops": 2700, "paramB": 0, "inpB": 600, "outB": 150, "dtype": "int8", "LUTLOG": 235, "LUTMEM": 2, "Registers": 780, "BRAM": 0, "DSPs": 0, "ops": ["max_pool2d"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": -1, "latency_lim_per_tensor_ns": -1, "dims": {"inp": [1, 6, 10, 10], "out": [1, 6, 5, 5]}, "wrapper": {"LUTLOG": 29951, "LUTMEM": 1793, "Registers": 10473, "BRAM": 10, "DSPs": 0}, "comment": "not yet measured"},
  {"flops": 29984, "paramB": 1760, "inpB": 150, "outB": 288, "dtype": "int8", "LUTLOG": 58287, "LUTMEM": 0, "Registers": 60377, "BRAM": 0, "DSPs": 0, "ops": ["conv2d", "bias_add", "relu"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": -1, "latency_lim_per_tensor_ns": -1, "dims": {"inp": [1, 6, 5, 5], "out": [1, 288]}, "wrapper": {"LUTLOG": 29951, "LUTMEM": 1793, "Registers": 10473, "BRAM": 10, "DSPs": 0}, "comment": "not yet measured"}
  ],
  "hls4ml OSG": [
  {"flops": 118044, "paramB": 59134, "inpB": 400, "outB": 10, "dtype": "int8", "LUTLOG": 11767, "LUTMEM": 0, "Registers": 14041, "BRAM": 58, "DSPs": 0, "ops": ["dense", "add", "relu", "dense", "add", "relu", "dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 9414, "latency_lim_per_tensor_ns": 60249.6, "dims": {"inp": [1, 288], "out": [1, 10]}, "wrapper": {"LUTLOG": 1529, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "latency from Vivado HLS"},
  {"flops": 120, "paramB": 0, "inpB": 120, "outB": 120, "dtype": "int8", "LUTLOG": 41, "LUTMEM": 0, "Registers": 36, "BRAM": 0, "DSPs": 0, "ops": ["relu"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 123, "latency_lim_per_tensor_ns": 787, "dims": {"inp": [1, 120], "out": [1, 120]}, "wrapper": {"LUTLOG": 1529, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "latency from Vivado HLS"},
  {"flops": 69000, "paramB": 34560, "inpB": 288, "outB": 120, "dtype": "int8", "LUTLOG": 5686, "LUTMEM": 0, "Registers": 7044, "BRAM": 58, "DSPs": 0, "ops": ["dense"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 9414, "latency_lim_per_tensor_ns": 60250, "dims": {"inp": [1, 288], "out": [1, 120]}, "wrapper": {"LUTLOG": 1529, "LUTMEM": 0, "Registers": 389, "BRAM": 0, "DSPs": 0}, "comment": "latency from Vivado HLS"},
  {"flops": 118044, "paramB": 59134, "inpB": 216, "outB": 10, "dtype": "Q8.2s", "LUTLOG": 28897, "LUTMEM": 0, "Registers": 26200, "BRAM": 58.5, "DSPs": 0, "ops": ["dense", "add", "tanh", "dense", "add", "tanh", "dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 7399, "latency_lim_per_tensor_ns": 47354, "dims": {"inp": [1, 216], "out": [1, 10]}, "wrapper": {"LUTLOG": 1539, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "2022-04-30, latency from Vivado HLS"},
  {"flops": 52320, "paramB": 26040, "inpB": 216, "outB": 120, "dtype": "Q8.2s", "LUTLOG": 15851, "LUTMEM": 0, "Registers": 14215, "BRAM": 58.5, "DSPs": 0, "ops": ["dense", "add", "tanh"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 7399, "latency_lim_per_tensor_ns": 47354, "dims": {"inp": [1, 216], "out": [1, 120]}, "wrapper": {"LUTLOG": 1539, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "2022-04-30, latency from Vivado HLS"},
  {"flops": 20496, "paramB": 10164, "inpB": 120, "outB": 84, "dtype": "Q8.2s", "LUTLOG": 11740, "LUTMEM": 0, "Registers": 10615, "BRAM": 0, "DSPs": 0, "ops": ["dense", "add", "tanh"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 3943, "latency_lim_per_tensor_ns": 25235, "dims": {"inp": [1, 120], "out": [1, 84]}, "wrapper": {"LUTLOG": 1539, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "2022-04-30, latency from Vivado HLS"},
  {"flops": 1680, "paramB": 850, "inpB": 84, "outB": 10, "dtype": "Q8.2s", "LUTLOG": 1269, "LUTMEM": 0, "Registers": 1303, "BRAM": 0, "DSPs": 0, "ops": ["dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 1065, "latency_lim_per_tensor_ns": 6516, "dims": {"inp": [1, 84], "out": [1, 10]}, "wrapper": {"LUTLOG": 1539, "LUTMEM": 0, "Registers": 387, "BRAM": 0, "DSPs": 0}, "comment": "2022-04-30, latency from Vivado HLS"},
  {"flops": 65536, "paramB": 32714, "inpB": 500, "outB": 10, "dtype": "int8", "LUTLOG": 7822, "LUTMEM": 0, "Registers": 5616, "BRAM": 3.5, "DSPs": 0, "ops": ["dense", "add", "tanh", "dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 16295, "latency_lim_per_tensor_ns": 104000, "dims": {"inp": [1, 500], "out": [1, 10]}, "wrapper": {"LUTLOG": 829, "LUTMEM": 0, "Registers": 446, "BRAM": 0, "DSPs": 0}, "comment": "dnn_large testcase, latency from Vivado HLS"}
  ],
  "Tips OSG": [
  {"flops": 32, "paramB": 32, "inpB": 8, "outB": 6, "dtype": "Q16.14s", "LUTLOG": 20937, "LUTMEM": 0, "Registers": 10498, "BRAM": 25, "DSPs": 49, "ops": ["dense", "add", "tanh"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 512, "latency_lim_per_tensor_ns": 3276, "dims": {"inp": [1, 4], "out": [1, 3]}, "wrapper": {"LUTLOG": 0, "LUTMEM": 0, "Registers": 0, "BRAM": 0, "DSPs": 0}, "comment": "TIPS_TEST HLS results"},
  {"flops": 592, "paramB": 291, "inpB": 32, "outB": 3, "dtype": "int8", "LUTLOG": 14141, "LUTMEM": 221, "Registers": 15625, "BRAM": 9.5, "DSPs": 67, "ops": ["dense", "add", "tanh", "dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 97545, "latency_lim_per_tensor_ns": 2406000, "dims": {"inp": [1, 32], "out": [1, 3]}, "wrapper": {"LUTLOG": 0, "LUTMEM": 0, "Registers": 0, "BRAM": 0, "DSPs": 0}, "comment": "dnn_small testcase, latency from Vivado HLS (worst case)"},
  {"flops": 2208, "paramB": 1091, "inpB": 64, "outB": 3, "dtype": "int8", "LUTLOG": 15587, "LUTMEM": 215, "Registers": 11850, "BRAM": 5.5, "DSPs": 46, "ops": ["dense", "add", "tanh", "dense", "add"], "device": "cF_FMKU60_Themisto_1", "latency_lim_per_tensor_cycl": 97290, "latency_lim_per_tensor_ns": 4890000, "dims": {"inp": [1, 64], "out": [1, 3]}, "wrapper": {"LUTLOG": 0, "LUTMEM": 0, "Registers": 0, "BRAM": 0, "DSPs": 0}, "comment": "dnn_medium testcase, latency from Vivado HLS (worst case)"}
  ]
}
