Classic Timing Analyzer report for mux83_1
Tue Nov 05 19:42:59 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.715 ns   ; d0[0] ; dout[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 15.715 ns       ; d0[0]  ; dout[0] ;
; N/A   ; None              ; 15.341 ns       ; d0[1]  ; dout[1] ;
; N/A   ; None              ; 15.240 ns       ; d2[1]  ; dout[1] ;
; N/A   ; None              ; 15.232 ns       ; sel[1] ; dout[4] ;
; N/A   ; None              ; 15.101 ns       ; d0[2]  ; dout[2] ;
; N/A   ; None              ; 15.018 ns       ; sel[1] ; dout[1] ;
; N/A   ; None              ; 14.999 ns       ; sel[1] ; dout[0] ;
; N/A   ; None              ; 14.894 ns       ; sel[0] ; dout[4] ;
; N/A   ; None              ; 14.844 ns       ; sel[1] ; dout[2] ;
; N/A   ; None              ; 14.717 ns       ; d2[0]  ; dout[0] ;
; N/A   ; None              ; 14.650 ns       ; d2[2]  ; dout[2] ;
; N/A   ; None              ; 14.215 ns       ; sel[0] ; dout[1] ;
; N/A   ; None              ; 14.201 ns       ; d1[1]  ; dout[1] ;
; N/A   ; None              ; 14.161 ns       ; d1[0]  ; dout[0] ;
; N/A   ; None              ; 14.073 ns       ; sel[0] ; dout[0] ;
; N/A   ; None              ; 14.043 ns       ; sel[0] ; dout[2] ;
; N/A   ; None              ; 13.979 ns       ; d1[7]  ; dout[7] ;
; N/A   ; None              ; 13.882 ns       ; d1[2]  ; dout[2] ;
; N/A   ; None              ; 13.869 ns       ; d0[6]  ; dout[6] ;
; N/A   ; None              ; 13.714 ns       ; d2[7]  ; dout[7] ;
; N/A   ; None              ; 13.629 ns       ; d2[4]  ; dout[4] ;
; N/A   ; None              ; 13.616 ns       ; sel[1] ; dout[3] ;
; N/A   ; None              ; 13.391 ns       ; sel[0] ; dout[5] ;
; N/A   ; None              ; 13.387 ns       ; sel[0] ; dout[7] ;
; N/A   ; None              ; 13.268 ns       ; sel[0] ; dout[6] ;
; N/A   ; None              ; 12.886 ns       ; d2[5]  ; dout[5] ;
; N/A   ; None              ; 12.794 ns       ; sel[1] ; dout[5] ;
; N/A   ; None              ; 12.727 ns       ; d0[5]  ; dout[5] ;
; N/A   ; None              ; 12.693 ns       ; sel[0] ; dout[3] ;
; N/A   ; None              ; 12.646 ns       ; d0[7]  ; dout[7] ;
; N/A   ; None              ; 12.597 ns       ; d0[3]  ; dout[3] ;
; N/A   ; None              ; 12.478 ns       ; sel[1] ; dout[7] ;
; N/A   ; None              ; 12.138 ns       ; d1[6]  ; dout[6] ;
; N/A   ; None              ; 12.085 ns       ; d1[5]  ; dout[5] ;
; N/A   ; None              ; 12.081 ns       ; sel[1] ; dout[6] ;
; N/A   ; None              ; 12.016 ns       ; d1[3]  ; dout[3] ;
; N/A   ; None              ; 11.905 ns       ; d2[6]  ; dout[6] ;
; N/A   ; None              ; 11.786 ns       ; d2[3]  ; dout[3] ;
; N/A   ; None              ; 10.274 ns       ; d1[4]  ; dout[4] ;
; N/A   ; None              ; 9.957 ns        ; d0[4]  ; dout[4] ;
+-------+-------------------+-----------------+--------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 05 19:42:59 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux83_1 -c mux83_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "d0[0]" to destination pin "dout[0]" is 15.715 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'd0[0]'
    Info: 2: + IC(7.464 ns) + CELL(0.590 ns) = 9.523 ns; Loc. = LC_X9_Y7_N0; Fanout = 1; COMB Node = 'dout~16'
    Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.819 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'dout~17'
    Info: 4: + IC(3.788 ns) + CELL(2.108 ns) = 15.715 ns; Loc. = PIN_206; Fanout = 0; PIN Node = 'dout[0]'
    Info: Total cell delay = 4.281 ns ( 27.24 % )
    Info: Total interconnect delay = 11.434 ns ( 72.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Nov 05 19:42:59 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


