




#
#
#
#
#
#
#
#
# -------------------------------------------------------------------------- #
# -------------------------------------------------------------------------- #
# -------------------------------------------------------------------------- #
# -------------------------------------------------------------------------- #
# 1) The default values for assignments are stored in the file:
# 2) Altera recommends that you do not modify this file. This
# Agreement, or other applicable license agreement, including, 
# Altera or its authorized distributors.  Please refer to the 
#    and any changes you make may be lost or overwritten.
# and other software and tools, and its AMPP partner logic 
# applicable agreement for further details.
#		assignment_defaults.qdf
# associated documentation or information are expressly subject 
# Copyright (C) 1991-2011 Altera Corporation
# Date created = 14:38:57  July 12, 2012
#    file is updated automatically by the Quartus II software
# functions, and any output files from any of the foregoing 
#    If this file doesn't exist, see file:
# (including device programming or simulation files), and any 
# Notes:
# programming logic devices manufactured by Altera and sold by 
# Quartus II 64-Bit
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_40MHZ
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_global_assignment -name DEVICE EP2AGX125DF25C5
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 5
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name FAMILY "Arria II GX"
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 3A
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 6A
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 4A
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 5A
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 7A
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 8A
set_global_assignment -name LAST_QUARTUS_VERSION "12.0 SP2"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:38:57  JULY 12, 2012"
set_global_assignment -name QIP_FILE ../../../modules/reverse_lpb/reverse_lpb.qip
set_global_assignment -name QIP_FILE ../../../modules/transceiver_prbs/trans_loop.qip
set_global_assignment -name QIP_FILE ../../../top/gsi_sio/sio_serdes/sio_rcfg.qip
set_global_assignment -name SDC_FILE ../../../top/gsi_sio/sio_serdes/sio_top.sdc
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=64" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=215" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=52264" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=23743" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=M9K" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=512" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=512" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=64" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name STRATIXIII_CONFIGURATION_SCHEME "ACTIVE SERIAL"
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name TOP_LEVEL_ENTITY sio_top
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v"
set_global_assignment -name VERILOG_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/ip_compiler_for_pci_express-library/pciexp_dcram.v"
set_global_assignment -name VHDL_FILE ../../../modules/led_blink.vhd
set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_loop.vhd
set_global_assignment -name VHDL_FILE ../../../modules/trans_pkg.vhd
set_global_assignment -name VHDL_FILE ../../../modules/trans_pll/trans_pll.vhd
set_global_assignment -name VHDL_FILE ../../../top/gsi_sio/sio_serdes/sio_top.vhd
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/common/gc_dual_clock_ram.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/common/gc_wfifo.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/common/gencores_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/genrams/genram_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/altera_pcie_core.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/altera_pcie_serdes.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/altera_pcie.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/altera_reconfig.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_32to64.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_64to32.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_altera.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_tlp.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_wb_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_pcie/pcie_wb.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/platform/altera/altera_pkg.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/platform/altera/flash_loader.vhd"
set_global_assignment -name VHDL_FILE "../../../../wr-cores/platform/altera/sys_pll/sys_pll.vhd"
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "reverse_lpb:trans_loop_ql1|rx_clkout[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "reverse_lpb:trans_loop_ql1|rx_dataout[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "reverse_lpb:trans_loop_ql1|rx_dataout[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "reverse_lpb:trans_loop_ql1|rx_dataout[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "reverse_lpb:trans_loop_ql1|rx_dataout[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "reverse_lpb:trans_loop_ql1|rx_dataout[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "reverse_lpb:trans_loop_ql1|rx_dataout[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "reverse_lpb:trans_loop_ql1|rx_dataout[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "reverse_lpb:trans_loop_ql1|rx_dataout[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "reverse_lpb:trans_loop_ql1|rx_dataout[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "reverse_lpb:trans_loop_ql1|rx_dataout[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "reverse_lpb:trans_loop_ql1|rx_dataout[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "reverse_lpb:trans_loop_ql1|rx_dataout[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "reverse_lpb:trans_loop_ql1|rx_dataout[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "reverse_lpb:trans_loop_ql1|rx_dataout[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "reverse_lpb:trans_loop_ql1|rx_dataout[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "reverse_lpb:trans_loop_ql1|rx_dataout[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "reverse_lpb:trans_loop_ql1|rx_dataout[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "reverse_lpb:trans_loop_ql1|rx_dataout[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "reverse_lpb:trans_loop_ql1|rx_dataout[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "reverse_lpb:trans_loop_ql1|rx_dataout[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "reverse_lpb:trans_loop_ql1|rx_dataout[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "reverse_lpb:trans_loop_ql1|rx_dataout[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "reverse_lpb:trans_loop_ql1|rx_dataout[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "reverse_lpb:trans_loop_ql1|rx_dataout[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "reverse_lpb:trans_loop_ql1|rx_dataout[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "reverse_lpb:trans_loop_ql1|tx_datain[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "reverse_lpb:trans_loop_ql1|tx_datain[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "reverse_lpb:trans_loop_ql1|tx_datain[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "reverse_lpb:trans_loop_ql1|tx_datain[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "reverse_lpb:trans_loop_ql1|tx_datain[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "reverse_lpb:trans_loop_ql1|tx_datain[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "reverse_lpb:trans_loop_ql1|tx_datain[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "reverse_lpb:trans_loop_ql1|tx_datain[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "reverse_lpb:trans_loop_ql1|rx_dataout[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "reverse_lpb:trans_loop_ql1|tx_datain[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "reverse_lpb:trans_loop_ql1|tx_datain[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "reverse_lpb:trans_loop_ql1|tx_datain[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "reverse_lpb:trans_loop_ql1|tx_datain[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "reverse_lpb:trans_loop_ql1|tx_datain[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "reverse_lpb:trans_loop_ql1|tx_datain[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "reverse_lpb:trans_loop_ql1|tx_datain[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "reverse_lpb:trans_loop_ql1|tx_datain[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "reverse_lpb:trans_loop_ql1|tx_datain[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "reverse_lpb:trans_loop_ql1|tx_datain[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "reverse_lpb:trans_loop_ql1|rx_dataout[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "reverse_lpb:trans_loop_ql1|tx_datain[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "reverse_lpb:trans_loop_ql1|tx_datain[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "reverse_lpb:trans_loop_ql1|tx_datain[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "reverse_lpb:trans_loop_ql1|tx_datain[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "reverse_lpb:trans_loop_ql1|tx_datain[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "reverse_lpb:trans_loop_ql1|tx_datain[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "reverse_lpb:trans_loop_ql1|tx_datain[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "reverse_lpb:trans_loop_ql1|tx_datain[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "reverse_lpb:trans_loop_ql1|tx_datain[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "reverse_lpb:trans_loop_ql1|tx_datain[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "reverse_lpb:trans_loop_ql1|rx_dataout[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "reverse_lpb:trans_loop_ql1|tx_datain[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "reverse_lpb:trans_loop_ql1|tx_datain[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "reverse_lpb:trans_loop_ql1|tx_datain[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "reverse_lpb:trans_loop_ql1|tx_datain[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "reverse_lpb:trans_loop_ql1|rx_dataout[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "reverse_lpb:trans_loop_ql1|rx_dataout[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "reverse_lpb:trans_loop_ql1|rx_dataout[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "reverse_lpb:trans_loop_ql1|rx_dataout[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "reverse_lpb:trans_loop_ql1|rx_dataout[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "reverse_lpb:trans_loop_ql1|rx_dataout[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "reverse_lpb:trans_loop_ql1|rx_dataout[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "reverse_lpb:trans_loop_ql1|rx_dataout[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "reverse_lpb:trans_loop_ql1|rx_dataout[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "reverse_lpb:trans_loop_ql1|rx_dataout[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "reverse_lpb:trans_loop_ql1|rx_dataout[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "reverse_lpb:trans_loop_ql1|rx_dataout[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "reverse_lpb:trans_loop_ql1|rx_dataout[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "reverse_lpb:trans_loop_ql1|rx_dataout[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "reverse_lpb:trans_loop_ql1|rx_dataout[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "reverse_lpb:trans_loop_ql1|rx_dataout[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "reverse_lpb:trans_loop_ql1|rx_dataout[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "reverse_lpb:trans_loop_ql1|rx_dataout[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "reverse_lpb:trans_loop_ql1|rx_dataout[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "reverse_lpb:trans_loop_ql1|rx_dataout[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "reverse_lpb:trans_loop_ql1|rx_dataout[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "reverse_lpb:trans_loop_ql1|rx_dataout[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "reverse_lpb:trans_loop_ql1|rx_dataout[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "reverse_lpb:trans_loop_ql1|rx_dataout[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "reverse_lpb:trans_loop_ql1|rx_dataout[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "reverse_lpb:trans_loop_ql1|rx_dataout[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "reverse_lpb:trans_loop_ql1|rx_dataout[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "reverse_lpb:trans_loop_ql1|rx_dataout[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "reverse_lpb:trans_loop_ql1|rx_dataout[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "reverse_lpb:trans_loop_ql1|tx_datain[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "reverse_lpb:trans_loop_ql1|tx_datain[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "reverse_lpb:trans_loop_ql1|tx_datain[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "reverse_lpb:trans_loop_ql1|tx_datain[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "reverse_lpb:trans_loop_ql1|tx_datain[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "reverse_lpb:trans_loop_ql1|tx_datain[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "reverse_lpb:trans_loop_ql1|tx_datain[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "reverse_lpb:trans_loop_ql1|tx_datain[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "reverse_lpb:trans_loop_ql1|rx_dataout[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "reverse_lpb:trans_loop_ql1|tx_datain[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "reverse_lpb:trans_loop_ql1|tx_datain[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "reverse_lpb:trans_loop_ql1|tx_datain[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "reverse_lpb:trans_loop_ql1|tx_datain[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "reverse_lpb:trans_loop_ql1|tx_datain[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "reverse_lpb:trans_loop_ql1|tx_datain[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "reverse_lpb:trans_loop_ql1|tx_datain[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "reverse_lpb:trans_loop_ql1|tx_datain[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "reverse_lpb:trans_loop_ql1|tx_datain[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "reverse_lpb:trans_loop_ql1|tx_datain[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "reverse_lpb:trans_loop_ql1|rx_dataout[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "reverse_lpb:trans_loop_ql1|tx_datain[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "reverse_lpb:trans_loop_ql1|tx_datain[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "reverse_lpb:trans_loop_ql1|tx_datain[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "reverse_lpb:trans_loop_ql1|tx_datain[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "reverse_lpb:trans_loop_ql1|tx_datain[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "reverse_lpb:trans_loop_ql1|tx_datain[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "reverse_lpb:trans_loop_ql1|tx_datain[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "reverse_lpb:trans_loop_ql1|tx_datain[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "reverse_lpb:trans_loop_ql1|tx_datain[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "reverse_lpb:trans_loop_ql1|tx_datain[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "reverse_lpb:trans_loop_ql1|rx_dataout[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "reverse_lpb:trans_loop_ql1|tx_datain[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "reverse_lpb:trans_loop_ql1|tx_datain[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "reverse_lpb:trans_loop_ql1|tx_datain[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "reverse_lpb:trans_loop_ql1|tx_datain[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "reverse_lpb:trans_loop_ql1|rx_dataout[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "reverse_lpb:trans_loop_ql1|rx_dataout[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "reverse_lpb:trans_loop_ql1|rx_dataout[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "reverse_lpb:trans_loop_ql1|rx_dataout[18]" -section_id auto_signaltap_0
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[3]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[3]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[3]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to "A_nLED[0];A_nLED[1];A_nLED[2];A_nLED[3];A_nLED[4];A_nLED[5];A_nLED[6];A_nLED[7];A_nLED[8];A_nLED[9];A_nLED[10];A_nLED[11];A_nLED[12];A_nLED[13];A_nLED[14];A_nLED[15]"
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_nLED_Timing
set_instance_assignment -name IO_STANDARD "2.5 V" -to IO_2_5V
set_instance_assignment -name IO_STANDARD "2.5 V" -to "IO_2_5V[0];IO_2_5V[1];IO_2_5V[2];IO_2_5V[3];IO_2_5V[4];IO_2_5V[5];IO_2_5V[6];IO_2_5V[7];IO_2_5V[8];IO_2_5V[9];IO_2_5V[10];IO_2_5V[11];IO_2_5V[12];IO_2_5V[13];IO_2_5V[14];IO_2_5V[15]"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_D*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_Ext_Data_RD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_LEMO*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_12MHZ
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_BOI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_BZI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_CDS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_DSC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_EE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_ESC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_nBOO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_nBZO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_SD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_SDI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_SDO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_SS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_TD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_UDI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_ME_VW
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_BOI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_BZI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_nBOO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_nBZO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_nIN_Ena
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_MIL1_Out_Ena
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nADR_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nADR_SCUB
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nDtack
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nExt_Signal_In
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nLEMO*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSel_Ext_Data_Drv
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL_Ext_Signal_RDV
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_OneWire
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_OneWire_EEPROM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_TA*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_TB*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk_20
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to F_PLL_5
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GP_Ext_In
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GP_Ext_Out_B
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nExtension_Res_Out
set_instance_assignment -name IO_STANDARD HCSL -to pcie_refclk_i
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_rx_i[0](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_rx_i[1](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_rx_i[2](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_rx_i[3](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_tx_o[0](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_tx_o[1](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_tx_o[2](n)"
set_instance_assignment -name IO_STANDARD HCSL -to "pcie_tx_o[3](n)"
set_instance_assignment -name IO_STANDARD LVDS -to clk_fpga
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nExtension_Res_Out
set_location_assignment IOBANK_3A -to IO_2_5V
set_location_assignment PIN_A10 -to A_TB[8]
set_location_assignment PIN_A11 -to A_TA[12]
set_location_assignment PIN_A12 -to A_TA[14]
set_location_assignment PIN_A13 -to A_TA[9]
set_location_assignment PIN_A14 -to A_TA[4]
set_location_assignment PIN_A16 -to A_ME_BZI
set_location_assignment PIN_A17 -to A_ME_SS
set_location_assignment PIN_A18 -to A_ME_SDI
set_location_assignment PIN_A19 -to A_LEMO_2_EN_IN
set_location_assignment PIN_A20 -to A_MIL1_nBOO
set_location_assignment PIN_A2 -to A_TB[4]
set_location_assignment PIN_A3 -to A_TB[10]
set_location_assignment PIN_A4 -to A_TB[1]
set_location_assignment PIN_A6 -to A_TB[6]
set_location_assignment PIN_A7 -to A_nOPK_DRDY
set_location_assignment PIN_A8 -to A_nOPK_INL
set_location_assignment PIN_AA10 -to A_D[1]
set_location_assignment PIN_AA11 -to A_D[9]
set_location_assignment PIN_AA12 -to A_D[10]
set_location_assignment PIN_AA13 -to "clk_fpga(n)"
set_location_assignment PIN_AA14 -to A_nLED[10]
set_location_assignment PIN_AA15 -to A_nLED[15]
set_location_assignment PIN_AA18 -to IO_2_5V[1]
set_location_assignment PIN_AA1 -to A_A[4]
set_location_assignment PIN_AA20 -to IO_2_5V[12]
set_location_assignment PIN_AA23 -to pcie_rx_i[0]
set_location_assignment PIN_AA24 -to "pcie_rx_i[0](n)"
set_location_assignment PIN_AA3 -to A_A[14]
set_location_assignment PIN_AA4 -to EIO[7]
set_location_assignment PIN_AA5 -to EIO[14]
set_location_assignment PIN_AA6 -to A_MIL1_BZI
set_location_assignment PIN_AA7 -to A_Ext_Data_RD
set_location_assignment PIN_AA8 -to A_nADR_EN
set_location_assignment PIN_AA9 -to A_LEMO_2_IO
set_location_assignment PIN_AB10 -to A_D[3]
set_location_assignment PIN_AB11 -to A_D[11]
set_location_assignment PIN_AB12 -to A_MIL1_BOI
set_location_assignment PIN_AB13 -to A_ME_nBZO
set_location_assignment PIN_AB14 -to A_nLED[12]
set_location_assignment PIN_AB15 -to A_nLED[9]
set_location_assignment PIN_AB17 -to IO_2_5V[2]
set_location_assignment PIN_AB18 -to IO_2_5V[3]
set_location_assignment PIN_AB19 -to IO_2_5V[6]
set_location_assignment PIN_AB1 -to A_A[9]
set_location_assignment PIN_AB20 -to IO_2_5V[14]
set_location_assignment PIN_AB21 -to IO_2_5V[9]
set_location_assignment PIN_AB2 -to A_A[7]
set_location_assignment PIN_AB3 -to A_A[13]
set_location_assignment PIN_AB4 -to EIO[9]
set_location_assignment PIN_AB5 -to EIO[16]
set_location_assignment PIN_AB6 -to A_LEMO_3_IO
set_location_assignment PIN_AB7 -to nExtension_Res_Out
set_location_assignment PIN_AB8 -to A_nSel_Ext_Data_Drv
set_location_assignment PIN_AB9 -to A_D[0]
set_location_assignment PIN_AC12 -to A_ME_nBOO
set_location_assignment PIN_AC13 -to A_ME_SD
set_location_assignment PIN_AC15 -to A_nLED[11]
set_location_assignment PIN_AC18 -to IO_2_5V[4]
set_location_assignment PIN_AC1 -to A_A[5]
set_location_assignment PIN_AC21 -to IO_2_5V[11]
set_location_assignment PIN_AC3 -to EIO[2]
set_location_assignment PIN_AC4 -to EIO[4]
set_location_assignment PIN_AC6 -to A_LEMO_1_IO
set_location_assignment PIN_AC9 -to A_D[2]
set_location_assignment PIN_AD10 -to A_D[6]
set_location_assignment PIN_AD11 -to A_D[12]
set_location_assignment PIN_AD12 -to A_D[14]
set_location_assignment PIN_AD20 -to IO_2_5V[8]
set_location_assignment PIN_AD21 -to IO_2_5V[10]
set_location_assignment PIN_AD2 -to A_SysClock
set_location_assignment PIN_AD3 -to EIO[1]
set_location_assignment PIN_AD4 -to EIO[15]
set_location_assignment PIN_AD5 -to EIO[17]
set_location_assignment PIN_AD6 -to A_nExt_Signal_In
set_location_assignment PIN_AD7 -to GP_Ext_In
set_location_assignment PIN_AD8 -to A_nDtack
set_location_assignment PIN_AD9 -to A_D[4]
set_location_assignment PIN_B10 -to A_TB[11]
set_location_assignment PIN_B12 -to A_SEL[0]
set_location_assignment PIN_B13 -to A_TA[11]
set_location_assignment PIN_B15 -to A_TA[6]
set_location_assignment PIN_B16 -to A_ME_UDI
set_location_assignment PIN_B18 -to A_LEMO_1_EN_IN
set_location_assignment PIN_B19 -to A_ME_DSC
set_location_assignment PIN_B1 -to A_nLED_Timing
set_location_assignment PIN_B21 -to QL1_GXB_TX[3]
set_location_assignment PIN_B22 -to "QL1_GXB_TX[3](n)"
set_location_assignment PIN_B3 -to A_TB[0]
set_location_assignment PIN_B4 -to A_nLEMO_3_LED
set_location_assignment PIN_B6 -to A_TB[12]
set_location_assignment PIN_B7 -to A_TB[9]
set_location_assignment PIN_C12 -to A_SEL[2]
set_location_assignment PIN_C13 -to A_TA[5]
set_location_assignment PIN_C15 -to A_TA[1]
set_location_assignment PIN_C16 -to A_ME_BOI
set_location_assignment PIN_C18 -to A_ME_TD
set_location_assignment PIN_C19 -to A_MIL1_Out_Ena
set_location_assignment PIN_C20 -to A_LEMO_3_EN_IN
set_location_assignment PIN_C23 -to QL1_GXB_RX[3]
set_location_assignment PIN_C24 -to "QL1_GXB_RX[3](n)"
set_location_assignment PIN_C4 -to A_nLEMO_4_LED
set_location_assignment PIN_C6 -to A_Timing
set_location_assignment PIN_C7 -to A_TB[2]
set_location_assignment PIN_C9 -to A_TB[15]
set_location_assignment PIN_D12 -to A_SEL[1]
set_location_assignment PIN_D13 -to A_TA[13]
set_location_assignment PIN_D14 -to A_TA[7]
set_location_assignment PIN_D15 -to A_TA[3]
set_location_assignment PIN_D17 -to A_ME_VW
set_location_assignment PIN_D21 -to QL1_GXB_TX[2]
set_location_assignment PIN_D22 -to "QL1_GXB_TX[2](n)"
set_location_assignment PIN_D8 -to A_TB[5]
set_location_assignment PIN_D9 -to A_nOPK_DRQ
set_location_assignment PIN_E10 -to A_TB[3]
set_location_assignment PIN_E12 -to A_SEL[3]
set_location_assignment PIN_E13 -to A_TA[15]
set_location_assignment PIN_E15 -to A_MIL1_nBZO
set_location_assignment PIN_E16 -to A_ME_ESC
set_location_assignment PIN_E1 -to A_nLED[2]
set_location_assignment PIN_E23 -to QL1_GXB_RX[2]
set_location_assignment PIN_E24 -to "QL1_GXB_RX[2](n)"
set_location_assignment PIN_E9 -to A_nEvent_Str
set_location_assignment PIN_F10 -to A_TB[7]
set_location_assignment PIN_F13 -to A_TA[8]
set_location_assignment PIN_F14 -to A_TA[0]
set_location_assignment PIN_F15 -to A_ME_EE
set_location_assignment PIN_F16 -to A_ME_CDS
set_location_assignment PIN_F1 -to A_nLED[4]
set_location_assignment PIN_F8 -to A_ME_12MHZ
set_location_assignment PIN_G10 -to A_TB[13]
set_location_assignment PIN_G11 -to A_TB[14]
set_location_assignment PIN_G13 -to A_TA[10]
set_location_assignment PIN_G14 -to A_TA[2]
set_location_assignment PIN_G16 -to A_ME_SDO
set_location_assignment PIN_G1 -to A_nLED[7]
set_location_assignment PIN_G2 -to A_nLED[5]
set_location_assignment PIN_G9 -to A_nLEMO_1_LED
set_location_assignment PIN_H16 -to A_LEMO_4_EN_IN
set_location_assignment PIN_H21 -to QL1_GXB_TX[1]
set_location_assignment PIN_H22 -to "QL1_GXB_TX[1](n)"
set_location_assignment PIN_H3 -to A_nLED[3]
set_location_assignment PIN_H4 -to A_nLED[1]
set_location_assignment PIN_H6 -to A_nLED[0]
set_location_assignment PIN_H9 -to A_nLEMO_2_LED
set_location_assignment PIN_J23 -to QL1_GXB_RX[1]
set_location_assignment PIN_J24 -to "QL1_GXB_RX[1](n)"
set_location_assignment PIN_J5 -to A_nLED[8]
set_location_assignment PIN_J6 -to A_nLED[6]
set_location_assignment PIN_K21 -to QL1_GXB_TX[0]
set_location_assignment PIN_K22 -to "QL1_GXB_TX[0](n)"
set_location_assignment PIN_L23 -to QL1_GXB_RX[0]
set_location_assignment PIN_L24 -to "QL1_GXB_RX[0](n)"
set_location_assignment PIN_M21 -to pcie_tx_o[3]
set_location_assignment PIN_M22 -to "pcie_tx_o[3](n)"
set_location_assignment PIN_N23 -to pcie_rx_i[3]
set_location_assignment PIN_N24 -to "pcie_rx_i[3](n)"
set_location_assignment PIN_N4 -to F_PLL_5
set_location_assignment PIN_N6 -to A_nReset
set_location_assignment PIN_N7 -to A_MIL1_nIN_Ena
set_location_assignment PIN_P21 -to pcie_tx_o[2]
set_location_assignment PIN_P22 -to "pcie_tx_o[2](n)"
set_location_assignment PIN_P4 -to clk_20
set_location_assignment PIN_P7 -to EIO[0]
set_location_assignment PIN_R1 -to A_OneWire_EEPROM
set_location_assignment PIN_R23 -to pcie_rx_i[2]
set_location_assignment PIN_R24 -to "pcie_rx_i[2](n)"
set_location_assignment PIN_R3 -to nCB_RESET
set_location_assignment PIN_R5 -to A_A[3]
set_location_assignment PIN_R6 -to A_A[6]
set_location_assignment PIN_R7 -to GP_Ext_Out_B
set_location_assignment PIN_T1 -to A_OneWire
set_location_assignment PIN_T2 -to A_A[8]
set_location_assignment PIN_T3 -to A_A[1]
set_location_assignment PIN_T4 -to A_A[0]
set_location_assignment PIN_T5 -to A_A[10]
set_location_assignment PIN_T6 -to EIO[3]
set_location_assignment PIN_U16 -to IO_2_5V[5]
set_location_assignment PIN_U1 -to A_nDS
set_location_assignment PIN_U23 -to pcie_refclk_i
set_location_assignment PIN_U24 -to "pcie_refclk_i(n)"
set_location_assignment PIN_U3 -to A_Spare0
set_location_assignment PIN_U4 -to A_Spare1
set_location_assignment PIN_U6 -to EIO[5]
set_location_assignment PIN_U9 -to A_nSEL_Ext_Signal_RDV
set_location_assignment PIN_V11 -to A_D[5]
set_location_assignment PIN_V12 -to A_D[13]
set_location_assignment PIN_V15 -to A_nLED[14]
set_location_assignment PIN_V16 -to IO_2_5V[7]
set_location_assignment PIN_V1 -to A_nBoardSel
set_location_assignment PIN_V21 -to pcie_tx_o[1]
set_location_assignment PIN_V22 -to "pcie_tx_o[1](n)"
set_location_assignment PIN_V3 -to A_A[15]
set_location_assignment PIN_V4 -to EIO[12]
set_location_assignment PIN_V5 -to EIO[10]
set_location_assignment PIN_V6 -to EIO[11]
set_location_assignment PIN_V7 -to EIO[13]
set_location_assignment PIN_V8 -to A_nSEL_ME
set_location_assignment PIN_V9 -to A_nADR_SCUB
set_location_assignment PIN_W11 -to A_D[7]
set_location_assignment PIN_W12 -to A_D[15]
set_location_assignment PIN_W15 -to IO_2_5V[0]
set_location_assignment PIN_W16 -to IO_2_5V[13]
set_location_assignment PIN_W23 -to pcie_rx_i[1]
set_location_assignment PIN_W24 -to "pcie_rx_i[1](n)"
set_location_assignment PIN_W2 -to A_A[12]
set_location_assignment PIN_W3 -to A_A[11]
set_location_assignment PIN_W4 -to EIO[6]
set_location_assignment PIN_W8 -to A_UMIL15V
set_location_assignment PIN_W9 -to A_nSRQ
set_location_assignment PIN_Y12 -to A_D[8]
set_location_assignment PIN_Y13 -to clk_fpga
set_location_assignment PIN_Y15 -to A_nLED[13]
set_location_assignment PIN_Y16 -to IO_2_5V[15]
set_location_assignment PIN_Y1 -to A_RnW
set_location_assignment PIN_Y21 -to pcie_tx_o[0]
set_location_assignment PIN_Y22 -to "pcie_tx_o[0](n)"
set_location_assignment PIN_Y3 -to A_A[2]
set_location_assignment PIN_Y4 -to EIO[8]
set_location_assignment PIN_Y7 -to A_UMIL5V
set_location_assignment PIN_Y9 -to A_LEMO_4_IO
#		sio_serdes_assignment_defaults.qdf
# Subscription Agreement, Altera MegaCore Function License 
# to the terms and conditions of the Altera Program License 
# Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
# without limitation, that your use is for the sole purpose of 
# Your use of Altera Corporation's design tools, logic functions 
