<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='88' type='void llvm::RegisterBank::print(llvm::raw_ostream &amp; OS, bool IsForDebug = false, const llvm::TargetRegisterInfo * TRI = nullptr) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='93' u='c' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='83'>/// Print the register mask on OS.
  /// If IsForDebug is false, then only the name of the register bank
  /// is printed. Otherwise, all the fields are printing.
  /// TRI is then used to print the name of the register classes that
  /// this register bank covers.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='81' u='c' c='_ZNK4llvm12RegisterBank4dumpEPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='85' ll='113' type='void llvm::RegisterBank::print(llvm::raw_ostream &amp; OS, bool IsForDebug = false, const llvm::TargetRegisterInfo * TRI = nullptr) const'/>
