// Seed: 3567936696
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  assign module_2.type_10 = 0;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    id_9,
    input supply1 id_6,
    input tri id_7
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
