{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669862385234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669862385240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:39:45 2022 " "Processing started: Wed Nov 30 21:39:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669862385240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862385240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL6_Antoine_Phan -c WrapperDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL6_Antoine_Phan -c WrapperDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862385240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669862385532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669862385532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_jkff-arch " "Found design unit 1: antoine_phan_jkff-arch" {  } { { "Antoine_Phan_JKFF.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_JKFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395039 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_jkff " "Found entity 1: antoine_phan_jkff" {  } { { "Antoine_Phan_JKFF.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_JKFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFF_testbench-tb " "Found design unit 1: JKFF_testbench-tb" {  } { { "JKFF_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/JKFF_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395041 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFF_testbench " "Found entity 1: JKFF_testbench" {  } { { "JKFF_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/JKFF_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Counter-arch " "Found design unit 1: Antoine_Phan_Counter-arch" {  } { { "Antoine_Phan_Counter.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Counter " "Found entity 1: Antoine_Phan_Counter" {  } { { "Antoine_Phan_Counter.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counters_testbench-tb " "Found design unit 1: Counters_testbench-tb" {  } { { "Counters_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Counters_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395045 ""} { "Info" "ISGN_ENTITY_NAME" "1 counters_testbench " "Found entity 1: counters_testbench" {  } { { "Counters_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Counters_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Clock_Divider-arch " "Found design unit 1: Antoine_Phan_Clock_Divider-arch" {  } { { "Antoine_Phan_Clock_Divider.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Clock_Divider " "Found entity 1: Antoine_Phan_Clock_Divider" {  } { { "Antoine_Phan_Clock_Divider.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_testbench-testbench " "Found design unit 1: clock_divider_testbench-testbench" {  } { { "Clock_Divider_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Clock_Divider_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395049 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_testbench " "Found entity 1: clock_divider_testbench" {  } { { "Clock_Divider_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Clock_Divider_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Segment_Decoder-arch " "Found design unit 1: Seven_Segment_Decoder-arch" {  } { { "Seven_Segment_Decoder.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Decoder " "Found entity 1: Seven_Segment_Decoder" {  } { { "Seven_Segment_Decoder.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Wrapper-arch " "Found design unit 1: Antoine_Phan_Wrapper-arch" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Wrapper " "Found entity 1: Antoine_Phan_Wrapper" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_simulation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_simulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrapper_Simulation-tb " "Found design unit 1: Wrapper_Simulation-tb" {  } { { "Wrapper_Simulation.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper_Simulation.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_Simulation " "Found entity 1: Wrapper_Simulation" {  } { { "Wrapper_Simulation.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper_Simulation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_FSM-arch " "Found design unit 1: Antoine_Phan_FSM-arch" {  } { { "Antoine_Phan_FSM.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_FSM " "Found entity 1: Antoine_Phan_FSM" {  } { { "Antoine_Phan_FSM.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Testbench-tb " "Found design unit 1: FSM_Testbench-tb" {  } { { "FSM_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/FSM_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395056 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Testbench " "Found entity 1: FSM_Testbench" {  } { { "FSM_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/FSM_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Sequence_Detector-arch " "Found design unit 1: Antoine_Phan_Sequence_Detector-arch" {  } { { "Antoine_Phan_Sequence_Detector.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Sequence_Detector " "Found entity 1: Antoine_Phan_Sequence_Detector" {  } { { "Antoine_Phan_Sequence_Detector.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_Detector_testbench-tb " "Found design unit 1: Sequence_Detector_testbench-tb" {  } { { "Sequence_Detector_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Sequence_Detector_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector_testbench " "Found entity 1: Sequence_Detector_testbench" {  } { { "Sequence_Detector_testbench.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Sequence_Detector_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395060 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_wrapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_wrapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Wrapper2-arch " "Found design unit 1: Antoine_Phan_Wrapper2-arch" {  } { { "Antoine_Phan_Wrapper2.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Wrapper2 " "Found entity 1: Antoine_Phan_Wrapper2" {  } { { "Antoine_Phan_Wrapper2.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669862395061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862395061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Antoine_Phan_Wrapper2 " "Elaborating entity \"Antoine_Phan_Wrapper2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669862395086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antoine_Phan_Clock_Divider Antoine_Phan_Clock_Divider:CLK_DIV " "Elaborating entity \"Antoine_Phan_Clock_Divider\" for hierarchy \"Antoine_Phan_Clock_Divider:CLK_DIV\"" {  } { { "Antoine_Phan_Wrapper2.vhd" "CLK_DIV" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_thing " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_thing\"" {  } { { "Antoine_Phan_Wrapper2.vhd" "ROM_thing" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395098 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669862395099 "|Antoine_Phan_Wrapper2|ROM:ROM_thing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antoine_Phan_Sequence_Detector Antoine_Phan_Sequence_Detector:SEQ_CNT " "Elaborating entity \"Antoine_Phan_Sequence_Detector\" for hierarchy \"Antoine_Phan_Sequence_Detector:SEQ_CNT\"" {  } { { "Antoine_Phan_Wrapper2.vhd" "SEQ_CNT" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antoine_Phan_FSM Antoine_Phan_Sequence_Detector:SEQ_CNT\|Antoine_Phan_FSM:FSM " "Elaborating entity \"Antoine_Phan_FSM\" for hierarchy \"Antoine_Phan_Sequence_Detector:SEQ_CNT\|Antoine_Phan_FSM:FSM\"" {  } { { "Antoine_Phan_Sequence_Detector.vhd" "FSM" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antoine_Phan_Counter Antoine_Phan_Sequence_Detector:SEQ_CNT\|Antoine_Phan_Counter:CNT1 " "Elaborating entity \"Antoine_Phan_Counter\" for hierarchy \"Antoine_Phan_Sequence_Detector:SEQ_CNT\|Antoine_Phan_Counter:CNT1\"" {  } { { "Antoine_Phan_Sequence_Detector.vhd" "CNT1" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Decoder Seven_Segment_Decoder:HEX5_DEC " "Elaborating entity \"Seven_Segment_Decoder\" for hierarchy \"Seven_Segment_Decoder:HEX5_DEC\"" {  } { { "Antoine_Phan_Wrapper2.vhd" "HEX5_DEC" { Text "D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862395105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669862395570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669862396039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669862396039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669862396075 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669862396075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669862396075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669862396075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669862396098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:39:56 2022 " "Processing ended: Wed Nov 30 21:39:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669862396098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669862396098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669862396098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669862396098 ""}
