
LabaTIM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001160  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080012e8  080012e8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080012e8  080012e8  000112e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080012ec  080012ec  000112ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080012f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          000000a0  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000b4  200000b4  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000682b  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000f79  00000000  00000000  0002686f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008f8  00000000  00000000  000277e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000850  00000000  00000000  000280e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002d78  00000000  00000000  00028930  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002ca7  00000000  00000000  0002b6a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002e34f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002688  00000000  00000000  0002e3cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00030a54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080012d0 	.word	0x080012d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	080012d0 	.word	0x080012d0

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	4b25      	ldr	r3, [pc, #148]	; (8000338 <DMA_Init+0xac>)
 80002a4:	4013      	ands	r3, r2
 80002a6:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	68db      	ldr	r3, [r3, #12]
 80002b0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002b6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002c2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	6a1b      	ldr	r3, [r3, #32]
 80002c8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002ce:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002d4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002da:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80002e0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e2:	68fa      	ldr	r2, [r7, #12]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	f023 0307 	bic.w	r3, r3, #7
 80002fa:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000304:	4313      	orrs	r3, r2
 8000306:	68fa      	ldr	r2, [r7, #12]
 8000308:	4313      	orrs	r3, r2
 800030a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	68fa      	ldr	r2, [r7, #12]
 8000310:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	691a      	ldr	r2, [r3, #16]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	685a      	ldr	r2, [r3, #4]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	689a      	ldr	r2, [r3, #8]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	60da      	str	r2, [r3, #12]
}
 800032a:	bf00      	nop
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	f01c803f 	.word	0xf01c803f

0800033c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	460b      	mov	r3, r1
 8000346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000348:	78fb      	ldrb	r3, [r7, #3]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d006      	beq.n	800035c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f043 0201 	orr.w	r2, r3, #1
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800035a:	e005      	b.n	8000368 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f023 0201 	bic.w	r2, r3, #1
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	601a      	str	r2, [r3, #0]
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000374:	b480      	push	{r7}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800037c:	2300      	movs	r3, #0
 800037e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f003 0301 	and.w	r3, r3, #1
 8000388:	2b00      	cmp	r3, #0
 800038a:	d002      	beq.n	8000392 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800038c:	2301      	movs	r3, #1
 800038e:	73fb      	strb	r3, [r7, #15]
 8000390:	e001      	b.n	8000396 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000392:	2300      	movs	r3, #0
 8000394:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000396:	7bfb      	ldrb	r3, [r7, #15]
}
 8000398:	4618      	mov	r0, r3
 800039a:	3714      	adds	r7, #20
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr

080003a4 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b087      	sub	sp, #28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003ae:	2300      	movs	r3, #0
 80003b0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a15      	ldr	r2, [pc, #84]	; (8000410 <DMA_GetFlagStatus+0x6c>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d802      	bhi.n	80003c4 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003be:	4b15      	ldr	r3, [pc, #84]	; (8000414 <DMA_GetFlagStatus+0x70>)
 80003c0:	613b      	str	r3, [r7, #16]
 80003c2:	e001      	b.n	80003c8 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003c4:	4b14      	ldr	r3, [pc, #80]	; (8000418 <DMA_GetFlagStatus+0x74>)
 80003c6:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d003      	beq.n	80003da <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80003d2:	693b      	ldr	r3, [r7, #16]
 80003d4:	685b      	ldr	r3, [r3, #4]
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	e002      	b.n	80003e0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80003da:	693b      	ldr	r3, [r7, #16]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003e6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003ea:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80003ec:	68fa      	ldr	r2, [r7, #12]
 80003ee:	683b      	ldr	r3, [r7, #0]
 80003f0:	4013      	ands	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d002      	beq.n	80003fc <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80003f6:	2301      	movs	r3, #1
 80003f8:	75fb      	strb	r3, [r7, #23]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80003fc:	2300      	movs	r3, #0
 80003fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000400:	7dfb      	ldrb	r3, [r7, #23]
}
 8000402:	4618      	mov	r0, r3
 8000404:	371c      	adds	r7, #28
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	4002640f 	.word	0x4002640f
 8000414:	40026000 	.word	0x40026000
 8000418:	40026400 	.word	0x40026400

0800041c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a10      	ldr	r2, [pc, #64]	; (800046c <DMA_ClearFlag+0x50>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d802      	bhi.n	8000434 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800042e:	4b10      	ldr	r3, [pc, #64]	; (8000470 <DMA_ClearFlag+0x54>)
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	e001      	b.n	8000438 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <DMA_ClearFlag+0x58>)
 8000436:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800043e:	2b00      	cmp	r3, #0
 8000440:	d007      	beq.n	8000452 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000448:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000450:	e006      	b.n	8000460 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000458:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	6093      	str	r3, [r2, #8]
}
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	4002640f 	.word	0x4002640f
 8000470:	40026000 	.word	0x40026000
 8000474:	40026400 	.word	0x40026400

08000478 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000478:	b480      	push	{r7}
 800047a:	b087      	sub	sp, #28
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
 8000486:	2300      	movs	r3, #0
 8000488:	613b      	str	r3, [r7, #16]
 800048a:	2300      	movs	r3, #0
 800048c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800048e:	2300      	movs	r3, #0
 8000490:	617b      	str	r3, [r7, #20]
 8000492:	e076      	b.n	8000582 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000494:	2201      	movs	r2, #1
 8000496:	697b      	ldr	r3, [r7, #20]
 8000498:	fa02 f303 	lsl.w	r3, r2, r3
 800049c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	4013      	ands	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d165      	bne.n	800057c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	697b      	ldr	r3, [r7, #20]
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	2103      	movs	r1, #3
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	43db      	mvns	r3, r3
 80004c0:	401a      	ands	r2, r3
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	791b      	ldrb	r3, [r3, #4]
 80004ce:	4619      	mov	r1, r3
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	431a      	orrs	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	791b      	ldrb	r3, [r3, #4]
 80004e2:	2b01      	cmp	r3, #1
 80004e4:	d003      	beq.n	80004ee <GPIO_Init+0x76>
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	791b      	ldrb	r3, [r3, #4]
 80004ea:	2b02      	cmp	r3, #2
 80004ec:	d12e      	bne.n	800054c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	689a      	ldr	r2, [r3, #8]
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	2103      	movs	r1, #3
 80004f8:	fa01 f303 	lsl.w	r3, r1, r3
 80004fc:	43db      	mvns	r3, r3
 80004fe:	401a      	ands	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	795b      	ldrb	r3, [r3, #5]
 800050c:	4619      	mov	r1, r3
 800050e:	697b      	ldr	r3, [r7, #20]
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	fa01 f303 	lsl.w	r3, r1, r3
 8000516:	431a      	orrs	r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	685a      	ldr	r2, [r3, #4]
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	b29b      	uxth	r3, r3
 8000524:	4619      	mov	r1, r3
 8000526:	2301      	movs	r3, #1
 8000528:	408b      	lsls	r3, r1
 800052a:	43db      	mvns	r3, r3
 800052c:	401a      	ands	r2, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	7992      	ldrb	r2, [r2, #6]
 800053a:	4611      	mov	r1, r2
 800053c:	697a      	ldr	r2, [r7, #20]
 800053e:	b292      	uxth	r2, r2
 8000540:	fa01 f202 	lsl.w	r2, r1, r2
 8000544:	b292      	uxth	r2, r2
 8000546:	431a      	orrs	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	68da      	ldr	r2, [r3, #12]
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	b29b      	uxth	r3, r3
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	2103      	movs	r1, #3
 8000558:	fa01 f303 	lsl.w	r3, r1, r3
 800055c:	43db      	mvns	r3, r3
 800055e:	401a      	ands	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68da      	ldr	r2, [r3, #12]
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	79db      	ldrb	r3, [r3, #7]
 800056c:	4619      	mov	r1, r3
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	fa01 f303 	lsl.w	r3, r1, r3
 8000576:	431a      	orrs	r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	3301      	adds	r3, #1
 8000580:	617b      	str	r3, [r7, #20]
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2b0f      	cmp	r3, #15
 8000586:	d985      	bls.n	8000494 <GPIO_Init+0x1c>
    }
  }
}
 8000588:	bf00      	nop
 800058a:	371c      	adds	r7, #28
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	807b      	strh	r3, [r7, #2]
 80005a0:	4613      	mov	r3, r2
 80005a2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005ac:	787a      	ldrb	r2, [r7, #1]
 80005ae:	887b      	ldrh	r3, [r7, #2]
 80005b0:	f003 0307 	and.w	r3, r3, #7
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ba:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005bc:	887b      	ldrh	r3, [r7, #2]
 80005be:	08db      	lsrs	r3, r3, #3
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	887b      	ldrh	r3, [r7, #2]
 80005c6:	08db      	lsrs	r3, r3, #3
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	461a      	mov	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3208      	adds	r2, #8
 80005d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	210f      	movs	r1, #15
 80005de:	fa01 f303 	lsl.w	r3, r1, r3
 80005e2:	43db      	mvns	r3, r3
 80005e4:	ea02 0103 	and.w	r1, r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f100 0208 	add.w	r2, r0, #8
 80005ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80005f2:	887b      	ldrh	r3, [r7, #2]
 80005f4:	08db      	lsrs	r3, r3, #3
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	461a      	mov	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	3208      	adds	r2, #8
 80005fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	4313      	orrs	r3, r2
 8000606:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	08db      	lsrs	r3, r3, #3
 800060c:	b29b      	uxth	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3208      	adds	r2, #8
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	460b      	mov	r3, r1
 8000632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000634:	78fb      	ldrb	r3, [r7, #3]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d006      	beq.n	8000648 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800063a:	490a      	ldr	r1, [pc, #40]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800063e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4313      	orrs	r3, r2
 8000644:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000646:	e006      	b.n	8000656 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000648:	4906      	ldr	r1, [pc, #24]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	43db      	mvns	r3, r3
 8000652:	4013      	ands	r3, r2
 8000654:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800

08000668 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	460b      	mov	r3, r1
 8000672:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d006      	beq.n	8000688 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800067a:	490a      	ldr	r1, [pc, #40]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800067c:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800067e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4313      	orrs	r3, r2
 8000684:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000686:	e006      	b.n	8000696 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000688:	4906      	ldr	r1, [pc, #24]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	43db      	mvns	r3, r3
 8000692:	4013      	ands	r3, r2
 8000694:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800

080006a8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006b4:	2300      	movs	r3, #0
 80006b6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	891b      	ldrh	r3, [r3, #8]
 80006bc:	b29a      	uxth	r2, r3
 80006be:	887b      	ldrh	r3, [r7, #2]
 80006c0:	4013      	ands	r3, r2
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006c8:	2301      	movs	r3, #1
 80006ca:	73fb      	strb	r3, [r7, #15]
 80006cc:	e001      	b.n	80006d2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ce:	2300      	movs	r3, #0
 80006d0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3714      	adds	r7, #20
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	881b      	ldrh	r3, [r3, #0]
 80006f2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a29      	ldr	r2, [pc, #164]	; (800079c <TIM_TimeBaseInit+0xbc>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d013      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4a28      	ldr	r2, [pc, #160]	; (80007a0 <TIM_TimeBaseInit+0xc0>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d00f      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800070a:	d00b      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a25      	ldr	r2, [pc, #148]	; (80007a4 <TIM_TimeBaseInit+0xc4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d007      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a24      	ldr	r2, [pc, #144]	; (80007a8 <TIM_TimeBaseInit+0xc8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d003      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a23      	ldr	r2, [pc, #140]	; (80007ac <TIM_TimeBaseInit+0xcc>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d108      	bne.n	8000736 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000724:	89fb      	ldrh	r3, [r7, #14]
 8000726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800072a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	885a      	ldrh	r2, [r3, #2]
 8000730:	89fb      	ldrh	r3, [r7, #14]
 8000732:	4313      	orrs	r3, r2
 8000734:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a1d      	ldr	r2, [pc, #116]	; (80007b0 <TIM_TimeBaseInit+0xd0>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d00c      	beq.n	8000758 <TIM_TimeBaseInit+0x78>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a1c      	ldr	r2, [pc, #112]	; (80007b4 <TIM_TimeBaseInit+0xd4>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d008      	beq.n	8000758 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000746:	89fb      	ldrh	r3, [r7, #14]
 8000748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800074c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	891a      	ldrh	r2, [r3, #8]
 8000752:	89fb      	ldrh	r3, [r7, #14]
 8000754:	4313      	orrs	r3, r2
 8000756:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	89fa      	ldrh	r2, [r7, #14]
 800075c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	881a      	ldrh	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a0a      	ldr	r2, [pc, #40]	; (800079c <TIM_TimeBaseInit+0xbc>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d003      	beq.n	800077e <TIM_TimeBaseInit+0x9e>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a09      	ldr	r2, [pc, #36]	; (80007a0 <TIM_TimeBaseInit+0xc0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d104      	bne.n	8000788 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	7a9b      	ldrb	r3, [r3, #10]
 8000782:	b29a      	uxth	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2201      	movs	r2, #1
 800078c:	829a      	strh	r2, [r3, #20]
}
 800078e:	bf00      	nop
 8000790:	3714      	adds	r7, #20
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40010000 	.word	0x40010000
 80007a0:	40010400 	.word	0x40010400
 80007a4:	40000400 	.word	0x40000400
 80007a8:	40000800 	.word	0x40000800
 80007ac:	40000c00 	.word	0x40000c00
 80007b0:	40001000 	.word	0x40001000
 80007b4:	40001400 	.word	0x40001400

080007b8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d008      	beq.n	80007dc <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80007da:	e007      	b.n	80007ec <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	881b      	ldrh	r3, [r3, #0]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	801a      	strh	r2, [r3, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	460b      	mov	r3, r1
 8000802:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000804:	78fb      	ldrb	r3, [r7, #3]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d008      	beq.n	800081c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	b29b      	uxth	r3, r3
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	b29a      	uxth	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800081a:	e007      	b.n	800082c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	b29b      	uxth	r3, r3
 8000822:	f023 0301 	bic.w	r3, r3, #1
 8000826:	b29a      	uxth	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	801a      	strh	r2, [r3, #0]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	817b      	strh	r3, [r7, #10]
 8000846:	2300      	movs	r3, #0
 8000848:	81fb      	strh	r3, [r7, #14]
 800084a:	2300      	movs	r3, #0
 800084c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	8c1b      	ldrh	r3, [r3, #32]
 8000852:	b29b      	uxth	r3, r3
 8000854:	f023 0310 	bic.w	r3, r3, #16
 8000858:	b29a      	uxth	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	8c1b      	ldrh	r3, [r3, #32]
 8000862:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	889b      	ldrh	r3, [r3, #4]
 8000868:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	8b1b      	ldrh	r3, [r3, #24]
 800086e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000870:	897b      	ldrh	r3, [r7, #10]
 8000872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000876:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000878:	897b      	ldrh	r3, [r7, #10]
 800087a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800087e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	881b      	ldrh	r3, [r3, #0]
 8000884:	021b      	lsls	r3, r3, #8
 8000886:	b29a      	uxth	r2, r3
 8000888:	897b      	ldrh	r3, [r7, #10]
 800088a:	4313      	orrs	r3, r2
 800088c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	f023 0320 	bic.w	r3, r3, #32
 8000894:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	899b      	ldrh	r3, [r3, #12]
 800089a:	011b      	lsls	r3, r3, #4
 800089c:	b29a      	uxth	r2, r3
 800089e:	89fb      	ldrh	r3, [r7, #14]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	885b      	ldrh	r3, [r3, #2]
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	89fb      	ldrh	r3, [r7, #14]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4a22      	ldr	r2, [pc, #136]	; (8000940 <TIM_OC2Init+0x108>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d003      	beq.n	80008c2 <TIM_OC2Init+0x8a>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4a21      	ldr	r2, [pc, #132]	; (8000944 <TIM_OC2Init+0x10c>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d12b      	bne.n	800091a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80008c8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	89db      	ldrh	r3, [r3, #14]
 80008ce:	011b      	lsls	r3, r3, #4
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	89fb      	ldrh	r3, [r7, #14]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80008d8:	89fb      	ldrh	r3, [r7, #14]
 80008da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80008de:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	889b      	ldrh	r3, [r3, #4]
 80008e4:	011b      	lsls	r3, r3, #4
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	89fb      	ldrh	r3, [r7, #14]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80008ee:	89bb      	ldrh	r3, [r7, #12]
 80008f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008f4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80008f6:	89bb      	ldrh	r3, [r7, #12]
 80008f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80008fc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	8a1b      	ldrh	r3, [r3, #16]
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	b29a      	uxth	r2, r3
 8000906:	89bb      	ldrh	r3, [r7, #12]
 8000908:	4313      	orrs	r3, r2
 800090a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	8a5b      	ldrh	r3, [r3, #18]
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	b29a      	uxth	r2, r3
 8000914:	89bb      	ldrh	r3, [r7, #12]
 8000916:	4313      	orrs	r3, r2
 8000918:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	89ba      	ldrh	r2, [r7, #12]
 800091e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	897a      	ldrh	r2, [r7, #10]
 8000924:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	689a      	ldr	r2, [r3, #8]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	89fa      	ldrh	r2, [r7, #14]
 8000932:	841a      	strh	r2, [r3, #32]
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	40010000 	.word	0x40010000
 8000944:	40010400 	.word	0x40010400

08000948 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	817b      	strh	r3, [r7, #10]
 8000956:	2300      	movs	r3, #0
 8000958:	81fb      	strh	r3, [r7, #14]
 800095a:	2300      	movs	r3, #0
 800095c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	8c1b      	ldrh	r3, [r3, #32]
 8000962:	b29b      	uxth	r3, r3
 8000964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000968:	b29a      	uxth	r2, r3
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	8c1b      	ldrh	r3, [r3, #32]
 8000972:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	889b      	ldrh	r3, [r3, #4]
 8000978:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	8b9b      	ldrh	r3, [r3, #28]
 800097e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000980:	897b      	ldrh	r3, [r7, #10]
 8000982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000986:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000988:	897b      	ldrh	r3, [r7, #10]
 800098a:	f023 0303 	bic.w	r3, r3, #3
 800098e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	881a      	ldrh	r2, [r3, #0]
 8000994:	897b      	ldrh	r3, [r7, #10]
 8000996:	4313      	orrs	r3, r2
 8000998:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80009a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	899b      	ldrh	r3, [r3, #12]
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	89fb      	ldrh	r3, [r7, #14]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	885b      	ldrh	r3, [r3, #2]
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4a22      	ldr	r2, [pc, #136]	; (8000a4c <TIM_OC3Init+0x104>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d003      	beq.n	80009ce <TIM_OC3Init+0x86>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4a21      	ldr	r2, [pc, #132]	; (8000a50 <TIM_OC3Init+0x108>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d12b      	bne.n	8000a26 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80009ce:	89fb      	ldrh	r3, [r7, #14]
 80009d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009d4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	89db      	ldrh	r3, [r3, #14]
 80009da:	021b      	lsls	r3, r3, #8
 80009dc:	b29a      	uxth	r2, r3
 80009de:	89fb      	ldrh	r3, [r7, #14]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80009e4:	89fb      	ldrh	r3, [r7, #14]
 80009e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009ea:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	889b      	ldrh	r3, [r3, #4]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	89fb      	ldrh	r3, [r7, #14]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80009fa:	89bb      	ldrh	r3, [r7, #12]
 80009fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a00:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000a02:	89bb      	ldrh	r3, [r7, #12]
 8000a04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a08:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	8a1b      	ldrh	r3, [r3, #16]
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	b29a      	uxth	r2, r3
 8000a12:	89bb      	ldrh	r3, [r7, #12]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	8a5b      	ldrh	r3, [r3, #18]
 8000a1c:	011b      	lsls	r3, r3, #4
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	89bb      	ldrh	r3, [r7, #12]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	89ba      	ldrh	r2, [r7, #12]
 8000a2a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	897a      	ldrh	r2, [r7, #10]
 8000a30:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	689a      	ldr	r2, [r3, #8]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	89fa      	ldrh	r2, [r7, #14]
 8000a3e:	841a      	strh	r2, [r3, #32]
}
 8000a40:	bf00      	nop
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	40010000 	.word	0x40010000
 8000a50:	40010400 	.word	0x40010400

08000a54 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	81bb      	strh	r3, [r7, #12]
 8000a62:	2300      	movs	r3, #0
 8000a64:	817b      	strh	r3, [r7, #10]
 8000a66:	2300      	movs	r3, #0
 8000a68:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	8c1b      	ldrh	r3, [r3, #32]
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	8c1b      	ldrh	r3, [r3, #32]
 8000a7e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	889b      	ldrh	r3, [r3, #4]
 8000a84:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	8b9b      	ldrh	r3, [r3, #28]
 8000a8a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000a8c:	89bb      	ldrh	r3, [r7, #12]
 8000a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000a92:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000a94:	89bb      	ldrh	r3, [r7, #12]
 8000a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a9a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	021b      	lsls	r3, r3, #8
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	89bb      	ldrh	r3, [r7, #12]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000aaa:	897b      	ldrh	r3, [r7, #10]
 8000aac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ab0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	899b      	ldrh	r3, [r3, #12]
 8000ab6:	031b      	lsls	r3, r3, #12
 8000ab8:	b29a      	uxth	r2, r3
 8000aba:	897b      	ldrh	r3, [r7, #10]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	885b      	ldrh	r3, [r3, #2]
 8000ac4:	031b      	lsls	r3, r3, #12
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	897b      	ldrh	r3, [r7, #10]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a12      	ldr	r2, [pc, #72]	; (8000b1c <TIM_OC4Init+0xc8>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d003      	beq.n	8000ade <TIM_OC4Init+0x8a>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a11      	ldr	r2, [pc, #68]	; (8000b20 <TIM_OC4Init+0xcc>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d10a      	bne.n	8000af4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000ade:	89fb      	ldrh	r3, [r7, #14]
 8000ae0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ae4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	8a1b      	ldrh	r3, [r3, #16]
 8000aea:	019b      	lsls	r3, r3, #6
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	89fa      	ldrh	r2, [r7, #14]
 8000af8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	89ba      	ldrh	r2, [r7, #12]
 8000afe:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	689a      	ldr	r2, [r3, #8]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	897a      	ldrh	r2, [r7, #10]
 8000b0c:	841a      	strh	r2, [r3, #32]
}
 8000b0e:	bf00      	nop
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40010000 	.word	0x40010000
 8000b20:	40010400 	.word	0x40010400

08000b24 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	8b1b      	ldrh	r3, [r3, #24]
 8000b38:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b40:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000b42:	887b      	ldrh	r3, [r7, #2]
 8000b44:	021b      	lsls	r3, r3, #8
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	89fb      	ldrh	r3, [r7, #14]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	89fa      	ldrh	r2, [r7, #14]
 8000b52:	831a      	strh	r2, [r3, #24]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	8b9b      	ldrh	r3, [r3, #28]
 8000b74:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000b76:	89fb      	ldrh	r3, [r7, #14]
 8000b78:	f023 0308 	bic.w	r3, r3, #8
 8000b7c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000b7e:	89fa      	ldrh	r2, [r7, #14]
 8000b80:	887b      	ldrh	r3, [r7, #2]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	89fa      	ldrh	r2, [r7, #14]
 8000b8a:	839a      	strh	r2, [r3, #28]
}
 8000b8c:	bf00      	nop
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	8b9b      	ldrh	r3, [r3, #28]
 8000bac:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000bae:	89fb      	ldrh	r3, [r7, #14]
 8000bb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000bb4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	021b      	lsls	r3, r3, #8
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	89fb      	ldrh	r3, [r7, #14]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	89fa      	ldrh	r2, [r7, #14]
 8000bc6:	839a      	strh	r2, [r3, #28]
}
 8000bc8:	bf00      	nop
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
 8000be0:	4613      	mov	r3, r2
 8000be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000be4:	787b      	ldrb	r3, [r7, #1]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d008      	beq.n	8000bfc <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	899b      	ldrh	r3, [r3, #12]
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	887b      	ldrh	r3, [r7, #2]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	b29a      	uxth	r2, r3
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000bfa:	e009      	b.n	8000c10 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	899b      	ldrh	r3, [r3, #12]
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	887b      	ldrh	r3, [r7, #2]
 8000c04:	43db      	mvns	r3, r3
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	4013      	ands	r3, r2
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	819a      	strh	r2, [r3, #12]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000c28:	2300      	movs	r3, #0
 8000c2a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	81bb      	strh	r3, [r7, #12]
 8000c30:	2300      	movs	r3, #0
 8000c32:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	8a1b      	ldrh	r3, [r3, #16]
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	899b      	ldrh	r3, [r3, #12]
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000c4c:	89bb      	ldrh	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d005      	beq.n	8000c5e <TIM_GetITStatus+0x42>
 8000c52:	897b      	ldrh	r3, [r7, #10]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d002      	beq.n	8000c5e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	73fb      	strb	r3, [r7, #15]
 8000c5c:	e001      	b.n	8000c62 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	821a      	strh	r2, [r3, #16]
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
	...

08000c94 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000c98:	4b35      	ldr	r3, [pc, #212]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b35      	ldr	r3, [pc, #212]	; (8000d74 <Audio_MAL_IRQHandler+0xe0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4610      	mov	r0, r2
 8000ca4:	f7ff fb7e 	bl	80003a4 <DMA_GetFlagStatus>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d05e      	beq.n	8000d6c <Audio_MAL_IRQHandler+0xd8>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000cae:	4b32      	ldr	r3, [pc, #200]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d04c      	beq.n	8000d50 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000cb6:	bf00      	nop
 8000cb8:	4b2d      	ldr	r3, [pc, #180]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fb59 	bl	8000374 <DMA_GetCmdStatus>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d1f7      	bne.n	8000cb8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000cc8:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <Audio_MAL_IRQHandler+0xe0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4610      	mov	r0, r2
 8000cd4:	f7ff fba2 	bl	800041c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000cd8:	4b28      	ldr	r3, [pc, #160]	; (8000d7c <Audio_MAL_IRQHandler+0xe8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b28      	ldr	r3, [pc, #160]	; (8000d80 <Audio_MAL_IRQHandler+0xec>)
 8000ce0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000ce2:	4b25      	ldr	r3, [pc, #148]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cea:	4293      	cmp	r3, r2
 8000cec:	bf28      	it	cs
 8000cee:	4613      	movcs	r3, r2
 8000cf0:	4a23      	ldr	r2, [pc, #140]	; (8000d80 <Audio_MAL_IRQHandler+0xec>)
 8000cf2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4921      	ldr	r1, [pc, #132]	; (8000d80 <Audio_MAL_IRQHandler+0xec>)
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff fac6 	bl	800028c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000d00:	4b1b      	ldr	r3, [pc, #108]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fb18 	bl	800033c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000d0c:	4b1b      	ldr	r3, [pc, #108]	; (8000d7c <Audio_MAL_IRQHandler+0xe8>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d18:	d203      	bcs.n	8000d22 <Audio_MAL_IRQHandler+0x8e>
 8000d1a:	4b17      	ldr	r3, [pc, #92]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	e000      	b.n	8000d24 <Audio_MAL_IRQHandler+0x90>
 8000d22:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <Audio_MAL_IRQHandler+0xf0>)
 8000d24:	4413      	add	r3, r2
 8000d26:	4a15      	ldr	r2, [pc, #84]	; (8000d7c <Audio_MAL_IRQHandler+0xe8>)
 8000d28:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d36:	428b      	cmp	r3, r1
 8000d38:	bf28      	it	cs
 8000d3a:	460b      	movcs	r3, r1
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	4a0e      	ldr	r2, [pc, #56]	; (8000d78 <Audio_MAL_IRQHandler+0xe4>)
 8000d40:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000d42:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2101      	movs	r1, #1
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff faf7 	bl	800033c <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000d4e:	e00d      	b.n	8000d6c <Audio_MAL_IRQHandler+0xd8>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff faf0 	bl	800033c <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <Audio_MAL_IRQHandler+0xdc>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <Audio_MAL_IRQHandler+0xe0>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	4610      	mov	r0, r2
 8000d68:	f7ff fb58 	bl	800041c <DMA_ClearFlag>
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000008 	.word	0x20000008
 8000d74:	2000000c 	.word	0x2000000c
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	20000038 	.word	0x20000038
 8000d80:	20000078 	.word	0x20000078
 8000d84:	0001fffe 	.word	0x0001fffe

08000d88 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000d8c:	f7ff ff82 	bl	8000c94 <Audio_MAL_IRQHandler>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000d98:	f7ff ff7c 	bl	8000c94 <Audio_MAL_IRQHandler>
}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000da4:	2102      	movs	r1, #2
 8000da6:	4805      	ldr	r0, [pc, #20]	; (8000dbc <SPI3_IRQHandler+0x1c>)
 8000da8:	f7ff fc7e 	bl	80006a8 <SPI_I2S_GetFlagStatus>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <SPI3_IRQHandler+0x16>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000db2:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <SPI3_IRQHandler+0x20>)
 8000db4:	681b      	ldr	r3, [r3, #0]
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
//    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack());
  }
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40003c00 	.word	0x40003c00
 8000dc0:	20000004 	.word	0x20000004

08000dc4 <main>:
static void PWM_TimerInit(void);

static uint8_t count_tim = 0;
static int brightness = 0;

int main(void) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0


    GPIO_Config();
 8000dc8:	f000 f806 	bl	8000dd8 <GPIO_Config>
    INTTIM_Config();
 8000dcc:	f000 f852 	bl	8000e74 <INTTIM_Config>
    PWM_TimerInit();
 8000dd0:	f000 f8f2 	bl	8000fb8 <PWM_TimerInit>

    while (1) {
 8000dd4:	e7fe      	b.n	8000dd4 <main+0x10>
	...

08000dd8 <GPIO_Config>:

    }

}

void GPIO_Config(void) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpioConf;
    GPIO_InitTypeDef gpio_init;

    //  ,   
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000dde:	2101      	movs	r1, #1
 8000de0:	2001      	movs	r0, #1
 8000de2:	f7ff fc21 	bl	8000628 <RCC_AHB1PeriphClockCmd>
    gpioConf.GPIO_Pin = GPIO_Pin_0;
 8000de6:	2301      	movs	r3, #1
 8000de8:	60bb      	str	r3, [r7, #8]
    gpioConf.GPIO_Mode = GPIO_Mode_IN;
 8000dea:	2300      	movs	r3, #0
 8000dec:	733b      	strb	r3, [r7, #12]
    GPIO_Init(GPIOA, &gpioConf);
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	4619      	mov	r1, r3
 8000df4:	481d      	ldr	r0, [pc, #116]	; (8000e6c <GPIO_Config+0x94>)
 8000df6:	f7ff fb3f 	bl	8000478 <GPIO_Init>

    //	 ,       2
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	2008      	movs	r0, #8
 8000dfe:	f7ff fc13 	bl	8000628 <RCC_AHB1PeriphClockCmd>
    gpioConf.GPIO_Pin = GPIO_Pin_12 ;
 8000e02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e06:	60bb      	str	r3, [r7, #8]
    gpioConf.GPIO_Mode = GPIO_Mode_OUT;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	733b      	strb	r3, [r7, #12]
    gpioConf.GPIO_Speed = GPIO_Speed_100MHz;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	737b      	strb	r3, [r7, #13]
    gpioConf.GPIO_OType = GPIO_OType_PP;
 8000e10:	2300      	movs	r3, #0
 8000e12:	73bb      	strb	r3, [r7, #14]
    gpioConf.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	73fb      	strb	r3, [r7, #15]
    GPIO_Init(GPIOD, &gpioConf);
 8000e18:	f107 0308 	add.w	r3, r7, #8
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4814      	ldr	r0, [pc, #80]	; (8000e70 <GPIO_Config+0x98>)
 8000e20:	f7ff fb2a 	bl	8000478 <GPIO_Init>

    // ,      
    gpio_init.GPIO_Pin =  GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8000e24:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e28:	603b      	str	r3, [r7, #0]
    gpio_init.GPIO_Mode = GPIO_Mode_AF;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	713b      	strb	r3, [r7, #4]
    gpio_init.GPIO_Speed = GPIO_Speed_100MHz;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	717b      	strb	r3, [r7, #5]
    gpio_init.GPIO_OType = GPIO_OType_PP;
 8000e32:	2300      	movs	r3, #0
 8000e34:	71bb      	strb	r3, [r7, #6]
    gpio_init.GPIO_PuPd = GPIO_PuPd_UP;
 8000e36:	2301      	movs	r3, #1
 8000e38:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOD, &gpio_init);
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480c      	ldr	r0, [pc, #48]	; (8000e70 <GPIO_Config+0x98>)
 8000e40:	f7ff fb1a 	bl	8000478 <GPIO_Init>

   // GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8000e44:	2202      	movs	r2, #2
 8000e46:	210d      	movs	r1, #13
 8000e48:	4809      	ldr	r0, [pc, #36]	; (8000e70 <GPIO_Config+0x98>)
 8000e4a:	f7ff fba3 	bl	8000594 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8000e4e:	2202      	movs	r2, #2
 8000e50:	210e      	movs	r1, #14
 8000e52:	4807      	ldr	r0, [pc, #28]	; (8000e70 <GPIO_Config+0x98>)
 8000e54:	f7ff fb9e 	bl	8000594 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8000e58:	2202      	movs	r2, #2
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	4804      	ldr	r0, [pc, #16]	; (8000e70 <GPIO_Config+0x98>)
 8000e5e:	f7ff fb99 	bl	8000594 <GPIO_PinAFConfig>

}
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40020000 	.word	0x40020000
 8000e70:	40020c00 	.word	0x40020c00

08000e74 <INTTIM_Config>:

void INTTIM_Config(void) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef nvic_struct;
    nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 8000e7a:	231c      	movs	r3, #28
 8000e7c:	733b      	strb	r3, [r7, #12]
    nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	737b      	strb	r3, [r7, #13]
    nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8000e82:	2301      	movs	r3, #1
 8000e84:	73bb      	strb	r3, [r7, #14]
    nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8000e86:	2301      	movs	r3, #1
 8000e88:	73fb      	strb	r3, [r7, #15]
    NVIC_Init(&nvic_struct);
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff f99a 	bl	80001c8 <NVIC_Init>

    TIM_TimeBaseInitTypeDef tim_struct;
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000e94:	2101      	movs	r1, #1
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fbe6 	bl	8000668 <RCC_APB1PeriphClockCmd>
    tim_struct.TIM_Period = 5000 - 1;
 8000e9c:	f241 3387 	movw	r3, #4999	; 0x1387
 8000ea0:	607b      	str	r3, [r7, #4]
    tim_struct.TIM_Prescaler = 4200 - 1;
 8000ea2:	f241 0367 	movw	r3, #4199	; 0x1067
 8000ea6:	803b      	strh	r3, [r7, #0]
    tim_struct.TIM_ClockDivision = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	813b      	strh	r3, [r7, #8]
    tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8000eac:	2300      	movs	r3, #0
 8000eae:	807b      	strh	r3, [r7, #2]
    TIM_TimeBaseInit(TIM2, &tim_struct);
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000eb8:	f7ff fc12 	bl	80006e0 <TIM_TimeBaseInit>

    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ec4:	f7ff fe86 	bl	8000bd4 <TIM_ITConfig>
    TIM_Cmd(TIM2, ENABLE);
 8000ec8:	2101      	movs	r1, #1
 8000eca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ece:	f7ff fc93 	bl	80007f8 <TIM_Cmd>
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <TIM2_IRQHandler>:


void TIM2_IRQHandler(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ee6:	f7ff fe99 	bl	8000c1c <TIM_GetITStatus>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d057      	beq.n	8000fa0 <TIM2_IRQHandler+0xc4>
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ef6:	f7ff febb 	bl	8000c70 <TIM_ClearITPendingBit>
        count_tim ++;
 8000efa:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <TIM2_IRQHandler+0xc8>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	3301      	adds	r3, #1
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <TIM2_IRQHandler+0xc8>)
 8000f04:	701a      	strb	r2, [r3, #0]
       // GPIOD->ODR ^= GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
        if(count_tim % 2 )
 8000f06:	4b27      	ldr	r3, [pc, #156]	; (8000fa4 <TIM2_IRQHandler+0xc8>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d005      	beq.n	8000f20 <TIM2_IRQHandler+0x44>
        {
        	GPIOD->ODR ^= GPIO_Pin_12;
 8000f14:	4a24      	ldr	r2, [pc, #144]	; (8000fa8 <TIM2_IRQHandler+0xcc>)
 8000f16:	4b24      	ldr	r3, [pc, #144]	; (8000fa8 <TIM2_IRQHandler+0xcc>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8000f1e:	6153      	str	r3, [r2, #20]
        }

        brightness += 100;
 8000f20:	4b22      	ldr	r3, [pc, #136]	; (8000fac <TIM2_IRQHandler+0xd0>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3364      	adds	r3, #100	; 0x64
 8000f26:	4a21      	ldr	r2, [pc, #132]	; (8000fac <TIM2_IRQHandler+0xd0>)
 8000f28:	6013      	str	r3, [r2, #0]
		TIM4->CCR3 = 333 - (brightness + 0) % 333;
 8000f2a:	4821      	ldr	r0, [pc, #132]	; (8000fb0 <TIM2_IRQHandler+0xd4>)
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <TIM2_IRQHandler+0xd0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a20      	ldr	r2, [pc, #128]	; (8000fb4 <TIM2_IRQHandler+0xd8>)
 8000f32:	fb82 1203 	smull	r1, r2, r2, r3
 8000f36:	441a      	add	r2, r3
 8000f38:	1211      	asrs	r1, r2, #8
 8000f3a:	17da      	asrs	r2, r3, #31
 8000f3c:	1a8a      	subs	r2, r1, r2
 8000f3e:	f240 114d 	movw	r1, #333	; 0x14d
 8000f42:	fb01 f202 	mul.w	r2, r1, r2
 8000f46:	1a9a      	subs	r2, r3, r2
 8000f48:	f5c2 73a6 	rsb	r3, r2, #332	; 0x14c
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	63c3      	str	r3, [r0, #60]	; 0x3c
		TIM4->CCR4 = 333 - (brightness + 166 / 2) % 333;
 8000f50:	4817      	ldr	r0, [pc, #92]	; (8000fb0 <TIM2_IRQHandler+0xd4>)
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <TIM2_IRQHandler+0xd0>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	3353      	adds	r3, #83	; 0x53
 8000f58:	4a16      	ldr	r2, [pc, #88]	; (8000fb4 <TIM2_IRQHandler+0xd8>)
 8000f5a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f5e:	441a      	add	r2, r3
 8000f60:	1211      	asrs	r1, r2, #8
 8000f62:	17da      	asrs	r2, r3, #31
 8000f64:	1a8a      	subs	r2, r1, r2
 8000f66:	f240 114d 	movw	r1, #333	; 0x14d
 8000f6a:	fb01 f202 	mul.w	r2, r1, r2
 8000f6e:	1a9a      	subs	r2, r3, r2
 8000f70:	f5c2 73a6 	rsb	r3, r2, #332	; 0x14c
 8000f74:	3301      	adds	r3, #1
 8000f76:	6403      	str	r3, [r0, #64]	; 0x40
		//TIM4->CCR1 = 333 - (brightness + 333 / 2) % 333;
		TIM4->CCR2 = 333 - (brightness + 499 / 2) % 333;
 8000f78:	480d      	ldr	r0, [pc, #52]	; (8000fb0 <TIM2_IRQHandler+0xd4>)
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <TIM2_IRQHandler+0xd0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	33f9      	adds	r3, #249	; 0xf9
 8000f80:	4a0c      	ldr	r2, [pc, #48]	; (8000fb4 <TIM2_IRQHandler+0xd8>)
 8000f82:	fb82 1203 	smull	r1, r2, r2, r3
 8000f86:	441a      	add	r2, r3
 8000f88:	1211      	asrs	r1, r2, #8
 8000f8a:	17da      	asrs	r2, r3, #31
 8000f8c:	1a8a      	subs	r2, r1, r2
 8000f8e:	f240 114d 	movw	r1, #333	; 0x14d
 8000f92:	fb01 f202 	mul.w	r2, r1, r2
 8000f96:	1a9a      	subs	r2, r3, r2
 8000f98:	f5c2 73a6 	rsb	r3, r2, #332	; 0x14c
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	6383      	str	r3, [r0, #56]	; 0x38

    }
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000030 	.word	0x20000030
 8000fa8:	40020c00 	.word	0x40020c00
 8000fac:	20000034 	.word	0x20000034
 8000fb0:	40000800 	.word	0x40000800
 8000fb4:	c4ce07b1 	.word	0xc4ce07b1

08000fb8 <PWM_TimerInit>:


void PWM_TimerInit(void) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	; 0x28
 8000fbc:	af00      	add	r7, sp, #0

	TIM_TimeBaseInitTypeDef time_init;
	TIM_OCInitTypeDef oc_init;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	2004      	movs	r0, #4
 8000fc2:	f7ff fb51 	bl	8000668 <RCC_APB1PeriphClockCmd>
	uint16_t PrescalerValue = (uint16_t)((SystemCoreClock / 2) / 21000000);
 8000fc6:	4b28      	ldr	r3, [pc, #160]	; (8001068 <PWM_TimerInit+0xb0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a28      	ldr	r2, [pc, #160]	; (800106c <PWM_TimerInit+0xb4>)
 8000fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd0:	0e1b      	lsrs	r3, r3, #24
 8000fd2:	84fb      	strh	r3, [r7, #38]	; 0x26

	time_init.TIM_Period = 665;
 8000fd4:	f240 2399 	movw	r3, #665	; 0x299
 8000fd8:	61fb      	str	r3, [r7, #28]
	time_init.TIM_Prescaler = PrescalerValue;
 8000fda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fdc:	833b      	strh	r3, [r7, #24]
	time_init.TIM_ClockDivision = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	843b      	strh	r3, [r7, #32]
	time_init.TIM_CounterMode = TIM_CounterMode_Up;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseInit(TIM4, &time_init);
 8000fe6:	f107 0318 	add.w	r3, r7, #24
 8000fea:	4619      	mov	r1, r3
 8000fec:	4820      	ldr	r0, [pc, #128]	; (8001070 <PWM_TimerInit+0xb8>)
 8000fee:	f7ff fb77 	bl	80006e0 <TIM_TimeBaseInit>

	oc_init.TIM_OCMode = TIM_OCMode_PWM1;
 8000ff2:	2360      	movs	r3, #96	; 0x60
 8000ff4:	80bb      	strh	r3, [r7, #4]
	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
	oc_init.TIM_OCPolarity = TIM_OCPolarity_High;
 8000ffe:	2300      	movs	r3, #0
 8001000:	823b      	strh	r3, [r7, #16]

	//TIM_OC1Init(TIM4, &oc_init);
	//TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);

	oc_init.TIM_OutputState = TIM_OutputState_Enable; oc_init.TIM_Pulse = 0;
 8001002:	2301      	movs	r3, #1
 8001004:	80fb      	strh	r3, [r7, #6]
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
	TIM_OC2Init(TIM4, &oc_init);
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	4619      	mov	r1, r3
 800100e:	4818      	ldr	r0, [pc, #96]	; (8001070 <PWM_TimerInit+0xb8>)
 8001010:	f7ff fc12 	bl	8000838 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001014:	2108      	movs	r1, #8
 8001016:	4816      	ldr	r0, [pc, #88]	; (8001070 <PWM_TimerInit+0xb8>)
 8001018:	f7ff fd84 	bl	8000b24 <TIM_OC2PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable; oc_init.TIM_Pulse = 0;
 800101c:	2301      	movs	r3, #1
 800101e:	80fb      	strh	r3, [r7, #6]
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
	TIM_OC3Init(TIM4, &oc_init);
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	4619      	mov	r1, r3
 8001028:	4811      	ldr	r0, [pc, #68]	; (8001070 <PWM_TimerInit+0xb8>)
 800102a:	f7ff fc8d 	bl	8000948 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800102e:	2108      	movs	r1, #8
 8001030:	480f      	ldr	r0, [pc, #60]	; (8001070 <PWM_TimerInit+0xb8>)
 8001032:	f7ff fd95 	bl	8000b60 <TIM_OC3PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable; oc_init.TIM_Pulse = 0;
 8001036:	2301      	movs	r3, #1
 8001038:	80fb      	strh	r3, [r7, #6]
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
	TIM_OC4Init(TIM4, &oc_init);
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	4619      	mov	r1, r3
 8001042:	480b      	ldr	r0, [pc, #44]	; (8001070 <PWM_TimerInit+0xb8>)
 8001044:	f7ff fd06 	bl	8000a54 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001048:	2108      	movs	r1, #8
 800104a:	4809      	ldr	r0, [pc, #36]	; (8001070 <PWM_TimerInit+0xb8>)
 800104c:	f7ff fda4 	bl	8000b98 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM4, ENABLE);
 8001050:	2101      	movs	r1, #1
 8001052:	4807      	ldr	r0, [pc, #28]	; (8001070 <PWM_TimerInit+0xb8>)
 8001054:	f7ff fbb0 	bl	80007b8 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001058:	2101      	movs	r1, #1
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <PWM_TimerInit+0xb8>)
 800105c:	f7ff fbcc 	bl	80007f8 <TIM_Cmd>
}
 8001060:	bf00      	nop
 8001062:	3728      	adds	r7, #40	; 0x28
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000010 	.word	0x20000010
 800106c:	6642d929 	.word	0x6642d929
 8001070:	40000800 	.word	0x40000800

08001074 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001074:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001078:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800107a:	e003      	b.n	8001084 <LoopCopyDataInit>

0800107c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800107e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001080:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001082:	3104      	adds	r1, #4

08001084 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001088:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800108a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800108c:	d3f6      	bcc.n	800107c <CopyDataInit>
  ldr  r2, =_sbss
 800108e:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001090:	e002      	b.n	8001098 <LoopFillZerobss>

08001092 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001092:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001094:	f842 3b04 	str.w	r3, [r2], #4

08001098 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800109a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800109c:	d3f9      	bcc.n	8001092 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800109e:	f000 f841 	bl	8001124 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010a2:	f000 f8f1 	bl	8001288 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010a6:	f7ff fe8d 	bl	8000dc4 <main>
  bx  lr    
 80010aa:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80010b0:	080012f0 	.word	0x080012f0
  ldr  r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80010b8:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 80010bc:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 80010c0:	200000b4 	.word	0x200000b4

080010c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <ADC_IRQHandler>

080010c6 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <HardFault_Handler+0x4>

080010da <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80010de:	e7fe      	b.n	80010de <MemManage_Handler+0x4>

080010e0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80010e4:	e7fe      	b.n	80010e4 <BusFault_Handler+0x4>

080010e6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80010ea:	e7fe      	b.n	80010ea <UsageFault_Handler+0x4>

080010ec <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001128:	4a16      	ldr	r2, [pc, #88]	; (8001184 <SystemInit+0x60>)
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <SystemInit+0x60>)
 800112c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001134:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001138:	4a13      	ldr	r2, [pc, #76]	; (8001188 <SystemInit+0x64>)
 800113a:	4b13      	ldr	r3, [pc, #76]	; (8001188 <SystemInit+0x64>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <SystemInit+0x64>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800114a:	4a0f      	ldr	r2, [pc, #60]	; (8001188 <SystemInit+0x64>)
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <SystemInit+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001154:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001158:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <SystemInit+0x64>)
 800115c:	4a0b      	ldr	r2, [pc, #44]	; (800118c <SystemInit+0x68>)
 800115e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001160:	4a09      	ldr	r2, [pc, #36]	; (8001188 <SystemInit+0x64>)
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <SystemInit+0x64>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800116a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <SystemInit+0x64>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001172:	f000 f80d 	bl	8001190 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001176:	4b03      	ldr	r3, [pc, #12]	; (8001184 <SystemInit+0x60>)
 8001178:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800117c:	609a      	str	r2, [r3, #8]
#endif
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00
 8001188:	40023800 	.word	0x40023800
 800118c:	24003010 	.word	0x24003010

08001190 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	2300      	movs	r3, #0
 800119c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800119e:	4a36      	ldr	r2, [pc, #216]	; (8001278 <SetSysClock+0xe8>)
 80011a0:	4b35      	ldr	r3, [pc, #212]	; (8001278 <SetSysClock+0xe8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011a8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80011aa:	4b33      	ldr	r3, [pc, #204]	; (8001278 <SetSysClock+0xe8>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3301      	adds	r3, #1
 80011b8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d103      	bne.n	80011c8 <SetSysClock+0x38>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80011c6:	d1f0      	bne.n	80011aa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80011c8:	4b2b      	ldr	r3, [pc, #172]	; (8001278 <SetSysClock+0xe8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80011d4:	2301      	movs	r3, #1
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	e001      	b.n	80011de <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d142      	bne.n	800126a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80011e4:	4a24      	ldr	r2, [pc, #144]	; (8001278 <SetSysClock+0xe8>)
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <SetSysClock+0xe8>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ee:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80011f0:	4a22      	ldr	r2, [pc, #136]	; (800127c <SetSysClock+0xec>)
 80011f2:	4b22      	ldr	r3, [pc, #136]	; (800127c <SetSysClock+0xec>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011fa:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80011fc:	4a1e      	ldr	r2, [pc, #120]	; (8001278 <SetSysClock+0xe8>)
 80011fe:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <SetSysClock+0xe8>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001204:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <SetSysClock+0xe8>)
 8001206:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <SetSysClock+0xe8>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800120e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001210:	4a19      	ldr	r2, [pc, #100]	; (8001278 <SetSysClock+0xe8>)
 8001212:	4b19      	ldr	r3, [pc, #100]	; (8001278 <SetSysClock+0xe8>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800121a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <SetSysClock+0xe8>)
 800121e:	4a18      	ldr	r2, [pc, #96]	; (8001280 <SetSysClock+0xf0>)
 8001220:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001222:	4a15      	ldr	r2, [pc, #84]	; (8001278 <SetSysClock+0xe8>)
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <SetSysClock+0xe8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800122c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800122e:	bf00      	nop
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <SetSysClock+0xe8>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f9      	beq.n	8001230 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <SetSysClock+0xf4>)
 800123e:	f240 6205 	movw	r2, #1541	; 0x605
 8001242:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001244:	4a0c      	ldr	r2, [pc, #48]	; (8001278 <SetSysClock+0xe8>)
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <SetSysClock+0xe8>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f023 0303 	bic.w	r3, r3, #3
 800124e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001250:	4a09      	ldr	r2, [pc, #36]	; (8001278 <SetSysClock+0xe8>)
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <SetSysClock+0xe8>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f043 0302 	orr.w	r3, r3, #2
 800125a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 800125c:	bf00      	nop
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <SetSysClock+0xe8>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f003 030c 	and.w	r3, r3, #12
 8001266:	2b08      	cmp	r3, #8
 8001268:	d1f9      	bne.n	800125e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40007000 	.word	0x40007000
 8001280:	07405408 	.word	0x07405408
 8001284:	40023c00 	.word	0x40023c00

08001288 <__libc_init_array>:
 8001288:	b570      	push	{r4, r5, r6, lr}
 800128a:	4e0d      	ldr	r6, [pc, #52]	; (80012c0 <__libc_init_array+0x38>)
 800128c:	4c0d      	ldr	r4, [pc, #52]	; (80012c4 <__libc_init_array+0x3c>)
 800128e:	1ba4      	subs	r4, r4, r6
 8001290:	10a4      	asrs	r4, r4, #2
 8001292:	2500      	movs	r5, #0
 8001294:	42a5      	cmp	r5, r4
 8001296:	d109      	bne.n	80012ac <__libc_init_array+0x24>
 8001298:	4e0b      	ldr	r6, [pc, #44]	; (80012c8 <__libc_init_array+0x40>)
 800129a:	4c0c      	ldr	r4, [pc, #48]	; (80012cc <__libc_init_array+0x44>)
 800129c:	f000 f818 	bl	80012d0 <_init>
 80012a0:	1ba4      	subs	r4, r4, r6
 80012a2:	10a4      	asrs	r4, r4, #2
 80012a4:	2500      	movs	r5, #0
 80012a6:	42a5      	cmp	r5, r4
 80012a8:	d105      	bne.n	80012b6 <__libc_init_array+0x2e>
 80012aa:	bd70      	pop	{r4, r5, r6, pc}
 80012ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012b0:	4798      	blx	r3
 80012b2:	3501      	adds	r5, #1
 80012b4:	e7ee      	b.n	8001294 <__libc_init_array+0xc>
 80012b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012ba:	4798      	blx	r3
 80012bc:	3501      	adds	r5, #1
 80012be:	e7f2      	b.n	80012a6 <__libc_init_array+0x1e>
 80012c0:	080012e8 	.word	0x080012e8
 80012c4:	080012e8 	.word	0x080012e8
 80012c8:	080012e8 	.word	0x080012e8
 80012cc:	080012ec 	.word	0x080012ec

080012d0 <_init>:
 80012d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d2:	bf00      	nop
 80012d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012d6:	bc08      	pop	{r3}
 80012d8:	469e      	mov	lr, r3
 80012da:	4770      	bx	lr

080012dc <_fini>:
 80012dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012de:	bf00      	nop
 80012e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012e2:	bc08      	pop	{r3}
 80012e4:	469e      	mov	lr, r3
 80012e6:	4770      	bx	lr
