<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_hal_cortex.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_cortex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of CORTEX HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal_def.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__cortex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMPU__Region__InitTypeDef.html">MPU_Region_InitTypeDef</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Preemption__Priority__Group.html#ga5e97dcff77680602c86e44f23f5ffa1a">NVIC_PRIORITYGROUP_0</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Preemption__Priority__Group.html#ga702227137b010421c3a3b6434005a132">NVIC_PRIORITYGROUP_1</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Preemption__Priority__Group.html#gaa43a3fd37850c120ce567ab2743d11b4">NVIC_PRIORITYGROUP_2</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Preemption__Priority__Group.html#ga8ddb24962e6f0fc3273139d45d374b09">NVIC_PRIORITYGROUP_3</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Preemption__Priority__Group.html#gae6eab9140204bc938255aa148e597c45">NVIC_PRIORITYGROUP_4</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__SysTick__clock__source.html#ga1fd9b5bada2a8b2425a8523bc0fc7124">SYSTICK_CLKSOURCE_HCLK_DIV8</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__SysTick__clock__source.html#ga6f6582df23b6fbc578325e453b9893b7">SYSTICK_CLKSOURCE_HCLK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__HFNMI__PRIVDEF__Control.html#ga4139151bb1f1d4230704e0e5ec8843a3">MPU_HFNMI_PRIVDEF_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__HFNMI__PRIVDEF__Control.html#gac18d69bf469c4eccb3847c1ebb9c6e74">MPU_HARDFAULT_NMI</a>&#160;&#160;&#160;MPU_CTRL_HFNMIENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__HFNMI__PRIVDEF__Control.html#ga54e25545ddf2d600e3570e863cee543b">MPU_PRIVILEGED_DEFAULT</a>&#160;&#160;&#160;MPU_CTRL_PRIVDEFENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__HFNMI__PRIVDEF__Control.html#gaf75c4f6d895b7ed8b238f4330cf268e1">MPU_HFNMI_PRIVDEF</a>&#160;&#160;&#160;(MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Enable.html#gab4d333fe8f5258a5ab0130f138ea70c6">MPU_REGION_ENABLE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Enable.html#ga2ce3c45b0757cad5aef279b9b0214b08">MPU_REGION_DISABLE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Instruction__Access.html#ga86e79dad0b71bf2a5d0b491f9f66ccaa">MPU_INSTRUCTION_ACCESS_ENABLE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Instruction__Access.html#ga6f459c48d81632c370c5eafdfb4d3b1b">MPU_INSTRUCTION_ACCESS_DISABLE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Shareable.html#ga419e41ee14138d50719cb3978010ec87">MPU_ACCESS_SHAREABLE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Shareable.html#ga62bf75fcba9399ec5ed802701c4544d0">MPU_ACCESS_NOT_SHAREABLE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Cacheable.html#ga396b3d67e7a63731cf50ed279c246097">MPU_ACCESS_CACHEABLE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Cacheable.html#gadfbbfaf4a8c0850372f766dda0a80d86">MPU_ACCESS_NOT_CACHEABLE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Bufferable.html#ga8a5b35395db1facf4aa07acbfe80ec2e">MPU_ACCESS_BUFFERABLE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Access__Bufferable.html#ga0ffcf769775a11854c4980f6badc1a35">MPU_ACCESS_NOT_BUFFERABLE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__TEX__Levels.html#ga8450866a210a2ed0d4e52b4a8608072b">MPU_TEX_LEVEL0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__TEX__Levels.html#gaa02a8ff52a30d37799b1e31f2c44e685">MPU_TEX_LEVEL1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__TEX__Levels.html#gaebca9c4b74df7d7ab394d93a7d3d879b">MPU_TEX_LEVEL2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga223180f22c228d8555500d519c9bc867">MPU_REGION_SIZE_32B</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gae9860f1ce67c21a09843de8f074dbd0c">MPU_REGION_SIZE_64B</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gabe22ba414d2be40ed4e8a00d038e912f">MPU_REGION_SIZE_128B</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga61edd3acbc4e22b986b83c9f683ab265">MPU_REGION_SIZE_256B</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga91c1cb8a9a60f061b10ff5a1ad588007">MPU_REGION_SIZE_512B</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga9e642bd4d68832d1745ebebd55658c3b">MPU_REGION_SIZE_1KB</a>&#160;&#160;&#160;((uint8_t)0x09)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gaa4609817b3228d97a9943ccc5a1d5205">MPU_REGION_SIZE_2KB</a>&#160;&#160;&#160;((uint8_t)0x0A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gacc42b4a8194ebea31ba32f27d25d4f46">MPU_REGION_SIZE_4KB</a>&#160;&#160;&#160;((uint8_t)0x0B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gacfb641fa91f29997ecc0a77fde484b8f">MPU_REGION_SIZE_8KB</a>&#160;&#160;&#160;((uint8_t)0x0C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga22b5d57858b1e753ec7f7ffcc5c93f38">MPU_REGION_SIZE_16KB</a>&#160;&#160;&#160;((uint8_t)0x0D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gad4c628a66ce4a15e6ecdd726a052f5de">MPU_REGION_SIZE_32KB</a>&#160;&#160;&#160;((uint8_t)0x0E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga29f9b66d8fe9fc2107aa637f86eb5f4a">MPU_REGION_SIZE_64KB</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga1f5a36e250a821803906ed7f371c80b5">MPU_REGION_SIZE_128KB</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gacf128c1470fa864d0e0af56f270c5ca3">MPU_REGION_SIZE_256KB</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga84ed1bedb4f2ddbb1a14e7375945994e">MPU_REGION_SIZE_512KB</a>&#160;&#160;&#160;((uint8_t)0x12)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga56cb643d5d56259188b0db523fd7fc38">MPU_REGION_SIZE_1MB</a>&#160;&#160;&#160;((uint8_t)0x13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga8d7ebec517f1444821910823cb1bd379">MPU_REGION_SIZE_2MB</a>&#160;&#160;&#160;((uint8_t)0x14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gad8bc4f1623d028d4d1ee050651e1032d">MPU_REGION_SIZE_4MB</a>&#160;&#160;&#160;((uint8_t)0x15)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga62fc6c612d0df8fb05387e82f30c3317">MPU_REGION_SIZE_8MB</a>&#160;&#160;&#160;((uint8_t)0x16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga71833fbd74dee487cb1151c59f916535">MPU_REGION_SIZE_16MB</a>&#160;&#160;&#160;((uint8_t)0x17)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga597f9c43fbfa8fc5d1090421e608f17b">MPU_REGION_SIZE_32MB</a>&#160;&#160;&#160;((uint8_t)0x18)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga22709da2b76dfd385b203cbc5f8a6d96">MPU_REGION_SIZE_64MB</a>&#160;&#160;&#160;((uint8_t)0x19)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga7da8440ac3caafe398a361bfb189f665">MPU_REGION_SIZE_128MB</a>&#160;&#160;&#160;((uint8_t)0x1A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gadc08a4fba8098ee17c45360ebff087a4">MPU_REGION_SIZE_256MB</a>&#160;&#160;&#160;((uint8_t)0x1B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga372869d4349d7b1c2fe58479102eb7b6">MPU_REGION_SIZE_512MB</a>&#160;&#160;&#160;((uint8_t)0x1C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga0f3c024d66b9dd913fbc4b07baa6a359">MPU_REGION_SIZE_1GB</a>&#160;&#160;&#160;((uint8_t)0x1D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#gaf0588e5b48bfd695436a11557aa17551">MPU_REGION_SIZE_2GB</a>&#160;&#160;&#160;((uint8_t)0x1E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Size.html#ga9bc3af13c284cce385890b5439bad130">MPU_REGION_SIZE_4GB</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#gaf63b0a8c02a232fab58d4d4883353edb">MPU_REGION_NO_ACCESS</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#ga5746cae941b1dc9e734772c0c6ff69f1">MPU_REGION_PRIV_RW</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#ga3acd29acd538c47671517c0812ade7f7">MPU_REGION_PRIV_RW_URO</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#ga2fc4f8facab2310a5c2a2c4c744fdc3f">MPU_REGION_FULL_ACCESS</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#ga0a80ac8cde302a1129696c2a719c2e9e">MPU_REGION_PRIV_RO</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Permission__Attributes.html#ga197d091a8eb469d7ee0cc15c9c110e2a">MPU_REGION_PRIV_RO_URO</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga53068f251f796975f404b1824d213b14">MPU_REGION_NUMBER0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga37ddb62fe962b9ac2892f3897d4d3018">MPU_REGION_NUMBER1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#gac742847caa0ef4ba134de7e7c4d64838">MPU_REGION_NUMBER2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga708feb6a8e67c9cdb14d102580a26a5a">MPU_REGION_NUMBER3</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga553d48843769fcc4ce95969e8c039f71">MPU_REGION_NUMBER4</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga4fbdfe7d4a4a5635176c9f179cfaf5db">MPU_REGION_NUMBER5</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga03284e00d186a97fa3524d38c386912d">MPU_REGION_NUMBER6</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__MPU__Region__Number.html#ga851456a7bd43a6af2b34bc18e75f61b5">MPU_REGION_NUMBER7</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga6569304a39fe4f91bd59b6a586c8ede9">IS_NVIC_PRIORITY_GROUP</a>(GROUP)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#gaf30fd8f5960c2e28a772d8f16bb156dd">IS_NVIC_PREEMPTION_PRIORITY</a>(PRIORITY)&#160;&#160;&#160;((PRIORITY) &lt; 0x10U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga010705bc997dcff935b965b372cba61d">IS_NVIC_SUB_PRIORITY</a>(PRIORITY)&#160;&#160;&#160;((PRIORITY) &lt; 0x10U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga9b8dcac4ed8e88c14d9bb04e369dad6a">IS_NVIC_DEVICE_IRQ</a>(IRQ)&#160;&#160;&#160;((IRQ) &gt;= (IRQn_Type)0x00U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga22d6291f6aed29442cf4cd9098fa0784">IS_SYSTICK_CLK_SOURCE</a>(SOURCE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#gad60829937be1e553c7d75ad511bf3249">IS_MPU_REGION_ENABLE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga43381b41c01a2d4a752f68105fe5d620">IS_MPU_INSTRUCTION_ACCESS</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga567a51406cfcbe567a87bedff057da58">IS_MPU_ACCESS_SHAREABLE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga4d10de6a0b5c442e393d4d91877b55d1">IS_MPU_ACCESS_CACHEABLE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga1c1784bc4df8ca7dee8149f61588f301">IS_MPU_ACCESS_BUFFERABLE</a>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga77a26b7fce2742b2aec07a10daaf1623">IS_MPU_TEX_LEVEL</a>(TYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga0b0d53d3ad02389582de8091a309cb81">IS_MPU_REGION_PERMISSION_ATTRIBUTE</a>(TYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#ga0559ddcb8818200eae2808657595778f">IS_MPU_REGION_NUMBER</a>(NUMBER)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#gaa323d35fe3d5c72b73d0a25fbf6f8ecd">IS_MPU_REGION_SIZE</a>(SIZE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Private__Macros.html#gaee7e06047a023e2c70672260269774e1">IS_MPU_SUB_REGION_DISABLE</a>(SUBREGION)&#160;&#160;&#160;((SUBREGION) &lt; (uint16_t)0x00FF)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#gad9be53e08b1498adea006e5e037f238f">HAL_NVIC_SetPriorityGrouping</a> (uint32_t PriorityGroup)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority grouping field (preemption priority and subpriority) using the required unlock sequence.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#gad9be53e08b1498adea006e5e037f238f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#ga8581a82025a4780efd00876a66e3e91b">HAL_NVIC_SetPriority</a> (IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of an interrupt.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#ga8581a82025a4780efd00876a66e3e91b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#gaaad4492c1b25e006d69948a15790352a">HAL_NVIC_EnableIRQ</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a device specific interrupt in the NVIC interrupt controller.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#gaaad4492c1b25e006d69948a15790352a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#ga50ca6290e068821cb84aa168f3e13967">HAL_NVIC_DisableIRQ</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a device specific interrupt in the NVIC interrupt controller.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#ga50ca6290e068821cb84aa168f3e13967"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#gac83d89028fabdf5d4c38ecf4fbfbefdc">HAL_NVIC_SystemReset</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiates a system reset request to reset the MCU.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#gac83d89028fabdf5d4c38ecf4fbfbefdc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group1.html#gac3a3f0d53c315523a8e6e7bcac1940cf">HAL_SYSTICK_Config</a> (uint32_t TicksNumb)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the System Timer and its interrupt, and starts the System Tick Timer.  <a href="group/group__CORTEX__Exported__Functions__Group1.html#gac3a3f0d53c315523a8e6e7bcac1940cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#gaa02bc953fd4fce22248c491a93c4ce40">HAL_NVIC_GetPriorityGrouping</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the priority grouping field from the NVIC Interrupt Controller.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#gaa02bc953fd4fce22248c491a93c4ce40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga6a21c9d904b0bcf4cb060f7c5c39b6f5">HAL_NVIC_GetPriority</a> (IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the priority of an interrupt.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga6a21c9d904b0bcf4cb060f7c5c39b6f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga3bd5802a96f0dcbc00ac3b89b134da3b">HAL_NVIC_GetPendingIRQ</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets Pending Interrupt (reads the pending register in the NVIC and returns the pending bit for the specified interrupt).  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga3bd5802a96f0dcbc00ac3b89b134da3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#gaecf50f6c6d0e1fa5f8bd8c1b45309f18">HAL_NVIC_SetPendingIRQ</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets Pending bit of an external interrupt.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#gaecf50f6c6d0e1fa5f8bd8c1b45309f18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga0c7d007acf1339ca1bb46f3c6e018ff5">HAL_NVIC_ClearPendingIRQ</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the pending bit of an external interrupt.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga0c7d007acf1339ca1bb46f3c6e018ff5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#gad3f7598e54fb3d74eaf9abedef704c57">HAL_NVIC_GetActive</a> (IRQn_Type IRQn)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets active interrupt ( reads the active register in NVIC and returns the active bit).  <a href="group/group__CORTEX__Exported__Functions__Group2.html#gad3f7598e54fb3d74eaf9abedef704c57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga3284dc8428996f5b6aa6b3b99e643788">HAL_SYSTICK_CLKSourceConfig</a> (uint32_t CLKSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SysTick clock source.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga3284dc8428996f5b6aa6b3b99e643788"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga5b66b62383261c1e0acef98d344aa4c1">HAL_SYSTICK_IRQHandler</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This function handles SYSTICK interrupt request.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga5b66b62383261c1e0acef98d344aa4c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga5033855e81ba2071231b60599a3ce9a1">HAL_SYSTICK_Callback</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTICK callback.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga5033855e81ba2071231b60599a3ce9a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga9476d4f64a9a208105d870e1030643ae">HAL_MPU_Enable</a> (uint32_t MPU_Control)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the MPU.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga9476d4f64a9a208105d870e1030643ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga1fa6cef8536876d8762f282059b837c2">HAL_MPU_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the MPU.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga1fa6cef8536876d8762f282059b837c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__Exported__Functions__Group2.html#ga4d8e28f38296dad16c1f6c4bf8c310d5">HAL_MPU_ConfigRegion</a> (<a class="el" href="structMPU__Region__InitTypeDef.html">MPU_Region_InitTypeDef</a> *MPU_Init)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes and configures the Region and the memory to be protected.  <a href="group/group__CORTEX__Exported__Functions__Group2.html#ga4d8e28f38296dad16c1f6c4bf8c310d5"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of CORTEX HAL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__cortex_8h_source.html">stm32f1xx_hal_cortex.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:54 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
