"chipclass"	"IFSLWTA"											
												
"aerIn"												
"id"	"x"	"range"	"range(128)"	"type"	"1"	"f"	"X"							
"id"	"s"	"range"	"range(32)"	"type"	"-1"	"f"	"Y"							
"pinid"	"X"	"f"	"x"
"pinid"	"Y"	"f"	"s"
"pinlayout"	"X0 X1 X2 X3 X4 X5 X6 Y4 Y3 Y2 Y1 Y0"											
	
"aerOut"												
"id"	"x"	"range"	"range(128)"	"type"	"1"	"f"	"X"
"pinid"	"X"	"f"	"x"
"pinlayout"	"X6 X5 X4 X3 X2 X1 X0"											
												
Count	PIN	PKG	CircuitBlock	SignalName	FET	BiasType	PadType	Range	SimulationValue	Description	Channel	Shared with
1	4	4	Arbiter	TX0 (scx)			LATCH			Transmitter Data		
2	5	5		TX1 (scx)			LATCH			Transmitter Data		
3	6	6		TX2 (scx)			LATCH			Transmitter Data		
4	7	7		TX3(scx)			LATCH			Transmitter Data		
5	8	8		TX4 (scx)			LATCH			Transmitter Data		
6	9	9		TX5 (scx)			LATCH			Transmitter Data		
7	10	10		TX6 (scx)			LATCH			Transmitter Data		
8	11	11		nTREQ			digiOUT			Transmitter Chip Request (active low)		
9	3	3		nTACK			digiIN			Transmitter Chip Acknowledge (active low)		
10	12	12		Aepd	n	dac	IN	[0.4:1.2]		AER Pull-down bias	1	
11	17	17	Decoder	RX0(0/1)			digiIN			Receiver X Data		
12	16	16		RX1(0/1)			digiIN			Receiver X Data		
13	15	15		RX2(0/1)			digiIN			Receiver X Data		
14	14	14		RX3(0/1)			digiIN			Receiver X Data		
15	13	13		RX4(0/1)			digiIN			Receiver X Data		
16	30	30		RY0(0/1)			digiIN			Receiver Y Data		
17	29	29		RY1(0/1)			digiIN			Receiver Y Data		
18	28	28		RY2(0/1)			digiIN			Receiver Y Data		
19	27	27		RY3(0/1)			digiIN			Receiver Y Data		
20	26	26		RY4(0/1)			digiIN			Receiver Y Data		
21	25	25		RY5(0/1)			digiIN			Receiver Y Data		
22	24	24		RY6(0/1)			digiIN			Receiver Y Data		
23	19	19		RREQ			digiIN			Receiver Chip Request		
24	21	21		RACK			digiOUT			Receiver Chip Acknowledge		
25	32	32		PixAck			WIDE			Global Pixel Acknowledge signal		
26	31	31		SynPU	p	dac	IN	[2.7:2.9]		Pull-up bias of AER synaptic circuits	5	
27	115	119	Scanner	CK			IN			Scanner input clock (e.g. 3KHz)		
28	116	120		OR			digiOUT			Scanner sync signal		
29	1	1		ScanPD	n	dac	IN	[0.3:0.9]		Scanner pull-down bias	0	
30	111	113		ScanPBias	p		IN	[2.4:3.0]		Scanner p-type Op-amp bias		
31	109	111		UP			WIDE			Scanned global UP learning signal 		
32	110	112		DN			WIDE			Scanned global DN learning signal 		
33	112	114		mem			WIDE			Scanned membrane potential 		
34	18	18	MUX	mux0		dac	digiIN			Synapse multiplexer select line	2	
35	20	20		mux1		dac	digiIN			Synapse multiplexer select line	3	
36	22	22		mux2		dac	digiIN			Synapse multiplexer select line	4	
37	103	105	RING	ring1	n	dac	IN			Select array boundary conditions (closed/opened)	57	
38	83	85	Soma	nadap	n	dac	IN	[2.2:3.3]		Spike-frequency adaptation rate	39	
39	81	83		nlk	n	dac	IN	[0:0.7]		Leak current on all neurons	37	
40	82	84		nlkadap	n	dac	IN	[0:0.7]		Spike-frequency adaptation recovery rate	38	
41	85	87		nrf	n	dac	IN	[0.1:0.7]		Refractory period setting (of all neurons)	41	
42	84	86		nsf	n	dac	IN	[0.4:0.9]		Spike emission threshold (of all neurons)	40	
43	86	88		pinj	p	dac	IN			Excitatory neuron injection current	42	
44	87	89		pinj1	p	dac	IN			Inhibitory neuron injection current	43	
45	88	90		pinj2	p	dac	IN			Inhibitory neuron injection current	44	
46	89	91		pinj3	p	dac	IN			Inhibitory neuron injection current	45	
46	90	92		pinj4	p	dac	IN			Inhibitory neuron injection current	46	
47	107	109		Vmem127			WIDE			Membrane potential of neuron 127		
48	108	110	LPF	nlpfth	n	dac	IN	[2.4:3.0]		Stop learning Ca integrator threshold	58	
49	92	94		nlpfw	n	dac	IN	[0.1:0.7]		Stop learning Ca integrator weight	47	
50	93	95		plpftau	p	dac	IN	[2.7:3.3]		Stop learning Ca integrator time constant	48	
51	106	108		Vk			WIDE			Stop learning Ca integrator output		
52	96	98	CMPV	pcmp	p	dac	IN	[2.4:3.0]		Stop learning mem comparator bias	51	
53	95	97		thmem	p	dac	IN	[0.2:0.8]		Stop learning mem comparator threshold	50	
54	97	99	CMPI	nwta	n	dac	IN	[0.2:0.6]		Stop learning Ca comparator bias (jump-height)	52	
55	98	100		thk1	p	dac	IN	[2.4:3.3]		Stop learning enable threshold 	53	
56	99	101		thk2	p	dac	IN	[2.3:3.3]		Stop learning disable LTD threshold	54	
57	100	102		thk3	p	dac	IN	[2.2:3.3]		Stop learning disable LTP threshold	55	
58	110	112	CCONV	pbuf	p	dac	IN	[2.4:3.0]		Stop learning UP current-conveyor bias	59	ScanPBias
59	101	103		nbuf	n	dac	IN	[0.1:0.7]		Stop learning DN current-conveyor bias	56	
60	78	80	LOCPLS(I)	nplsloc	n	dac	IN	[0.1:0.7]		Local excitatory synapses pulse extender bias	35	
61	79	81		nplslocinh	n	dac	IN	[0.1:0.6]		Local inhibitory synapses pulse extender bias	36	
62	105	107		Vpls			WIDE			Inhibitory neuron pulse extender output		
63	75	77	LOCINH	nsynlocinhtau	n	dac	IN	[0.2:0.5]		Local inhibitory synapses time constant	32	
64	74	76		psynlocinhw	p	dac	IN	[2.4:3.3]		Local inhibitory synapses weight	31	
65	49	51		psynlocinhth	p	dac	IN	[2.4:3.0]		Local inhibitory synapses threshold	10	
66	46	48		nsynlocginh	n	dac	IN	[0.2:0.5]		Local inhibitory synapses g-threshold	7	
67	104	106		Vsyn			WIDE			Local inhibitory synapses output		
68	76	78	SYNLOC	nsynlocth	n	dac	IN	[2.4:3.0]		Local excitatory synapses threshold	33	
69	73	75		psynloctau	p	dac	IN	[2.7:3.3]		Local excitatory synapses time constant	30	
70	77	79		nsynlocself	n	dac	IN	[0.1:0.6]		Self-excitatory synapse weight	34	
71	72	74		nsynexcinh	n	dac	IN	[0.1:0.6]		Excitatory synapse to inhibitory neuron weight	29	
72	71	73		nsynloclat1	n	dac	IN	[0.1:0.6]		First nearest neighbor synapse weight	28	
73	70	72		nsynloclat2	n	dac	IN	[0.1:0.6]		Second and third nearest neighbor synapse weight	27	
74	69	71	SYNAERLEARN	nsynaerpls	n	dac	IN	[0.1:0.7]		AER plastic synapses pulse extender bias	26	
75	68	70		nsynaerth	n	dac	IN	[2.4:3.0]		AER plastic synapses threshold	25	
76	67	69		psynaerlk	p	dac	IN	[2.4:3.3]		Bistability comparator bias	24	
77	66	68		psynaernmda	p	dac	IN	[0.2:0.5]		AER plastic synapses NMDA threshold	23	
78	65	67		psynaertau	p	dac	IN	[2.7:3.3]		AER plastic synapses time constant	22	
79	63	65		synaerhi	p	dac	IN	[0.4:1.6]		Bistability comparator top power supply rail	20	
80	64	66		synaerlo	n	dac	IN	[0.0:0.4]		Bistability comparator bottom power supply rail	21	
81	62	64		synaerth	p	dac	IN	[0.2:1.4]		Bistability comparator threshold	19	
82	102	104		Vw31			WIDE			AER plastic synapse weight (syn 31, neur 127)		
83	61	63	SYNAERSTD	nsynstdth	n	dac	IN	[2.4:3.0]		AER STD synapses threshold	18	
84	57	59		nsynstdw0	n	dac	IN	[0.1:0.7]		AER STD synapse 0 weight	14	
85	58	60		nsynstdw1	n	dac	IN	[0.1:0.7]		AER STD synapse 1 weight	15	
86	56	58		nsynstdwd0	n	dac	IN	[0.0:0.4]		AER STD synapse 0 weight depression rate	13	
87	59	61		nsynstdwd1	n	dac	IN	[0.0:0.4]		AER STD synapse 1 weight depression rate	16	
88	60	62		psynstdtau	p	dac	IN	[2.7:3.3]		AER STD synapses time constant	17	
89	54	56		Vwstd			WIDE			AER STD synapse 0 weight output		
90	46	48	SYNAERINH	nsynaerginh	n		IN	[0.2:0.5]		AER inhibitory synapses g-threshold		nsynlocginh
91	47	49		nsynaerinhtau	n	dac	IN	[0.2:0.5]		AER inhibitory synapses time constant	8	
92	49	51		psynaerinhth	p		IN	[2.4:3.0]		AER inhibitory synapses threshold		psynlocinhth
93	50	52		nsynaerinhpls	n	dac	IN	[0.1:0.6]		AER inhibitory synapses pulse extender bias	11	
94	48	50		psynaerinhw	p	dac	IN	[2.4:3.3]		AER inhibitory synapses weight	9	
95	51	53		Vplsaer			WIDE			AER inhibitory synapses pulse extender output		
96	52	54		Vsynaer			WIDE			AER inhibitory synapses output		
97	35	37	Test Array	vLPF			WIDE			Voltage output of new LPF		
98	36	38		Tw			WIDE			Output of +FB amplifier		
99	37	39		~Tw			WIDE			Output of +FB amplifier, inv		
100	38	40		TwBuf			WIDE			Output of +FB amplifier, buf		
101	42	44		mem1			WIDE			membrane		
102	43	45		DN1			WIDE			DN		
103	44	46		UP1			WIDE			UP		
104	45	47		mem2			WIDE			membrane		
105	40	42		QyT1			digiIN			Y Select test array		
106	41	43		QyT2			digiIN			Y Select test array		
107	39	41		nLearnW	n	dac	IN	[0.1:0.7]		weight for bistable synapse	6	
108	53	55	Power	llGnd		dac	BARE	[0.0:0.2]		Low-leakage Ground rail	12	
109	94	96		llVdd		dac	INOR	[3.0:3.3]		Low-leakage Vdd rail	49	
110	55	57		Gnd			Corner Gnd			Analog Vdd		
111	91	93		Vdd			Corner aVdd			Analog Vdd		
112	34	36		dGnd			PaddGnd			Digital core and Digital Pad Ground		
113	2	2		dGnd			PaddGnd			Digital core and Digital Pad Ground		
114	80	82		dVdd			PaddVdd			Digital core Vdd		
115	23	23		dVdd			PaddVdd			Digital core Vdd		
116	114	118		PadVdd			PadVDD			Digital Pad Vdd		
117	33	35		PadGnd			Corner PadGND			Digital core and Digital Pad Ground		
118	113	115		FollBias		dac	Corner FollBias	[0.3:0.6]		Wide-pad follower bias	60	
												
			TOTAL PINS:	116								
