Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a46cb0eca1544150aa448c8999b263f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot day_18_tb_behav xil_defaultlib.day_18_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 4 for port req_addr_i [C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/day_18.sv:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day3/day3.sv" Line 4. Module day_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day7/day7.sv" Line 2. Module day_7 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.day_3
Compiling module xil_defaultlib.day_7
Compiling module xil_defaultlib.day_17
Compiling module xil_defaultlib.day_18
Compiling module xil_defaultlib.day_18_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot day_18_tb_behav
