# CPE 487 Final Project - Piano Learner

## Finite State Machine Diagram
![fsm](https://github.com/user-attachments/assets/c0d8d970-d7bd-4535-b866-969574a6a1c5)

## Module Hierarchy
![vhdl hierarchy](https://github.com/user-attachments/assets/f79837ed-986b-491a-b3b2-49185b32e86c)

