always @(posedge clk or posedge areset) begin
    if (areset)
        out <= 1'b0;
    else begin
        case (out)
            1'b0: out <= j ? 1'b1 : 1'b0;
            1'b1: out <= k ? 1'b0 : 1'b1;
        endcase
    end
end
endmodule