$date
	Mon Mar 25 21:42:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module upcounter_testbench $end
$var wire 4 ! counter [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 4 % counter [3:0] $end
$var reg 2 & counter_up [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
1#
0"
b0 !
$end
#20
0#
#40
0$
#60
1$
#65
b1 !
b1 %
b1 &
1"
#70
0"
#75
b10 !
b10 %
b10 &
1"
#80
0"
#85
b11 !
b11 %
b11 &
1"
#90
0"
#95
b0 !
b0 %
b0 &
1"
#100
0"
#105
b1 !
b1 %
b1 &
1"
#110
0"
#115
b10 !
b10 %
b10 &
1"
#120
0"
#125
b11 !
b11 %
b11 &
1"
#130
0"
#135
b0 !
b0 %
b0 &
1"
#140
0"
#145
b1 !
b1 %
b1 &
1"
#150
0"
#155
b10 !
b10 %
b10 &
1"
#160
0"
#165
b11 !
b11 %
b11 &
1"
#170
0"
#175
b0 !
b0 %
b0 &
1"
#180
0"
#185
b1 !
b1 %
b1 &
1"
#190
0"
#195
b10 !
b10 %
b10 &
1"
#200
0"
#205
b11 !
b11 %
b11 &
1"
#210
0"
#215
b0 !
b0 %
b0 &
1"
#220
0"
#225
b1 !
b1 %
b1 &
1"
#230
0"
#235
b10 !
b10 %
b10 &
1"
#240
0"
