Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2825 LCs used as LUT4 only
Info:      166 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      929 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 24.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 981)
Info: promoting processor.if_id_reg.data_out_SB_DFFSR_Q_R [reset] (fanout 40)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x3f08179b

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x87566c09

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3924/ 5280    74%
Info: 	        ICESTORM_RAM:    12/   30    40%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 3945 cells.
Info:   initial placement placed 500/3945 cells
Info:   initial placement placed 1000/3945 cells
Info:   initial placement placed 1500/3945 cells
Info:   initial placement placed 2000/3945 cells
Info:   initial placement placed 2500/3945 cells
Info:   initial placement placed 3000/3945 cells
Info:   initial placement placed 3500/3945 cells
Info:   initial placement placed 3945/3945 cells
Info: Initial placement time 2.47s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 2845, wirelen = 97396
Info:   at iteration #5: temp = 0.062500, timing cost = 3491, wirelen = 96990
Info:   at iteration #10: temp = 0.006328, timing cost = 3308, wirelen = 95516
Info:   at iteration #15: temp = 0.003737, timing cost = 3230, wirelen = 95298
Info:   at iteration #20: temp = 0.002206, timing cost = 2966, wirelen = 95452
Info:   at iteration #25: temp = 0.001303, timing cost = 2824, wirelen = 95827
Info:   at iteration #30: temp = 0.000769, timing cost = 3321, wirelen = 93195
Info:   at iteration #35: temp = 0.000505, timing cost = 2668, wirelen = 91604
Info:   at iteration #40: temp = 0.000388, timing cost = 2526, wirelen = 90280
Info:   at iteration #45: temp = 0.000333, timing cost = 3440, wirelen = 88599
Info:   at iteration #50: temp = 0.000286, timing cost = 2653, wirelen = 86297
Info:   at iteration #55: temp = 0.000221, timing cost = 3894, wirelen = 86211
Info:   at iteration #60: temp = 0.000199, timing cost = 2589, wirelen = 83310
Info:   at iteration #65: temp = 0.000171, timing cost = 2235, wirelen = 82587
Info:   at iteration #70: temp = 0.000154, timing cost = 3038, wirelen = 78021
Info:   at iteration #75: temp = 0.000132, timing cost = 3548, wirelen = 76363
Info:   at iteration #80: temp = 0.000126, timing cost = 3096, wirelen = 74594
Info:   at iteration #85: temp = 0.000113, timing cost = 3094, wirelen = 69944
Info:   at iteration #90: temp = 0.000108, timing cost = 3120, wirelen = 65652
Info:   at iteration #95: temp = 0.000097, timing cost = 2432, wirelen = 62548
Info:   at iteration #100: temp = 0.000092, timing cost = 2289, wirelen = 58827
Info:   at iteration #105: temp = 0.000088, timing cost = 2723, wirelen = 56593
Info:   at iteration #110: temp = 0.000083, timing cost = 3023, wirelen = 54277
Info:   at iteration #115: temp = 0.000079, timing cost = 2510, wirelen = 51447
Info:   at iteration #120: temp = 0.000075, timing cost = 1901, wirelen = 49667
Info:   at iteration #125: temp = 0.000071, timing cost = 2582, wirelen = 46670
Info:   at iteration #130: temp = 0.000068, timing cost = 2748, wirelen = 43425
Info:   at iteration #135: temp = 0.000065, timing cost = 2324, wirelen = 41718
Info:   at iteration #140: temp = 0.000061, timing cost = 2608, wirelen = 39409
Info:   at iteration #145: temp = 0.000061, timing cost = 2742, wirelen = 36233
Info:   at iteration #150: temp = 0.000058, timing cost = 2348, wirelen = 35037
Info:   at iteration #155: temp = 0.000055, timing cost = 1860, wirelen = 33289
Info: Legalising relative constraints...
Info:     moved 22 cells, 15 unplaced (after legalising chains)
Info:        average distance 0.909091
Info:        maximum distance 1.000000
Info:     moved 37 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.375315
Info:        maximum distance 15.033297
Info:   at iteration #160: temp = 0.000053, timing cost = 2340, wirelen = 30865
Info:   at iteration #165: temp = 0.000053, timing cost = 2144, wirelen = 29283
Info:   at iteration #170: temp = 0.000047, timing cost = 2372, wirelen = 28021
Info:   at iteration #175: temp = 0.000045, timing cost = 2054, wirelen = 26548
Info:   at iteration #180: temp = 0.000043, timing cost = 2097, wirelen = 25307
Info:   at iteration #185: temp = 0.000041, timing cost = 2117, wirelen = 24068
Info:   at iteration #190: temp = 0.000039, timing cost = 2473, wirelen = 23422
Info:   at iteration #195: temp = 0.000037, timing cost = 2245, wirelen = 22195
Info:   at iteration #200: temp = 0.000033, timing cost = 1997, wirelen = 21129
Info:   at iteration #205: temp = 0.000030, timing cost = 2088, wirelen = 20567
Info:   at iteration #210: temp = 0.000030, timing cost = 2096, wirelen = 19520
Info:   at iteration #215: temp = 0.000027, timing cost = 2003, wirelen = 18841
Info:   at iteration #220: temp = 0.000022, timing cost = 1974, wirelen = 17624
Info:   at iteration #225: temp = 0.000017, timing cost = 1941, wirelen = 16971
Info:   at iteration #230: temp = 0.000011, timing cost = 2012, wirelen = 16270
Info:   at iteration #235: temp = 0.000007, timing cost = 2000, wirelen = 15891
Info:   at iteration #240: temp = 0.000003, timing cost = 1993, wirelen = 15738
Info:   at iteration #245: temp = 0.000001, timing cost = 1982, wirelen = 15681
Info:   at iteration #250: temp = 0.000000, timing cost = 1985, wirelen = 15655
Info:   at iteration #255: temp = 0.000000, timing cost = 1992, wirelen = 15643
Info:   at iteration #260: temp = 0.000000, timing cost = 1976, wirelen = 15633
Info:   at iteration #265: temp = 0.000000, timing cost = 1980, wirelen = 15624
Info:   at iteration #270: temp = 0.000000, timing cost = 1972, wirelen = 15619
Info:   at iteration #271: temp = 0.000000, timing cost = 1972, wirelen = 15621 
Info: SA placement time 78.28s

Info: Max frequency for clock               'clk': 18.60 MHz (FAIL at 24.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 17.25 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 7.77 ns
Info: Max delay posedge clk                      -> posedge $PACKER_GND_NET_$glb_clk: 21.30 ns
Info: Max delay posedge clk                      -> <async>                         : 6.78 ns
Info: Max delay posedge clk                      -> posedge clk_proc_$glb_clk       : 54.00 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 26.62 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk                     : 57.28 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [-15616, -10820) |*+
Info: [-10820,  -6024) | 
Info: [ -6024,  -1228) |*+
Info: [ -1228,   3568) |+
Info: [  3568,   8364) |**+
Info: [  8364,  13160) | 
Info: [ 13160,  17956) |*******+
Info: [ 17956,  22752) |*****************+
Info: [ 22752,  27548) |*********************************+
Info: [ 27548,  32344) |************************************************************ 
Info: [ 32344,  37140) |*****************************************+
Info: [ 37140,  41936) |****************************+
Info: [ 41936,  46732) |+
Info: [ 46732,  51528) |+
Info: [ 51528,  56324) |***+
Info: [ 56324,  61120) |***+
Info: [ 61120,  65916) |********+
Info: [ 65916,  70712) |************+
Info: [ 70712,  75508) |**************+
Info: [ 75508,  80304) |********************************+
Info: Checksum: 0x6ba8be4d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 12043 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       30        969 |   30   969 |     11084|       0.34       0.34|
Info:       2000 |      184       1815 |  154   846 |     10297|       0.28       0.62|
Info:       3000 |      352       2647 |  168   832 |      9509|       0.80       1.42|
Info:       4000 |      578       3421 |  226   774 |      8801|       0.51       1.93|
Info:       5000 |      742       4257 |  164   836 |      8008|       0.50       2.44|
Info:       6000 |      833       5166 |   91   909 |      7204|       0.49       2.92|
Info:       7000 |      958       6041 |  125   875 |      6521|       0.44       3.37|
Info:       8000 |     1121       6878 |  163   837 |      5780|       0.39       3.76|
Info:       9000 |     1387       7612 |  266   734 |      5174|       0.40       4.16|
Info:      10000 |     1641       8358 |  254   746 |      4532|       0.40       4.56|
Info:      11000 |     1880       9119 |  239   761 |      3964|       0.43       4.99|
Info:      12000 |     2116       9883 |  236   764 |      3392|       0.39       5.39|
Info:      13000 |     2394      10605 |  278   722 |      2772|       0.42       5.81|
Info:      14000 |     2765      11234 |  371   629 |      2378|       0.49       6.30|
Info:      15000 |     3133      11866 |  368   632 |      2066|       0.49       6.79|
Info:      16000 |     3420      12579 |  287   713 |      1738|       0.68       7.48|
Info:      17000 |     3811      13188 |  391   609 |      1360|       0.56       8.04|
Info:      18000 |     4183      13816 |  372   628 |       989|       0.60       8.64|
Info:      19000 |     4652      14347 |  469   531 |       771|       0.63       9.26|
Info:      20000 |     5038      14961 |  386   614 |       457|       0.51       9.77|
Info:      20584 |     5116      15468 |   78   507 |         0|       0.53      10.30|
Info: Routing complete.
Info: Router1 time 10.30s
Info: Checksum: 0x6c96e17f

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -7.958000 ns (14,12) -> (14,11)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1  7.4    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -13.753000 ns (14,11) -> (15,6)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.I2
Info:  1.2  8.6  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8 10.4    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3 budget -6.268000 ns (15,6) -> (15,7)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:  0.9 11.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  3.0 14.2    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -3.493000 ns (15,7) -> (11,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 15.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 18.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -3.568000 ns (11,8) -> (9,6)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 18.9  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 20.7    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.825000 ns (9,6) -> (8,7)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 21.6  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 23.9    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3 budget -1.834000 ns (8,7) -> (8,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 25.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.884000 ns (8,7) -> (7,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 27.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 30.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -1.259000 ns (7,6) -> (5,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 31.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -1.330000 ns (5,6) -> (5,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 34.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 36.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.180000 ns (5,7) -> (5,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 37.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 38.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget -1.150000 ns (5,8) -> (4,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_LC.I3
Info:  0.9 39.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_LC.O
Info:  1.8 41.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D budget -1.379000 ns (4,8) -> (5,9)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_LC.I3
Info:  0.9 42.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_LC.O
Info:  1.8 44.2    Net processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O budget -1.673000 ns (5,9) -> (5,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_LC.I3
Info:  0.9 45.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_LC.O
Info:  3.6 48.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_O budget -1.475000 ns (5,9) -> (9,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_LC.I3
Info:  0.9 49.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_LC.O
Info:  2.3 51.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_O budget -1.259000 ns (9,12) -> (10,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.I2
Info:  1.2 53.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  3.7 56.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_O budget -1.576000 ns (10,12) -> (9,13)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 56.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 17.2 ns logic, 39.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.branch_predictor_FSM.commit_index_SB_DFFE_Q_6_DFFLC.O
Info:  6.2  7.6    Net processor.branch_predictor_FSM.commit_index[1] budget 1.380000 ns (20,25) -> (18,2)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  8.8  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 11.1    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.346000 ns (18,2) -> (20,2)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 12.3  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.2 16.5    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.320000 ns (20,2) -> (20,16)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 17.8  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 20.1    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.179000 ns (20,16) -> (18,16)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 20.9  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.0 25.0    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.434000 ns (18,16) -> (9,19)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 25.8  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 28.9    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.390000 ns (9,19) -> (9,24)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 29.8  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 31.5    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.506000 ns (9,24) -> (9,24)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 32.4  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 35.5    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_I2 budget 1.493000 ns (9,24) -> (9,20)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_LC.I2
Info:  1.2 36.7  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2_SB_LUT4_O_LC.O
Info:  1.8 38.4    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_I2 budget 2.324000 ns (9,20) -> (9,20)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_LC.I2
Info:  1.2 39.6  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_LC.O
Info:  3.6 43.2    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O budget 1.460000 ns (9,20) -> (4,26)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_LC.I3
Info:  0.9 44.1  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_LC.O
Info:  1.8 45.9    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_O budget 1.646000 ns (4,26) -> (4,26)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_O_SB_LUT4_I3_3_LC.I3
Info:  0.9 46.7  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_O_SB_LUT4_I3_3_LC.O
Info:  8.1 54.8    Net processor.branch_predictor_FSM.branch_mem_sig_reg_SB_LUT4_I0_O_SB_LUT4_I3_3_O_SB_LUT4_I3_3_O budget 2.682000 ns (4,26) -> (22,4)
Info:                Sink processor.branch_predictor_FSM.bht[63]_SB_DFFE_Q_E_SB_LUT4_O_LC.I3
Info:  0.9 55.7  Source processor.branch_predictor_FSM.bht[63]_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:  3.0 58.7    Net processor.branch_predictor_FSM.bht[63]_SB_DFFE_Q_E budget 1.955000 ns (22,4) -> (22,3)
Info:                Sink processor.branch_predictor_FSM.bht[63]_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 58.8  Setup processor.branch_predictor_FSM.bht[63]_SB_DFFE_Q_DFFLC.CEN
Info: 13.7 ns logic, 45.2 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.pc_adder.dsp_inst.mac_inst_DSP.O_30
Info:  3.0  3.1    Net processor.fence_mux_out[30] budget 37.888000 ns (25,15) -> (23,16)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.3  Source processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4  6.7    Net processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget 4.427000 ns (23,16) -> (23,13)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_LC.I3
Info:  0.8  7.6  Setup processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_LC.I3
Info: 2.2 ns logic, 5.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_LC.O
Info:  3.7  5.1    Net data_out[1] budget -7.631000 ns (14,13) -> (15,6)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  6.3  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  8.1    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -16.768000 ns (15,6) -> (14,5)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  9.3  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 11.1    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_I3 budget -8.783000 ns (14,5) -> (13,6)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I3
Info:  0.9 11.9  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  4.0 16.0    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_I3 budget 8.237000 ns (13,6) -> (22,9)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_LC.I3
Info:  0.9 16.8  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20_LC.O
Info:  4.5 21.3    Net processor.addr_adder_mux_out[1] budget 8.835000 ns (22,9) -> (25,10)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.D_1
Info:  0.1 21.4  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.D_1
Info: 5.7 ns logic, 15.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.O
Info:  6.3  7.7    Net led[1]$SB_IO_OUT budget 81.943001 ns (9,13) -> (4,31)
Info:                Sink led[1]$sb_io.D_OUT_0
Info: 1.4 ns logic, 6.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -7.958000 ns (14,12) -> (14,11)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1  7.4    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -13.753000 ns (14,11) -> (15,6)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.I2
Info:  1.2  8.6  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8 10.4    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3 budget -6.268000 ns (15,6) -> (15,7)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:  0.9 11.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  3.0 14.2    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -3.493000 ns (15,7) -> (11,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 15.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 18.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -3.568000 ns (11,8) -> (9,6)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 18.9  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 20.7    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.825000 ns (9,6) -> (8,7)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 21.6  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 23.9    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3 budget -1.834000 ns (8,7) -> (8,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 25.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.884000 ns (8,7) -> (7,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 27.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 30.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -1.259000 ns (7,6) -> (5,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 31.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -1.392000 ns (5,6) -> (5,7)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_LC.I2
Info:  1.2 34.8  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:  4.1 39.0    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I0_I3 budget -1.667000 ns (5,7) -> (12,13)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.I3
Info:  0.9 39.8  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  1.8 41.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.396000 ns (12,13) -> (12,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 42.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 44.2    Net processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3 budget 1.317000 ns (12,13) -> (12,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I3
Info:  0.9 45.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.8 46.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 1.381000 ns (12,12) -> (12,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I3
Info:  0.9 47.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 49.5    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.888000 ns (12,12) -> (13,12)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 50.7  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 53.7    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 1.410000 ns (13,12) -> (14,16)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 54.5  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 17.3 ns logic, 37.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[108] budget -6.311000 ns (17,5) -> (17,4)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -6.286000 ns (17,4) -> (16,4)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 10.4    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -7.190000 ns (16,4) -> (14,6)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 11.2  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.0    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -5.956000 ns (14,6) -> (15,5)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 13.9  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.0 16.9    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3 budget -7.671000 ns (15,5) -> (8,5)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.I3
Info:  0.9 17.7  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  4.6 22.3    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O budget 8.775000 ns (8,5) -> (23,9)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_7_LC.I3
Info:  0.9 23.2  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_7_LC.O
Info:  3.0 26.1    Net processor.addr_adder_mux_out[31] budget 8.778000 ns (23,9) -> (25,10)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.A_15
Info:  0.1 26.2  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.A_15
Info: 7.5 ns logic, 18.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[105] budget -6.063000 ns (17,5) -> (17,4)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_I3 budget -6.113000 ns (17,4) -> (16,5)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O budget -5.654000 ns (16,5) -> (15,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 11.4    Net data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -4.801000 ns (15,6) -> (15,6)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.I3
Info:  0.9 12.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8 14.0    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3 budget -6.268000 ns (15,6) -> (15,7)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:  0.9 14.9  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  3.0 17.9    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -3.493000 ns (15,7) -> (11,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 18.7  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 21.7    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -3.568000 ns (11,8) -> (9,6)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 22.6  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 24.3    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.825000 ns (9,6) -> (8,7)
Info:                Sink data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 25.2  Source data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 27.5    Net data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3 budget -1.834000 ns (8,7) -> (8,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 28.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 30.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.884000 ns (8,7) -> (7,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 31.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 34.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -1.259000 ns (7,6) -> (5,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 35.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 37.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -1.330000 ns (5,6) -> (5,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 39.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -2.180000 ns (5,7) -> (5,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 40.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 42.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget -1.150000 ns (5,8) -> (4,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_LC.I3
Info:  0.9 43.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_LC.O
Info:  1.8 45.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D budget -1.379000 ns (4,8) -> (5,9)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_LC.I3
Info:  0.9 46.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_LC.O
Info:  1.8 47.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O budget -1.673000 ns (5,9) -> (5,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_LC.I3
Info:  0.9 48.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_LC.O
Info:  3.6 52.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I0_O budget -1.475000 ns (5,9) -> (9,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_LC.I3
Info:  0.9 53.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_LC.O
Info:  2.3 55.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_I2_O budget -1.259000 ns (9,12) -> (10,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.I2
Info:  1.2 56.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  3.7 60.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I0_O_SB_LUT4_I3_O budget -1.576000 ns (10,12) -> (9,13)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 60.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 18.6 ns logic, 41.9 ns routing

ERROR: Max frequency for clock               'clk': 17.58 MHz (FAIL at 24.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.99 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 7.57 ns
Info: Max delay posedge clk                      -> posedge $PACKER_GND_NET_$glb_clk: 21.43 ns
Info: Max delay posedge clk                      -> <async>                         : 7.68 ns
Info: Max delay posedge clk                      -> posedge clk_proc_$glb_clk       : 54.50 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 26.24 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk                     : 60.51 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [-18846, -13899) |*+
Info: [-13899,  -8952) | 
Info: [ -8952,  -4005) |+
Info: [ -4005,    942) |*+
Info: [   942,   5889) |+
Info: [  5889,  10836) | 
Info: [ 10836,  15783) |***+
Info: [ 15783,  20730) |*********+
Info: [ 20730,  25677) |*******************************************************+
Info: [ 25677,  30624) |************************************************************ 
Info: [ 30624,  35571) |********************************************+
Info: [ 35571,  40518) |******************************************************+
Info: [ 40518,  45465) |******+
Info: [ 45465,  50412) |+
Info: [ 50412,  55359) |*+
Info: [ 55359,  60306) |****+
Info: [ 60306,  65253) |********+
Info: [ 65253,  70200) |*****************+
Info: [ 70200,  75147) |********************+
Info: [ 75147,  80094) |***************************************+
0 warnings, 1 error
