Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 11 23:38:43 2020
| Host         : SBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: flasher/delayer/M_flip_q_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.461        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.461        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 flasher/M_bVal_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/M_aVal_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.704ns (27.536%)  route 1.853ns (72.464%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.624     5.208    flasher/CLK
    SLICE_X62Y89         FDRE                                         r  flasher/M_bVal_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  flasher/M_bVal_q_reg[3]/Q
                         net (fo=13, routed)          1.173     6.837    flasher/M_bVal_q[3]
    SLICE_X64Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.961 f  flasher/M_aVal_q[0]_i_2/O
                         net (fo=1, routed)           0.680     7.641    flasher/M_aVal_q[0]_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  flasher/M_aVal_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.765    flasher/M_aVal_q[0]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  flasher/M_aVal_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.912    flasher/CLK
    SLICE_X64Y91         FDRE                                         r  flasher/M_aVal_q_reg[0]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.077    15.226    flasher/M_aVal_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  flasher/delayer/M_flip_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    flasher/delayer/M_flip_q_reg[16]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.603 r  flasher/delayer/M_flip_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.603    flasher/delayer/M_flip_q_reg[20]_i_1_n_6
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.911    flasher/delayer/CLK
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[21]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.062    15.210    flasher/delayer/M_flip_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  flasher/delayer/M_flip_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    flasher/delayer/M_flip_q_reg[16]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.508 r  flasher/delayer/M_flip_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.508    flasher/delayer/M_flip_q_reg[20]_i_1_n_5
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.911    flasher/delayer/CLK
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[22]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.062    15.210    flasher/delayer/M_flip_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  flasher/delayer/M_flip_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    flasher/delayer/M_flip_q_reg[16]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.492 r  flasher/delayer/M_flip_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.492    flasher/delayer/M_flip_q_reg[20]_i_1_n_7
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.911    flasher/delayer/CLK
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[20]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.062    15.210    flasher/delayer/M_flip_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.489 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.489    flasher/delayer/M_flip_q_reg[16]_i_1_n_6
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.910    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[17]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.062    15.209    flasher/delayer/M_flip_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.468 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.468    flasher/delayer/M_flip_q_reg[16]_i_1_n_4
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.910    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[19]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.062    15.209    flasher/delayer/M_flip_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.394 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.394    flasher/delayer/M_flip_q_reg[16]_i_1_n_5
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.910    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[18]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.062    15.209    flasher/delayer/M_flip_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  flasher/delayer/M_flip_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    flasher/delayer/M_flip_q_reg[12]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.378 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.378    flasher/delayer/M_flip_q_reg[16]_i_1_n_7
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.910    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[16]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.062    15.209    flasher/delayer/M_flip_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 r  flasher/delayer/M_flip_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.375    flasher/delayer/M_flip_q_reg[12]_i_1_n_6
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.909    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[13]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X63Y87         FDRE (Setup_fdre_C_D)        0.062    15.208    flasher/delayer/M_flip_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 flasher/delayer/M_flip_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.619     5.203    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  flasher/delayer/M_flip_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.139    flasher/delayer/M_flip_q_reg_n_0_[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  flasher/delayer/M_flip_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    flasher/delayer/M_flip_q_reg[0]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  flasher/delayer/M_flip_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    flasher/delayer/M_flip_q_reg[4]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  flasher/delayer/M_flip_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    flasher/delayer/M_flip_q_reg[8]_i_1_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.354 r  flasher/delayer/M_flip_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.354    flasher/delayer/M_flip_q_reg[12]_i_1_n_4
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.909    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[15]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X63Y87         FDRE (Setup_fdre_C_D)        0.062    15.208    flasher/delayer/M_flip_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.534    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  flasher/delayer/M_flip_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.783    flasher/delayer/M_flip_q_reg_n_0_[15]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  flasher/delayer/M_flip_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    flasher/delayer/M_flip_q_reg[12]_i_1_n_4
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.049    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.105     1.639    flasher/delayer/M_flip_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.535    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  flasher/delayer/M_flip_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.784    flasher/delayer/M_flip_q_reg_n_0_[19]
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    flasher/delayer/M_flip_q_reg[16]_i_1_n_4
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.051    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.105     1.640    flasher/delayer/M_flip_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.533    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  flasher/delayer/M_flip_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.782    flasher/delayer/M_flip_q_reg_n_0_[3]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  flasher/delayer/M_flip_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    flasher/delayer/M_flip_q_reg[0]_i_1_n_4
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     2.047    flasher/delayer/CLK
    SLICE_X63Y84         FDRE                                         r  flasher/delayer/M_flip_q_reg[3]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.105     1.638    flasher/delayer/M_flip_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.533    flasher/delayer/CLK
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  flasher/delayer/M_flip_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    flasher/delayer/M_flip_q_reg_n_0_[11]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  flasher/delayer/M_flip_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    flasher/delayer/M_flip_q_reg[8]_i_1_n_4
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.048    flasher/delayer/CLK
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.638    flasher/delayer/M_flip_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.533    flasher/delayer/CLK
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  flasher/delayer/M_flip_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.782    flasher/delayer/M_flip_q_reg_n_0_[7]
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  flasher/delayer/M_flip_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    flasher/delayer/M_flip_q_reg[4]_i_1_n_4
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.048    flasher/delayer/CLK
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.638    flasher/delayer/M_flip_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.534    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  flasher/delayer/M_flip_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.780    flasher/delayer/M_flip_q_reg_n_0_[12]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  flasher/delayer/M_flip_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    flasher/delayer/M_flip_q_reg[12]_i_1_n_7
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     2.049    flasher/delayer/CLK
    SLICE_X63Y87         FDRE                                         r  flasher/delayer/M_flip_q_reg[12]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.105     1.639    flasher/delayer/M_flip_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.535    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  flasher/delayer/M_flip_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.781    flasher/delayer/M_flip_q_reg_n_0_[16]
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  flasher/delayer/M_flip_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    flasher/delayer/M_flip_q_reg[16]_i_1_n_7
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.051    flasher/delayer/CLK
    SLICE_X63Y88         FDRE                                         r  flasher/delayer/M_flip_q_reg[16]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.105     1.640    flasher/delayer/M_flip_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.535    flasher/delayer/CLK
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  flasher/delayer/M_flip_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.781    flasher/delayer/M_flip_q_reg_n_0_[20]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  flasher/delayer/M_flip_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    flasher/delayer/M_flip_q_reg[20]_i_1_n_7
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.051    flasher/delayer/CLK
    SLICE_X63Y89         FDRE                                         r  flasher/delayer/M_flip_q_reg[20]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.105     1.640    flasher/delayer/M_flip_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.533    flasher/delayer/CLK
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  flasher/delayer/M_flip_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.779    flasher/delayer/M_flip_q_reg_n_0_[4]
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  flasher/delayer/M_flip_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    flasher/delayer/M_flip_q_reg[4]_i_1_n_7
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.048    flasher/delayer/CLK
    SLICE_X63Y85         FDRE                                         r  flasher/delayer/M_flip_q_reg[4]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.638    flasher/delayer/M_flip_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 flasher/delayer/M_flip_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/delayer/M_flip_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.533    flasher/delayer/CLK
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  flasher/delayer/M_flip_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.779    flasher/delayer/M_flip_q_reg_n_0_[8]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  flasher/delayer/M_flip_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    flasher/delayer/M_flip_q_reg[8]_i_1_n_7
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.048    flasher/delayer/CLK
    SLICE_X63Y86         FDRE                                         r  flasher/delayer/M_flip_q_reg[8]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.638    flasher/delayer/M_flip_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   flasher/M_aVal_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   flasher/M_bVal_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   flasher/M_bVal_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   flasher/M_bVal_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   flasher/M_bVal_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   flasher/M_bVal_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   flasher/M_state_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   flasher/delayer/M_flip_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   flasher/delayer/M_flip_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   flasher/M_aVal_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   flasher/M_bVal_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   flasher/M_aVal_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   flasher/M_state_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   flasher/delayer/M_flip_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   flasher/delayer/M_flip_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   flasher/delayer/M_flip_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   flasher/delayer/M_flip_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   flasher/M_bVal_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   flasher/M_bVal_q_reg[3]/C



