-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sei702@cimeld95                                 
-- Generated date:              Wed Jan 24 16:08:23 CET 2018                        

Solution Settings: apply_conv.v2
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/testbench.cpp
    $PROJECT_HOME/image.cpp
    $PROJECT_HOME/kernel.cpp
      $PROJECT_HOME/kernel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/convolution.cpp
      $PROJECT_HOME/convolution.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/kernel.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /apply_conv/core                     263 2023495    2023502            0  0          
    Design Total:                        263 2023495    2023502            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /apply_conv/core         
    
  I/O Data Ranges
    Port                   Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------- ---- -------- --------- --------- ------- -------- --------
    clk                    IN   Unsigned         1                                     
    rst                    IN   Unsigned         1                                     
    conv_in:rsc.data_out   IN   Unsigned        10                                     
    conv_in:rsc.addr       OUT  Unsigned        16                                     
    conv_in:rsc.re         OUT  Unsigned         1                                     
    conv_in:rsc.triosy.lz  OUT  Unsigned         1                                     
    conv_out:rsc.data_in   OUT  Unsigned        11                                     
    conv_out:rsc.addr      OUT  Unsigned        16                                     
    conv_out:rsc.we        OUT  Unsigned         1                                     
    conv_out:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /apply_conv/core/pad_input:rsc
      Memory Component: singleport                   Size:         59292 x 10
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable                   Indices Phys Memory Address         
      -------------------------- ------- ---------------------------
      /apply_conv/core/pad_input     0:9 0000e79b-00000000 (59291-0) 
      
    Resource Name: /apply_conv/conv_in:rsc
      Memory Component: singleport                   Size:         57600 x 10
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address         
      ------------------- ------- ---------------------------
      /apply_conv/conv_in     0:9 0000e0ff-00000000 (57599-0) 
      
    Resource Name: /apply_conv/conv_out:rsc
      Memory Component: singleport                   Size:         57600 x 11
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable             Indices Phys Memory Address         
      -------------------- ------- ---------------------------
      /apply_conv/conv_out    0:10 0000e0ff-00000000 (57599-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /apply_conv/core core:rlp           Infinite       0      2023502   20.24 ms                       
    /apply_conv/core  main              Infinite       2      2023502   20.24 ms                       
    /apply_conv/core   PAD                     3       1       237537    2.38 ms                       
    /apply_conv/core    PAD:for              122       1        79178  791.78 us                       
    /apply_conv/core     PAD:for:for         162       4          648    6.48 us                       
    /apply_conv/core   CONV_NB_K               3       1      1785963   17.86 ms                       
    /apply_conv/core    CONV_V_SLIDE         120       1       595320    5.95 ms                       
    /apply_conv/core     CONV_H_SLIDE        160      31         4960   49.60 us                       
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- --------
    /apply_conv/core core:rlp                   0                        0.00          2023502           
    /apply_conv/core  main                      2                        0.00          2023502           
    /apply_conv/core   PAD                      3                        0.00           237537           
    /apply_conv/core    PAD:for               366                        0.02           237534           
    /apply_conv/core     PAD:for:for       237168                       11.72           237168           
    /apply_conv/core   CONV_NB_K                3                        0.00          1785963           
    /apply_conv/core    CONV_V_SLIDE          360                        0.02          1785960           
    /apply_conv/core     CONV_H_SLIDE     1785600                       88.24          1785600           
    
  End of Report
