NewProject(E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores/xps_fx2_v1_00_a/devl/projnav/xps_fx2.ise)
SetProperty(Device Family, virtex5)
SetProperty(Device, xc5vfx30t)
SetProperty(Package, ff665)
SetProperty(Speed Grade, -3)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(xps_fx2_v1_00_a, E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores, TRUE)
AddSource(E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores/xps_fx2_v1_00_a/hdl/vhdl/xps_fx2.vhd, VHDL Module)
MoveToLibrary(E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores/xps_fx2_v1_00_a/hdl/vhdl/xps_fx2.vhd, xps_fx2_v1_00_a)
AddSource(E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores/xps_fx2_v1_00_a/hdl/vhdl/user_logic.vhd, VHDL Module)
MoveToLibrary(E:/Projekti/DWUSB/Trenz/SUBMIT/v0.8/TE0300_v0.8.0.0/pcores/xps_fx2_v1_00_a/hdl/vhdl/user_logic.vhd, xps_fx2_v1_00_a)
AddLibrary(proc_common_v2_00_a, D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
AddLibrary(proc_common_v2_00_a, D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd, proc_common_v2_00_a)
AddLibrary(interrupt_control_v2_00_a, D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd, interrupt_control_v2_00_a)
CloseProject()
